Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
| Date              : Tue Feb  1 08:41:43 2022
| Host              : PC running 64-bit Ubuntu 20.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : system_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (49)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (81)
5. checking no_input_delay (4)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (49)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: system_i/axi_io/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/pwm_div/inst/clk_out_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: system_i/stepper_div/inst/clk_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: system_i/stepper_div1/inst/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/EOS (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (81)
-------------------------------------------------
 There are 81 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.053      -21.310                     34                 4169        0.011        0.000                      0                 4169        0.900        0.000                       0                  1865  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk_pl_0                       {0.000 5.000}        10.000          100.000         
system_i/clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_system_clk_wiz_0    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
system_i/clk_wiz/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0         -1.053      -21.310                     34                 4019        0.011        0.000                      0                 4019        0.900        0.000                       0                  1864  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 ----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**          clk_out1_system_clk_wiz_0  clk_out1_system_clk_wiz_0        1.591        0.000                      0                  150        0.519        0.000                      0                  150  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz/inst/clk_in1
  To Clock:  system_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0
  To Clock:  clk_out1_system_clk_wiz_0

Setup :           34  Failing Endpoints,  Worst Slack       -1.053ns,  Total Violation      -21.310ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.053ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 3.137ns (52.776%)  route 2.807ns (47.224%))
  Logic Levels:           18  (CARRY8=11 LUT2=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 9.385 - 5.000 ) 
    Source Clock Delay      (SCD):    3.924ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.677ns, distribution 1.347ns)
  Clock Net Delay (Destination): 1.842ns (routing 0.626ns, distribution 1.216ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        2.024     3.924    system_i/stepper_div/inst/clk_in
    SLICE_X5Y229         FDCE                                         r  system_i/stepper_div/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y229         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     4.040 r  system_i/stepper_div/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.334     4.374    system_i/stepper_div/inst/counter[6]
    SLICE_X7Y228         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.612 r  system_i/stepper_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.642    system_i/stepper_div/inst/counter1_carry_n_0
    SLICE_X7Y229         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.803 r  system_i/stepper_div/inst/counter1_carry__0/O[5]
                         net (fo=24, routed)          0.390     5.193    system_i/stepper_div/inst/counter1[14]
    SLICE_X5Y224         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     5.419 r  system_i/stepper_div/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.021     5.440    system_i/stepper_div/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X5Y224         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     5.615 r  system_i/stepper_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.645    system_i/stepper_div/inst/counter0__0_carry__0_n_0
    SLICE_X5Y225         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     5.759 r  system_i/stepper_div/inst/counter0__0_carry__1/O[3]
                         net (fo=5, routed)           0.262     6.021    system_i/stepper_div/inst/counter0__0_carry__1_n_12
    SLICE_X8Y224         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     6.158 r  system_i/stepper_div/inst/counter0__172_carry__0_i_30/O
                         net (fo=1, routed)           0.161     6.319    system_i/stepper_div/inst/counter0__172_carry__0_i_30_n_0
    SLICE_X7Y224         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.186     6.505 r  system_i/stepper_div/inst/counter0__172_carry__0_i_11/O
                         net (fo=1, routed)           0.029     6.534    system_i/stepper_div/inst/counter0__172_carry__0_i_11_n_0
    SLICE_X7Y224         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.772 r  system_i/stepper_div/inst/counter0__172_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.802    system_i/stepper_div/inst/counter0__172_carry__0_n_0
    SLICE_X7Y225         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.867 r  system_i/stepper_div/inst/counter0__172_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.897    system_i/stepper_div/inst/counter0__172_carry__1_n_0
    SLICE_X7Y226         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.003 r  system_i/stepper_div/inst/counter0__172_carry__2/O[1]
                         net (fo=10, routed)          0.273     7.276    system_i/stepper_div/inst/counter0__172_carry__2_n_14
    SLICE_X8Y227         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     7.358 r  system_i/stepper_div/inst/counter0__252_carry_i_11/O
                         net (fo=1, routed)           0.022     7.380    system_i/stepper_div/inst/counter0__252_carry_i_11_n_0
    SLICE_X8Y227         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.666 r  system_i/stepper_div/inst/counter0__252_carry/O[4]
                         net (fo=1, routed)           0.199     7.865    system_i/stepper_div/inst/counter0__252_carry_n_11
    SLICE_X8Y229         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     7.947 r  system_i/stepper_div/inst/counter0__284_carry_i_8/O
                         net (fo=1, routed)           0.022     7.969    system_i/stepper_div/inst/counter0__284_carry_i_8_n_0
    SLICE_X8Y229         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     8.302 r  system_i/stepper_div/inst/counter0__284_carry/O[5]
                         net (fo=1, routed)           0.295     8.597    system_i/stepper_div/inst/counter0__284_carry_n_10
    SLICE_X5Y228         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.080     8.677 r  system_i/stepper_div/inst/counter0__308_carry__0_i_3/O
                         net (fo=1, routed)           0.029     8.706    system_i/stepper_div/inst/counter0__308_carry__0_i_3_n_0
    SLICE_X5Y228         CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     8.892 r  system_i/stepper_div/inst/counter0__308_carry__0/O[6]
                         net (fo=2, routed)           0.350     9.242    system_i/stepper_div/inst/counter0__308_carry__0_n_9
    SLICE_X6Y229         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.244     9.486 r  system_i/stepper_div/inst/counter0__353_carry__0/CO[4]
                         net (fo=12, routed)          0.219     9.705    system_i/stepper_div/inst/counter0__353_carry__0_n_3
    SLICE_X7Y230         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     9.787 r  system_i/stepper_div/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.081     9.868    system_i/stepper_div/inst/p_0_in[5]
    SLICE_X7Y230         FDCE                                         r  system_i/stepper_div/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.842     9.385    system_i/stepper_div/inst/clk_in
    SLICE_X7Y230         FDCE                                         r  system_i/stepper_div/inst/counter_reg[5]/C
                         clock pessimism             -0.551     8.834    
                         clock uncertainty           -0.062     8.772    
    SLICE_X7Y230         FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.043     8.815    system_i/stepper_div/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.815    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                 -1.053    

Slack (VIOLATED) :        -1.013ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.883ns  (logic 3.185ns (54.139%)  route 2.698ns (45.861%))
  Logic Levels:           18  (CARRY8=11 LUT2=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 9.379 - 5.000 ) 
    Source Clock Delay      (SCD):    3.940ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.040ns (routing 0.677ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.626ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        2.040     3.940    system_i/stepper_div/inst/clk_in
    SLICE_X7Y230         FDCE                                         r  system_i/stepper_div/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y230         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.052 r  system_i/stepper_div/inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.284     4.336    system_i/stepper_div/inst/counter[5]
    SLICE_X7Y228         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.572 r  system_i/stepper_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.602    system_i/stepper_div/inst/counter1_carry_n_0
    SLICE_X7Y229         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.763 r  system_i/stepper_div/inst/counter1_carry__0/O[5]
                         net (fo=24, routed)          0.390     5.153    system_i/stepper_div/inst/counter1[14]
    SLICE_X5Y224         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     5.379 r  system_i/stepper_div/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.021     5.400    system_i/stepper_div/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X5Y224         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     5.575 r  system_i/stepper_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.605    system_i/stepper_div/inst/counter0__0_carry__0_n_0
    SLICE_X5Y225         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     5.719 r  system_i/stepper_div/inst/counter0__0_carry__1/O[3]
                         net (fo=5, routed)           0.262     5.981    system_i/stepper_div/inst/counter0__0_carry__1_n_12
    SLICE_X8Y224         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     6.118 r  system_i/stepper_div/inst/counter0__172_carry__0_i_30/O
                         net (fo=1, routed)           0.161     6.279    system_i/stepper_div/inst/counter0__172_carry__0_i_30_n_0
    SLICE_X7Y224         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.186     6.465 r  system_i/stepper_div/inst/counter0__172_carry__0_i_11/O
                         net (fo=1, routed)           0.029     6.494    system_i/stepper_div/inst/counter0__172_carry__0_i_11_n_0
    SLICE_X7Y224         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.732 r  system_i/stepper_div/inst/counter0__172_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.762    system_i/stepper_div/inst/counter0__172_carry__0_n_0
    SLICE_X7Y225         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.827 r  system_i/stepper_div/inst/counter0__172_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.857    system_i/stepper_div/inst/counter0__172_carry__1_n_0
    SLICE_X7Y226         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.963 r  system_i/stepper_div/inst/counter0__172_carry__2/O[1]
                         net (fo=10, routed)          0.273     7.236    system_i/stepper_div/inst/counter0__172_carry__2_n_14
    SLICE_X8Y227         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     7.318 r  system_i/stepper_div/inst/counter0__252_carry_i_11/O
                         net (fo=1, routed)           0.022     7.340    system_i/stepper_div/inst/counter0__252_carry_i_11_n_0
    SLICE_X8Y227         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.626 r  system_i/stepper_div/inst/counter0__252_carry/O[4]
                         net (fo=1, routed)           0.199     7.825    system_i/stepper_div/inst/counter0__252_carry_n_11
    SLICE_X8Y229         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     7.907 r  system_i/stepper_div/inst/counter0__284_carry_i_8/O
                         net (fo=1, routed)           0.022     7.929    system_i/stepper_div/inst/counter0__284_carry_i_8_n_0
    SLICE_X8Y229         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     8.262 r  system_i/stepper_div/inst/counter0__284_carry/O[5]
                         net (fo=1, routed)           0.295     8.557    system_i/stepper_div/inst/counter0__284_carry_n_10
    SLICE_X5Y228         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.080     8.637 r  system_i/stepper_div/inst/counter0__308_carry__0_i_3/O
                         net (fo=1, routed)           0.029     8.666    system_i/stepper_div/inst/counter0__308_carry__0_i_3_n_0
    SLICE_X5Y228         CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     8.852 r  system_i/stepper_div/inst/counter0__308_carry__0/O[6]
                         net (fo=2, routed)           0.350     9.202    system_i/stepper_div/inst/counter0__308_carry__0_n_9
    SLICE_X6Y229         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.244     9.446 r  system_i/stepper_div/inst/counter0__353_carry__0/CO[4]
                         net (fo=12, routed)          0.172     9.618    system_i/stepper_div/inst/counter0__353_carry__0_n_3
    SLICE_X6Y230         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.136     9.754 r  system_i/stepper_div/inst/counter[15]_i_1/O
                         net (fo=1, routed)           0.069     9.823    system_i/stepper_div/inst/p_0_in[15]
    SLICE_X6Y230         FDCE                                         r  system_i/stepper_div/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.836     9.379    system_i/stepper_div/inst/clk_in
    SLICE_X6Y230         FDCE                                         r  system_i/stepper_div/inst/counter_reg[15]/C
                         clock pessimism             -0.551     8.828    
                         clock uncertainty           -0.062     8.766    
    SLICE_X6Y230         FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.044     8.810    system_i/stepper_div/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.810    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                 -1.013    

Slack (VIOLATED) :        -0.975ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 3.150ns (53.736%)  route 2.712ns (46.264%))
  Logic Levels:           18  (CARRY8=11 LUT2=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 9.379 - 5.000 ) 
    Source Clock Delay      (SCD):    3.924ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.677ns, distribution 1.347ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.626ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        2.024     3.924    system_i/stepper_div/inst/clk_in
    SLICE_X5Y229         FDCE                                         r  system_i/stepper_div/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y229         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     4.040 r  system_i/stepper_div/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.334     4.374    system_i/stepper_div/inst/counter[6]
    SLICE_X7Y228         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.612 r  system_i/stepper_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.642    system_i/stepper_div/inst/counter1_carry_n_0
    SLICE_X7Y229         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.803 r  system_i/stepper_div/inst/counter1_carry__0/O[5]
                         net (fo=24, routed)          0.390     5.193    system_i/stepper_div/inst/counter1[14]
    SLICE_X5Y224         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     5.419 r  system_i/stepper_div/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.021     5.440    system_i/stepper_div/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X5Y224         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     5.615 r  system_i/stepper_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.645    system_i/stepper_div/inst/counter0__0_carry__0_n_0
    SLICE_X5Y225         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     5.759 r  system_i/stepper_div/inst/counter0__0_carry__1/O[3]
                         net (fo=5, routed)           0.262     6.021    system_i/stepper_div/inst/counter0__0_carry__1_n_12
    SLICE_X8Y224         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     6.158 r  system_i/stepper_div/inst/counter0__172_carry__0_i_30/O
                         net (fo=1, routed)           0.161     6.319    system_i/stepper_div/inst/counter0__172_carry__0_i_30_n_0
    SLICE_X7Y224         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.186     6.505 r  system_i/stepper_div/inst/counter0__172_carry__0_i_11/O
                         net (fo=1, routed)           0.029     6.534    system_i/stepper_div/inst/counter0__172_carry__0_i_11_n_0
    SLICE_X7Y224         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.772 r  system_i/stepper_div/inst/counter0__172_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.802    system_i/stepper_div/inst/counter0__172_carry__0_n_0
    SLICE_X7Y225         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.867 r  system_i/stepper_div/inst/counter0__172_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.897    system_i/stepper_div/inst/counter0__172_carry__1_n_0
    SLICE_X7Y226         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.003 r  system_i/stepper_div/inst/counter0__172_carry__2/O[1]
                         net (fo=10, routed)          0.273     7.276    system_i/stepper_div/inst/counter0__172_carry__2_n_14
    SLICE_X8Y227         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     7.358 r  system_i/stepper_div/inst/counter0__252_carry_i_11/O
                         net (fo=1, routed)           0.022     7.380    system_i/stepper_div/inst/counter0__252_carry_i_11_n_0
    SLICE_X8Y227         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.666 r  system_i/stepper_div/inst/counter0__252_carry/O[4]
                         net (fo=1, routed)           0.199     7.865    system_i/stepper_div/inst/counter0__252_carry_n_11
    SLICE_X8Y229         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     7.947 r  system_i/stepper_div/inst/counter0__284_carry_i_8/O
                         net (fo=1, routed)           0.022     7.969    system_i/stepper_div/inst/counter0__284_carry_i_8_n_0
    SLICE_X8Y229         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     8.302 r  system_i/stepper_div/inst/counter0__284_carry/O[5]
                         net (fo=1, routed)           0.295     8.597    system_i/stepper_div/inst/counter0__284_carry_n_10
    SLICE_X5Y228         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.080     8.677 r  system_i/stepper_div/inst/counter0__308_carry__0_i_3/O
                         net (fo=1, routed)           0.029     8.706    system_i/stepper_div/inst/counter0__308_carry__0_i_3_n_0
    SLICE_X5Y228         CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     8.892 r  system_i/stepper_div/inst/counter0__308_carry__0/O[6]
                         net (fo=2, routed)           0.350     9.242    system_i/stepper_div/inst/counter0__308_carry__0_n_9
    SLICE_X6Y229         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.244     9.486 r  system_i/stepper_div/inst/counter0__353_carry__0/CO[4]
                         net (fo=12, routed)          0.168     9.654    system_i/stepper_div/inst/counter0__353_carry__0_n_3
    SLICE_X7Y229         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.095     9.749 r  system_i/stepper_div/inst/counter[9]_i_1/O
                         net (fo=1, routed)           0.037     9.786    system_i/stepper_div/inst/p_0_in[9]
    SLICE_X7Y229         FDCE                                         r  system_i/stepper_div/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.836     9.379    system_i/stepper_div/inst/clk_in
    SLICE_X7Y229         FDCE                                         r  system_i/stepper_div/inst/counter_reg[9]/C
                         clock pessimism             -0.551     8.828    
                         clock uncertainty           -0.062     8.766    
    SLICE_X7Y229         FDCE (Setup_EFF2_SLICEM_C_D)
                                                      0.045     8.811    system_i/stepper_div/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                 -0.975    

Slack (VIOLATED) :        -0.973ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.861ns  (logic 3.148ns (53.711%)  route 2.713ns (46.289%))
  Logic Levels:           18  (CARRY8=11 LUT2=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 9.379 - 5.000 ) 
    Source Clock Delay      (SCD):    3.924ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.677ns, distribution 1.347ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.626ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        2.024     3.924    system_i/stepper_div/inst/clk_in
    SLICE_X5Y229         FDCE                                         r  system_i/stepper_div/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y229         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     4.040 r  system_i/stepper_div/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.334     4.374    system_i/stepper_div/inst/counter[6]
    SLICE_X7Y228         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.612 r  system_i/stepper_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.642    system_i/stepper_div/inst/counter1_carry_n_0
    SLICE_X7Y229         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.803 r  system_i/stepper_div/inst/counter1_carry__0/O[5]
                         net (fo=24, routed)          0.390     5.193    system_i/stepper_div/inst/counter1[14]
    SLICE_X5Y224         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     5.419 r  system_i/stepper_div/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.021     5.440    system_i/stepper_div/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X5Y224         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     5.615 r  system_i/stepper_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.645    system_i/stepper_div/inst/counter0__0_carry__0_n_0
    SLICE_X5Y225         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     5.759 r  system_i/stepper_div/inst/counter0__0_carry__1/O[3]
                         net (fo=5, routed)           0.262     6.021    system_i/stepper_div/inst/counter0__0_carry__1_n_12
    SLICE_X8Y224         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     6.158 r  system_i/stepper_div/inst/counter0__172_carry__0_i_30/O
                         net (fo=1, routed)           0.161     6.319    system_i/stepper_div/inst/counter0__172_carry__0_i_30_n_0
    SLICE_X7Y224         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.186     6.505 r  system_i/stepper_div/inst/counter0__172_carry__0_i_11/O
                         net (fo=1, routed)           0.029     6.534    system_i/stepper_div/inst/counter0__172_carry__0_i_11_n_0
    SLICE_X7Y224         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.772 r  system_i/stepper_div/inst/counter0__172_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.802    system_i/stepper_div/inst/counter0__172_carry__0_n_0
    SLICE_X7Y225         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.867 r  system_i/stepper_div/inst/counter0__172_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.897    system_i/stepper_div/inst/counter0__172_carry__1_n_0
    SLICE_X7Y226         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.003 r  system_i/stepper_div/inst/counter0__172_carry__2/O[1]
                         net (fo=10, routed)          0.273     7.276    system_i/stepper_div/inst/counter0__172_carry__2_n_14
    SLICE_X8Y227         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     7.358 r  system_i/stepper_div/inst/counter0__252_carry_i_11/O
                         net (fo=1, routed)           0.022     7.380    system_i/stepper_div/inst/counter0__252_carry_i_11_n_0
    SLICE_X8Y227         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.666 r  system_i/stepper_div/inst/counter0__252_carry/O[4]
                         net (fo=1, routed)           0.199     7.865    system_i/stepper_div/inst/counter0__252_carry_n_11
    SLICE_X8Y229         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     7.947 r  system_i/stepper_div/inst/counter0__284_carry_i_8/O
                         net (fo=1, routed)           0.022     7.969    system_i/stepper_div/inst/counter0__284_carry_i_8_n_0
    SLICE_X8Y229         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     8.302 r  system_i/stepper_div/inst/counter0__284_carry/O[5]
                         net (fo=1, routed)           0.295     8.597    system_i/stepper_div/inst/counter0__284_carry_n_10
    SLICE_X5Y228         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.080     8.677 r  system_i/stepper_div/inst/counter0__308_carry__0_i_3/O
                         net (fo=1, routed)           0.029     8.706    system_i/stepper_div/inst/counter0__308_carry__0_i_3_n_0
    SLICE_X5Y228         CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     8.892 r  system_i/stepper_div/inst/counter0__308_carry__0/O[6]
                         net (fo=2, routed)           0.350     9.242    system_i/stepper_div/inst/counter0__308_carry__0_n_9
    SLICE_X6Y229         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.244     9.486 r  system_i/stepper_div/inst/counter0__353_carry__0/CO[4]
                         net (fo=12, routed)          0.172     9.658    system_i/stepper_div/inst/counter0__353_carry__0_n_3
    SLICE_X7Y229         LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.093     9.751 r  system_i/stepper_div/inst/counter[13]_i_1/O
                         net (fo=1, routed)           0.034     9.785    system_i/stepper_div/inst/p_0_in[13]
    SLICE_X7Y229         FDCE                                         r  system_i/stepper_div/inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.836     9.379    system_i/stepper_div/inst/clk_in
    SLICE_X7Y229         FDCE                                         r  system_i/stepper_div/inst/counter_reg[13]/C
                         clock pessimism             -0.551     8.828    
                         clock uncertainty           -0.062     8.766    
    SLICE_X7Y229         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.046     8.812    system_i/stepper_div/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                 -0.973    

Slack (VIOLATED) :        -0.968ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.856ns  (logic 3.145ns (53.706%)  route 2.711ns (46.294%))
  Logic Levels:           18  (CARRY8=11 LUT2=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 9.379 - 5.000 ) 
    Source Clock Delay      (SCD):    3.924ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 0.677ns, distribution 1.347ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.626ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        2.024     3.924    system_i/stepper_div/inst/clk_in
    SLICE_X5Y229         FDCE                                         r  system_i/stepper_div/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y229         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.116     4.040 r  system_i/stepper_div/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.334     4.374    system_i/stepper_div/inst/counter[6]
    SLICE_X7Y228         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.612 r  system_i/stepper_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.642    system_i/stepper_div/inst/counter1_carry_n_0
    SLICE_X7Y229         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.803 r  system_i/stepper_div/inst/counter1_carry__0/O[5]
                         net (fo=24, routed)          0.390     5.193    system_i/stepper_div/inst/counter1[14]
    SLICE_X5Y224         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     5.419 r  system_i/stepper_div/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.021     5.440    system_i/stepper_div/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X5Y224         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     5.615 r  system_i/stepper_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.645    system_i/stepper_div/inst/counter0__0_carry__0_n_0
    SLICE_X5Y225         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     5.759 r  system_i/stepper_div/inst/counter0__0_carry__1/O[3]
                         net (fo=5, routed)           0.262     6.021    system_i/stepper_div/inst/counter0__0_carry__1_n_12
    SLICE_X8Y224         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     6.158 r  system_i/stepper_div/inst/counter0__172_carry__0_i_30/O
                         net (fo=1, routed)           0.161     6.319    system_i/stepper_div/inst/counter0__172_carry__0_i_30_n_0
    SLICE_X7Y224         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.186     6.505 r  system_i/stepper_div/inst/counter0__172_carry__0_i_11/O
                         net (fo=1, routed)           0.029     6.534    system_i/stepper_div/inst/counter0__172_carry__0_i_11_n_0
    SLICE_X7Y224         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.772 r  system_i/stepper_div/inst/counter0__172_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.802    system_i/stepper_div/inst/counter0__172_carry__0_n_0
    SLICE_X7Y225         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.867 r  system_i/stepper_div/inst/counter0__172_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.897    system_i/stepper_div/inst/counter0__172_carry__1_n_0
    SLICE_X7Y226         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     7.003 r  system_i/stepper_div/inst/counter0__172_carry__2/O[1]
                         net (fo=10, routed)          0.273     7.276    system_i/stepper_div/inst/counter0__172_carry__2_n_14
    SLICE_X8Y227         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     7.358 r  system_i/stepper_div/inst/counter0__252_carry_i_11/O
                         net (fo=1, routed)           0.022     7.380    system_i/stepper_div/inst/counter0__252_carry_i_11_n_0
    SLICE_X8Y227         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.666 r  system_i/stepper_div/inst/counter0__252_carry/O[4]
                         net (fo=1, routed)           0.199     7.865    system_i/stepper_div/inst/counter0__252_carry_n_11
    SLICE_X8Y229         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     7.947 r  system_i/stepper_div/inst/counter0__284_carry_i_8/O
                         net (fo=1, routed)           0.022     7.969    system_i/stepper_div/inst/counter0__284_carry_i_8_n_0
    SLICE_X8Y229         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     8.302 r  system_i/stepper_div/inst/counter0__284_carry/O[5]
                         net (fo=1, routed)           0.295     8.597    system_i/stepper_div/inst/counter0__284_carry_n_10
    SLICE_X5Y228         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.080     8.677 r  system_i/stepper_div/inst/counter0__308_carry__0_i_3/O
                         net (fo=1, routed)           0.029     8.706    system_i/stepper_div/inst/counter0__308_carry__0_i_3_n_0
    SLICE_X5Y228         CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     8.892 r  system_i/stepper_div/inst/counter0__308_carry__0/O[6]
                         net (fo=2, routed)           0.350     9.242    system_i/stepper_div/inst/counter0__308_carry__0_n_9
    SLICE_X6Y229         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.244     9.486 r  system_i/stepper_div/inst/counter0__353_carry__0/CO[4]
                         net (fo=12, routed)          0.177     9.663    system_i/stepper_div/inst/counter0__353_carry__0_n_3
    SLICE_X7Y229         LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.090     9.753 r  system_i/stepper_div/inst/counter[14]_i_1/O
                         net (fo=1, routed)           0.027     9.780    system_i/stepper_div/inst/p_0_in[14]
    SLICE_X7Y229         FDCE                                         r  system_i/stepper_div/inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.836     9.379    system_i/stepper_div/inst/clk_in
    SLICE_X7Y229         FDCE                                         r  system_i/stepper_div/inst/counter_reg[14]/C
                         clock pessimism             -0.551     8.828    
                         clock uncertainty           -0.062     8.766    
    SLICE_X7Y229         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.046     8.812    system_i/stepper_div/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -9.780    
  -------------------------------------------------------------------
                         slack                                 -0.968    

Slack (VIOLATED) :        -0.946ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 3.132ns (53.842%)  route 2.685ns (46.158%))
  Logic Levels:           18  (CARRY8=11 LUT2=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 9.380 - 5.000 ) 
    Source Clock Delay      (SCD):    3.940ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.040ns (routing 0.677ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.626ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        2.040     3.940    system_i/stepper_div/inst/clk_in
    SLICE_X7Y230         FDCE                                         r  system_i/stepper_div/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y230         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.052 r  system_i/stepper_div/inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.284     4.336    system_i/stepper_div/inst/counter[5]
    SLICE_X7Y228         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.572 r  system_i/stepper_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.602    system_i/stepper_div/inst/counter1_carry_n_0
    SLICE_X7Y229         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.763 r  system_i/stepper_div/inst/counter1_carry__0/O[5]
                         net (fo=24, routed)          0.390     5.153    system_i/stepper_div/inst/counter1[14]
    SLICE_X5Y224         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     5.379 r  system_i/stepper_div/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.021     5.400    system_i/stepper_div/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X5Y224         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     5.575 r  system_i/stepper_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.605    system_i/stepper_div/inst/counter0__0_carry__0_n_0
    SLICE_X5Y225         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     5.719 r  system_i/stepper_div/inst/counter0__0_carry__1/O[3]
                         net (fo=5, routed)           0.262     5.981    system_i/stepper_div/inst/counter0__0_carry__1_n_12
    SLICE_X8Y224         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     6.118 r  system_i/stepper_div/inst/counter0__172_carry__0_i_30/O
                         net (fo=1, routed)           0.161     6.279    system_i/stepper_div/inst/counter0__172_carry__0_i_30_n_0
    SLICE_X7Y224         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.186     6.465 r  system_i/stepper_div/inst/counter0__172_carry__0_i_11/O
                         net (fo=1, routed)           0.029     6.494    system_i/stepper_div/inst/counter0__172_carry__0_i_11_n_0
    SLICE_X7Y224         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.732 r  system_i/stepper_div/inst/counter0__172_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.762    system_i/stepper_div/inst/counter0__172_carry__0_n_0
    SLICE_X7Y225         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.827 r  system_i/stepper_div/inst/counter0__172_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.857    system_i/stepper_div/inst/counter0__172_carry__1_n_0
    SLICE_X7Y226         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.963 r  system_i/stepper_div/inst/counter0__172_carry__2/O[1]
                         net (fo=10, routed)          0.273     7.236    system_i/stepper_div/inst/counter0__172_carry__2_n_14
    SLICE_X8Y227         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     7.318 r  system_i/stepper_div/inst/counter0__252_carry_i_11/O
                         net (fo=1, routed)           0.022     7.340    system_i/stepper_div/inst/counter0__252_carry_i_11_n_0
    SLICE_X8Y227         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.626 r  system_i/stepper_div/inst/counter0__252_carry/O[4]
                         net (fo=1, routed)           0.199     7.825    system_i/stepper_div/inst/counter0__252_carry_n_11
    SLICE_X8Y229         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     7.907 r  system_i/stepper_div/inst/counter0__284_carry_i_8/O
                         net (fo=1, routed)           0.022     7.929    system_i/stepper_div/inst/counter0__284_carry_i_8_n_0
    SLICE_X8Y229         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     8.262 r  system_i/stepper_div/inst/counter0__284_carry/O[5]
                         net (fo=1, routed)           0.295     8.557    system_i/stepper_div/inst/counter0__284_carry_n_10
    SLICE_X5Y228         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.080     8.637 r  system_i/stepper_div/inst/counter0__308_carry__0_i_3/O
                         net (fo=1, routed)           0.029     8.666    system_i/stepper_div/inst/counter0__308_carry__0_i_3_n_0
    SLICE_X5Y228         CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     8.852 r  system_i/stepper_div/inst/counter0__308_carry__0/O[6]
                         net (fo=2, routed)           0.350     9.202    system_i/stepper_div/inst/counter0__308_carry__0_n_9
    SLICE_X6Y229         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.244     9.446 r  system_i/stepper_div/inst/counter0__353_carry__0/CO[4]
                         net (fo=12, routed)          0.153     9.599    system_i/stepper_div/inst/counter0__353_carry__0_n_3
    SLICE_X5Y229         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.083     9.682 r  system_i/stepper_div/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.075     9.757    system_i/stepper_div/inst/p_0_in[7]
    SLICE_X5Y229         FDCE                                         r  system_i/stepper_div/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.837     9.380    system_i/stepper_div/inst/clk_in
    SLICE_X5Y229         FDCE                                         r  system_i/stepper_div/inst/counter_reg[7]/C
                         clock pessimism             -0.551     8.829    
                         clock uncertainty           -0.062     8.767    
    SLICE_X5Y229         FDCE (Setup_EFF_SLICEM_C_D)
                                                      0.044     8.811    system_i/stepper_div/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.811    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                 -0.946    

Slack (VIOLATED) :        -0.938ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.808ns  (logic 3.107ns (53.495%)  route 2.701ns (46.505%))
  Logic Levels:           18  (CARRY8=11 LUT2=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 9.379 - 5.000 ) 
    Source Clock Delay      (SCD):    3.940ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.040ns (routing 0.677ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.626ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        2.040     3.940    system_i/stepper_div/inst/clk_in
    SLICE_X7Y230         FDCE                                         r  system_i/stepper_div/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y230         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.052 r  system_i/stepper_div/inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.284     4.336    system_i/stepper_div/inst/counter[5]
    SLICE_X7Y228         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.572 r  system_i/stepper_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.602    system_i/stepper_div/inst/counter1_carry_n_0
    SLICE_X7Y229         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.763 r  system_i/stepper_div/inst/counter1_carry__0/O[5]
                         net (fo=24, routed)          0.390     5.153    system_i/stepper_div/inst/counter1[14]
    SLICE_X5Y224         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     5.379 r  system_i/stepper_div/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.021     5.400    system_i/stepper_div/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X5Y224         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     5.575 r  system_i/stepper_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.605    system_i/stepper_div/inst/counter0__0_carry__0_n_0
    SLICE_X5Y225         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     5.719 r  system_i/stepper_div/inst/counter0__0_carry__1/O[3]
                         net (fo=5, routed)           0.262     5.981    system_i/stepper_div/inst/counter0__0_carry__1_n_12
    SLICE_X8Y224         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     6.118 r  system_i/stepper_div/inst/counter0__172_carry__0_i_30/O
                         net (fo=1, routed)           0.161     6.279    system_i/stepper_div/inst/counter0__172_carry__0_i_30_n_0
    SLICE_X7Y224         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.186     6.465 r  system_i/stepper_div/inst/counter0__172_carry__0_i_11/O
                         net (fo=1, routed)           0.029     6.494    system_i/stepper_div/inst/counter0__172_carry__0_i_11_n_0
    SLICE_X7Y224         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.732 r  system_i/stepper_div/inst/counter0__172_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.762    system_i/stepper_div/inst/counter0__172_carry__0_n_0
    SLICE_X7Y225         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.827 r  system_i/stepper_div/inst/counter0__172_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.857    system_i/stepper_div/inst/counter0__172_carry__1_n_0
    SLICE_X7Y226         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.963 r  system_i/stepper_div/inst/counter0__172_carry__2/O[1]
                         net (fo=10, routed)          0.273     7.236    system_i/stepper_div/inst/counter0__172_carry__2_n_14
    SLICE_X8Y227         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     7.318 r  system_i/stepper_div/inst/counter0__252_carry_i_11/O
                         net (fo=1, routed)           0.022     7.340    system_i/stepper_div/inst/counter0__252_carry_i_11_n_0
    SLICE_X8Y227         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.626 r  system_i/stepper_div/inst/counter0__252_carry/O[4]
                         net (fo=1, routed)           0.199     7.825    system_i/stepper_div/inst/counter0__252_carry_n_11
    SLICE_X8Y229         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     7.907 r  system_i/stepper_div/inst/counter0__284_carry_i_8/O
                         net (fo=1, routed)           0.022     7.929    system_i/stepper_div/inst/counter0__284_carry_i_8_n_0
    SLICE_X8Y229         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     8.262 r  system_i/stepper_div/inst/counter0__284_carry/O[5]
                         net (fo=1, routed)           0.295     8.557    system_i/stepper_div/inst/counter0__284_carry_n_10
    SLICE_X5Y228         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.080     8.637 r  system_i/stepper_div/inst/counter0__308_carry__0_i_3/O
                         net (fo=1, routed)           0.029     8.666    system_i/stepper_div/inst/counter0__308_carry__0_i_3_n_0
    SLICE_X5Y228         CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     8.852 r  system_i/stepper_div/inst/counter0__308_carry__0/O[6]
                         net (fo=2, routed)           0.350     9.202    system_i/stepper_div/inst/counter0__308_carry__0_n_9
    SLICE_X6Y229         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.244     9.446 r  system_i/stepper_div/inst/counter0__353_carry__0/CO[4]
                         net (fo=12, routed)          0.174     9.620    system_i/stepper_div/inst/counter0__353_carry__0_n_3
    SLICE_X6Y230         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058     9.678 r  system_i/stepper_div/inst/counter[10]_i_1/O
                         net (fo=1, routed)           0.070     9.748    system_i/stepper_div/inst/p_0_in[10]
    SLICE_X6Y230         FDCE                                         r  system_i/stepper_div/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.836     9.379    system_i/stepper_div/inst/clk_in
    SLICE_X6Y230         FDCE                                         r  system_i/stepper_div/inst/counter_reg[10]/C
                         clock pessimism             -0.551     8.828    
                         clock uncertainty           -0.062     8.766    
    SLICE_X6Y230         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.044     8.810    system_i/stepper_div/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.810    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                 -0.938    

Slack (VIOLATED) :        -0.932ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.802ns  (logic 3.106ns (53.534%)  route 2.696ns (46.466%))
  Logic Levels:           18  (CARRY8=11 LUT2=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.379ns = ( 9.379 - 5.000 ) 
    Source Clock Delay      (SCD):    3.940ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.040ns (routing 0.677ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.626ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        2.040     3.940    system_i/stepper_div/inst/clk_in
    SLICE_X7Y230         FDCE                                         r  system_i/stepper_div/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y230         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.052 r  system_i/stepper_div/inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.284     4.336    system_i/stepper_div/inst/counter[5]
    SLICE_X7Y228         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.572 r  system_i/stepper_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.602    system_i/stepper_div/inst/counter1_carry_n_0
    SLICE_X7Y229         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.763 r  system_i/stepper_div/inst/counter1_carry__0/O[5]
                         net (fo=24, routed)          0.390     5.153    system_i/stepper_div/inst/counter1[14]
    SLICE_X5Y224         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     5.379 r  system_i/stepper_div/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.021     5.400    system_i/stepper_div/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X5Y224         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     5.575 r  system_i/stepper_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.605    system_i/stepper_div/inst/counter0__0_carry__0_n_0
    SLICE_X5Y225         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     5.719 r  system_i/stepper_div/inst/counter0__0_carry__1/O[3]
                         net (fo=5, routed)           0.262     5.981    system_i/stepper_div/inst/counter0__0_carry__1_n_12
    SLICE_X8Y224         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     6.118 r  system_i/stepper_div/inst/counter0__172_carry__0_i_30/O
                         net (fo=1, routed)           0.161     6.279    system_i/stepper_div/inst/counter0__172_carry__0_i_30_n_0
    SLICE_X7Y224         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.186     6.465 r  system_i/stepper_div/inst/counter0__172_carry__0_i_11/O
                         net (fo=1, routed)           0.029     6.494    system_i/stepper_div/inst/counter0__172_carry__0_i_11_n_0
    SLICE_X7Y224         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.732 r  system_i/stepper_div/inst/counter0__172_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.762    system_i/stepper_div/inst/counter0__172_carry__0_n_0
    SLICE_X7Y225         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.827 r  system_i/stepper_div/inst/counter0__172_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.857    system_i/stepper_div/inst/counter0__172_carry__1_n_0
    SLICE_X7Y226         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.963 r  system_i/stepper_div/inst/counter0__172_carry__2/O[1]
                         net (fo=10, routed)          0.273     7.236    system_i/stepper_div/inst/counter0__172_carry__2_n_14
    SLICE_X8Y227         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     7.318 r  system_i/stepper_div/inst/counter0__252_carry_i_11/O
                         net (fo=1, routed)           0.022     7.340    system_i/stepper_div/inst/counter0__252_carry_i_11_n_0
    SLICE_X8Y227         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.626 r  system_i/stepper_div/inst/counter0__252_carry/O[4]
                         net (fo=1, routed)           0.199     7.825    system_i/stepper_div/inst/counter0__252_carry_n_11
    SLICE_X8Y229         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     7.907 r  system_i/stepper_div/inst/counter0__284_carry_i_8/O
                         net (fo=1, routed)           0.022     7.929    system_i/stepper_div/inst/counter0__284_carry_i_8_n_0
    SLICE_X8Y229         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     8.262 r  system_i/stepper_div/inst/counter0__284_carry/O[5]
                         net (fo=1, routed)           0.295     8.557    system_i/stepper_div/inst/counter0__284_carry_n_10
    SLICE_X5Y228         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.080     8.637 r  system_i/stepper_div/inst/counter0__308_carry__0_i_3/O
                         net (fo=1, routed)           0.029     8.666    system_i/stepper_div/inst/counter0__308_carry__0_i_3_n_0
    SLICE_X5Y228         CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     8.852 r  system_i/stepper_div/inst/counter0__308_carry__0/O[6]
                         net (fo=2, routed)           0.350     9.202    system_i/stepper_div/inst/counter0__308_carry__0_n_9
    SLICE_X6Y229         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.244     9.446 r  system_i/stepper_div/inst/counter0__353_carry__0/CO[4]
                         net (fo=12, routed)          0.173     9.619    system_i/stepper_div/inst/counter0__353_carry__0_n_3
    SLICE_X6Y230         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057     9.676 r  system_i/stepper_div/inst/counter[11]_i_1/O
                         net (fo=1, routed)           0.066     9.742    system_i/stepper_div/inst/p_0_in[11]
    SLICE_X6Y230         FDCE                                         r  system_i/stepper_div/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.836     9.379    system_i/stepper_div/inst/clk_in
    SLICE_X6Y230         FDCE                                         r  system_i/stepper_div/inst/counter_reg[11]/C
                         clock pessimism             -0.551     8.828    
                         clock uncertainty           -0.062     8.766    
    SLICE_X6Y230         FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.044     8.810    system_i/stepper_div/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.810    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                 -0.932    

Slack (VIOLATED) :        -0.927ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 3.106ns (53.580%)  route 2.691ns (46.420%))
  Logic Levels:           18  (CARRY8=11 LUT2=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 9.380 - 5.000 ) 
    Source Clock Delay      (SCD):    3.940ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.040ns (routing 0.677ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.626ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        2.040     3.940    system_i/stepper_div/inst/clk_in
    SLICE_X7Y230         FDCE                                         r  system_i/stepper_div/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y230         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.052 r  system_i/stepper_div/inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.284     4.336    system_i/stepper_div/inst/counter[5]
    SLICE_X7Y228         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.572 r  system_i/stepper_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.602    system_i/stepper_div/inst/counter1_carry_n_0
    SLICE_X7Y229         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.763 r  system_i/stepper_div/inst/counter1_carry__0/O[5]
                         net (fo=24, routed)          0.390     5.153    system_i/stepper_div/inst/counter1[14]
    SLICE_X5Y224         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     5.379 r  system_i/stepper_div/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.021     5.400    system_i/stepper_div/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X5Y224         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     5.575 r  system_i/stepper_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.605    system_i/stepper_div/inst/counter0__0_carry__0_n_0
    SLICE_X5Y225         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     5.719 r  system_i/stepper_div/inst/counter0__0_carry__1/O[3]
                         net (fo=5, routed)           0.262     5.981    system_i/stepper_div/inst/counter0__0_carry__1_n_12
    SLICE_X8Y224         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     6.118 r  system_i/stepper_div/inst/counter0__172_carry__0_i_30/O
                         net (fo=1, routed)           0.161     6.279    system_i/stepper_div/inst/counter0__172_carry__0_i_30_n_0
    SLICE_X7Y224         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.186     6.465 r  system_i/stepper_div/inst/counter0__172_carry__0_i_11/O
                         net (fo=1, routed)           0.029     6.494    system_i/stepper_div/inst/counter0__172_carry__0_i_11_n_0
    SLICE_X7Y224         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.732 r  system_i/stepper_div/inst/counter0__172_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.762    system_i/stepper_div/inst/counter0__172_carry__0_n_0
    SLICE_X7Y225         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.827 r  system_i/stepper_div/inst/counter0__172_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.857    system_i/stepper_div/inst/counter0__172_carry__1_n_0
    SLICE_X7Y226         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.963 r  system_i/stepper_div/inst/counter0__172_carry__2/O[1]
                         net (fo=10, routed)          0.273     7.236    system_i/stepper_div/inst/counter0__172_carry__2_n_14
    SLICE_X8Y227         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     7.318 r  system_i/stepper_div/inst/counter0__252_carry_i_11/O
                         net (fo=1, routed)           0.022     7.340    system_i/stepper_div/inst/counter0__252_carry_i_11_n_0
    SLICE_X8Y227         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.626 r  system_i/stepper_div/inst/counter0__252_carry/O[4]
                         net (fo=1, routed)           0.199     7.825    system_i/stepper_div/inst/counter0__252_carry_n_11
    SLICE_X8Y229         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     7.907 r  system_i/stepper_div/inst/counter0__284_carry_i_8/O
                         net (fo=1, routed)           0.022     7.929    system_i/stepper_div/inst/counter0__284_carry_i_8_n_0
    SLICE_X8Y229         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     8.262 r  system_i/stepper_div/inst/counter0__284_carry/O[5]
                         net (fo=1, routed)           0.295     8.557    system_i/stepper_div/inst/counter0__284_carry_n_10
    SLICE_X5Y228         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.080     8.637 r  system_i/stepper_div/inst/counter0__308_carry__0_i_3/O
                         net (fo=1, routed)           0.029     8.666    system_i/stepper_div/inst/counter0__308_carry__0_i_3_n_0
    SLICE_X5Y228         CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     8.852 r  system_i/stepper_div/inst/counter0__308_carry__0/O[6]
                         net (fo=2, routed)           0.350     9.202    system_i/stepper_div/inst/counter0__308_carry__0_n_9
    SLICE_X6Y229         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.244     9.446 r  system_i/stepper_div/inst/counter0__353_carry__0/CO[4]
                         net (fo=12, routed)          0.154     9.600    system_i/stepper_div/inst/counter0__353_carry__0_n_3
    SLICE_X5Y229         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.057     9.657 r  system_i/stepper_div/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.080     9.737    system_i/stepper_div/inst/p_0_in[6]
    SLICE_X5Y229         FDCE                                         r  system_i/stepper_div/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.837     9.380    system_i/stepper_div/inst/clk_in
    SLICE_X5Y229         FDCE                                         r  system_i/stepper_div/inst/counter_reg[6]/C
                         clock pessimism             -0.551     8.829    
                         clock uncertainty           -0.062     8.767    
    SLICE_X5Y229         FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.043     8.810    system_i/stepper_div/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.810    
                         arrival time                          -9.737    
  -------------------------------------------------------------------
                         slack                                 -0.927    

Slack (VIOLATED) :        -0.919ns  (required time - arrival time)
  Source:                 system_i/stepper_div/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/stepper_div/inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 3.144ns (54.291%)  route 2.647ns (45.709%))
  Logic Levels:           18  (CARRY8=11 LUT2=3 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 9.380 - 5.000 ) 
    Source Clock Delay      (SCD):    3.940ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.040ns (routing 0.677ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.626ns, distribution 1.211ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        2.040     3.940    system_i/stepper_div/inst/clk_in
    SLICE_X7Y230         FDCE                                         r  system_i/stepper_div/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y230         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.112     4.052 r  system_i/stepper_div/inst/counter_reg[5]/Q
                         net (fo=2, routed)           0.284     4.336    system_i/stepper_div/inst/counter[5]
    SLICE_X7Y228         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.236     4.572 r  system_i/stepper_div/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.602    system_i/stepper_div/inst/counter1_carry_n_0
    SLICE_X7Y229         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.763 r  system_i/stepper_div/inst/counter1_carry__0/O[5]
                         net (fo=24, routed)          0.390     5.153    system_i/stepper_div/inst/counter1[14]
    SLICE_X5Y224         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     5.379 r  system_i/stepper_div/inst/counter0__0_carry__0_i_10/O
                         net (fo=1, routed)           0.021     5.400    system_i/stepper_div/inst/counter0__0_carry__0_i_10_n_0
    SLICE_X5Y224         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.175     5.575 r  system_i/stepper_div/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.605    system_i/stepper_div/inst/counter0__0_carry__0_n_0
    SLICE_X5Y225         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     5.719 r  system_i/stepper_div/inst/counter0__0_carry__1/O[3]
                         net (fo=5, routed)           0.262     5.981    system_i/stepper_div/inst/counter0__0_carry__1_n_12
    SLICE_X8Y224         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     6.118 r  system_i/stepper_div/inst/counter0__172_carry__0_i_30/O
                         net (fo=1, routed)           0.161     6.279    system_i/stepper_div/inst/counter0__172_carry__0_i_30_n_0
    SLICE_X7Y224         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.186     6.465 r  system_i/stepper_div/inst/counter0__172_carry__0_i_11/O
                         net (fo=1, routed)           0.029     6.494    system_i/stepper_div/inst/counter0__172_carry__0_i_11_n_0
    SLICE_X7Y224         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     6.732 r  system_i/stepper_div/inst/counter0__172_carry__0/CO[7]
                         net (fo=1, routed)           0.030     6.762    system_i/stepper_div/inst/counter0__172_carry__0_n_0
    SLICE_X7Y225         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065     6.827 r  system_i/stepper_div/inst/counter0__172_carry__1/CO[7]
                         net (fo=1, routed)           0.030     6.857    system_i/stepper_div/inst/counter0__172_carry__1_n_0
    SLICE_X7Y226         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     6.963 r  system_i/stepper_div/inst/counter0__172_carry__2/O[1]
                         net (fo=10, routed)          0.273     7.236    system_i/stepper_div/inst/counter0__172_carry__2_n_14
    SLICE_X8Y227         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     7.318 r  system_i/stepper_div/inst/counter0__252_carry_i_11/O
                         net (fo=1, routed)           0.022     7.340    system_i/stepper_div/inst/counter0__252_carry_i_11_n_0
    SLICE_X8Y227         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     7.626 r  system_i/stepper_div/inst/counter0__252_carry/O[4]
                         net (fo=1, routed)           0.199     7.825    system_i/stepper_div/inst/counter0__252_carry_n_11
    SLICE_X8Y229         LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.082     7.907 r  system_i/stepper_div/inst/counter0__284_carry_i_8/O
                         net (fo=1, routed)           0.022     7.929    system_i/stepper_div/inst/counter0__284_carry_i_8_n_0
    SLICE_X8Y229         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     8.262 r  system_i/stepper_div/inst/counter0__284_carry/O[5]
                         net (fo=1, routed)           0.295     8.557    system_i/stepper_div/inst/counter0__284_carry_n_10
    SLICE_X5Y228         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.080     8.637 r  system_i/stepper_div/inst/counter0__308_carry__0_i_3/O
                         net (fo=1, routed)           0.029     8.666    system_i/stepper_div/inst/counter0__308_carry__0_i_3_n_0
    SLICE_X5Y228         CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.186     8.852 r  system_i/stepper_div/inst/counter0__308_carry__0/O[6]
                         net (fo=2, routed)           0.350     9.202    system_i/stepper_div/inst/counter0__308_carry__0_n_9
    SLICE_X6Y229         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.244     9.446 r  system_i/stepper_div/inst/counter0__353_carry__0/CO[4]
                         net (fo=12, routed)          0.153     9.599    system_i/stepper_div/inst/counter0__353_carry__0_n_3
    SLICE_X5Y229         LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.095     9.694 r  system_i/stepper_div/inst/counter[12]_i_1/O
                         net (fo=1, routed)           0.037     9.731    system_i/stepper_div/inst/p_0_in[12]
    SLICE_X5Y229         FDCE                                         r  system_i/stepper_div/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.837     9.380    system_i/stepper_div/inst/clk_in
    SLICE_X5Y229         FDCE                                         r  system_i/stepper_div/inst/counter_reg[12]/C
                         clock pessimism             -0.551     8.829    
                         clock uncertainty           -0.062     8.767    
    SLICE_X5Y229         FDCE (Setup_EFF2_SLICEM_C_D)
                                                      0.045     8.812    system_i/stepper_div/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          8.812    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                 -0.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 system_i/axi_io/U0/ip2bus_data_i_D1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.112ns (49.778%)  route 0.113ns (50.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.933ns
    Source Clock Delay      (SCD):    4.372ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Net Delay (Source):      1.829ns (routing 0.626ns, distribution 1.203ns)
  Clock Net Delay (Destination): 2.033ns (routing 0.677ns, distribution 1.356ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.829     4.372    system_i/axi_io/U0/s_axi_aclk
    SLICE_X7Y208         FDRE                                         r  system_i/axi_io/U0/ip2bus_data_i_D1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y208         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     4.484 r  system_i/axi_io/U0/ip2bus_data_i_D1_reg[26]/Q
                         net (fo=1, routed)           0.113     4.597    system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[5]
    SLICE_X5Y208         FDRE                                         r  system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        2.033     3.933    system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y208         FDRE                                         r  system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                         clock pessimism              0.551     4.484    
    SLICE_X5Y208         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.102     4.586    system_i/axi_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.586    
                         arrival time                           4.597    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.112ns (46.667%)  route 0.128ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.007ns
    Source Clock Delay      (SCD):    4.394ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Net Delay (Source):      1.851ns (routing 0.626ns, distribution 1.225ns)
  Clock Net Delay (Destination): 2.107ns (routing 0.677ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.851     4.394    system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X4Y194         FDRE                                         r  system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y194         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     4.506 r  system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.128     4.634    system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X2Y193         SRLC32E                                      r  system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        2.107     4.007    system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X2Y193         SRLC32E                                      r  system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism              0.551     4.558    
    SLICE_X2Y193         SRLC32E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.061     4.619    system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -4.619    
                         arrival time                           4.634    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.146ns (58.635%)  route 0.103ns (41.366%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.962ns
    Source Clock Delay      (SCD):    4.383ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Net Delay (Source):      1.840ns (routing 0.626ns, distribution 1.214ns)
  Clock Net Delay (Destination): 2.062ns (routing 0.677ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.840     4.383    system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X7Y204         FDRE                                         r  system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y204         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.113     4.496 r  system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]/Q
                         net (fo=1, routed)           0.078     4.574    system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rresp[2]
    SLICE_X6Y204         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.033     4.607 r  system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_1/O
                         net (fo=2, routed)           0.025     4.632    system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[2]
    SLICE_X6Y204         FDRE                                         r  system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        2.062     3.962    system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X6Y204         FDRE                                         r  system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[2]/C
                         clock pessimism              0.551     4.513    
    SLICE_X6Y204         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.102     4.615    system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.615    
                         arrival time                           4.632    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/dtc_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/dtc_i_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.112ns (55.172%)  route 0.091ns (44.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.962ns
    Source Clock Delay      (SCD):    4.383ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Net Delay (Source):      1.840ns (routing 0.626ns, distribution 1.214ns)
  Clock Net Delay (Destination): 2.062ns (routing 0.677ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.840     4.383    system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X6Y219         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/dtc_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y219         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     4.495 r  system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/dtc_i_reg/Q
                         net (fo=2, routed)           0.091     4.586    system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/dtc_i
    SLICE_X6Y220         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/dtc_i_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        2.062     3.962    system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X6Y220         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/dtc_i_d1_reg/C
                         clock pessimism              0.488     4.450    
    SLICE_X6Y220         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     4.553    system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/dtc_i_d1_reg
  -------------------------------------------------------------------
                         required time                         -4.553    
                         arrival time                           4.586    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/Intr2Bus_RdAck_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.145ns (58.000%)  route 0.105ns (42.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.623ns
    Source Clock Delay      (SCD):    4.072ns
    Clock Pessimism Removal (CPR):    -0.562ns
  Clock Net Delay (Source):      1.529ns (routing 0.626ns, distribution 0.903ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.677ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.529     4.072    system_i/system_management_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X43Y208        FDRE                                         r  system_i/system_management_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/Intr2Bus_RdAck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y208        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.112     4.184 r  system_i/system_management_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/Intr2Bus_RdAck_reg/Q
                         net (fo=1, routed)           0.076     4.260    system_i/system_management_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/intr_ip2bus_rdack
    SLICE_X42Y208        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.033     4.293 r  system_i/system_management_wiz_0/inst/INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I/INTR_CTRLR_GEN_I.ip2bus_rdack_i_1/O
                         net (fo=1, routed)           0.029     4.322    system_i/system_management_wiz_0/inst/ip2bus_rdack_int1
    SLICE_X42Y208        FDRE                                         r  system_i/system_management_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.723     3.623    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X42Y208        FDRE                                         r  system_i/system_management_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg/C
                         clock pessimism              0.562     4.185    
    SLICE_X42Y208        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.101     4.286    system_i/system_management_wiz_0/inst/INTR_CTRLR_GEN_I.ip2bus_rdack_reg
  -------------------------------------------------------------------
                         required time                         -4.286    
                         arrival time                           4.322    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.159ns (63.600%)  route 0.091ns (36.400%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.940ns
    Source Clock Delay      (SCD):    4.382ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Net Delay (Source):      1.839ns (routing 0.626ns, distribution 1.213ns)
  Clock Net Delay (Destination): 2.040ns (routing 0.677ns, distribution 1.363ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.839     4.382    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X4Y206         FDSE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y206         FDSE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     4.494 r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/Q
                         net (fo=6, routed)           0.080     4.574    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg_n_0_[0]
    SLICE_X3Y206         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.047     4.621 r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_i_1/O
                         net (fo=1, routed)           0.011     4.632    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write
    SLICE_X3Y206         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        2.040     3.940    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X3Y206         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg/C
                         clock pessimism              0.551     4.491    
    SLICE_X3Y206         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.102     4.593    system_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg
  -------------------------------------------------------------------
                         required time                         -4.593    
                         arrival time                           4.632    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.148ns (55.639%)  route 0.118ns (44.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.958ns
    Source Clock Delay      (SCD):    4.384ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Net Delay (Source):      1.841ns (routing 0.626ns, distribution 1.215ns)
  Clock Net Delay (Destination): 2.058ns (routing 0.677ns, distribution 1.381ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.841     4.384    system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X7Y203         FDRE                                         r  system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y203         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.114     4.498 r  system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[6]/Q
                         net (fo=8, routed)           0.089     4.587    system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/timeout
    SLICE_X6Y203         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.034     4.621 r  system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[0]_i_1/O
                         net (fo=1, routed)           0.029     4.650    system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_0_out[0]
    SLICE_X6Y203         FDRE                                         r  system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        2.058     3.958    system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y203         FDRE                                         r  system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]/C
                         clock pessimism              0.551     4.509    
    SLICE_X6Y203         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.101     4.610    system_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.610    
                         arrival time                           4.650    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.113ns (47.479%)  route 0.125ns (52.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.939ns
    Source Clock Delay      (SCD):    4.393ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Net Delay (Source):      1.850ns (routing 0.626ns, distribution 1.224ns)
  Clock Net Delay (Destination): 2.039ns (routing 0.677ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.850     4.393    system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X0Y185         FDRE                                         r  system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y185         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.113     4.506 r  system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.125     4.631    system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[0]
    SLICE_X1Y185         FDRE                                         r  system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        2.039     3.939    system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y185         FDRE                                         r  system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                         clock pessimism              0.551     4.490    
    SLICE_X1Y185         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.101     4.591    system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.591    
                         arrival time                           4.631    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.112ns (43.077%)  route 0.148ns (56.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.026ns
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    -0.488ns
  Clock Net Delay (Source):      1.861ns (routing 0.626ns, distribution 1.235ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.677ns, distribution 1.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.861     4.404    system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y190         FDRE                                         r  system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y190         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     4.516 r  system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.148     4.664    system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X2Y187         SRLC32E                                      r  system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        2.126     4.026    system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X2Y187         SRLC32E                                      r  system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism              0.488     4.514    
    SLICE_X2Y187         SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.104     4.618    system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -4.618    
                         arrival time                           4.664    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.148ns (57.143%)  route 0.111ns (42.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.938ns
    Source Clock Delay      (SCD):    4.376ns
    Clock Pessimism Removal (CPR):    -0.551ns
  Clock Net Delay (Source):      1.833ns (routing 0.626ns, distribution 1.207ns)
  Clock Net Delay (Destination): 2.038ns (routing 0.677ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.833     4.376    system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X0Y205         FDRE                                         r  system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y205         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     4.491 r  system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.073     4.564    system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[28]
    SLICE_X1Y205         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.033     4.597 r  system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[34]_i_1/O
                         net (fo=1, routed)           0.038     4.635    system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[34]
    SLICE_X1Y205         FDRE                                         r  system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        2.038     3.938    system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y205         FDRE                                         r  system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[34]/C
                         clock pessimism              0.551     4.489    
    SLICE_X1Y205         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.100     4.589    system_i/axi_inter1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[34]
  -------------------------------------------------------------------
                         required time                         -4.589    
                         arrival time                           4.635    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE4/DCLK    n/a            4.000         5.000       1.000      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         5.000       2.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X18Y219  system_i/sys_ret200/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X5Y193   system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X1Y193   system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X1Y193   system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X1Y193   system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X1Y193   system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X1Y193   system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X1Y193   system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y216   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y216   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y216   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y216   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y216   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X4Y216   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
High Pulse Width  Slow    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Fast    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ps/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X18Y219  system_i/sys_ret200/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X5Y193   system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X1Y193   system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X1Y193   system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X1Y193   system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X1Y193   system_i/axi_inter1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_0
  To Clock:  clk_out1_system_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.591ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.519ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.116ns (3.944%)  route 2.825ns (96.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.115ns = ( 9.115 - 5.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.969ns (routing 0.677ns, distribution 1.292ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.626ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.969     3.869    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X18Y214        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y214        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.985 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          2.825     6.810    system_i/pwm_div/inst/rst
    SLICE_X50Y219        FDCE                                         f  system_i/pwm_div/inst/counter_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.572     9.115    system_i/pwm_div/inst/clk_in
    SLICE_X50Y219        FDCE                                         r  system_i/pwm_div/inst/counter_reg[10]/C
                         clock pessimism             -0.559     8.556    
                         clock uncertainty           -0.062     8.494    
    SLICE_X50Y219        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.093     8.401    system_i/pwm_div/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -6.810    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.116ns (3.944%)  route 2.825ns (96.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.115ns = ( 9.115 - 5.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.969ns (routing 0.677ns, distribution 1.292ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.626ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.969     3.869    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X18Y214        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y214        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.985 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          2.825     6.810    system_i/pwm_div/inst/rst
    SLICE_X50Y219        FDCE                                         f  system_i/pwm_div/inst/counter_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.572     9.115    system_i/pwm_div/inst/clk_in
    SLICE_X50Y219        FDCE                                         r  system_i/pwm_div/inst/counter_reg[11]/C
                         clock pessimism             -0.559     8.556    
                         clock uncertainty           -0.062     8.494    
    SLICE_X50Y219        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093     8.401    system_i/pwm_div/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -6.810    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.116ns (3.944%)  route 2.825ns (96.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.115ns = ( 9.115 - 5.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.969ns (routing 0.677ns, distribution 1.292ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.626ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.969     3.869    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X18Y214        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y214        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.985 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          2.825     6.810    system_i/pwm_div/inst/rst
    SLICE_X50Y219        FDCE                                         f  system_i/pwm_div/inst/counter_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.572     9.115    system_i/pwm_div/inst/clk_in
    SLICE_X50Y219        FDCE                                         r  system_i/pwm_div/inst/counter_reg[14]/C
                         clock pessimism             -0.559     8.556    
                         clock uncertainty           -0.062     8.494    
    SLICE_X50Y219        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.093     8.401    system_i/pwm_div/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -6.810    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.116ns (3.944%)  route 2.825ns (96.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.115ns = ( 9.115 - 5.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.969ns (routing 0.677ns, distribution 1.292ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.626ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.969     3.869    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X18Y214        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y214        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.985 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          2.825     6.810    system_i/pwm_div/inst/rst
    SLICE_X50Y219        FDCE                                         f  system_i/pwm_div/inst/counter_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.572     9.115    system_i/pwm_div/inst/clk_in
    SLICE_X50Y219        FDCE                                         r  system_i/pwm_div/inst/counter_reg[15]/C
                         clock pessimism             -0.559     8.556    
                         clock uncertainty           -0.062     8.494    
    SLICE_X50Y219        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.093     8.401    system_i/pwm_div/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -6.810    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.116ns (3.944%)  route 2.825ns (96.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.115ns = ( 9.115 - 5.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.969ns (routing 0.677ns, distribution 1.292ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.626ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.969     3.869    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X18Y214        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y214        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.985 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          2.825     6.810    system_i/pwm_div/inst/rst
    SLICE_X50Y219        FDCE                                         f  system_i/pwm_div/inst/counter_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.572     9.115    system_i/pwm_div/inst/clk_in
    SLICE_X50Y219        FDCE                                         r  system_i/pwm_div/inst/counter_reg[8]/C
                         clock pessimism             -0.559     8.556    
                         clock uncertainty           -0.062     8.494    
    SLICE_X50Y219        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.093     8.401    system_i/pwm_div/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -6.810    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.116ns (3.960%)  route 2.813ns (96.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.109ns = ( 9.109 - 5.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.969ns (routing 0.677ns, distribution 1.292ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.626ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.969     3.869    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X18Y214        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y214        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.985 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          2.813     6.798    system_i/pwm_div/inst/rst
    SLICE_X50Y216        FDCE                                         f  system_i/pwm_div/inst/counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.566     9.109    system_i/pwm_div/inst/clk_in
    SLICE_X50Y216        FDCE                                         r  system_i/pwm_div/inst/counter_reg[0]/C
                         clock pessimism             -0.559     8.550    
                         clock uncertainty           -0.062     8.488    
    SLICE_X50Y216        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093     8.395    system_i/pwm_div/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.395    
                         arrival time                          -6.798    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.597ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 0.116ns (3.960%)  route 2.813ns (96.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.109ns = ( 9.109 - 5.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.969ns (routing 0.677ns, distribution 1.292ns)
  Clock Net Delay (Destination): 1.566ns (routing 0.626ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.969     3.869    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X18Y214        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y214        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.985 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          2.813     6.798    system_i/pwm_div/inst/rst
    SLICE_X50Y216        FDCE                                         f  system_i/pwm_div/inst/counter_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.566     9.109    system_i/pwm_div/inst/clk_in
    SLICE_X50Y216        FDCE                                         r  system_i/pwm_div/inst/counter_reg[1]/C
                         clock pessimism             -0.559     8.550    
                         clock uncertainty           -0.062     8.488    
    SLICE_X50Y216        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093     8.395    system_i/pwm_div/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.395    
                         arrival time                          -6.798    
  -------------------------------------------------------------------
                         slack                                  1.597    

Slack (MET) :             1.898ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/clk_out_reg/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.116ns (4.455%)  route 2.488ns (95.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.085ns = ( 9.085 - 5.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.969ns (routing 0.677ns, distribution 1.292ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.626ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.969     3.869    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X18Y214        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y214        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.985 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          2.488     6.473    system_i/pwm_div/inst/rst
    SLICE_X48Y216        FDCE                                         f  system_i/pwm_div/inst/clk_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.542     9.085    system_i/pwm_div/inst/clk_in
    SLICE_X48Y216        FDCE                                         r  system_i/pwm_div/inst/clk_out_reg/C
                         clock pessimism             -0.559     8.526    
                         clock uncertainty           -0.062     8.464    
    SLICE_X48Y216        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.093     8.371    system_i/pwm_div/inst/clk_out_reg
  -------------------------------------------------------------------
                         required time                          8.371    
                         arrival time                          -6.473    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.116ns (4.657%)  route 2.375ns (95.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.115ns = ( 9.115 - 5.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.969ns (routing 0.677ns, distribution 1.292ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.626ns, distribution 0.946ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.969     3.869    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X18Y214        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y214        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.985 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          2.375     6.360    system_i/pwm_div/inst/rst
    SLICE_X49Y217        FDCE                                         f  system_i/pwm_div/inst/counter_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.572     9.115    system_i/pwm_div/inst/clk_in
    SLICE_X49Y217        FDCE                                         r  system_i/pwm_div/inst/counter_reg[7]/C
                         clock pessimism             -0.559     8.556    
                         clock uncertainty           -0.062     8.494    
    SLICE_X49Y217        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.093     8.401    system_i/pwm_div/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/pwm_div/inst/counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0 rise@5.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 0.116ns (4.657%)  route 2.375ns (95.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.118ns = ( 9.118 - 5.000 ) 
    Source Clock Delay      (SCD):    3.869ns
    Clock Pessimism Removal (CPR):    -0.559ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.969ns (routing 0.677ns, distribution 1.292ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.626ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.969     3.869    system_i/sys_ret200/U0/slowest_sync_clk
    SLICE_X18Y214        FDRE                                         r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y214        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.116     3.985 r  system_i/sys_ret200/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=81, routed)          2.375     6.360    system_i/pwm_div/inst/rst
    SLICE_X49Y217        FDCE                                         f  system_i/pwm_div/inst/counter_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.575     9.118    system_i/pwm_div/inst/clk_in
    SLICE_X49Y217        FDCE                                         r  system_i/pwm_div/inst/counter_reg[12]/C
                         clock pessimism             -0.559     8.559    
                         clock uncertainty           -0.062     8.497    
    SLICE_X49Y217        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.093     8.404    system_i/pwm_div/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          8.404    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                  2.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.121ns (22.284%)  route 0.422ns (77.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Net Delay (Source):      0.935ns (routing 0.374ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.404ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        0.935     2.586    system_i/system_management_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X41Y208        FDRE                                         r  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y208        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     2.670 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.064     2.734    system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_0
    SLICE_X42Y209        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.037     2.771 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.358     3.129    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X48Y211        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.019     2.134    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X48Y211        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[12]/C
                         clock pessimism              0.494     2.628    
    SLICE_X48Y211        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.018     2.610    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           3.129    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.121ns (22.284%)  route 0.422ns (77.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Net Delay (Source):      0.935ns (routing 0.374ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.404ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        0.935     2.586    system_i/system_management_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X41Y208        FDRE                                         r  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y208        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     2.670 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.064     2.734    system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_0
    SLICE_X42Y209        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.037     2.771 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.358     3.129    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X48Y211        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.019     2.134    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X48Y211        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[13]/C
                         clock pessimism              0.494     2.628    
    SLICE_X48Y211        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.018     2.610    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           3.129    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.121ns (22.284%)  route 0.422ns (77.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Net Delay (Source):      0.935ns (routing 0.374ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.404ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        0.935     2.586    system_i/system_management_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X41Y208        FDRE                                         r  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y208        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     2.670 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.064     2.734    system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_0
    SLICE_X42Y209        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.037     2.771 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.358     3.129    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X48Y211        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.019     2.134    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X48Y211        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[14]/C
                         clock pessimism              0.494     2.628    
    SLICE_X48Y211        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     2.610    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           3.129    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.121ns (22.284%)  route 0.422ns (77.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Net Delay (Source):      0.935ns (routing 0.374ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.404ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        0.935     2.586    system_i/system_management_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X41Y208        FDRE                                         r  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y208        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     2.670 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.064     2.734    system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_0
    SLICE_X42Y209        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.037     2.771 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.358     3.129    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X48Y211        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.019     2.134    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X48Y211        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[15]/C
                         clock pessimism              0.494     2.628    
    SLICE_X48Y211        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.018     2.610    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           3.129    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.121ns (22.284%)  route 0.422ns (77.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Net Delay (Source):      0.935ns (routing 0.374ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.404ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        0.935     2.586    system_i/system_management_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X41Y208        FDRE                                         r  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y208        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     2.670 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.064     2.734    system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_0
    SLICE_X42Y209        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.037     2.771 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.358     3.129    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X48Y211        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.019     2.134    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X48Y211        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[2]/C
                         clock pessimism              0.494     2.628    
    SLICE_X48Y211        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.018     2.610    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           3.129    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.121ns (22.284%)  route 0.422ns (77.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Net Delay (Source):      0.935ns (routing 0.374ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.404ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        0.935     2.586    system_i/system_management_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X41Y208        FDRE                                         r  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y208        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     2.670 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.064     2.734    system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_0
    SLICE_X42Y209        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.037     2.771 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.358     3.129    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X48Y211        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.019     2.134    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X48Y211        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[3]/C
                         clock pessimism              0.494     2.628    
    SLICE_X48Y211        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.018     2.610    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           3.129    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.121ns (22.284%)  route 0.422ns (77.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Net Delay (Source):      0.935ns (routing 0.374ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.404ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        0.935     2.586    system_i/system_management_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X41Y208        FDRE                                         r  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y208        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     2.670 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.064     2.734    system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_0
    SLICE_X42Y209        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.037     2.771 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.358     3.129    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X48Y211        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.019     2.134    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X48Y211        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[8]/C
                         clock pessimism              0.494     2.628    
    SLICE_X48Y211        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.018     2.610    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           3.129    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.121ns (22.284%)  route 0.422ns (77.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Net Delay (Source):      0.935ns (routing 0.374ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.404ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        0.935     2.586    system_i/system_management_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X41Y208        FDRE                                         r  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y208        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     2.670 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.064     2.734    system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_0
    SLICE_X42Y209        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.037     2.771 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.358     3.129    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X48Y211        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.019     2.134    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X48Y211        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[9]/C
                         clock pessimism              0.494     2.628    
    SLICE_X48Y211        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.018     2.610    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           3.129    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.121ns (22.121%)  route 0.426ns (77.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Net Delay (Source):      0.935ns (routing 0.374ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.404ns, distribution 0.611ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        0.935     2.586    system_i/system_management_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X41Y208        FDRE                                         r  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y208        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     2.670 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.064     2.734    system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_0
    SLICE_X42Y209        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.037     2.771 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.362     3.133    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X42Y214        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.015     2.130    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X42Y214        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[10]/C
                         clock pessimism              0.494     2.624    
    SLICE_X42Y214        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     2.606    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0 rise@0.000ns - clk_out1_system_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.121ns (22.121%)  route 0.426ns (77.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    2.586ns
    Clock Pessimism Removal (CPR):    -0.494ns
  Clock Net Delay (Source):      0.935ns (routing 0.374ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.404ns, distribution 0.611ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        0.935     2.586    system_i/system_management_wiz_0/inst/SOFT_RESET_I/s_axi_aclk
    SLICE_X41Y208        FDRE                                         r  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y208        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.084     2.670 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS/Q
                         net (fo=5, routed)           0.064     2.734    system_i/system_management_wiz_0/inst/SOFT_RESET_I/RESET_FLOPS[15].RST_FLOPS_0
    SLICE_X42Y209        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.037     2.771 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.362     3.133    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X42Y214        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ps/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz/inst/clk_out1_system_clk_wiz_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1862, routed)        1.015     2.130    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X42Y214        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]/C
                         clock pessimism              0.494     2.624    
    SLICE_X42Y214        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.018     2.606    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  0.527    





