Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Apr 16 17:00:28 2022
| Host         : DESKTOP-1I22819 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.265     -123.024                    193                 1042        0.147        0.000                      0                 1042        4.500        0.000                       0                   389  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -1.265     -123.024                    193                 1042        0.147        0.000                      0                 1042        4.500        0.000                       0                   389  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          193  Failing Endpoints,  Worst Slack       -1.265ns,  Total Violation     -123.024ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.265ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_gamestate_r0_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.131ns  (logic 2.269ns (20.384%)  route 8.862ns (79.616%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.623     5.207    cu_test/beta/game_controlunit/CLK
    SLICE_X60Y89         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[20]/Q
                         net (fo=11, routed)          0.761     6.486    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[20]
    SLICE_X57Y91         LUT4 (Prop_lut4_I3_O)        0.124     6.610 r  cu_test/beta/game_controlunit/M_level_reg_q[2]_i_17/O
                         net (fo=11, routed)          0.804     7.414    cu_test/beta/game_controlunit/M_level_reg_q[2]_i_17_n_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.538 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[40]_i_9/O
                         net (fo=1, routed)           0.796     8.335    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[40]_i_9_n_0
    SLICE_X57Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.459 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[40]_i_4/O
                         net (fo=1, routed)           0.000     8.459    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[40]_i_4_n_0
    SLICE_X57Y93         MUXF7 (Prop_muxf7_I0_O)      0.212     8.671 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[40]_i_2/O
                         net (fo=29, routed)          0.553     9.224    cu_test/beta/game_controlunit/frame_counter/M_gamestate_q_reg[0]
    SLICE_X55Y91         LUT3 (Prop_lut3_I1_O)        0.299     9.523 r  cu_test/beta/game_controlunit/frame_counter/M_line1_r1_q[15]_i_6/O
                         net (fo=7, routed)           0.735    10.258    cu_test/beta/game_controlunit/frame_counter/M_line1_r1_q[15]_i_6_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I4_O)        0.124    10.382 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[14]_i_10/O
                         net (fo=2, routed)           0.689    11.071    reset_cond/M_gamestate_r0_q_reg[13]
    SLICE_X56Y96         LUT2 (Prop_lut2_I1_O)        0.124    11.195 f  reset_cond/M_gamestate_r0_q[13]_i_2/O
                         net (fo=15, routed)          0.796    11.991    cu_test/beta/game_controlunit/M_gamestate_r0_q_reg[13]
    SLICE_X61Y91         LUT2 (Prop_lut2_I1_O)        0.124    12.115 f  cu_test/beta/game_controlunit/M_gamestate_r0_q[15]_i_30/O
                         net (fo=18, routed)          0.888    13.004    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q_reg[0]_3
    SLICE_X62Y93         LUT6 (Prop_lut6_I5_O)        0.124    13.128 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[10]_i_8/O
                         net (fo=4, routed)           0.965    14.093    cu_test/beta/game_controlunit/frame_counter/M_stage_q_reg[3]_2
    SLICE_X63Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.217 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_4/O
                         net (fo=2, routed)           0.584    14.801    cu_test/beta/game_controlunit/frame_counter/M_stage_q_reg[3]_5
    SLICE_X63Y95         LUT6 (Prop_lut6_I3_O)        0.124    14.925 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_3/O
                         net (fo=1, routed)           0.420    15.344    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_3_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I2_O)        0.124    15.468 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_1/O
                         net (fo=11, routed)          0.870    16.338    cu_test/beta/players/M_gamestate_r0_q_reg[15]_1[9]
    SLICE_X65Y95         FDRE                                         r  cu_test/beta/players/M_gamestate_r0_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.509    14.913    cu_test/beta/players/CLK
    SLICE_X65Y95         FDRE                                         r  cu_test/beta/players/M_gamestate_r0_q_reg[9]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X65Y95         FDRE (Setup_fdre_C_D)       -0.062    15.074    cu_test/beta/players/M_gamestate_r0_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -16.338    
  -------------------------------------------------------------------
                         slack                                 -1.265    

Slack (VIOLATED) :        -1.124ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line8_r8_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.060ns  (logic 2.961ns (26.771%)  route 8.099ns (73.229%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.557     5.141    cu_test/beta/game_controlunit/CLK
    SLICE_X57Y89         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[33]/Q
                         net (fo=11, routed)          1.012     6.609    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[33]
    SLICE_X57Y90         LUT4 (Prop_lut4_I3_O)        0.124     6.733 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_34/O
                         net (fo=3, routed)           0.449     7.181    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_34_n_0
    SLICE_X56Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.305 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_13/O
                         net (fo=19, routed)          1.000     8.306    cu_test/beta/game_controlunit/M_stage_q_reg[3]_19
    SLICE_X56Y94         LUT6 (Prop_lut6_I2_O)        0.124     8.430 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[41]_i_4/O
                         net (fo=1, routed)           0.000     8.430    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[41]_i_4_n_0
    SLICE_X56Y94         MUXF7 (Prop_muxf7_I0_O)      0.209     8.639 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[41]_i_2/O
                         net (fo=28, routed)          0.722     9.361    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q_reg[7]_1
    SLICE_X57Y95         LUT6 (Prop_lut6_I1_O)        0.297     9.658 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_34/O
                         net (fo=84, routed)          1.636    11.294    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_34_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I2_O)        0.124    11.418 r  cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_51/O
                         net (fo=2, routed)           0.653    12.072    cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_51_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.196 r  cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_30/O
                         net (fo=1, routed)           0.452    12.648    cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_30_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.772 r  cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_15/O
                         net (fo=11, routed)          0.682    13.454    cu_test/beta/game_alu/M_gamestate_r0_q_reg[5]_0[2]
    SLICE_X58Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.852 r  cu_test/beta/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.852    cu_test/beta/game_alu/out1_carry__0_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.966 r  cu_test/beta/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.966    cu_test/beta/game_alu/out1_carry__1_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.279 r  cu_test/beta/game_alu/out1_carry__2/O[3]
                         net (fo=1, routed)           0.582    14.861    reset_cond/M_gamestate_q_reg[15][2]
    SLICE_X61Y98         LUT3 (Prop_lut3_I2_O)        0.306    15.167 r  reset_cond/M_gamestate_r0_q[15]_i_9/O
                         net (fo=2, routed)           0.304    15.471    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q_reg[15]_5
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124    15.595 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_2/O
                         net (fo=11, routed)          0.606    16.201    cu_test/beta/players/M_gamestate_r0_q_reg[15]_1[15]
    SLICE_X59Y98         FDRE                                         r  cu_test/beta/players/M_line8_r8_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.509    14.913    cu_test/beta/players/CLK
    SLICE_X59Y98         FDRE                                         r  cu_test/beta/players/M_line8_r8_q_reg[15]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X59Y98         FDRE (Setup_fdre_C_D)       -0.058    15.078    cu_test/beta/players/M_line8_r8_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -16.201    
  -------------------------------------------------------------------
                         slack                                 -1.124    

Slack (VIOLATED) :        -1.102ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line3_r3_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.015ns  (logic 2.961ns (26.881%)  route 8.054ns (73.119%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.557     5.141    cu_test/beta/game_controlunit/CLK
    SLICE_X57Y89         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[33]/Q
                         net (fo=11, routed)          1.012     6.609    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[33]
    SLICE_X57Y90         LUT4 (Prop_lut4_I3_O)        0.124     6.733 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_34/O
                         net (fo=3, routed)           0.449     7.181    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_34_n_0
    SLICE_X56Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.305 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_13/O
                         net (fo=19, routed)          1.000     8.306    cu_test/beta/game_controlunit/M_stage_q_reg[3]_19
    SLICE_X56Y94         LUT6 (Prop_lut6_I2_O)        0.124     8.430 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[41]_i_4/O
                         net (fo=1, routed)           0.000     8.430    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[41]_i_4_n_0
    SLICE_X56Y94         MUXF7 (Prop_muxf7_I0_O)      0.209     8.639 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[41]_i_2/O
                         net (fo=28, routed)          0.722     9.361    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q_reg[7]_1
    SLICE_X57Y95         LUT6 (Prop_lut6_I1_O)        0.297     9.658 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_34/O
                         net (fo=84, routed)          1.636    11.294    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_34_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I2_O)        0.124    11.418 r  cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_51/O
                         net (fo=2, routed)           0.653    12.072    cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_51_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.196 r  cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_30/O
                         net (fo=1, routed)           0.452    12.648    cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_30_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.772 r  cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_15/O
                         net (fo=11, routed)          0.682    13.454    cu_test/beta/game_alu/M_gamestate_r0_q_reg[5]_0[2]
    SLICE_X58Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.852 r  cu_test/beta/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.852    cu_test/beta/game_alu/out1_carry__0_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.966 r  cu_test/beta/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.966    cu_test/beta/game_alu/out1_carry__1_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.279 r  cu_test/beta/game_alu/out1_carry__2/O[3]
                         net (fo=1, routed)           0.582    14.861    reset_cond/M_gamestate_q_reg[15][2]
    SLICE_X61Y98         LUT3 (Prop_lut3_I2_O)        0.306    15.167 r  reset_cond/M_gamestate_r0_q[15]_i_9/O
                         net (fo=2, routed)           0.304    15.471    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q_reg[15]_5
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124    15.595 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_2/O
                         net (fo=11, routed)          0.561    16.156    cu_test/beta/players/M_gamestate_r0_q_reg[15]_1[15]
    SLICE_X58Y98         FDRE                                         r  cu_test/beta/players/M_line3_r3_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.509    14.913    cu_test/beta/players/CLK
    SLICE_X58Y98         FDRE                                         r  cu_test/beta/players/M_line3_r3_q_reg[15]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X58Y98         FDRE (Setup_fdre_C_D)       -0.081    15.055    cu_test/beta/players/M_line3_r3_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -16.156    
  -------------------------------------------------------------------
                         slack                                 -1.102    

Slack (VIOLATED) :        -1.095ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_current_line_r11_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.031ns  (logic 2.961ns (26.843%)  route 8.070ns (73.157%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.557     5.141    cu_test/beta/game_controlunit/CLK
    SLICE_X57Y89         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[33]/Q
                         net (fo=11, routed)          1.012     6.609    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[33]
    SLICE_X57Y90         LUT4 (Prop_lut4_I3_O)        0.124     6.733 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_34/O
                         net (fo=3, routed)           0.449     7.181    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_34_n_0
    SLICE_X56Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.305 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_13/O
                         net (fo=19, routed)          1.000     8.306    cu_test/beta/game_controlunit/M_stage_q_reg[3]_19
    SLICE_X56Y94         LUT6 (Prop_lut6_I2_O)        0.124     8.430 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[41]_i_4/O
                         net (fo=1, routed)           0.000     8.430    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[41]_i_4_n_0
    SLICE_X56Y94         MUXF7 (Prop_muxf7_I0_O)      0.209     8.639 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[41]_i_2/O
                         net (fo=28, routed)          0.722     9.361    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q_reg[7]_1
    SLICE_X57Y95         LUT6 (Prop_lut6_I1_O)        0.297     9.658 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_34/O
                         net (fo=84, routed)          1.636    11.294    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_34_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I2_O)        0.124    11.418 r  cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_51/O
                         net (fo=2, routed)           0.653    12.072    cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_51_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.196 r  cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_30/O
                         net (fo=1, routed)           0.452    12.648    cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_30_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.772 r  cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_15/O
                         net (fo=11, routed)          0.682    13.454    cu_test/beta/game_alu/M_gamestate_r0_q_reg[5]_0[2]
    SLICE_X58Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.852 r  cu_test/beta/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.852    cu_test/beta/game_alu/out1_carry__0_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.966 r  cu_test/beta/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.966    cu_test/beta/game_alu/out1_carry__1_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.279 r  cu_test/beta/game_alu/out1_carry__2/O[3]
                         net (fo=1, routed)           0.582    14.861    reset_cond/M_gamestate_q_reg[15][2]
    SLICE_X61Y98         LUT3 (Prop_lut3_I2_O)        0.306    15.167 r  reset_cond/M_gamestate_r0_q[15]_i_9/O
                         net (fo=2, routed)           0.304    15.471    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q_reg[15]_5
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124    15.595 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_2/O
                         net (fo=11, routed)          0.577    16.172    cu_test/beta/players/M_gamestate_r0_q_reg[15]_1[15]
    SLICE_X59Y96         FDRE                                         r  cu_test/beta/players/M_current_line_r11_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.508    14.912    cu_test/beta/players/CLK
    SLICE_X59Y96         FDRE                                         r  cu_test/beta/players/M_current_line_r11_q_reg[15]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X59Y96         FDRE (Setup_fdre_C_D)       -0.058    15.077    cu_test/beta/players/M_current_line_r11_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -16.172    
  -------------------------------------------------------------------
                         slack                                 -1.095    

Slack (VIOLATED) :        -1.080ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line6_r6_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.016ns  (logic 2.961ns (26.879%)  route 8.055ns (73.121%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.557     5.141    cu_test/beta/game_controlunit/CLK
    SLICE_X57Y89         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[33]/Q
                         net (fo=11, routed)          1.012     6.609    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[33]
    SLICE_X57Y90         LUT4 (Prop_lut4_I3_O)        0.124     6.733 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_34/O
                         net (fo=3, routed)           0.449     7.181    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_34_n_0
    SLICE_X56Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.305 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_13/O
                         net (fo=19, routed)          1.000     8.306    cu_test/beta/game_controlunit/M_stage_q_reg[3]_19
    SLICE_X56Y94         LUT6 (Prop_lut6_I2_O)        0.124     8.430 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[41]_i_4/O
                         net (fo=1, routed)           0.000     8.430    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[41]_i_4_n_0
    SLICE_X56Y94         MUXF7 (Prop_muxf7_I0_O)      0.209     8.639 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[41]_i_2/O
                         net (fo=28, routed)          0.722     9.361    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q_reg[7]_1
    SLICE_X57Y95         LUT6 (Prop_lut6_I1_O)        0.297     9.658 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_34/O
                         net (fo=84, routed)          1.636    11.294    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_34_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I2_O)        0.124    11.418 r  cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_51/O
                         net (fo=2, routed)           0.653    12.072    cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_51_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.196 r  cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_30/O
                         net (fo=1, routed)           0.452    12.648    cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_30_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.772 r  cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_15/O
                         net (fo=11, routed)          0.682    13.454    cu_test/beta/game_alu/M_gamestate_r0_q_reg[5]_0[2]
    SLICE_X58Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.852 r  cu_test/beta/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.852    cu_test/beta/game_alu/out1_carry__0_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.966 r  cu_test/beta/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.966    cu_test/beta/game_alu/out1_carry__1_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.279 r  cu_test/beta/game_alu/out1_carry__2/O[3]
                         net (fo=1, routed)           0.582    14.861    reset_cond/M_gamestate_q_reg[15][2]
    SLICE_X61Y98         LUT3 (Prop_lut3_I2_O)        0.306    15.167 r  reset_cond/M_gamestate_r0_q[15]_i_9/O
                         net (fo=2, routed)           0.304    15.471    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q_reg[15]_5
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124    15.595 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_2/O
                         net (fo=11, routed)          0.562    16.157    cu_test/beta/players/M_gamestate_r0_q_reg[15]_1[15]
    SLICE_X58Y99         FDRE                                         r  cu_test/beta/players/M_line6_r6_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.509    14.913    cu_test/beta/players/CLK
    SLICE_X58Y99         FDRE                                         r  cu_test/beta/players/M_line6_r6_q_reg[15]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X58Y99         FDRE (Setup_fdre_C_D)       -0.058    15.078    cu_test/beta/players/M_line6_r6_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -16.157    
  -------------------------------------------------------------------
                         slack                                 -1.080    

Slack (VIOLATED) :        -1.073ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line2_r2_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.025ns  (logic 2.961ns (26.856%)  route 8.064ns (73.144%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.557     5.141    cu_test/beta/game_controlunit/CLK
    SLICE_X57Y89         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[33]/Q
                         net (fo=11, routed)          1.012     6.609    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[33]
    SLICE_X57Y90         LUT4 (Prop_lut4_I3_O)        0.124     6.733 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_34/O
                         net (fo=3, routed)           0.449     7.181    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_34_n_0
    SLICE_X56Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.305 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_13/O
                         net (fo=19, routed)          1.000     8.306    cu_test/beta/game_controlunit/M_stage_q_reg[3]_19
    SLICE_X56Y94         LUT6 (Prop_lut6_I2_O)        0.124     8.430 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[41]_i_4/O
                         net (fo=1, routed)           0.000     8.430    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[41]_i_4_n_0
    SLICE_X56Y94         MUXF7 (Prop_muxf7_I0_O)      0.209     8.639 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[41]_i_2/O
                         net (fo=28, routed)          0.722     9.361    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q_reg[7]_1
    SLICE_X57Y95         LUT6 (Prop_lut6_I1_O)        0.297     9.658 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_34/O
                         net (fo=84, routed)          1.636    11.294    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_34_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I2_O)        0.124    11.418 r  cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_51/O
                         net (fo=2, routed)           0.653    12.072    cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_51_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.196 r  cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_30/O
                         net (fo=1, routed)           0.452    12.648    cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_30_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.772 r  cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_15/O
                         net (fo=11, routed)          0.682    13.454    cu_test/beta/game_alu/M_gamestate_r0_q_reg[5]_0[2]
    SLICE_X58Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.852 r  cu_test/beta/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.852    cu_test/beta/game_alu/out1_carry__0_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.966 r  cu_test/beta/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.966    cu_test/beta/game_alu/out1_carry__1_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.279 r  cu_test/beta/game_alu/out1_carry__2/O[3]
                         net (fo=1, routed)           0.582    14.861    reset_cond/M_gamestate_q_reg[15][2]
    SLICE_X61Y98         LUT3 (Prop_lut3_I2_O)        0.306    15.167 r  reset_cond/M_gamestate_r0_q[15]_i_9/O
                         net (fo=2, routed)           0.304    15.471    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q_reg[15]_5
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124    15.595 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_2/O
                         net (fo=11, routed)          0.571    16.166    cu_test/beta/players/M_gamestate_r0_q_reg[15]_1[15]
    SLICE_X63Y99         FDRE                                         r  cu_test/beta/players/M_line2_r2_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.510    14.914    cu_test/beta/players/CLK
    SLICE_X63Y99         FDRE                                         r  cu_test/beta/players/M_line2_r2_q_reg[15]/C
                         clock pessimism              0.258    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X63Y99         FDRE (Setup_fdre_C_D)       -0.043    15.094    cu_test/beta/players/M_line2_r2_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -16.166    
  -------------------------------------------------------------------
                         slack                                 -1.073    

Slack (VIOLATED) :        -1.037ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line4_r4_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.966ns  (logic 2.961ns (27.001%)  route 8.005ns (72.999%))
  Logic Levels:           13  (CARRY4=3 LUT3=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.557     5.141    cu_test/beta/game_controlunit/CLK
    SLICE_X57Y89         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[33]/Q
                         net (fo=11, routed)          1.012     6.609    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[33]
    SLICE_X57Y90         LUT4 (Prop_lut4_I3_O)        0.124     6.733 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_34/O
                         net (fo=3, routed)           0.449     7.181    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_34_n_0
    SLICE_X56Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.305 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_13/O
                         net (fo=19, routed)          1.000     8.306    cu_test/beta/game_controlunit/M_stage_q_reg[3]_19
    SLICE_X56Y94         LUT6 (Prop_lut6_I2_O)        0.124     8.430 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[41]_i_4/O
                         net (fo=1, routed)           0.000     8.430    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[41]_i_4_n_0
    SLICE_X56Y94         MUXF7 (Prop_muxf7_I0_O)      0.209     8.639 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[41]_i_2/O
                         net (fo=28, routed)          0.722     9.361    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q_reg[7]_1
    SLICE_X57Y95         LUT6 (Prop_lut6_I1_O)        0.297     9.658 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_34/O
                         net (fo=84, routed)          1.636    11.294    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_34_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I2_O)        0.124    11.418 r  cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_51/O
                         net (fo=2, routed)           0.653    12.072    cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_51_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.196 r  cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_30/O
                         net (fo=1, routed)           0.452    12.648    cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_30_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.772 r  cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_15/O
                         net (fo=11, routed)          0.682    13.454    cu_test/beta/game_alu/M_gamestate_r0_q_reg[5]_0[2]
    SLICE_X58Y95         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.852 r  cu_test/beta/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.852    cu_test/beta/game_alu/out1_carry__0_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.966 r  cu_test/beta/game_alu/out1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.966    cu_test/beta/game_alu/out1_carry__1_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.279 r  cu_test/beta/game_alu/out1_carry__2/O[3]
                         net (fo=1, routed)           0.582    14.861    reset_cond/M_gamestate_q_reg[15][2]
    SLICE_X61Y98         LUT3 (Prop_lut3_I2_O)        0.306    15.167 r  reset_cond/M_gamestate_r0_q[15]_i_9/O
                         net (fo=2, routed)           0.304    15.471    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q_reg[15]_5
    SLICE_X58Y98         LUT6 (Prop_lut6_I1_O)        0.124    15.595 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_2/O
                         net (fo=11, routed)          0.512    16.107    cu_test/beta/players/M_gamestate_r0_q_reg[15]_1[15]
    SLICE_X56Y98         FDRE                                         r  cu_test/beta/players/M_line4_r4_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.444    14.848    cu_test/beta/players/CLK
    SLICE_X56Y98         FDRE                                         r  cu_test/beta/players/M_line4_r4_q_reg[15]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X56Y98         FDRE (Setup_fdre_C_D)       -0.013    15.071    cu_test/beta/players/M_line4_r4_q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -16.107    
  -------------------------------------------------------------------
                         slack                                 -1.037    

Slack (VIOLATED) :        -1.036ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line3_r3_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.917ns  (logic 2.269ns (20.784%)  route 8.648ns (79.216%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.623     5.207    cu_test/beta/game_controlunit/CLK
    SLICE_X60Y89         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[20]/Q
                         net (fo=11, routed)          0.761     6.486    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[20]
    SLICE_X57Y91         LUT4 (Prop_lut4_I3_O)        0.124     6.610 r  cu_test/beta/game_controlunit/M_level_reg_q[2]_i_17/O
                         net (fo=11, routed)          0.804     7.414    cu_test/beta/game_controlunit/M_level_reg_q[2]_i_17_n_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.538 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[40]_i_9/O
                         net (fo=1, routed)           0.796     8.335    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[40]_i_9_n_0
    SLICE_X57Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.459 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[40]_i_4/O
                         net (fo=1, routed)           0.000     8.459    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[40]_i_4_n_0
    SLICE_X57Y93         MUXF7 (Prop_muxf7_I0_O)      0.212     8.671 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[40]_i_2/O
                         net (fo=29, routed)          0.553     9.224    cu_test/beta/game_controlunit/frame_counter/M_gamestate_q_reg[0]
    SLICE_X55Y91         LUT3 (Prop_lut3_I1_O)        0.299     9.523 r  cu_test/beta/game_controlunit/frame_counter/M_line1_r1_q[15]_i_6/O
                         net (fo=7, routed)           0.735    10.258    cu_test/beta/game_controlunit/frame_counter/M_line1_r1_q[15]_i_6_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I4_O)        0.124    10.382 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[14]_i_10/O
                         net (fo=2, routed)           0.689    11.071    reset_cond/M_gamestate_r0_q_reg[13]
    SLICE_X56Y96         LUT2 (Prop_lut2_I1_O)        0.124    11.195 f  reset_cond/M_gamestate_r0_q[13]_i_2/O
                         net (fo=15, routed)          0.796    11.991    cu_test/beta/game_controlunit/M_gamestate_r0_q_reg[13]
    SLICE_X61Y91         LUT2 (Prop_lut2_I1_O)        0.124    12.115 f  cu_test/beta/game_controlunit/M_gamestate_r0_q[15]_i_30/O
                         net (fo=18, routed)          0.888    13.004    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q_reg[0]_3
    SLICE_X62Y93         LUT6 (Prop_lut6_I5_O)        0.124    13.128 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[10]_i_8/O
                         net (fo=4, routed)           0.965    14.093    cu_test/beta/game_controlunit/frame_counter/M_stage_q_reg[3]_2
    SLICE_X63Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.217 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_4/O
                         net (fo=2, routed)           0.584    14.801    cu_test/beta/game_controlunit/frame_counter/M_stage_q_reg[3]_5
    SLICE_X63Y95         LUT6 (Prop_lut6_I3_O)        0.124    14.925 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_3/O
                         net (fo=1, routed)           0.420    15.344    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_3_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I2_O)        0.124    15.468 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_1/O
                         net (fo=11, routed)          0.655    16.124    cu_test/beta/players/M_gamestate_r0_q_reg[15]_1[9]
    SLICE_X61Y96         FDRE                                         r  cu_test/beta/players/M_line3_r3_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.508    14.912    cu_test/beta/players/CLK
    SLICE_X61Y96         FDRE                                         r  cu_test/beta/players/M_line3_r3_q_reg[9]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X61Y96         FDRE (Setup_fdre_C_D)       -0.061    15.088    cu_test/beta/players/M_line3_r3_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -16.124    
  -------------------------------------------------------------------
                         slack                                 -1.036    

Slack (VIOLATED) :        -1.015ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_line8_r8_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.862ns  (logic 2.269ns (20.889%)  route 8.593ns (79.111%))
  Logic Levels:           12  (LUT2=2 LUT3=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.623     5.207    cu_test/beta/game_controlunit/CLK
    SLICE_X60Y89         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_fdre_C_Q)         0.518     5.725 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[20]/Q
                         net (fo=11, routed)          0.761     6.486    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[20]
    SLICE_X57Y91         LUT4 (Prop_lut4_I3_O)        0.124     6.610 r  cu_test/beta/game_controlunit/M_level_reg_q[2]_i_17/O
                         net (fo=11, routed)          0.804     7.414    cu_test/beta/game_controlunit/M_level_reg_q[2]_i_17_n_0
    SLICE_X57Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.538 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[40]_i_9/O
                         net (fo=1, routed)           0.796     8.335    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[40]_i_9_n_0
    SLICE_X57Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.459 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[40]_i_4/O
                         net (fo=1, routed)           0.000     8.459    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[40]_i_4_n_0
    SLICE_X57Y93         MUXF7 (Prop_muxf7_I0_O)      0.212     8.671 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[40]_i_2/O
                         net (fo=29, routed)          0.553     9.224    cu_test/beta/game_controlunit/frame_counter/M_gamestate_q_reg[0]
    SLICE_X55Y91         LUT3 (Prop_lut3_I1_O)        0.299     9.523 r  cu_test/beta/game_controlunit/frame_counter/M_line1_r1_q[15]_i_6/O
                         net (fo=7, routed)           0.735    10.258    cu_test/beta/game_controlunit/frame_counter/M_line1_r1_q[15]_i_6_n_0
    SLICE_X56Y96         LUT6 (Prop_lut6_I4_O)        0.124    10.382 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[14]_i_10/O
                         net (fo=2, routed)           0.689    11.071    reset_cond/M_gamestate_r0_q_reg[13]
    SLICE_X56Y96         LUT2 (Prop_lut2_I1_O)        0.124    11.195 f  reset_cond/M_gamestate_r0_q[13]_i_2/O
                         net (fo=15, routed)          0.796    11.991    cu_test/beta/game_controlunit/M_gamestate_r0_q_reg[13]
    SLICE_X61Y91         LUT2 (Prop_lut2_I1_O)        0.124    12.115 f  cu_test/beta/game_controlunit/M_gamestate_r0_q[15]_i_30/O
                         net (fo=18, routed)          0.888    13.004    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q_reg[0]_3
    SLICE_X62Y93         LUT6 (Prop_lut6_I5_O)        0.124    13.128 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[10]_i_8/O
                         net (fo=4, routed)           0.965    14.093    cu_test/beta/game_controlunit/frame_counter/M_stage_q_reg[3]_2
    SLICE_X63Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.217 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_4/O
                         net (fo=2, routed)           0.584    14.801    cu_test/beta/game_controlunit/frame_counter/M_stage_q_reg[3]_5
    SLICE_X63Y95         LUT6 (Prop_lut6_I3_O)        0.124    14.925 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_3/O
                         net (fo=1, routed)           0.420    15.344    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_3_n_0
    SLICE_X62Y96         LUT6 (Prop_lut6_I2_O)        0.124    15.468 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[9]_i_1/O
                         net (fo=11, routed)          0.601    16.069    cu_test/beta/players/M_gamestate_r0_q_reg[15]_1[9]
    SLICE_X62Y95         FDRE                                         r  cu_test/beta/players/M_line8_r8_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.509    14.913    cu_test/beta/players/CLK
    SLICE_X62Y95         FDRE                                         r  cu_test/beta/players/M_line8_r8_q_reg[9]/C
                         clock pessimism              0.258    15.171    
                         clock uncertainty           -0.035    15.136    
    SLICE_X62Y95         FDRE (Setup_fdre_C_D)       -0.081    15.055    cu_test/beta/players/M_line8_r8_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -16.069    
  -------------------------------------------------------------------
                         slack                                 -1.015    

Slack (VIOLATED) :        -1.008ns  (required time - arrival time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/players/M_and_result_r9_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.904ns  (logic 2.202ns (20.195%)  route 8.702ns (79.805%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.557     5.141    cu_test/beta/game_controlunit/CLK
    SLICE_X57Y89         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[33]/Q
                         net (fo=11, routed)          1.012     6.609    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[33]
    SLICE_X57Y90         LUT4 (Prop_lut4_I3_O)        0.124     6.733 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_34/O
                         net (fo=3, routed)           0.449     7.181    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_34_n_0
    SLICE_X56Y91         LUT6 (Prop_lut6_I1_O)        0.124     7.305 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[48]_i_13/O
                         net (fo=19, routed)          1.000     8.306    cu_test/beta/game_controlunit/M_stage_q_reg[3]_19
    SLICE_X56Y94         LUT6 (Prop_lut6_I2_O)        0.124     8.430 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[41]_i_4/O
                         net (fo=1, routed)           0.000     8.430    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q[41]_i_4_n_0
    SLICE_X56Y94         MUXF7 (Prop_muxf7_I0_O)      0.209     8.639 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[41]_i_2/O
                         net (fo=28, routed)          0.722     9.361    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q_reg[7]_1
    SLICE_X57Y95         LUT6 (Prop_lut6_I1_O)        0.297     9.658 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_34/O
                         net (fo=84, routed)          1.636    11.294    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_34_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I2_O)        0.124    11.418 r  cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_51/O
                         net (fo=2, routed)           0.653    12.072    cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_51_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I5_O)        0.124    12.196 r  cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_30/O
                         net (fo=1, routed)           0.452    12.648    cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_30_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I0_O)        0.124    12.772 r  cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_15/O
                         net (fo=11, routed)          0.847    13.619    cu_test/beta/game_controlunit/frame_counter/out1_carry__0_i_15_0[1]
    SLICE_X55Y93         LUT3 (Prop_lut3_I2_O)        0.124    13.743 f  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[1]_i_10/O
                         net (fo=1, routed)           0.154    13.897    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[1]_i_10_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I0_O)        0.124    14.021 f  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[1]_i_8/O
                         net (fo=2, routed)           0.605    14.626    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[1]_i_8_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I3_O)        0.124    14.750 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[1]_i_4/O
                         net (fo=1, routed)           0.476    15.225    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[1]_i_4_n_0
    SLICE_X54Y92         LUT5 (Prop_lut5_I2_O)        0.124    15.349 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[1]_i_1/O
                         net (fo=11, routed)          0.695    16.045    cu_test/beta/players/M_gamestate_r0_q_reg[15]_1[1]
    SLICE_X54Y91         FDRE                                         r  cu_test/beta/players/M_and_result_r9_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         1.441    14.845    cu_test/beta/players/CLK
    SLICE_X54Y91         FDRE                                         r  cu_test/beta/players/M_and_result_r9_q_reg[1]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X54Y91         FDRE (Setup_fdre_C_D)       -0.031    15.037    cu_test/beta/players/M_and_result_r9_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -16.045    
  -------------------------------------------------------------------
                         slack                                 -1.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 cu_test/matrix_writer/slowclk_detector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.556     1.500    cu_test/matrix_writer/slowclk_detector/CLK
    SLICE_X53Y80         FDRE                                         r  cu_test/matrix_writer/slowclk_detector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  cu_test/matrix_writer/slowclk_detector/M_last_q_reg/Q
                         net (fo=3, routed)           0.102     1.743    cu_test/matrix_writer/slowClock/M_last_q
    SLICE_X52Y80         LUT5 (Prop_lut5_I3_O)        0.048     1.791 r  cu_test/matrix_writer/slowClock/FSM_sequential_M_row_case_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.791    cu_test/matrix_writer/slowClock_n_1
    SLICE_X52Y80         FDRE                                         r  cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.824     2.014    cu_test/matrix_writer/CLK
    SLICE_X52Y80         FDRE                                         r  cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[2]/C
                         clock pessimism             -0.502     1.513    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.131     1.644    cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 cu_test/matrix_writer/slowclk_detector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.556     1.500    cu_test/matrix_writer/slowclk_detector/CLK
    SLICE_X53Y80         FDRE                                         r  cu_test/matrix_writer/slowclk_detector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  cu_test/matrix_writer/slowclk_detector/M_last_q_reg/Q
                         net (fo=3, routed)           0.098     1.739    cu_test/matrix_writer/slowClock/M_last_q
    SLICE_X52Y80         LUT3 (Prop_lut3_I1_O)        0.045     1.784 r  cu_test/matrix_writer/slowClock/FSM_sequential_M_row_case_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.784    cu_test/matrix_writer/slowClock_n_3
    SLICE_X52Y80         FDRE                                         r  cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.824     2.014    cu_test/matrix_writer/CLK
    SLICE_X52Y80         FDRE                                         r  cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[0]/C
                         clock pessimism             -0.502     1.513    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.120     1.633    cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 cu_test/matrix_writer/slowclk_detector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.556     1.500    cu_test/matrix_writer/slowclk_detector/CLK
    SLICE_X53Y80         FDRE                                         r  cu_test/matrix_writer/slowclk_detector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y80         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  cu_test/matrix_writer/slowclk_detector/M_last_q_reg/Q
                         net (fo=3, routed)           0.102     1.743    cu_test/matrix_writer/slowClock/M_last_q
    SLICE_X52Y80         LUT4 (Prop_lut4_I2_O)        0.045     1.788 r  cu_test/matrix_writer/slowClock/FSM_sequential_M_row_case_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.788    cu_test/matrix_writer/slowClock_n_2
    SLICE_X52Y80         FDRE                                         r  cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.824     2.014    cu_test/matrix_writer/CLK
    SLICE_X52Y80         FDRE                                         r  cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[1]/C
                         clock pessimism             -0.502     1.513    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.121     1.634    cu_test/matrix_writer/FSM_sequential_M_row_case_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/game_controlunit/frame_counter/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.340%)  route 0.176ns (48.660%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.583     1.527    cu_test/beta/game_controlunit/frame_rate4/CLK
    SLICE_X59Y79         FDRE                                         r  cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[23]/Q
                         net (fo=3, routed)           0.176     1.844    cu_test/beta/game_controlunit/frame_rate/M_last_q_reg[0]
    SLICE_X60Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.889 r  cu_test/beta/game_controlunit/frame_rate/M_last_q_i_1/O
                         net (fo=1, routed)           0.000     1.889    cu_test/beta/game_controlunit/frame_counter/M_last_q_reg_1
    SLICE_X60Y81         FDRE                                         r  cu_test/beta/game_controlunit/frame_counter/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.853     2.042    cu_test/beta/game_controlunit/frame_counter/CLK
    SLICE_X60Y81         FDRE                                         r  cu_test/beta/game_controlunit/frame_counter/M_last_q_reg/C
                         clock pessimism             -0.500     1.543    
    SLICE_X60Y81         FDRE (Hold_fdre_C_D)         0.120     1.663    cu_test/beta/game_controlunit/frame_counter/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 cu_test/beta/players/M_current_line_r11_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_gamestate_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.953%)  route 0.179ns (49.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.564     1.508    cu_test/beta/players/CLK
    SLICE_X55Y96         FDRE                                         r  cu_test/beta/players/M_current_line_r11_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  cu_test/beta/players/M_current_line_r11_q_reg[5]/Q
                         net (fo=4, routed)           0.179     1.828    cu_test/beta/game_controlunit/frame_counter/M_gamestate_r0_q[15]_i_69_0[5]
    SLICE_X54Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.873 r  cu_test/beta/game_controlunit/frame_counter/M_gamestate_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.873    M_gamestate_d[5]
    SLICE_X54Y95         FDRE                                         r  M_gamestate_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.834     2.024    clk_IBUF_BUFG
    SLICE_X54Y95         FDRE                                         r  M_gamestate_q_reg[5]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X54Y95         FDRE (Hold_fdre_C_D)         0.120     1.644    M_gamestate_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.339%)  route 0.155ns (48.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.588     1.532    cu_test/beta/game_controlunit/CLK
    SLICE_X60Y85         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[46]/Q
                         net (fo=6, routed)           0.155     1.851    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[46]
    SLICE_X61Y86         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.856     2.046    cu_test/beta/game_controlunit/CLK
    SLICE_X61Y86         FDRE                                         r  cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[47]/C
                         clock pessimism             -0.500     1.547    
    SLICE_X61Y86         FDRE (Hold_fdre_C_D)         0.070     1.617    cu_test/beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 cu_test/matrix_writer/slowClock/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/matrix_writer/slowClock/M_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.555     1.499    cu_test/matrix_writer/slowClock/CLK
    SLICE_X52Y79         FDRE                                         r  cu_test/matrix_writer/slowClock/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y79         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  cu_test/matrix_writer/slowClock/M_ctr_q_reg[5]/Q
                         net (fo=2, routed)           0.149     1.812    cu_test/matrix_writer/slowClock/M_ctr_q_reg_n_0_[5]
    SLICE_X52Y79         LUT6 (Prop_lut6_I0_O)        0.045     1.857 r  cu_test/matrix_writer/slowClock/M_ctr_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.857    cu_test/matrix_writer/slowClock/M_ctr_d[5]
    SLICE_X52Y79         FDRE                                         r  cu_test/matrix_writer/slowClock/M_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.823     2.013    cu_test/matrix_writer/slowClock/CLK
    SLICE_X52Y79         FDRE                                         r  cu_test/matrix_writer/slowClock/M_ctr_q_reg[5]/C
                         clock pessimism             -0.515     1.499    
    SLICE_X52Y79         FDRE (Hold_fdre_C_D)         0.121     1.620    cu_test/matrix_writer/slowClock/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.560     1.504    reset_cond/CLK
    SLICE_X55Y84         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.815    reset_cond/M_stage_d[1]
    SLICE_X55Y84         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.828     2.018    reset_cond/CLK
    SLICE_X55Y84         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X55Y84         FDSE (Hold_fdse_C_D)         0.066     1.570    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 cu_test/beta/game_controlunit/M_line_counter_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cu_test/beta/game_controlunit/M_line_counter_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.588     1.532    cu_test/beta/game_controlunit/CLK
    SLICE_X61Y85         FDRE                                         r  cu_test/beta/game_controlunit/M_line_counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  cu_test/beta/game_controlunit/M_line_counter_q_reg[0]/Q
                         net (fo=5, routed)           0.170     1.843    cu_test/beta/game_controlunit/M_line_counter_q[0]
    SLICE_X61Y85         LUT5 (Prop_lut5_I2_O)        0.043     1.886 r  cu_test/beta/game_controlunit/M_line_counter_q[3]_i_2/O
                         net (fo=1, routed)           0.000     1.886    cu_test/beta/game_controlunit/M_line_counter_q[3]_i_2_n_0
    SLICE_X61Y85         FDRE                                         r  cu_test/beta/game_controlunit/M_line_counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.856     2.046    cu_test/beta/game_controlunit/CLK
    SLICE_X61Y85         FDRE                                         r  cu_test/beta/game_controlunit/M_line_counter_q_reg[3]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X61Y85         FDRE (Hold_fdre_C_D)         0.107     1.639    cu_test/beta/game_controlunit/M_line_counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.560     1.504    reset_cond/CLK
    SLICE_X55Y84         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.176     1.821    reset_cond/M_stage_d[2]
    SLICE_X55Y84         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=388, routed)         0.828     2.018    reset_cond/CLK
    SLICE_X55Y84         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X55Y84         FDSE (Hold_fdse_C_D)         0.070     1.574    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y88   M_gamestate_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y99   M_gamestate_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y96   M_gamestate_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y99   M_gamestate_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y99   M_gamestate_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y98   M_gamestate_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y98   M_gamestate_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y90   M_gamestate_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y89   M_gamestate_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   M_gamestate_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y87   btn_cond/M_ctr_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y85   buttondetect/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y78   cu_test/beta/game_controlunit/frame_rate/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y78   cu_test/beta/game_controlunit/frame_rate/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y78   cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y78   cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y78   cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y78   cu_test/beta/game_controlunit/frame_rate4/M_ctr_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y93   cu_test/beta/players/M_gamestate_r0_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y88   M_gamestate_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y96   M_gamestate_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y90   M_gamestate_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y89   M_gamestate_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y88   M_gamestate_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y93   M_gamestate_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y87   btn_cond/M_ctr_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y79   btn_cond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y79   btn_cond/sync/M_pipe_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y85   buttondetect/M_last_q_reg/C



