[{"author":"Intel®","link":"https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html","title":"Intel® 64 and IA-32 Architectures Software Developer Manuals, Volume 3A, Chapter 6","time":"","short":"intel_document_volume_3a_c6"},{"author":"Intel®","link":"https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html","title":"Intel® 64 and IA-32 Architectures Software Developer Manuals, Volume 3A, Chapter 10","time":"","short":"intel_document_volume_3a_c10"},{"author":"Wikipedia","link":"https://en.wikipedia.org/wiki/Intel_8259","title":"Intel 8259","time":"","short":"wiki_8259"},{"author":"ZX_WING (xing5820@163.com)","link":"https://www.linuxidc.com/Linux/2011-05/36026.htm","title":"Interrupt in Linux 硬件篇:细节、实现与疑问","time":"2011","short":"zxw_interrupt_in_linux"},{"author":"Kostr","link":"https://habr.com/en/post/446312/","title":"External Interrupts in the x86 system. Part 1. Interrupt controller evolution","time":"April 1, 2019","short":"ic_evolution"},{"author":"Intel","link":"https://pdos.csail.mit.edu/6.828/2018/readings/ia32/ioapic.pdf","title":"82093AA I/O ADVANCEDPROGRAMMABLE INTERRUPTCONTROLLER (IOAPIC)","time":"May, 1996","short":"inteldoc_82093AA"},{"author":"PK Nizar, D Carson","link":"https://patentimages.storage.googleapis.com/73/44/9e/cc7fee3e128a52/US5701496.pdf","title":"Multi-processor computer system with interrupt controllers providing remote reading","time":"1997","short":"us_patent_multi_processor_interrrupt"}]