# ‚öôÔ∏è RTL Coding in Verilog

This repository contains a collection of **RTL (Register Transfer Level)** design modules written in **Verilog/SystemVerilog**.  
Each module demonstrates key concepts in **digital logic design**, serving as both a **learning resource** and a **reusable reference** for larger hardware projects.

---

## üß© What‚Äôs Inside

- **Combinational Logic:** Multiplexers, Decoders, Comparators, Adders  
- **Sequential Logic:** Flip-Flops, Counters, Shift Registers  
- **Arithmetic Units:** Multipliers, Barrel Shifter, Booth Algorithm  
- **Memory Modules:** Dual-Port RAM, SRAM  
- **FSM Designs:** Mealy & Moore Sequence Detectors  
- **Clock & Reset:** Basic synchronization and control modules  

---

## üìÅ Example Modules

| Category | Examples |
|-----------|-----------|
| **Combinational** | `mux`, `priority_decoder`, `parity`, `look_ahead_carry` |
| **Sequential** | `d_flipflop`, `jk_flipflop`, `4_Ripple_counter`, `shift_register` |
| **Arithmetic** | `bit4_adder`, `array_multiplier`, `booth_algorithm`, `barrel_shifter` |
| **Memory** | `8-bit_dual_port_RAM`, `SRAM_module` |
| **FSM** | `sequence_detector`, `mealy_detector`, `moore_detector` |

---

## üß† Learning Focus

- **Combinational vs Sequential Logic**
- **Memory and Timing Concepts**
- **FSM (Finite State Machine) Design**
- **Clocking and Reset Techniques**

---

## üß∞ Tools Used

- **Languages:** Verilog, SystemVerilog  
- **Simulation:** Vivado, ModelSim, or EDA Playground  

---

## üöÄ How to Run

```bash
git clone https://github.com/yourusername/RTL-CODING-Verilog.git
