$date
	Thu Jun 01 18:24:09 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TestModule $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
b101 $
b101 #
0"
b1011 !
$end
#10000
b1100 !
b110 $
#20000
