{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755391184485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755391184485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 16 18:39:44 2025 " "Processing started: Sat Aug 16 18:39:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755391184485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755391184485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contador_p2 -c contador_p2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off contador_p2 -c contador_p2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755391184485 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1755391184835 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1755391184835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_n " "Found entity 1: counter_n" {  } { { "counter_n.sv" "" { Text "C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio1/ffuchs_echavarria_digital_design_lab_2025/Problema 3/counter_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755391191489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755391191489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_pulse.sv 1 1 " "Found 1 design units, including 1 entities, in source file edge_pulse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_pulse " "Found entity 1: edge_pulse" {  } { { "edge_pulse.sv" "" { Text "C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio1/ffuchs_echavarria_digital_design_lab_2025/Problema 3/edge_pulse.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755391191490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755391191490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex7seg " "Found entity 1: hex7seg" {  } { { "hex7seg.sv" "" { Text "C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio1/ffuchs_echavarria_digital_design_lab_2025/Problema 3/hex7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755391191491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755391191491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_counter_6bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_counter_6bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_counter_6bit " "Found entity 1: top_counter_6bit" {  } { { "top_counter_6bit.sv" "" { Text "C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio1/ffuchs_echavarria_digital_design_lab_2025/Problema 3/top_counter_6bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755391191493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755391191493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file tb_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_counter " "Found entity 1: tb_counter" {  } { { "tb_counter.sv" "" { Text "C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio1/ffuchs_echavarria_digital_design_lab_2025/Problema 3/tb_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755391191494 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_case " "Found entity 2: tb_case" {  } { { "tb_counter.sv" "" { Text "C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio1/ffuchs_echavarria_digital_design_lab_2025/Problema 3/tb_counter.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1755391191494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1755391191494 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_counter_6bit " "Elaborating entity \"top_counter_6bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1755391191514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_pulse edge_pulse:u_step " "Elaborating entity \"edge_pulse\" for hierarchy \"edge_pulse:u_step\"" {  } { { "top_counter_6bit.sv" "u_step" { Text "C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio1/ffuchs_echavarria_digital_design_lab_2025/Problema 3/top_counter_6bit.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755391191516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_n counter_n:u_cnt " "Elaborating entity \"counter_n\" for hierarchy \"counter_n:u_cnt\"" {  } { { "top_counter_6bit.sv" "u_cnt" { Text "C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio1/ffuchs_echavarria_digital_design_lab_2025/Problema 3/top_counter_6bit.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755391191517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:u_hex0 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:u_hex0\"" {  } { { "top_counter_6bit.sv" "u_hex0" { Text "C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio1/ffuchs_echavarria_digital_design_lab_2025/Problema 3/top_counter_6bit.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755391191518 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_n:u_cnt\|q\[0\] counter_n:u_cnt\|q\[0\]~_emulated counter_n:u_cnt\|q\[0\]~1 " "Register \"counter_n:u_cnt\|q\[0\]\" is converted into an equivalent circuit using register \"counter_n:u_cnt\|q\[0\]~_emulated\" and latch \"counter_n:u_cnt\|q\[0\]~1\"" {  } { { "counter_n.sv" "" { Text "C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio1/ffuchs_echavarria_digital_design_lab_2025/Problema 3/counter_n.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1755391191812 "|top_counter_6bit|counter_n:u_cnt|q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_n:u_cnt\|q\[1\] counter_n:u_cnt\|q\[1\]~_emulated counter_n:u_cnt\|q\[1\]~5 " "Register \"counter_n:u_cnt\|q\[1\]\" is converted into an equivalent circuit using register \"counter_n:u_cnt\|q\[1\]~_emulated\" and latch \"counter_n:u_cnt\|q\[1\]~5\"" {  } { { "counter_n.sv" "" { Text "C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio1/ffuchs_echavarria_digital_design_lab_2025/Problema 3/counter_n.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1755391191812 "|top_counter_6bit|counter_n:u_cnt|q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_n:u_cnt\|q\[2\] counter_n:u_cnt\|q\[2\]~_emulated counter_n:u_cnt\|q\[2\]~9 " "Register \"counter_n:u_cnt\|q\[2\]\" is converted into an equivalent circuit using register \"counter_n:u_cnt\|q\[2\]~_emulated\" and latch \"counter_n:u_cnt\|q\[2\]~9\"" {  } { { "counter_n.sv" "" { Text "C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio1/ffuchs_echavarria_digital_design_lab_2025/Problema 3/counter_n.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1755391191812 "|top_counter_6bit|counter_n:u_cnt|q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_n:u_cnt\|q\[3\] counter_n:u_cnt\|q\[3\]~_emulated counter_n:u_cnt\|q\[3\]~13 " "Register \"counter_n:u_cnt\|q\[3\]\" is converted into an equivalent circuit using register \"counter_n:u_cnt\|q\[3\]~_emulated\" and latch \"counter_n:u_cnt\|q\[3\]~13\"" {  } { { "counter_n.sv" "" { Text "C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio1/ffuchs_echavarria_digital_design_lab_2025/Problema 3/counter_n.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1755391191812 "|top_counter_6bit|counter_n:u_cnt|q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_n:u_cnt\|q\[5\] counter_n:u_cnt\|q\[5\]~_emulated counter_n:u_cnt\|q\[5\]~17 " "Register \"counter_n:u_cnt\|q\[5\]\" is converted into an equivalent circuit using register \"counter_n:u_cnt\|q\[5\]~_emulated\" and latch \"counter_n:u_cnt\|q\[5\]~17\"" {  } { { "counter_n.sv" "" { Text "C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio1/ffuchs_echavarria_digital_design_lab_2025/Problema 3/counter_n.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1755391191812 "|top_counter_6bit|counter_n:u_cnt|q[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter_n:u_cnt\|q\[4\] counter_n:u_cnt\|q\[4\]~_emulated counter_n:u_cnt\|q\[4\]~21 " "Register \"counter_n:u_cnt\|q\[4\]\" is converted into an equivalent circuit using register \"counter_n:u_cnt\|q\[4\]~_emulated\" and latch \"counter_n:u_cnt\|q\[4\]~21\"" {  } { { "counter_n.sv" "" { Text "C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio1/ffuchs_echavarria_digital_design_lab_2025/Problema 3/counter_n.sv" 31 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1755391191812 "|top_counter_6bit|counter_n:u_cnt|q[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1755391191812 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[5\] GND " "Pin \"seg1\[5\]\" is stuck at GND" {  } { { "top_counter_6bit.sv" "" { Text "C:/Users/Usuario/Desktop/TEC II 2025/Taller_DD/laboratorio1/ffuchs_echavarria_digital_design_lab_2025/Problema 3/top_counter_6bit.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1755391191820 "|top_counter_6bit|seg1[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1755391191820 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1755391191883 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1755391192119 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1755391192119 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1755391192146 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1755391192146 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1755391192146 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1755391192146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755391192161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 16 18:39:52 2025 " "Processing ended: Sat Aug 16 18:39:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755391192161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755391192161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755391192161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1755391192161 ""}
