###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       177318   # Number of WRITE/WRITEP commands
num_reads_done                 =       680824   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       517340   # Number of read row buffer hits
num_read_cmds                  =       680824   # Number of READ/READP commands
num_writes_done                =       177330   # Number of read requests issued
num_write_row_hits             =       148767   # Number of write row buffer hits
num_act_cmds                   =       192947   # Number of ACT commands
num_pre_cmds                   =       192916   # Number of PRE commands
num_ondemand_pres              =       168476   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9451632   # Cyles of rank active rank.0
rank_active_cycles.1           =      9166765   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       548368   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       833235   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       812722   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8200   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4039   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2375   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          709   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          905   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1229   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1308   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1610   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2876   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22200   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            8   # Write cmd latency (cycles)
write_latency[20-39]           =          278   # Write cmd latency (cycles)
write_latency[40-59]           =          496   # Write cmd latency (cycles)
write_latency[60-79]           =          768   # Write cmd latency (cycles)
write_latency[80-99]           =         1511   # Write cmd latency (cycles)
write_latency[100-119]         =         2558   # Write cmd latency (cycles)
write_latency[120-139]         =         4421   # Write cmd latency (cycles)
write_latency[140-159]         =         6236   # Write cmd latency (cycles)
write_latency[160-179]         =         7586   # Write cmd latency (cycles)
write_latency[180-199]         =         7748   # Write cmd latency (cycles)
write_latency[200-]            =       145708   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       242014   # Read request latency (cycles)
read_latency[40-59]            =        81217   # Read request latency (cycles)
read_latency[60-79]            =        99061   # Read request latency (cycles)
read_latency[80-99]            =        43679   # Read request latency (cycles)
read_latency[100-119]          =        32344   # Read request latency (cycles)
read_latency[120-139]          =        27217   # Read request latency (cycles)
read_latency[140-159]          =        16350   # Read request latency (cycles)
read_latency[160-179]          =        12856   # Read request latency (cycles)
read_latency[180-199]          =        10443   # Read request latency (cycles)
read_latency[200-]             =       115637   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.85171e+08   # Write energy
read_energy                    =  2.74508e+09   # Read energy
act_energy                     =  5.27903e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.63217e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.99953e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89782e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72006e+09   # Active standby energy rank.1
average_read_latency           =      138.982   # Average read request latency (cycles)
average_interarrival           =      11.6526   # Average request interarrival latency (cycles)
total_energy                   =  1.71439e+10   # Total energy (pJ)
average_power                  =      1714.39   # Average power (mW)
average_bandwidth              =      7.32291   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       184185   # Number of WRITE/WRITEP commands
num_reads_done                 =       671245   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       490988   # Number of read row buffer hits
num_read_cmds                  =       671249   # Number of READ/READP commands
num_writes_done                =       184199   # Number of read requests issued
num_write_row_hits             =       142137   # Number of write row buffer hits
num_act_cmds                   =       223265   # Number of ACT commands
num_pre_cmds                   =       223237   # Number of PRE commands
num_ondemand_pres              =       199845   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9346328   # Cyles of rank active rank.0
rank_active_cycles.1           =      9259693   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       653672   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       740307   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       809143   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9021   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4373   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2006   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          775   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          928   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1224   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1384   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1691   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2951   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21957   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           13   # Write cmd latency (cycles)
write_latency[20-39]           =          309   # Write cmd latency (cycles)
write_latency[40-59]           =          510   # Write cmd latency (cycles)
write_latency[60-79]           =          816   # Write cmd latency (cycles)
write_latency[80-99]           =         1557   # Write cmd latency (cycles)
write_latency[100-119]         =         2680   # Write cmd latency (cycles)
write_latency[120-139]         =         4539   # Write cmd latency (cycles)
write_latency[140-159]         =         5952   # Write cmd latency (cycles)
write_latency[160-179]         =         7419   # Write cmd latency (cycles)
write_latency[180-199]         =         8128   # Write cmd latency (cycles)
write_latency[200-]            =       152262   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       241448   # Read request latency (cycles)
read_latency[40-59]            =        79072   # Read request latency (cycles)
read_latency[60-79]            =       109374   # Read request latency (cycles)
read_latency[80-99]            =        46234   # Read request latency (cycles)
read_latency[100-119]          =        34718   # Read request latency (cycles)
read_latency[120-139]          =        28148   # Read request latency (cycles)
read_latency[140-159]          =        16715   # Read request latency (cycles)
read_latency[160-179]          =        12676   # Read request latency (cycles)
read_latency[180-199]          =        10000   # Read request latency (cycles)
read_latency[200-]             =        92859   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.19452e+08   # Write energy
read_energy                    =  2.70648e+09   # Read energy
act_energy                     =  6.10853e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.13763e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.55347e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83211e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77805e+09   # Active standby energy rank.1
average_read_latency           =      116.143   # Average read request latency (cycles)
average_interarrival           =      11.6897   # Average request interarrival latency (cycles)
total_energy                   =  1.72207e+10   # Total energy (pJ)
average_power                  =      1722.07   # Average power (mW)
average_bandwidth              =      7.29979   # Average bandwidth
