set_property SRC_FILE_INFO {cfile:/home/hamed/FPGA/Partial_reconfiguration/step_by_step/final/multi32_float/multi32_float.srcs/constrs_1/imports/vivado_projects/Arty-Z7-20-Master.xdc rfile:../../../multi32_float.srcs/constrs_1/imports/vivado_projects/Arty-Z7-20-Master.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN H16    IOSTANDARD LVCMOS33 } [get_ports { clk }]; #IO_L13P_T2_MRCC_35 Sch=SYSCLK
