Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 3A9766B7CA2
	for <lists+qemu-devel@lfdr.de>; Mon, 13 Mar 2023 16:52:18 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1pbkRR-0003z9-QT; Mon, 13 Mar 2023 11:50:29 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <apatel@ventanamicro.com>)
 id 1pbkRE-0003wy-Ao
 for qemu-devel@nongnu.org; Mon, 13 Mar 2023 11:50:19 -0400
Received: from mail-vs1-xe31.google.com ([2607:f8b0:4864:20::e31])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <apatel@ventanamicro.com>)
 id 1pbkRC-0007Dr-DR
 for qemu-devel@nongnu.org; Mon, 13 Mar 2023 11:50:16 -0400
Received: by mail-vs1-xe31.google.com with SMTP id v27so11396803vsa.7
 for <qemu-devel@nongnu.org>; Mon, 13 Mar 2023 08:50:12 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=ventanamicro.com; s=google; t=1678722611;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=sxrbsHkpatU/nkn3ViDXdDt4uKht/L5IAQzUmHQwdnE=;
 b=jQsblASWknOboaLr/EW+HhJqp8A0iUbxGNdnSiavedW92ylPKEVQZX0CX+n1g0dcyP
 MXTJkeUVLgcOy+wAQvoIyqa+t968WPHVcgC3X0czVjD2f+yNCYs7s9nCIvC93M7iazzV
 77dR/FZj4l3skIm3fVeazC4U6lVaz/eyqUqNnhEPY9wSU64AZfp1jTM0lT2JMcP1X4hY
 o4b6Vg4azZyzvj1b8YIGSZRdbTA3WumwKe4CxMEZB2mSUAO+E6AZGEMKKimAQ0/mKjUD
 QNoTBZTEkWQBRoh91Ye1ZxSvitZH4JhNQduYGWcntCQSF+/WxkVk4wR0t3CjXAT67y3M
 UwbQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20210112; t=1678722611;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=sxrbsHkpatU/nkn3ViDXdDt4uKht/L5IAQzUmHQwdnE=;
 b=EQHS3R3xP+g5opvmIEIiCnB3ecgHvi7o2aaRxaMTwqt1fLzE8NguaqrJ19VjKMbiV1
 B/xPim9JryLCdfYx26I/okKMz4iRoTJUH5nJD20i5S+LnRgygHZ/TqYTnVl4+UB0gH+u
 1TjSlrpe/zg5mdHQGc19ZareikhhO1NPFSYFvCgfygFP6x14/XRXg62VYWptMEuQjvh8
 lZP1cZ0DGKvjgjVII7Ckwni+muOFcoPByn52DTM6lEfCNcunykf8+uqUlHgRejQ1iOBZ
 zlI4j7XXoPGrYL4z8eFlL3VCO8W6wFqyKTBtdb2ia59GDTjHFu53BaCZqiAvb/fyVw9E
 IwJw==
X-Gm-Message-State: AO0yUKXsNIQXVfo+/noSWAqdbHB/WVGKvucDxWz4CgQo93Ksu/PM8yLE
 hdzqQzPdg38YH5fA3nghQmKZ0ziZ7oXwC01EhOc+SA==
X-Google-Smtp-Source: AK7set+CBXtsB8KxhIL0RsluyJTotJ0mthroIcxB9ZxA311TQhOanOXL2nHE2vJ0mtk8F1qQqcgyoQeZwgkJ3gWgnMI=
X-Received: by 2002:a67:ce05:0:b0:420:10e:14e8 with SMTP id
 s5-20020a67ce05000000b00420010e14e8mr7241357vsl.1.1678722611540; Mon, 13 Mar
 2023 08:50:11 -0700 (PDT)
MIME-Version: 1.0
References: <20230313021826.6898-1-xuhang@eswincomputing.com>
 <20230313021826.6898-2-xuhang@eswincomputing.com>
In-Reply-To: <20230313021826.6898-2-xuhang@eswincomputing.com>
From: Anup Patel <apatel@ventanamicro.com>
Date: Mon, 13 Mar 2023 21:19:59 +0530
Message-ID: <CAK9=C2XpTZwJUTj-C1=QG6Ww_B5rwKSZDW741Z9qNtdVY=vP2g@mail.gmail.com>
Subject: Re: [PATCH v3 1/1] hw/riscv: Fix max size limit when put initrd to RAM
To: Hang Xu <xuhang@eswincomputing.com>
Cc: qemu-riscv@nongnu.org, qemu-devel@nongnu.org, palmer@rivosinc.com, 
 dbarboza@ventanamicro.com, alistair.francis@wdc.com
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2607:f8b0:4864:20::e31;
 envelope-from=apatel@ventanamicro.com; helo=mail-vs1-xe31.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Mon, Mar 13, 2023 at 7:49=E2=80=AFAM Hang Xu <xuhang@eswincomputing.com>=
 wrote:
>
> Because the starting address of ram is not necessarily 0,
> the remaining free space in ram is
> ram_size - (start - ram_base) instead of ram_size-start.
>
> Signed-off-by: Hang Xu <xuhang@eswincomputing.com>

What happens in-case a platform has multiple RAM banks ?

Regards,
Anup

> ---
>  hw/riscv/boot.c            | 19 +++++++++++++------
>  hw/riscv/microchip_pfsoc.c |  5 ++++-
>  hw/riscv/opentitan.c       |  2 +-
>  hw/riscv/sifive_e.c        |  2 +-
>  hw/riscv/sifive_u.c        |  5 ++++-
>  hw/riscv/spike.c           |  5 ++++-
>  hw/riscv/virt.c            |  5 ++++-
>  include/hw/riscv/boot.h    |  2 ++
>  8 files changed, 33 insertions(+), 12 deletions(-)
>
> diff --git a/hw/riscv/boot.c b/hw/riscv/boot.c
> index 52bf8e67de..cfbc376a82 100644
> --- a/hw/riscv/boot.c
> +++ b/hw/riscv/boot.c
> @@ -173,13 +173,14 @@ target_ulong riscv_load_firmware(const char *firmwa=
re_filename,
>      exit(1);
>  }
>
> -static void riscv_load_initrd(MachineState *machine, uint64_t kernel_ent=
ry)
> +static void riscv_load_initrd(MachineState *machine, uint64_t kernel_ent=
ry,
> +                              uint64_t ram_base, uint64_t ram_size)
>  {
>      const char *filename =3D machine->initrd_filename;
> -    uint64_t mem_size =3D machine->ram_size;
>      void *fdt =3D machine->fdt;
>      hwaddr start, end;
>      ssize_t size;
> +    uint64_t max_initrd;
>
>      g_assert(filename !=3D NULL);
>
> @@ -193,12 +194,16 @@ static void riscv_load_initrd(MachineState *machine=
, uint64_t kernel_entry)
>       * So for boards with less  than 256MB of RAM we put the initrd
>       * halfway into RAM, and for boards with 256MB of RAM or more we put
>       * the initrd at 128MB.
> +     * A ram_size =3D=3D 0, usually from a MemMapEntry[].size element,
> +     * means that the RAM block goes all the way to ms->ram_size.
>       */
> -    start =3D kernel_entry + MIN(mem_size / 2, 128 * MiB);
> +    ram_size =3D ram_size ? MIN(machine->ram_size, ram_size) : machine->=
ram_size;
> +    start =3D kernel_entry + MIN(ram_size / 2, 128 * MiB);
> +    max_initrd =3D ram_size - (start - ram_base);
>
> -    size =3D load_ramdisk(filename, start, mem_size - start);
> +    size =3D load_ramdisk(filename, start, max_initrd);
>      if (size =3D=3D -1) {
> -        size =3D load_image_targphys(filename, start, mem_size - start);
> +        size =3D load_image_targphys(filename, start, max_initrd);
>          if (size =3D=3D -1) {
>              error_report("could not load ramdisk '%s'", filename);
>              exit(1);
> @@ -217,6 +222,8 @@ target_ulong riscv_load_kernel(MachineState *machine,
>                                 RISCVHartArrayState *harts,
>                                 target_ulong kernel_start_addr,
>                                 bool load_initrd,
> +                               uint64_t ram_base,
> +                               uint64_t ram_size,
>                                 symbol_fn_t sym_cb)
>  {
>      const char *kernel_filename =3D machine->kernel_filename;
> @@ -263,7 +270,7 @@ out:
>      }
>
>      if (load_initrd && machine->initrd_filename) {
> -        riscv_load_initrd(machine, kernel_entry);
> +        riscv_load_initrd(machine, kernel_entry, ram_base, ram_size);
>      }
>
>      if (fdt && machine->kernel_cmdline && *machine->kernel_cmdline) {
> diff --git a/hw/riscv/microchip_pfsoc.c b/hw/riscv/microchip_pfsoc.c
> index e81bbd12df..b42d90b89e 100644
> --- a/hw/riscv/microchip_pfsoc.c
> +++ b/hw/riscv/microchip_pfsoc.c
> @@ -630,7 +630,10 @@ static void microchip_icicle_kit_machine_init(Machin=
eState *machine)
>                                                           firmware_end_ad=
dr);
>
>          kernel_entry =3D riscv_load_kernel(machine, &s->soc.u_cpus,
> -                                         kernel_start_addr, true, NULL);
> +                                         kernel_start_addr, true,
> +                                         memmap[MICROCHIP_PFSOC_DRAM_LO]=
.base,
> +                                         memmap[MICROCHIP_PFSOC_DRAM_LO]=
.size,
> +                                         NULL);
>
>          /* Compute the fdt load address in dram */
>          fdt_load_addr =3D riscv_compute_fdt_addr(memmap[MICROCHIP_PFSOC_=
DRAM_LO].base,
> diff --git a/hw/riscv/opentitan.c b/hw/riscv/opentitan.c
> index b06944d382..bb663523d5 100644
> --- a/hw/riscv/opentitan.c
> +++ b/hw/riscv/opentitan.c
> @@ -103,7 +103,7 @@ static void opentitan_board_init(MachineState *machin=
e)
>      if (machine->kernel_filename) {
>          riscv_load_kernel(machine, &s->soc.cpus,
>                            memmap[IBEX_DEV_RAM].base,
> -                          false, NULL);
> +                          false, 0, 0, NULL);
>      }
>  }
>
> diff --git a/hw/riscv/sifive_e.c b/hw/riscv/sifive_e.c
> index 04939b60c3..5b47d539a6 100644
> --- a/hw/riscv/sifive_e.c
> +++ b/hw/riscv/sifive_e.c
> @@ -116,7 +116,7 @@ static void sifive_e_machine_init(MachineState *machi=
ne)
>      if (machine->kernel_filename) {
>          riscv_load_kernel(machine, &s->soc.cpus,
>                            memmap[SIFIVE_E_DEV_DTIM].base,
> -                          false, NULL);
> +                          false, 0, 0, NULL);
>      }
>  }
>
> diff --git a/hw/riscv/sifive_u.c b/hw/riscv/sifive_u.c
> index 35a335b8d0..b45fdc968c 100644
> --- a/hw/riscv/sifive_u.c
> +++ b/hw/riscv/sifive_u.c
> @@ -599,7 +599,10 @@ static void sifive_u_machine_init(MachineState *mach=
ine)
>                                                           firmware_end_ad=
dr);
>
>          kernel_entry =3D riscv_load_kernel(machine, &s->soc.u_cpus,
> -                                         kernel_start_addr, true, NULL);
> +                                         kernel_start_addr, true,
> +                                         memmap[SIFIVE_U_DEV_DRAM].base,
> +                                         memmap[SIFIVE_U_DEV_DRAM].size,
> +                                         NULL);
>      } else {
>         /*
>          * If dynamic firmware is used, it doesn't know where is the next=
 mode
> diff --git a/hw/riscv/spike.c b/hw/riscv/spike.c
> index a584d5b3a2..e322ed8506 100644
> --- a/hw/riscv/spike.c
> +++ b/hw/riscv/spike.c
> @@ -307,7 +307,10 @@ static void spike_board_init(MachineState *machine)
>
>          kernel_entry =3D riscv_load_kernel(machine, &s->soc[0],
>                                           kernel_start_addr,
> -                                         true, htif_symbol_callback);
> +                                         true,
> +                                         memmap[SPIKE_DRAM].base,
> +                                         memmap[SPIKE_DRAM].size,
> +                                         htif_symbol_callback);
>      } else {
>         /*
>          * If dynamic firmware is used, it doesn't know where is the next=
 mode
> diff --git a/hw/riscv/virt.c b/hw/riscv/virt.c
> index 4e3efbee16..11f26b0dc0 100644
> --- a/hw/riscv/virt.c
> +++ b/hw/riscv/virt.c
> @@ -1287,7 +1287,10 @@ static void virt_machine_done(Notifier *notifier, =
void *data)
>                                                           firmware_end_ad=
dr);
>
>          kernel_entry =3D riscv_load_kernel(machine, &s->soc[0],
> -                                         kernel_start_addr, true, NULL);
> +                                         kernel_start_addr, true,
> +                                         memmap[VIRT_DRAM].base,
> +                                         memmap[VIRT_DRAM].size,
> +                                         NULL);
>      } else {
>         /*
>          * If dynamic firmware is used, it doesn't know where is the next=
 mode
> diff --git a/include/hw/riscv/boot.h b/include/hw/riscv/boot.h
> index a2e4ae9cb0..987e1add38 100644
> --- a/include/hw/riscv/boot.h
> +++ b/include/hw/riscv/boot.h
> @@ -47,6 +47,8 @@ target_ulong riscv_load_kernel(MachineState *machine,
>                                 RISCVHartArrayState *harts,
>                                 target_ulong firmware_end_addr,
>                                 bool load_initrd,
> +                               uint64_t ram_base,
> +                               uint64_t ram_size,
>                                 symbol_fn_t sym_cb);
>  uint64_t riscv_compute_fdt_addr(hwaddr dram_start, uint64_t dram_size,
>                                  MachineState *ms);
> --
> 2.17.1
>
>

