<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<!-- ********************************************************************** -->
<!-- 				    iWave Systems Technologies 				            -->
<!-- ********************************************************************** -->
<!-- SOM Supported	: iW-PRFUZ-R2.B											-->
<!-- Date Created	: 21Feb2023												-->
<!-- ********************************************************************** -->

<board schema_version="2.1" vendor="iwavesystems.com" name="iW-G30M-C7EV-4E004G-E008G-LIA" display_name="iW-G30M-C7EV-4E004G-E008G-LIA" url="https://www.iwavesystems.com/product/zu7-zu5-zu4-zynq-ultrascale-mpsocsom" preset_file="preset.xml">

	<images>
		<image display_name="iW-G30-SOM" name="iW-G30-SOM.png" sub_type="board">
			<description>iW-G30-SOM Image</description>
		</image>
	</images>

	<compatible_board_revisions>
		<revision id="0">2.B</revision>
	</compatible_board_revisions>

	<file_version>1.0</file_version>

	<description>Zynq UltraScale+ MPSoC 7EV-1-I SOM, 4GB PS DDR4, 1 GB FPGA DDR4, 8GB eMMC Flash</description>

	<parameters>
		<parameter name="heat_sink_type" value_type="string" value="medium"/>
		<parameter name="heat_sink_temperature" value_type="range" value_max="55.0" value_min="20.0"/>
	</parameters>

	<jumpers> </jumpers>

	<components>
		<component display_name="Zynq chip on board" name="part0" vendor="xilinx" type="fpga" spec_url="https://www.iwavesystems.com/product/zu7-zu5-zu4-zynq-ultrascale-mpsocsom" pin_map_file="part0_pins.xml" part_name="xczu7ev-fbvb900-1-i">
			<description>FPGA part on the board</description>
			<interfaces>
				<interface name="ps8_fixedio" type="xilinx.com:zynq_ultra_ps_e:fixedio_rtl:1.0" preset_proc="zynq_ultra_ps_e_preset" of_component="ps8_fixedio" mode="master">
					<preferred_ips>
						<preferred_ip name="zynq_ultra_ps_e" vendor="xilinx.com" order="0" library="ip"/>
					</preferred_ips>
				</interface>
				
				<interface mode="master" name="ddr4" type="xilinx.com:interface:ddr4_rtl:1.0" of_component="ddr4" preset_proc="ddr4_sdram_preset">
					<description>DDR4 board interface, it can use DDR4 controller IP for connection. </description>
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="ddr4" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="ACT_N" physical_port="ddr4_act_n" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="ddr4_act_n"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="ADR" physical_port="ddr4_adr" dir="out" left="16" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="ddr4_adr0"/>
								<pin_map port_index="1" component_pin="ddr4_adr1"/>
								<pin_map port_index="2" component_pin="ddr4_adr2"/>
								<pin_map port_index="3" component_pin="ddr4_adr3"/>
								<pin_map port_index="4" component_pin="ddr4_adr4"/>
								<pin_map port_index="5" component_pin="ddr4_adr5"/>
								<pin_map port_index="6" component_pin="ddr4_adr6"/>
								<pin_map port_index="7" component_pin="ddr4_adr7"/>
								<pin_map port_index="8" component_pin="ddr4_adr8"/>
								<pin_map port_index="9" component_pin="ddr4_adr9"/>
								<pin_map port_index="10" component_pin="ddr4_adr10"/>
								<pin_map port_index="11" component_pin="ddr4_adr11"/>
								<pin_map port_index="12" component_pin="ddr4_adr12"/>
								<pin_map port_index="13" component_pin="ddr4_adr13"/>
								<pin_map port_index="14" component_pin="ddr4_adr14"/>
								<pin_map port_index="15" component_pin="ddr4_adr15"/>
								<pin_map port_index="16" component_pin="ddr4_adr16"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="BA" physical_port="ddr4_ba" dir="out" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="ddr4_ba0"/>
								<pin_map port_index="1" component_pin="ddr4_ba1"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="BG" physical_port="ddr4_bg" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="ddr4_bg"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="CK_C" physical_port="ddr4_ck_c" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="ddr4_ck_c"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="CK_T" physical_port="ddr4_ck_t" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="ddr4_ck_t"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="CKE" physical_port="ddr4_cke" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="ddr4_cke"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="CS_N" physical_port="ddr4_cs_n" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="ddr4_cs_n"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="DM_N" physical_port="ddr4_dm_n" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="ddr4_dm_n0"/>
								<pin_map port_index="1" component_pin="ddr4_dm_n1"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="DQ" physical_port="ddr4_dq" dir="inout" left="15" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="ddr4_dq0"/>
								<pin_map port_index="1" component_pin="ddr4_dq1"/>
								<pin_map port_index="2" component_pin="ddr4_dq2"/>
								<pin_map port_index="3" component_pin="ddr4_dq3"/>
								<pin_map port_index="4" component_pin="ddr4_dq4"/>
								<pin_map port_index="5" component_pin="ddr4_dq5"/>
								<pin_map port_index="6" component_pin="ddr4_dq6"/>
								<pin_map port_index="7" component_pin="ddr4_dq7"/>
								<pin_map port_index="8" component_pin="ddr4_dq8"/>
								<pin_map port_index="9" component_pin="ddr4_dq9"/>
								<pin_map port_index="10" component_pin="ddr4_dq10"/>
								<pin_map port_index="11" component_pin="ddr4_dq11"/>
								<pin_map port_index="12" component_pin="ddr4_dq12"/>
								<pin_map port_index="13" component_pin="ddr4_dq13"/>
								<pin_map port_index="14" component_pin="ddr4_dq14"/>
								<pin_map port_index="15" component_pin="ddr4_dq15"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="DQS_C" physical_port="ddr4_dqs_c" dir="inout" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="ddr4_dqs_c0"/>
								<pin_map port_index="1" component_pin="ddr4_dqs_c1"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="DQS_T" physical_port="ddr4_dqs_t" dir="out" left="1" right="0">
							<pin_maps>
								<pin_map port_index="0" component_pin="ddr4_dqs_t0"/>
								<pin_map port_index="1" component_pin="ddr4_dqs_t1"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="ODT" physical_port="ddr4_odt" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="ddr4_odt"/>
							</pin_maps>
						</port_map>
						<port_map logical_port="RESET_N" physical_port="ddr4_reset_n" dir="out">
							<pin_maps>
								<pin_map port_index="0" component_pin="ddr4_reset_n"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				
				<interface mode="slave" name="ddr4_sysclk" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="ddr4_sysclk">
					<parameters>
						<parameter name="frequency" value="300000000"/>
					</parameters>
					<preferred_ips>
						<preferred_ip name="clk_wiz" vendor="xilinx.com" order="0" library="ip"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="CLK_P" physical_port="ddr4_sysclk_p" dir="in">
							<pin_maps>
								<pin_map port_index="0" component_pin="ddr4_sysclk_clk_p"/>
							</pin_maps>
							</port_map>
							<port_map logical_port="CLK_N" physical_port="ddr4_sysclk_n" dir="in">
								<pin_maps>
									<pin_map port_index="0" component_pin="ddr4_sysclk_clk_n"/>
								</pin_maps>
							</port_map>
					</port_maps>
				</interface>
		
			</interfaces>
		</component>
		
		<component display_name="PS8 fixed IO" name="ps8_fixedio" sub_type="fixed_io" type="chip" major_group=""/>
		
		<component name="ddr4" display_name="DDR4 SDRAM" type="chip" sub_type="ddr" major_group="External Memory" part_name="MT40A512M16JY-083E ITB" vendor="Micron" spec_url="https://in.micron.com/products/dram/ddr4-sdram/part-catalog/mt40a512m16jy-083e-it">
			<description>1GB FPGA DDR4</description>
			<parameters>
				<parameter name="ddr_type" value="ddr4"/>
				<parameter name="size" value="1GB"/>
			</parameters>
		</component>
		
		<component name="ddr4_sysclk" display_name="DDR4 Reference Clock" type="chip" sub_type="system_clock" major_group="Clock Sources" part_name="XUL510300.000000I" vendor="Renesas" spec_url="https://www.renesas.com/us/en/document/dst/xu-family-low-phase-noise-quartz-based-pll-oscillators-datasheet">
			<description>FPGA DDR4 Reference Clock</description>
			<parameters>
				<parameter name="frequency" value="300000000"/>
			</parameters>
		</component>
		
	</components>

	<jtag_chains>
		<jtag_chain name="chain1">
			<position name="0" component="part0"/>
		</jtag_chain>
	</jtag_chains>

	<connections>

	</connections>

	<ip_associated_rules>
		<ip_associated_rule name="default">
		    <ip vendor="xilinx.com" library="ip" name="ddr4" version="*" ip_interface="C0_SYS_CLK">
				<associated_board_interfaces>
					<associated_board_interface name="ddr4_sysclk" order="0"/> 
				</associated_board_interfaces>
			</ip>
		</ip_associated_rule>
	</ip_associated_rules>

</board>