--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml fb_less_2d_gpu_standalone.twx
fb_less_2d_gpu_standalone.ncd -o fb_less_2d_gpu_standalone.twr
fb_less_2d_gpu_standalone.pcf -ucf battle_city_standalone.ucf

Design file:              fb_less_2d_gpu_standalone.ncd
Physical constraint file: fb_less_2d_gpu_standalone.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "clk_24MHz_i" 37.037 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "clk_24MHz_i" 37.037 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.889ns (period - min period limit)
  Period: 8.889ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKFX
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKFX
  Location pin: DCM_X0Y6.CLKFX
  Clock network: clk_gen/clk_fx
--------------------------------------------------------------------------------
Slack: 21.037ns (period - (min low pulse limit / (low pulse / period)))
  Period: 37.037ns
  Low pulse: 18.518ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen/dcm_24MHz_to_100MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 21.037ns (period - (min high pulse limit / (high pulse / period)))
  Period: 37.037ns
  High pulse: 18.518ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Logical resource: clk_gen/dcm_24MHz_to_100MHz/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: clk_gen/dcm_24MHz_to_100MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 
4.16666667 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1134 paths analyzed, 207 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.383ns.
--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/green_7 (SLICE_X32Y89.C1), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/index_reg/r_q_2_1 (FF)
  Destination:          vga_ctrl_i/green_7 (FF)
  Requirement:          8.888ns
  Data Path Delay:      5.133ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.287 - 0.302)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/index_reg/r_q_2_1 to vga_ctrl_i/green_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y87.AQ      Tcko                  0.430   fb_less_2d_gpu_i/index_reg/r_q_2_4
                                                       fb_less_2d_gpu_i/index_reg/r_q_2_1
    SLICE_X31Y87.A5      net (fanout=1)        0.889   fb_less_2d_gpu_i/index_reg/r_q_2_1
    SLICE_X31Y87.A       Tilo                  0.259   fb_less_2d_gpu_i/index_reg/r_q_2_4
                                                       fb_less_2d_gpu_i/Msub_GND_6_o_GND_6_o_sub_324_OUT<7:0>_xor<2>11
    SLICE_X32Y83.CX      net (fanout=16)       1.438   fb_less_2d_gpu_i/GND_6_o_GND_6_o_sub_324_OUT<2>
    SLICE_X32Y83.BMUX    Tcxb                  0.220   fb_less_2d_gpu_i/Mmux_rgb_o_10_f840
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_12_f7_64
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_10_f8_39
    SLICE_X32Y89.C1      net (fanout=1)        1.436   fb_less_2d_gpu_i/Mmux_rgb_o_10_f840
    SLICE_X32Y89.CLK     Tas                   0.461   vga_ctrl_i/green<7>
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_513
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_4_f7_5
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_2_f8_5
                                                       vga_ctrl_i/green_7
    -------------------------------------------------  ---------------------------
    Total                                      5.133ns (1.370ns logic, 3.763ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/index_reg/r_q_2_1 (FF)
  Destination:          vga_ctrl_i/green_7 (FF)
  Requirement:          8.888ns
  Data Path Delay:      4.942ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.287 - 0.302)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/index_reg/r_q_2_1 to vga_ctrl_i/green_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y87.AQ      Tcko                  0.430   fb_less_2d_gpu_i/index_reg/r_q_2_4
                                                       fb_less_2d_gpu_i/index_reg/r_q_2_1
    SLICE_X31Y87.A5      net (fanout=1)        0.889   fb_less_2d_gpu_i/index_reg/r_q_2_1
    SLICE_X31Y87.A       Tilo                  0.259   fb_less_2d_gpu_i/index_reg/r_q_2_4
                                                       fb_less_2d_gpu_i/Msub_GND_6_o_GND_6_o_sub_324_OUT<7:0>_xor<2>11
    SLICE_X32Y83.AX      net (fanout=16)       1.253   fb_less_2d_gpu_i/GND_6_o_GND_6_o_sub_324_OUT<2>
    SLICE_X32Y83.BMUX    Taxb                  0.214   fb_less_2d_gpu_i/Mmux_rgb_o_10_f840
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_11_f7_67
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_10_f8_39
    SLICE_X32Y89.C1      net (fanout=1)        1.436   fb_less_2d_gpu_i/Mmux_rgb_o_10_f840
    SLICE_X32Y89.CLK     Tas                   0.461   vga_ctrl_i/green<7>
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_513
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_4_f7_5
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_2_f8_5
                                                       vga_ctrl_i/green_7
    -------------------------------------------------  ---------------------------
    Total                                      4.942ns (1.364ns logic, 3.578ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/index_reg/r_q_1_1 (FF)
  Destination:          vga_ctrl_i/green_7 (FF)
  Requirement:          8.888ns
  Data Path Delay:      4.894ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.287 - 0.302)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/index_reg/r_q_1_1 to vga_ctrl_i/green_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AMUX    Tshcko                0.518   fb_less_2d_gpu_i/index_reg/r_q<3>
                                                       fb_less_2d_gpu_i/index_reg/r_q_1_1
    SLICE_X31Y87.A3      net (fanout=1)        0.562   fb_less_2d_gpu_i/index_reg/r_q_1_1
    SLICE_X31Y87.A       Tilo                  0.259   fb_less_2d_gpu_i/index_reg/r_q_2_4
                                                       fb_less_2d_gpu_i/Msub_GND_6_o_GND_6_o_sub_324_OUT<7:0>_xor<2>11
    SLICE_X32Y83.CX      net (fanout=16)       1.438   fb_less_2d_gpu_i/GND_6_o_GND_6_o_sub_324_OUT<2>
    SLICE_X32Y83.BMUX    Tcxb                  0.220   fb_less_2d_gpu_i/Mmux_rgb_o_10_f840
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_12_f7_64
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_10_f8_39
    SLICE_X32Y89.C1      net (fanout=1)        1.436   fb_less_2d_gpu_i/Mmux_rgb_o_10_f840
    SLICE_X32Y89.CLK     Tas                   0.461   vga_ctrl_i/green<7>
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_513
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_4_f7_5
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_2_f8_5
                                                       vga_ctrl_i/green_7
    -------------------------------------------------  ---------------------------
    Total                                      4.894ns (1.458ns logic, 3.436ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/green_7 (SLICE_X32Y89.D6), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/index_reg/r_q_2_1 (FF)
  Destination:          vga_ctrl_i/green_7 (FF)
  Requirement:          8.888ns
  Data Path Delay:      4.902ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.287 - 0.302)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/index_reg/r_q_2_1 to vga_ctrl_i/green_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y87.AQ      Tcko                  0.430   fb_less_2d_gpu_i/index_reg/r_q_2_4
                                                       fb_less_2d_gpu_i/index_reg/r_q_2_1
    SLICE_X31Y87.A5      net (fanout=1)        0.889   fb_less_2d_gpu_i/index_reg/r_q_2_1
    SLICE_X31Y87.A       Tilo                  0.259   fb_less_2d_gpu_i/index_reg/r_q_2_4
                                                       fb_less_2d_gpu_i/Msub_GND_6_o_GND_6_o_sub_324_OUT<7:0>_xor<2>11
    SLICE_X34Y91.CX      net (fanout=16)       2.071   fb_less_2d_gpu_i/GND_6_o_GND_6_o_sub_324_OUT<2>
    SLICE_X34Y91.BMUX    Tcxb                  0.207   fb_less_2d_gpu_i/Mmux_rgb_o_11_f826
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_13_f7_31
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_11_f8_25
    SLICE_X32Y89.D6      net (fanout=1)        0.586   fb_less_2d_gpu_i/Mmux_rgb_o_11_f826
    SLICE_X32Y89.CLK     Tas                   0.460   vga_ctrl_i/green<7>
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_66
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_4_f7_5
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_2_f8_5
                                                       vga_ctrl_i/green_7
    -------------------------------------------------  ---------------------------
    Total                                      4.902ns (1.356ns logic, 3.546ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/index_reg/r_q_2_1 (FF)
  Destination:          vga_ctrl_i/green_7 (FF)
  Requirement:          8.888ns
  Data Path Delay:      4.703ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.287 - 0.302)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/index_reg/r_q_2_1 to vga_ctrl_i/green_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y87.AQ      Tcko                  0.430   fb_less_2d_gpu_i/index_reg/r_q_2_4
                                                       fb_less_2d_gpu_i/index_reg/r_q_2_1
    SLICE_X31Y87.A5      net (fanout=1)        0.889   fb_less_2d_gpu_i/index_reg/r_q_2_1
    SLICE_X31Y87.A       Tilo                  0.259   fb_less_2d_gpu_i/index_reg/r_q_2_4
                                                       fb_less_2d_gpu_i/Msub_GND_6_o_GND_6_o_sub_324_OUT<7:0>_xor<2>11
    SLICE_X34Y91.AX      net (fanout=16)       1.867   fb_less_2d_gpu_i/GND_6_o_GND_6_o_sub_324_OUT<2>
    SLICE_X34Y91.BMUX    Taxb                  0.212   fb_less_2d_gpu_i/Mmux_rgb_o_11_f826
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_12_f7_67
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_11_f8_25
    SLICE_X32Y89.D6      net (fanout=1)        0.586   fb_less_2d_gpu_i/Mmux_rgb_o_11_f826
    SLICE_X32Y89.CLK     Tas                   0.460   vga_ctrl_i/green<7>
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_66
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_4_f7_5
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_2_f8_5
                                                       vga_ctrl_i/green_7
    -------------------------------------------------  ---------------------------
    Total                                      4.703ns (1.361ns logic, 3.342ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/index_reg/r_q_1_1 (FF)
  Destination:          vga_ctrl_i/green_7 (FF)
  Requirement:          8.888ns
  Data Path Delay:      4.663ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.287 - 0.302)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/index_reg/r_q_1_1 to vga_ctrl_i/green_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AMUX    Tshcko                0.518   fb_less_2d_gpu_i/index_reg/r_q<3>
                                                       fb_less_2d_gpu_i/index_reg/r_q_1_1
    SLICE_X31Y87.A3      net (fanout=1)        0.562   fb_less_2d_gpu_i/index_reg/r_q_1_1
    SLICE_X31Y87.A       Tilo                  0.259   fb_less_2d_gpu_i/index_reg/r_q_2_4
                                                       fb_less_2d_gpu_i/Msub_GND_6_o_GND_6_o_sub_324_OUT<7:0>_xor<2>11
    SLICE_X34Y91.CX      net (fanout=16)       2.071   fb_less_2d_gpu_i/GND_6_o_GND_6_o_sub_324_OUT<2>
    SLICE_X34Y91.BMUX    Tcxb                  0.207   fb_less_2d_gpu_i/Mmux_rgb_o_11_f826
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_13_f7_31
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_11_f8_25
    SLICE_X32Y89.D6      net (fanout=1)        0.586   fb_less_2d_gpu_i/Mmux_rgb_o_11_f826
    SLICE_X32Y89.CLK     Tas                   0.460   vga_ctrl_i/green<7>
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_66
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_4_f7_5
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_2_f8_5
                                                       vga_ctrl_i/green_7
    -------------------------------------------------  ---------------------------
    Total                                      4.663ns (1.444ns logic, 3.219ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/green_7 (SLICE_X32Y89.D2), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/index_reg/r_q_2_1 (FF)
  Destination:          vga_ctrl_i/green_7 (FF)
  Requirement:          8.888ns
  Data Path Delay:      4.829ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.287 - 0.302)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/index_reg/r_q_2_1 to vga_ctrl_i/green_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y87.AQ      Tcko                  0.430   fb_less_2d_gpu_i/index_reg/r_q_2_4
                                                       fb_less_2d_gpu_i/index_reg/r_q_2_1
    SLICE_X31Y87.A5      net (fanout=1)        0.889   fb_less_2d_gpu_i/index_reg/r_q_2_1
    SLICE_X31Y87.A       Tilo                  0.259   fb_less_2d_gpu_i/index_reg/r_q_2_4
                                                       fb_less_2d_gpu_i/Msub_GND_6_o_GND_6_o_sub_324_OUT<7:0>_xor<2>11
    SLICE_X26Y89.CX      net (fanout=16)       1.298   fb_less_2d_gpu_i/GND_6_o_GND_6_o_sub_324_OUT<2>
    SLICE_X26Y89.BMUX    Tcxb                  0.207   fb_less_2d_gpu_i/Mmux_rgb_o_12_f86
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_14_f7_5
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_12_f8_5
    SLICE_X32Y89.D2      net (fanout=1)        1.286   fb_less_2d_gpu_i/Mmux_rgb_o_12_f86
    SLICE_X32Y89.CLK     Tas                   0.460   vga_ctrl_i/green<7>
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_66
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_4_f7_5
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_2_f8_5
                                                       vga_ctrl_i/green_7
    -------------------------------------------------  ---------------------------
    Total                                      4.829ns (1.356ns logic, 3.473ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/index_reg/r_q_2_1 (FF)
  Destination:          vga_ctrl_i/green_7 (FF)
  Requirement:          8.888ns
  Data Path Delay:      4.630ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.287 - 0.302)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/index_reg/r_q_2_1 to vga_ctrl_i/green_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y87.AQ      Tcko                  0.430   fb_less_2d_gpu_i/index_reg/r_q_2_4
                                                       fb_less_2d_gpu_i/index_reg/r_q_2_1
    SLICE_X31Y87.A5      net (fanout=1)        0.889   fb_less_2d_gpu_i/index_reg/r_q_2_1
    SLICE_X31Y87.A       Tilo                  0.259   fb_less_2d_gpu_i/index_reg/r_q_2_4
                                                       fb_less_2d_gpu_i/Msub_GND_6_o_GND_6_o_sub_324_OUT<7:0>_xor<2>11
    SLICE_X26Y89.AX      net (fanout=16)       1.094   fb_less_2d_gpu_i/GND_6_o_GND_6_o_sub_324_OUT<2>
    SLICE_X26Y89.BMUX    Taxb                  0.212   fb_less_2d_gpu_i/Mmux_rgb_o_12_f86
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_13_f7_33
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_12_f8_5
    SLICE_X32Y89.D2      net (fanout=1)        1.286   fb_less_2d_gpu_i/Mmux_rgb_o_12_f86
    SLICE_X32Y89.CLK     Tas                   0.460   vga_ctrl_i/green<7>
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_66
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_4_f7_5
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_2_f8_5
                                                       vga_ctrl_i/green_7
    -------------------------------------------------  ---------------------------
    Total                                      4.630ns (1.361ns logic, 3.269ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fb_less_2d_gpu_i/index_reg/r_q_1_1 (FF)
  Destination:          vga_ctrl_i/green_7 (FF)
  Requirement:          8.888ns
  Data Path Delay:      4.590ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.287 - 0.302)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 8.888ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fb_less_2d_gpu_i/index_reg/r_q_1_1 to vga_ctrl_i/green_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y87.AMUX    Tshcko                0.518   fb_less_2d_gpu_i/index_reg/r_q<3>
                                                       fb_less_2d_gpu_i/index_reg/r_q_1_1
    SLICE_X31Y87.A3      net (fanout=1)        0.562   fb_less_2d_gpu_i/index_reg/r_q_1_1
    SLICE_X31Y87.A       Tilo                  0.259   fb_less_2d_gpu_i/index_reg/r_q_2_4
                                                       fb_less_2d_gpu_i/Msub_GND_6_o_GND_6_o_sub_324_OUT<7:0>_xor<2>11
    SLICE_X26Y89.CX      net (fanout=16)       1.298   fb_less_2d_gpu_i/GND_6_o_GND_6_o_sub_324_OUT<2>
    SLICE_X26Y89.BMUX    Tcxb                  0.207   fb_less_2d_gpu_i/Mmux_rgb_o_12_f86
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_14_f7_5
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_12_f8_5
    SLICE_X32Y89.D2      net (fanout=1)        1.286   fb_less_2d_gpu_i/Mmux_rgb_o_12_f86
    SLICE_X32Y89.CLK     Tas                   0.460   vga_ctrl_i/green<7>
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_66
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_4_f7_5
                                                       fb_less_2d_gpu_i/Mmux_rgb_o_2_f8_5
                                                       vga_ctrl_i/green_7
    -------------------------------------------------  ---------------------------
    Total                                      4.590ns (1.444ns logic, 3.146ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 4.16666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/phase_0 (SLICE_X32Y102.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_ctrl_i/phase_0 (FF)
  Destination:          vga_ctrl_i/phase_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_ctrl_i/phase_0 to vga_ctrl_i/phase_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y102.AQ     Tcko                  0.200   vga_ctrl_i/phase<1>
                                                       vga_ctrl_i/phase_0
    SLICE_X32Y102.A6     net (fanout=14)       0.037   vga_ctrl_i/phase<0>
    SLICE_X32Y102.CLK    Tah         (-Th)    -0.190   vga_ctrl_i/phase<1>
                                                       vga_ctrl_i/Mcount_phase_xor<0>11_INV_0
                                                       vga_ctrl_i/phase_0
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.390ns logic, 0.037ns route)
                                                       (91.3% logic, 8.7% route)

--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/pixel_x_3 (SLICE_X35Y102.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_ctrl_i/pixel_x_3 (FF)
  Destination:          vga_ctrl_i/pixel_x_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.443ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_ctrl_i/pixel_x_3 to vga_ctrl_i/pixel_x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y102.DQ     Tcko                  0.198   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/pixel_x_3
    SLICE_X35Y102.D6     net (fanout=4)        0.030   vga_ctrl_i/pixel_x<3>
    SLICE_X35Y102.CLK    Tah         (-Th)    -0.215   vga_ctrl_i/pixel_x<3>
                                                       vga_ctrl_i/pixel_x_3_rstpot
                                                       vga_ctrl_i/pixel_x_3
    -------------------------------------------------  ---------------------------
    Total                                      0.443ns (0.413ns logic, 0.030ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point vga_ctrl_i/pixel_x_5 (SLICE_X37Y103.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_ctrl_i/pixel_x_5 (FF)
  Destination:          vga_ctrl_i/pixel_x_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_ctrl_i/pixel_x_5 to vga_ctrl_i/pixel_x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y103.AQ     Tcko                  0.198   vga_ctrl_i/pixel_x<8>
                                                       vga_ctrl_i/pixel_x_5
    SLICE_X37Y103.A6     net (fanout=4)        0.034   vga_ctrl_i/pixel_x<5>
    SLICE_X37Y103.CLK    Tah         (-Th)    -0.215   vga_ctrl_i/pixel_x<8>
                                                       vga_ctrl_i/pixel_x_5_rstpot
                                                       vga_ctrl_i/pixel_x_5
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk_fx = PERIOD TIMEGRP "clk_gen_clk_fx" TS_CLK / 4.16666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 6.222ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_gen/buf_clk_fx/I0
  Logical resource: clk_gen/buf_clk_fx/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_gen/clk_fx
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fb_less_2d_gpu_i/index_reg/r_q_3_1/CLK
  Logical resource: fb_less_2d_gpu_i/index_reg/r_q_4/CK
  Location pin: SLICE_X30Y88.CLK
  Clock network: clk_100MHz
--------------------------------------------------------------------------------
Slack: 8.408ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.888ns
  High pulse: 4.444ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: fb_less_2d_gpu_i/index_reg/r_q_3_1/SR
  Logical resource: fb_less_2d_gpu_i/index_reg/r_q_4/SR
  Location pin: SLICE_X30Y88.SR
  Clock network: fb_less_2d_gpu_i/rst_n_i_inv
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK                         |     37.037ns|     16.000ns|     22.429ns|            0|            0|            0|         1134|
| TS_clk_gen_clk_fx             |      8.889ns|      5.383ns|          N/A|            0|            0|         1134|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_24MHz_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_24MHz_i    |    5.383|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1134 paths, 0 nets, and 370 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 18 17:57:27 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 265 MB



