sample.v,verilog,xil_defaultlib,../../../../test_sample.srcs/sources_1/ip/sampleIP_0/src/sample.v,
sampleIP_0.v,verilog,xil_defaultlib,../../../../test_sample.srcs/sources_1/ip/sampleIP_0/sim/sampleIP_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
