{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631035868907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631035868908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 07 11:31:08 2021 " "Processing started: Tue Sep 07 11:31:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631035868908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631035868908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631035868908 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631035869304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631035869304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "method_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file method_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 method_and " "Found entity 1: method_and" {  } { { "method_and.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_and.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035877193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631035877193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "method_or.sv 1 1 " "Found 1 design units, including 1 entities, in source file method_or.sv" { { "Info" "ISGN_ENTITY_NAME" "1 method_or " "Found entity 1: method_or" {  } { { "method_or.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_or.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035877195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631035877195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "method_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file method_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 method_xor " "Found entity 1: method_xor" {  } { { "method_xor.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_xor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035877196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631035877196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "method_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file method_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 method_adder " "Found entity 1: method_adder" {  } { { "method_adder.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035877197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631035877197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "method_subtraction.sv 1 1 " "Found 1 design units, including 1 entities, in source file method_subtraction.sv" { { "Info" "ISGN_ENTITY_NAME" "1 method_subtraction " "Found entity 1: method_subtraction" {  } { { "method_subtraction.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_subtraction.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035877199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631035877199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "method_adder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file method_adder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 method_adder_tb " "Found entity 1: method_adder_tb" {  } { { "method_adder_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_adder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035877200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631035877200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "method_sub_2_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file method_sub_2_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 method_sub_2_tb " "Found entity 1: method_sub_2_tb" {  } { { "method_sub_2_tb.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_sub_2_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035877201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631035877201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "method_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file method_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 method_ALU " "Found entity 1: method_ALU" {  } { { "method_ALU.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035877203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631035877203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/sevenseg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035877204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631035877204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "method_right_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file method_right_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 method_right_shift " "Found entity 1: method_right_shift" {  } { { "method_right_shift.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_right_shift.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035877205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631035877205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "method_left_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file method_left_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 method_left_shift " "Found entity 1: method_left_shift" {  } { { "method_left_shift.v" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_left_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035877207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631035877207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compactalu.sv 1 1 " "Found 1 design units, including 1 entities, in source file compactalu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compactALU " "Found entity 1: compactALU" {  } { { "compactALU.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/compactALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631035877208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631035877208 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "compactALU " "Elaborating entity \"compactALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631035877233 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow compactALU.sv(21) " "Verilog HDL Always Construct warning at compactALU.sv(21): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "compactALU.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/compactALU.sv" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1631035877234 "|compactALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negative compactALU.sv(21) " "Verilog HDL Always Construct warning at compactALU.sv(21): inferring latch(es) for variable \"negative\", which holds its previous value in one or more paths through the always construct" {  } { { "compactALU.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/compactALU.sv" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1631035877234 "|compactALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero compactALU.sv(21) " "Verilog HDL Always Construct warning at compactALU.sv(21): inferring latch(es) for variable \"zero\", which holds its previous value in one or more paths through the always construct" {  } { { "compactALU.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/compactALU.sv" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1631035877234 "|compactALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero compactALU.sv(31) " "Inferred latch for \"zero\" at compactALU.sv(31)" {  } { { "compactALU.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/compactALU.sv" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631035877235 "|compactALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "negative compactALU.sv(26) " "Inferred latch for \"negative\" at compactALU.sv(26)" {  } { { "compactALU.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/compactALU.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631035877235 "|compactALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow compactALU.sv(21) " "Inferred latch for \"overflow\" at compactALU.sv(21)" {  } { { "compactALU.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/compactALU.sv" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631035877235 "|compactALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "method_ALU method_ALU:alu " "Elaborating entity \"method_ALU\" for hierarchy \"method_ALU:alu\"" {  } { { "compactALU.sv" "alu" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/compactALU.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631035877241 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "S method_ALU.sv(22) " "Verilog HDL Always Construct warning at method_ALU.sv(22): inferring latch(es) for variable \"S\", which holds its previous value in one or more paths through the always construct" {  } { { "method_ALU.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_ALU.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1631035877242 "|compactALU|method_ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cout method_ALU.sv(22) " "Verilog HDL Always Construct warning at method_ALU.sv(22): inferring latch(es) for variable \"cout\", which holds its previous value in one or more paths through the always construct" {  } { { "method_ALU.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_ALU.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1631035877242 "|compactALU|method_ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout method_ALU.sv(36) " "Inferred latch for \"cout\" at method_ALU.sv(36)" {  } { { "method_ALU.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_ALU.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631035877243 "|compactALU|method_ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[0\] method_ALU.sv(36) " "Inferred latch for \"S\[0\]\" at method_ALU.sv(36)" {  } { { "method_ALU.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_ALU.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631035877243 "|compactALU|method_ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[1\] method_ALU.sv(36) " "Inferred latch for \"S\[1\]\" at method_ALU.sv(36)" {  } { { "method_ALU.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_ALU.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631035877243 "|compactALU|method_ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[2\] method_ALU.sv(36) " "Inferred latch for \"S\[2\]\" at method_ALU.sv(36)" {  } { { "method_ALU.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_ALU.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631035877243 "|compactALU|method_ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S\[3\] method_ALU.sv(36) " "Inferred latch for \"S\[3\]\" at method_ALU.sv(36)" {  } { { "method_ALU.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_ALU.sv" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1631035877243 "|compactALU|method_ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "method_and method_ALU:alu\|method_and:a1 " "Elaborating entity \"method_and\" for hierarchy \"method_ALU:alu\|method_and:a1\"" {  } { { "method_ALU.sv" "a1" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_ALU.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631035877250 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 method_and.sv(7) " "Verilog HDL assignment warning at method_and.sv(7): truncated value with size 4 to match size of target (1)" {  } { { "method_and.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_and.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631035877251 "|compactALU|method_ALU:alu|method_and:a1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "method_or method_ALU:alu\|method_or:a2 " "Elaborating entity \"method_or\" for hierarchy \"method_ALU:alu\|method_or:a2\"" {  } { { "method_ALU.sv" "a2" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_ALU.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631035877257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 method_or.sv(7) " "Verilog HDL assignment warning at method_or.sv(7): truncated value with size 4 to match size of target (1)" {  } { { "method_or.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_or.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631035877257 "|compactALU|method_ALU:alu|method_or:a2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "method_xor method_ALU:alu\|method_xor:a3 " "Elaborating entity \"method_xor\" for hierarchy \"method_ALU:alu\|method_xor:a3\"" {  } { { "method_ALU.sv" "a3" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_ALU.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631035877262 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 method_xor.sv(7) " "Verilog HDL assignment warning at method_xor.sv(7): truncated value with size 4 to match size of target (1)" {  } { { "method_xor.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_xor.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631035877263 "|compactALU|method_ALU:alu|method_xor:a3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "method_adder method_ALU:alu\|method_adder:a4 " "Elaborating entity \"method_adder\" for hierarchy \"method_ALU:alu\|method_adder:a4\"" {  } { { "method_ALU.sv" "a4" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_ALU.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631035877268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "method_subtraction method_ALU:alu\|method_subtraction:a5 " "Elaborating entity \"method_subtraction\" for hierarchy \"method_ALU:alu\|method_subtraction:a5\"" {  } { { "method_ALU.sv" "a5" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_ALU.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631035877274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "method_right_shift method_ALU:alu\|method_right_shift:a6 " "Elaborating entity \"method_right_shift\" for hierarchy \"method_ALU:alu\|method_right_shift:a6\"" {  } { { "method_ALU.sv" "a6" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_ALU.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631035877280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "method_left_shift method_ALU:alu\|method_left_shift:a7 " "Elaborating entity \"method_left_shift\" for hierarchy \"method_ALU:alu\|method_left_shift:a7\"" {  } { { "method_ALU.sv" "a7" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_ALU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631035877286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:modulo1Seg " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:modulo1Seg\"" {  } { { "compactALU.sv" "modulo1Seg" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/compactALU.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631035877293 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "method_ALU:alu\|S\[3\] " "LATCH primitive \"method_ALU:alu\|S\[3\]\" is permanently enabled" {  } { { "method_ALU.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_ALU.sv" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1631035877705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "method_ALU:alu\|S\[2\] " "LATCH primitive \"method_ALU:alu\|S\[2\]\" is permanently enabled" {  } { { "method_ALU.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_ALU.sv" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1631035877705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "method_ALU:alu\|S\[1\] " "LATCH primitive \"method_ALU:alu\|S\[1\]\" is permanently enabled" {  } { { "method_ALU.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_ALU.sv" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1631035877705 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "method_ALU:alu\|S\[0\] " "LATCH primitive \"method_ALU:alu\|S\[0\]\" is permanently enabled" {  } { { "method_ALU.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_ALU.sv" 36 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1631035877705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "method_ALU:alu\|cout " "Latch method_ALU:alu\|cout has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA select\[0\] " "Ports D and ENA on the latch are fed by the same signal select\[0\]" {  } { { "compactALU.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/compactALU.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1631035877846 ""}  } { { "method_ALU.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/method_ALU.sv" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1631035877846 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "zero VCC " "Pin \"zero\" is stuck at VCC" {  } { { "compactALU.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/compactALU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631035877864 "|compactALU|zero"} { "Warning" "WMLS_MLS_STUCK_PIN" "carry_flag VCC " "Pin \"carry_flag\" is stuck at VCC" {  } { { "compactALU.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/compactALU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631035877864 "|compactALU|carry_flag"} { "Warning" "WMLS_MLS_STUCK_PIN" "overflow VCC " "Pin \"overflow\" is stuck at VCC" {  } { { "compactALU.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/compactALU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631035877864 "|compactALU|overflow"} { "Warning" "WMLS_MLS_STUCK_PIN" "negative VCC " "Pin \"negative\" is stuck at VCC" {  } { { "compactALU.sv" "" { Text "C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab3/ALU.1/compactALU.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1631035877864 "|compactALU|negative"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1631035877864 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1631035877945 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1631035878498 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631035878498 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631035878677 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631035878677 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631035878677 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631035878677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631035878692 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 07 11:31:18 2021 " "Processing ended: Tue Sep 07 11:31:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631035878692 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631035878692 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631035878692 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631035878692 ""}
