// Seed: 641745084
`define pp_1 0
module module_0 (
    id_1
);
  input id_1;
  type_7 id_2 (
      {1'd0} - id_3,
      1,
      1
  );
  assign id_2 = id_2;
  logic id_4, id_5, id_6;
  assign id_6 = 1;
endmodule
