INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/YL_HUANG/10_21/alveo_16_8_v3/_x.hw.xilinx_u50_xdma_201920_1/reports/alveo_hls4ml
	Log files: /home/YL_HUANG/10_21/alveo_16_8_v3/_x.hw.xilinx_u50_xdma_201920_1/logs/alveo_hls4ml
INFO: [v++ 60-1548] Creating build summary session with primary output /home/YL_HUANG/10_21/alveo_16_8_v3/_x.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml.xo.compile_summary, at Sun Oct 16 18:21:10 2022
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Oct 16 18:21:10 2022
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/YL_HUANG/10_21/alveo_16_8_v3/_x.hw.xilinx_u50_xdma_201920_1/reports/alveo_hls4ml/v++_compile_alveo_hls4ml_guidance.html', at Sun Oct 16 18:21:11 2022
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_xdma_201920_1/xilinx_u50_xdma_201920_1.xpfm
INFO: [v++ 60-1578]   This platform contains Device Support Archive '/opt/xilinx/platforms/xilinx_u50_xdma_201920_1/hw/xilinx_u50_xdma_201920_1.dsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_xdma_201920_1
WARNING: [v++ 60-889] User-specified kernel frequency for ID 0 is the same as the default frequency 300 MHz, so it will be ignored
INFO: [v++ 60-242] Creating kernel: 'alveo_hls4ml'

===>The following messages were generated while  performing high-level synthesis for kernel: alveo_hls4ml Log file: /home/YL_HUANG/10_21/alveo_16_8_v3/_x.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml/alveo_hls4ml/vivado_hls.log :
INFO: [v++ 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'ImageHeight'.
INFO: [v++ 204-61] Pipelining result : Target II = 220, Final II = 220, Depth = 221.
INFO: [v++ 204-61] Pipelining loop 'LinearLoop'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'PadTop_PadTopWidth_L'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'PadLeft_L'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'CopyMain_L'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'PadRight_L'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'PadBottom_PadBottomWidth_L'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining function 'cnnshift_arr<ap_fixed<16, 8, 0, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config4>'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [v++ 204-61] Pipelining loop 'LinearLoop'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'Loop 1.1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'Loop 1.2'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'Loop 1.3.2'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'Loop 1.3.3'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [v++ 204-61] Pipelining loop 'Loop 1.4'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'PadTopWidth_L'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'PadMain.1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'CopyMain_L'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'PadMain.3'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'PadBottomWidth_L'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining function 'cnnshift_arr<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config8>'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [v++ 204-61] Pipelining loop 'LinearLoop'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'PadTopWidth_L'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'PadMain.1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'CopyMain_L'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'PadMain.3'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'PadBottomWidth_L'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining function 'cnnshift_arr<ap_ufixed<16, 8, 0, 0, 0>, ap_fixed<32, 16, 5, 3, 0>, config11>'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [v++ 204-61] Pipelining loop 'LinearLoop'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [v++ 204-61] Pipelining loop 'Loop 1.1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'Loop 1.2'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'Loop 1.3.1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'Loop 1.3.2'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'Loop 1.3.3'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [v++ 204-61] Pipelining loop 'Loop 1.4'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'PadTopWidth_L'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'PadMain.1'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'CopyMain_L'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'PadMain.3'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining loop 'PadBottomWidth_L'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [v++ 204-61] Pipelining function 'cnnshift_arr<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config15>'.
INFO: [v++ 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [v++ 204-61] Pipelining loop 'Loop 1'.
INFO: [v++ 17-14] Message 'v++ 204-61' appears 100 times and further instances of the messages will be disabled.
WARNING: [v++ 204-69] Unable to schedule 'load' operation ('output_V_load', /home/YL_HUANG/10_21/alveo_16_8_v3/src/nnet_utils/nnet_conv2d_stream.h:192->/home/YL_HUANG/10_21/alveo_16_8_v3/src/nnet_utils/nnet_conv2d_stream.h:255) on array 'output_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_V'.
WARNING: [v++ 204-69] Unable to schedule 'load' operation ('layer_in_V_13_load_2', /home/YL_HUANG/10_21/alveo_16_8_v3/src/nnet_utils/nnet_dense_resource.h:332->/home/YL_HUANG/10_21/alveo_16_8_v3/src/nnet_utils/nnet_dense_resource.h:542) on array 'layer_in_V_13' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'layer_in_V_13'.
WARNING: [v++ 204-69] Unable to schedule 'load' operation ('output_V_load', /home/YL_HUANG/10_21/alveo_16_8_v3/src/nnet_utils/nnet_conv2d_stream.h:192->/home/YL_HUANG/10_21/alveo_16_8_v3/src/nnet_utils/nnet_conv2d_stream.h:255) on array 'output_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_V'.
WARNING: [v++ 204-69] Unable to schedule 'load' operation ('output_V_load', /home/YL_HUANG/10_21/alveo_16_8_v3/src/nnet_utils/nnet_conv2d_stream.h:192->/home/YL_HUANG/10_21/alveo_16_8_v3/src/nnet_utils/nnet_conv2d_stream.h:255) on array 'output_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_V'.
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 322.58 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/YL_HUANG/10_21/alveo_16_8_v3/_x.hw.xilinx_u50_xdma_201920_1/reports/alveo_hls4ml/system_estimate_alveo_hls4ml.xtxt
INFO: [v++ 60-586] Created _x.hw.xilinx_u50_xdma_201920_1/alveo_hls4ml.xo
INFO: [v++ 60-791] Total elapsed time: 10h 55m 27s
