<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TLM-2.0: tlm_core/tlm_2/tlm_2_interfaces/tlm_fw_bw_ifs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">TLM-2.0
   &#160;<span id="projectnumber">2.0.3</span>
   </div>
   <div id="projectbrief">Accellera TLM-2.0 proof-of-concept library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_54d760f7f187686fd9c4b070d5c46b52.html">tlm_core</a></li><li class="navelem"><a class="el" href="dir_9345038caee142a641c3808e66796fc4.html">tlm_2</a></li><li class="navelem"><a class="el" href="dir_2b672b167c117538c64dd28adfbb585e.html">tlm_2_interfaces</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">tlm_fw_bw_ifs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="a00734.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*****************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">  The following code is derived, directly or indirectly, from the SystemC</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">  source code Copyright (c) 1996-2014 by all Contributors.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">  All Rights reserved.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">  The contents of this file are subject to the restrictions and limitations</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">  set forth in the SystemC Open Source License (the &quot;License&quot;);</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">  You may not use this file except in compliance with such restrictions and</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">  limitations. You may obtain instructions on how to receive a copy of the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">  License at http://www.accellera.org/. Software distributed by Contributors</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">  under the License is distributed on an &quot;AS IS&quot; basis, WITHOUT WARRANTY OF</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">  ANY KIND, either express or implied. See the License for the specific</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">  language governing rights and limitations under the License.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *****************************************************************************/</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#ifndef __TLM_FW_BW_IFS_H__</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#define __TLM_FW_BW_IFS_H__</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &lt;<a class="codeRef" doxygen="/data/phil/github/systemc/systemc/docs/sysc/doxygen/systemc.tag:../../../sysc/doxygen/html/" href="../../../sysc/doxygen/html/a00398.html">systemc</a>&gt;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="a00743.html">tlm_core/tlm_2/tlm_generic_payload/tlm_generic_payload.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="a00731.html">tlm_core/tlm_2/tlm_2_interfaces/tlm_dmi.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">namespace </span><a class="code" href="a00804.html">tlm</a> {</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="a00804.html#adac10369502c45362dded44267fea971af9691927ab58a12f9e075fd128543271">   27</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="a00804.html#adac10369502c45362dded44267fea971">tlm_sync_enum</a> { <a class="code" href="a00804.html#adac10369502c45362dded44267fea971af6204a34490ffed0970e74a5a08fb389">TLM_ACCEPTED</a>, <a class="code" href="a00804.html#adac10369502c45362dded44267fea971af9691927ab58a12f9e075fd128543271">TLM_UPDATED</a>, <a class="code" href="a00804.html#adac10369502c45362dded44267fea971a1f3b5d4718b9ee198afca7753e5b7910">TLM_COMPLETED</a> };</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// Basic interfaces</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"></span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> TRANS = <a class="code" href="a02416.html">tlm_generic_payload</a>,</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;          <span class="keyword">typename</span> PHASE = <a class="code" href="a02420.html">tlm_phase</a>&gt;</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="a02352.html">   34</a></span>&#160;<span class="keyword">class </span><a class="code" href="a02352.html">tlm_fw_nonblocking_transport_if</a> : <span class="keyword">public</span> <span class="keyword">virtual</span> <a class="codeRef" doxygen="/data/phil/github/systemc/systemc/docs/sysc/doxygen/systemc.tag:../../../sysc/doxygen/html/" href="../../../sysc/doxygen/html/a01180.html">sc_core::sc_interface</a> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="a00804.html#adac10369502c45362dded44267fea971">tlm_sync_enum</a> <a class="code" href="a02352.html#a542b68459126ea6c9431174df4f97d14">nb_transport_fw</a>(TRANS&amp; trans,</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;                                        PHASE&amp; phase,</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;                                        <a class="codeRef" doxygen="/data/phil/github/systemc/systemc/docs/sysc/doxygen/systemc.tag:../../../sysc/doxygen/html/" href="../../../sysc/doxygen/html/a01940.html">sc_core::sc_time</a>&amp; t) = 0;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;};</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> TRANS = <a class="code" href="a02416.html">tlm_generic_payload</a>,</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;          <span class="keyword">typename</span> PHASE = <a class="code" href="a02420.html">tlm_phase</a>&gt;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="a02356.html">   43</a></span>&#160;<span class="keyword">class </span><a class="code" href="a02356.html">tlm_bw_nonblocking_transport_if</a> : <span class="keyword">public</span> <span class="keyword">virtual</span> <a class="codeRef" doxygen="/data/phil/github/systemc/systemc/docs/sysc/doxygen/systemc.tag:../../../sysc/doxygen/html/" href="../../../sysc/doxygen/html/a01180.html">sc_core::sc_interface</a> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="a00804.html#adac10369502c45362dded44267fea971">tlm_sync_enum</a> nb_transport_bw(TRANS&amp; trans,</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                                        PHASE&amp; phase,</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                                        <a class="codeRef" doxygen="/data/phil/github/systemc/systemc/docs/sysc/doxygen/systemc.tag:../../../sysc/doxygen/html/" href="../../../sysc/doxygen/html/a01940.html">sc_core::sc_time</a>&amp; t) = 0;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;};</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> TRANS = tlm_<span class="keyword">generic</span>_payload&gt;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="a02360.html">   51</a></span>&#160;<span class="keyword">class </span><a class="code" href="a02360.html">tlm_blocking_transport_if</a> : <span class="keyword">public</span> <span class="keyword">virtual</span> <a class="codeRef" doxygen="/data/phil/github/systemc/systemc/docs/sysc/doxygen/systemc.tag:../../../sysc/doxygen/html/" href="../../../sysc/doxygen/html/a01180.html">sc_core::sc_interface</a> {</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> b_transport(TRANS&amp; trans,</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                           <a class="codeRef" doxygen="/data/phil/github/systemc/systemc/docs/sysc/doxygen/systemc.tag:../../../sysc/doxygen/html/" href="../../../sysc/doxygen/html/a01940.html">sc_core::sc_time</a>&amp; t) = 0;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;};</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">// DMI interfaces for getting and invalidating DMI pointers:</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">// The semantics of the forward interface are as follows:</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">// - An initiator that wants to get direct access to a target&#39;s memory region</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">//   can call the get_direct_mem_ptr method with the &#39;trans&#39; parameter set to</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">//   the address that it wants to gain access to. It sets the trans.m_command</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">//   to specify if the initiator intended use (read or write)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">//   to the target&#39;s DMI region. The initiator is responsible for calling the</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">//   method with a freshly initialized tlm_dmi object either by using a newly</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">//   constructed object, or by calling an existing object&#39;s init() method.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">// - Although a reference to a complete &#39;TRANS&#39; type is passed to the get_</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">//   direct_mem_ptr call, only the address command, and extension fields are of</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">//   interest in most cases.</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// - Read and write ranges are not necessarily identical. If they are, a target</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">//   can specify that the range is valid for all accesses with the tlm_data</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">//   m_type attribute in the.</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">// - The interconnect, if any, needs to decode the address and forward the</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">//   call to the corresponding target. It needs to handle the address exactly</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">//   as the target would expect on a transaction call, e.g. mask the address</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">//   according to the target&#39;s address width.</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">// - If the target supports DMI access for the given address, it sets the</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">//   data fields in the DMI struct and returns true.</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">// - If a target does not support DMI access it needs to return false.</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">//   The target can either set the correct address range in the DMI struct</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">//   to indicate the memory region where DMI is disallowed, or it can specify</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">//   the complete address range if it doesn&#39;t know it&#39;s memory range. In this</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">//   case the interconnect is responsible for clipping the address range to</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">//   the correct range that the target serves.</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">// - The interconnect must always translate the addresses to the initiator&#39;s</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">//   address space. This must be the inverse operation of what the</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">//   interconnect needed to do when forwarding the call. In case the</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">//   component wants to change any member of the tlm_dmi object, e.g. for</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">//   its own latency to the target&#39;s latency, it must only do so *after* the</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">//   target has been called. The target is always allowed to overwrite all</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">//   values in the tlm_dmi object.</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">// - In case the slave returned with an invalid region the bus/interconnect</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">//   must fill in the complete address region for the particular slave in the</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">//   DMI data structure.</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">// DMI hint optimization:</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">// Initiators may use the DMI hint in the tlm_generic_payload to avoid</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">// unnecessary DMI attempts. The recommended sequence of interface</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">// method calls would be:</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">// - The initiator first tries to check if it has a valid DMI region for the</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">//   address that it wants to access next.</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">// - If not, it performs a normal transaction.</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">// - If the DMI hint in this transaction is true, the initiator can try and</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">//   get the DMI region.</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">// Note that the DMI hint optimization is completely optional and every</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">// initiator model is free to ignore the DMI hint. However, a target is</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">// required to set the DMI hint to true if a DMI request on the given address</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">// with the given transaction type (read or write) would have succeeded.</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> TRANS = tlm_<span class="keyword">generic</span>_payload&gt;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="a02364.html">  117</a></span>&#160;<span class="keyword">class </span><a class="code" href="a02364.html">tlm_fw_direct_mem_if</a> : <span class="keyword">public</span> <span class="keyword">virtual</span> <a class="codeRef" doxygen="/data/phil/github/systemc/systemc/docs/sysc/doxygen/systemc.tag:../../../sysc/doxygen/html/" href="../../../sysc/doxygen/html/a01180.html">sc_core::sc_interface</a></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;{</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> get_direct_mem_ptr(TRANS&amp; trans,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                  <a class="code" href="a02348.html">tlm_dmi</a>&amp;  dmi_data) = 0;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;};</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">// The semantics of the backwards call is as follows:</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">// - An interconnect component or a target is required to invalidate all</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">//   affected DMI regions whenever any change in the regions take place.</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">//   The exact rule is that a component must invalidate all those DMI regions</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">//   that it already reported, if it would answer the same DMI request</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">//   with any member of the tlm_dmi data structure set differently.</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">// - An interconnect component must forward the invalidate_direct_mem_ptr call</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">//   to all initiators that could potentially have a DMI pointer to the region</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">//   specified in the method arguments. A safe implementation is to call</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">//   every attached initiator.</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">// - An interconnect component must transform the address region of an</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">//   incoming invalidate_direct_mem_ptr to the corresponding address space</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">//   for the initiators. Basically, this is the same address transformation</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">//   that the interconnect does on the DMI ranges on the forward direction.</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">// - Each initiator must check if it has a pointer to the given region and</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">//   throw this away. It is recommended that the initiator throws away all DMI</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">//   regions that have any overlap with the given regions, but this is not a</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">//   hard requirement.</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">// - A full DMI pointer invalidation, e.g. for a bus remap can be signaled</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">//   by setting the range: 0x0 - 0xffffffffffffffffull = (sc_dt::uint64)-1</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">// - An initiator must throw away all DMI pointers in this case.</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">// - Under no circumstances a model is allowed to call the get_direct_mem_ptr</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">//   from within the invalidate_direct_mem_ptr method, directly or indirectly.</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="a02368.html">  151</a></span>&#160;<span class="keyword">class </span><a class="code" href="a02368.html">tlm_bw_direct_mem_if</a> : <span class="keyword">public</span> <span class="keyword">virtual</span> <a class="codeRef" doxygen="/data/phil/github/systemc/systemc/docs/sysc/doxygen/systemc.tag:../../../sysc/doxygen/html/" href="../../../sysc/doxygen/html/a01180.html">sc_core::sc_interface</a></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;{</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> invalidate_direct_mem_ptr(<a class="codeRef" doxygen="/data/phil/github/systemc/systemc/docs/sysc/doxygen/systemc.tag:../../../sysc/doxygen/html/" href="../../../sysc/doxygen/html/a00547.html#a0e509e6e05abf63a5c3f08a342e4cd91">sc_dt::uint64</a> start_range,</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                                         <a class="codeRef" doxygen="/data/phil/github/systemc/systemc/docs/sysc/doxygen/systemc.tag:../../../sysc/doxygen/html/" href="../../../sysc/doxygen/html/a00547.html#a0e509e6e05abf63a5c3f08a342e4cd91">sc_dt::uint64</a> end_range) = 0;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;};</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">// debug interface for memory access</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"></span><span class="comment">//</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">// This interface can be used to gain access to a targets memory or registers</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">// in a non-intrusive manner. No side effects, waits or event notifications</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">// must happen in the course of the method.</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">// Semantics:</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">// - The initiator calls the transport_dbg method with transaction &#39;trans&#39; as</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">//   argument. The commonly used parts of trans for debug are:</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">//   . address: The start address that it wants to peek or poke.</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">//   . length:  The number of bytes that it requests to read or write.</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">//   . command: Indicates a read or write access.</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">//   . data:    A pointer to the initiator-allocated data buffer, which must</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">//              be at least num_bytes large. The data is always organized in</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">//              the endianness of the machine.</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">//   . extensions: Any extension that could affect the transaction.</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">// - The interconnect, if any, will decode the address and forward the call to</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">//   the appropriate target.</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">// - The target must return the number of successfully transmitted bytes, where</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">//   this number must be &lt;= num_bytes. Thus, a target can safely return 0 if it</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">//   does not support debug transactions.</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> TRANS = tlm_<span class="keyword">generic</span>_payload&gt;</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="a02372.html">  183</a></span>&#160;<span class="keyword">class </span><a class="code" href="a02372.html">tlm_transport_dbg_if</a> : <span class="keyword">public</span> <span class="keyword">virtual</span> <a class="codeRef" doxygen="/data/phil/github/systemc/systemc/docs/sysc/doxygen/systemc.tag:../../../sysc/doxygen/html/" href="../../../sysc/doxygen/html/a01180.html">sc_core::sc_interface</a></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;{</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="comment">// The return value of defines the number of bytes successfully</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="comment">// transferred.</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> transport_dbg(TRANS&amp; trans) = 0;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;};</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">// Combined interfaces</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="a02376.html">  195</a></span>&#160;<span class="keyword">struct </span><a class="code" href="a02376.html">tlm_base_protocol_types</a></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;{</div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="a02376.html#adfbab7801136feef68a492b3a34952ed">  197</a></span>&#160;  <span class="keyword">typedef</span> <a class="code" href="a02416.html">tlm_generic_payload</a> <a class="code" href="a02376.html#adfbab7801136feef68a492b3a34952ed">tlm_payload_type</a>;</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="a02376.html#a792bfa6063c683b4a5ad9335df0ff1be">  198</a></span>&#160;  <span class="keyword">typedef</span> <a class="code" href="a02420.html">tlm_phase</a> <a class="code" href="a02376.html#a792bfa6063c683b4a5ad9335df0ff1be">tlm_phase_type</a>;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;};</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">// The forward interface:</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> TYPES = tlm_base_protocol_types&gt;</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="a02380.html">  203</a></span>&#160;<span class="keyword">class </span><a class="code" href="a02380.html">tlm_fw_transport_if</a></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  : <span class="keyword">public</span> <span class="keyword">virtual</span> <a class="code" href="a02352.html">tlm_fw_nonblocking_transport_if</a>&lt;<span class="keyword">typename</span> TYPES::tlm_payload_type,</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                                                   <span class="keyword">typename</span> TYPES::tlm_phase_type&gt;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  , <span class="keyword">public</span> <span class="keyword">virtual</span> <a class="code" href="a02360.html">tlm_blocking_transport_if&lt;typename TYPES::tlm_payload_type&gt;</a></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  , <span class="keyword">public</span> <span class="keyword">virtual</span> <a class="code" href="a02364.html">tlm_fw_direct_mem_if&lt;typename TYPES::tlm_payload_type&gt;</a></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  , <span class="keyword">public</span> <span class="keyword">virtual</span> <a class="code" href="a02372.html">tlm_transport_dbg_if&lt;typename TYPES::tlm_payload_type&gt;</a></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;{};</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">// The backward interface:</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> TYPES = tlm_base_protocol_types&gt;</div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="a02384.html">  213</a></span>&#160;<span class="keyword">class </span><a class="code" href="a02384.html">tlm_bw_transport_if</a></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  : <span class="keyword">public</span> <span class="keyword">virtual</span> <a class="code" href="a02356.html">tlm_bw_nonblocking_transport_if</a>&lt;typename TYPES::tlm_payload_type,</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                                                   typename TYPES::tlm_phase_type&gt;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  , <span class="keyword">public</span> <span class="keyword">virtual</span> <a class="code" href="a02368.html">tlm_bw_direct_mem_if</a></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;{};</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;} <span class="comment">// namespace tlm</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __TLM_FW_BW_IFS_H__ */</span><span class="preprocessor"></span></div><div class="ttc" id="a01180_html"><div class="ttname"><a href="../../../sysc/doxygen/html/a01180.html">sc_core::sc_interface</a></div></div>
<div class="ttc" id="a02380_html"><div class="ttname"><a href="a02380.html">tlm::tlm_fw_transport_if</a></div><div class="ttdef"><b>Definition:</b> <a href="a00734_source.html#l00203">tlm_fw_bw_ifs.h:203</a></div></div>
<div class="ttc" id="a02416_html"><div class="ttname"><a href="a02416.html">tlm::tlm_generic_payload</a></div><div class="ttdef"><b>Definition:</b> <a href="a00746_source.html#l00120">tlm_gp.h:120</a></div></div>
<div class="ttc" id="a02348_html"><div class="ttname"><a href="a02348.html">tlm::tlm_dmi</a></div><div class="ttdef"><b>Definition:</b> <a href="a00731_source.html#l00025">tlm_dmi.h:25</a></div></div>
<div class="ttc" id="a02368_html"><div class="ttname"><a href="a02368.html">tlm::tlm_bw_direct_mem_if</a></div><div class="ttdef"><b>Definition:</b> <a href="a00734_source.html#l00151">tlm_fw_bw_ifs.h:151</a></div></div>
<div class="ttc" id="a02356_html"><div class="ttname"><a href="a02356.html">tlm::tlm_bw_nonblocking_transport_if</a></div><div class="ttdef"><b>Definition:</b> <a href="a00734_source.html#l00043">tlm_fw_bw_ifs.h:43</a></div></div>
<div class="ttc" id="a02376_html_a792bfa6063c683b4a5ad9335df0ff1be"><div class="ttname"><a href="a02376.html#a792bfa6063c683b4a5ad9335df0ff1be">tlm::tlm_base_protocol_types::tlm_phase_type</a></div><div class="ttdeci">tlm_phase tlm_phase_type</div><div class="ttdef"><b>Definition:</b> <a href="a00734_source.html#l00198">tlm_fw_bw_ifs.h:198</a></div></div>
<div class="ttc" id="a00804_html_adac10369502c45362dded44267fea971af9691927ab58a12f9e075fd128543271"><div class="ttname"><a href="a00804.html#adac10369502c45362dded44267fea971af9691927ab58a12f9e075fd128543271">tlm::TLM_UPDATED</a></div><div class="ttdef"><b>Definition:</b> <a href="a00734_source.html#l00027">tlm_fw_bw_ifs.h:27</a></div></div>
<div class="ttc" id="a00547_html_a0e509e6e05abf63a5c3f08a342e4cd91"><div class="ttname"><a href="../../../sysc/doxygen/html/a00547.html#a0e509e6e05abf63a5c3f08a342e4cd91">sc_dt::uint64</a></div><div class="ttdeci">uint64_t uint64</div></div>
<div class="ttc" id="a00743_html"><div class="ttname"><a href="a00743.html">tlm_generic_payload.h</a></div></div>
<div class="ttc" id="a02376_html"><div class="ttname"><a href="a02376.html">tlm::tlm_base_protocol_types</a></div><div class="ttdef"><b>Definition:</b> <a href="a00734_source.html#l00195">tlm_fw_bw_ifs.h:195</a></div></div>
<div class="ttc" id="a02352_html_a542b68459126ea6c9431174df4f97d14"><div class="ttname"><a href="a02352.html#a542b68459126ea6c9431174df4f97d14">tlm::tlm_fw_nonblocking_transport_if::nb_transport_fw</a></div><div class="ttdeci">virtual tlm_sync_enum nb_transport_fw(TRANS &amp;trans, PHASE &amp;phase, sc_core::sc_time &amp;t)=0</div></div>
<div class="ttc" id="a02364_html"><div class="ttname"><a href="a02364.html">tlm::tlm_fw_direct_mem_if</a></div><div class="ttdef"><b>Definition:</b> <a href="a00734_source.html#l00117">tlm_fw_bw_ifs.h:117</a></div></div>
<div class="ttc" id="a00804_html_adac10369502c45362dded44267fea971"><div class="ttname"><a href="a00804.html#adac10369502c45362dded44267fea971">tlm::tlm_sync_enum</a></div><div class="ttdeci">tlm_sync_enum</div><div class="ttdef"><b>Definition:</b> <a href="a00734_source.html#l00027">tlm_fw_bw_ifs.h:27</a></div></div>
<div class="ttc" id="a02384_html"><div class="ttname"><a href="a02384.html">tlm::tlm_bw_transport_if</a></div><div class="ttdef"><b>Definition:</b> <a href="a00734_source.html#l00213">tlm_fw_bw_ifs.h:213</a></div></div>
<div class="ttc" id="a00398_html"><div class="ttname"><a href="../../../sysc/doxygen/html/a00398.html">systemc</a></div></div>
<div class="ttc" id="a02420_html"><div class="ttname"><a href="a02420.html">tlm::tlm_phase</a></div><div class="ttdef"><b>Definition:</b> <a href="a00752_source.html#l00041">tlm_phase.h:41</a></div></div>
<div class="ttc" id="a00731_html"><div class="ttname"><a href="a00731.html">tlm_dmi.h</a></div></div>
<div class="ttc" id="a02352_html"><div class="ttname"><a href="a02352.html">tlm::tlm_fw_nonblocking_transport_if</a></div><div class="ttdef"><b>Definition:</b> <a href="a00734_source.html#l00034">tlm_fw_bw_ifs.h:34</a></div></div>
<div class="ttc" id="a01940_html"><div class="ttname"><a href="../../../sysc/doxygen/html/a01940.html">sc_core::sc_time</a></div></div>
<div class="ttc" id="a00804_html"><div class="ttname"><a href="a00804.html">tlm</a></div><div class="ttdef"><b>Definition:</b> <a href="a00668_source.html#l00025">tlm_analysis_fifo.h:25</a></div></div>
<div class="ttc" id="a02372_html"><div class="ttname"><a href="a02372.html">tlm::tlm_transport_dbg_if</a></div><div class="ttdef"><b>Definition:</b> <a href="a00734_source.html#l00183">tlm_fw_bw_ifs.h:183</a></div></div>
<div class="ttc" id="a00804_html_adac10369502c45362dded44267fea971a1f3b5d4718b9ee198afca7753e5b7910"><div class="ttname"><a href="a00804.html#adac10369502c45362dded44267fea971a1f3b5d4718b9ee198afca7753e5b7910">tlm::TLM_COMPLETED</a></div><div class="ttdef"><b>Definition:</b> <a href="a00734_source.html#l00027">tlm_fw_bw_ifs.h:27</a></div></div>
<div class="ttc" id="a02360_html"><div class="ttname"><a href="a02360.html">tlm::tlm_blocking_transport_if</a></div><div class="ttdef"><b>Definition:</b> <a href="a00734_source.html#l00051">tlm_fw_bw_ifs.h:51</a></div></div>
<div class="ttc" id="a00804_html_adac10369502c45362dded44267fea971af6204a34490ffed0970e74a5a08fb389"><div class="ttname"><a href="a00804.html#adac10369502c45362dded44267fea971af6204a34490ffed0970e74a5a08fb389">tlm::TLM_ACCEPTED</a></div><div class="ttdef"><b>Definition:</b> <a href="a00734_source.html#l00027">tlm_fw_bw_ifs.h:27</a></div></div>
<div class="ttc" id="a02376_html_adfbab7801136feef68a492b3a34952ed"><div class="ttname"><a href="a02376.html#adfbab7801136feef68a492b3a34952ed">tlm::tlm_base_protocol_types::tlm_payload_type</a></div><div class="ttdeci">tlm_generic_payload tlm_payload_type</div><div class="ttdef"><b>Definition:</b> <a href="a00734_source.html#l00197">tlm_fw_bw_ifs.h:197</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Aug 23 2018 22:40:20 for TLM-2.0 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
