#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000c27f90 .scope module, "probador" "probador" 2 4;
 .timescale -9 -9;
v0000000000c84510_0 .net "CLK", 0 0, v0000000000c83450_0;  1 drivers
v0000000000c84150_0 .net "CLR", 0 0, v0000000000c834f0_0;  1 drivers
v0000000000c85af0_0 .net "EN", 0 0, v0000000000c85a50_0;  1 drivers
v0000000000c84290_0 .net "L", 11 0, v0000000000c83310_0;  1 drivers
v0000000000c846f0_0 .net "QR", 11 0, L_0000000000c84b50;  1 drivers
S_0000000000c1a550 .scope module, "registrofinal" "Registro" 2 10, 3 22 0, S_0000000000c27f90;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "L";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "CLR";
    .port_info 3 /INPUT 1 "EN";
    .port_info 4 /OUTPUT 12 "QR";
v0000000000c82c30_0 .net "CLK", 0 0, v0000000000c83450_0;  alias, 1 drivers
v0000000000c82e10_0 .net "CLR", 0 0, v0000000000c834f0_0;  alias, 1 drivers
v0000000000c82eb0_0 .net "EN", 0 0, v0000000000c85a50_0;  alias, 1 drivers
v0000000000c82ff0_0 .net "L", 11 0, v0000000000c83310_0;  alias, 1 drivers
v0000000000c81fb0_0 .net "QR", 11 0, L_0000000000c84b50;  alias, 1 drivers
L_0000000000c852d0 .part v0000000000c83310_0, 0, 1;
L_0000000000c84330 .part v0000000000c83310_0, 1, 1;
L_0000000000c84830 .part v0000000000c83310_0, 2, 1;
L_0000000000c84ab0 .part v0000000000c83310_0, 3, 1;
L_0000000000c848d0 .part v0000000000c83310_0, 4, 1;
L_0000000000c85cd0 .part v0000000000c83310_0, 5, 1;
L_0000000000c85b90 .part v0000000000c83310_0, 6, 1;
L_0000000000c85e10 .part v0000000000c83310_0, 7, 1;
L_0000000000c850f0 .part v0000000000c83310_0, 8, 1;
L_0000000000c855f0 .part v0000000000c83310_0, 9, 1;
L_0000000000c85eb0 .part v0000000000c83310_0, 10, 1;
L_0000000000c843d0 .part v0000000000c83310_0, 11, 1;
LS_0000000000c84b50_0_0 .concat8 [ 1 1 1 1], v0000000000c13720_0, v0000000000c13a40_0, v0000000000c83090_0, v0000000000c82a50_0;
LS_0000000000c84b50_0_4 .concat8 [ 1 1 1 1], v0000000000c82230_0, v0000000000c822d0_0, v0000000000c831d0_0, v0000000000c81ab0_0;
LS_0000000000c84b50_0_8 .concat8 [ 1 1 1 1], v0000000000c81f10_0, v0000000000c81e70_0, v0000000000c13220_0, v0000000000c13860_0;
L_0000000000c84b50 .concat8 [ 4 4 4 0], LS_0000000000c84b50_0_0, LS_0000000000c84b50_0_4, LS_0000000000c84b50_0_8;
S_0000000000c1a6e0 .scope module, "bit0" "FF_D" 3 30, 3 7 0, S_0000000000c1a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000c139a0_0 .net "D", 0 0, L_0000000000c852d0;  1 drivers
v0000000000c13720_0 .var "Q", 0 0;
v0000000000c13d60_0 .net "clk", 0 0, v0000000000c83450_0;  alias, 1 drivers
v0000000000c13c20_0 .net "clr", 0 0, v0000000000c834f0_0;  alias, 1 drivers
v0000000000c13e00_0 .net "en", 0 0, v0000000000c85a50_0;  alias, 1 drivers
E_0000000000c11ee0 .event posedge, v0000000000c13d60_0;
S_0000000000c1a870 .scope module, "bit1" "FF_D" 3 31, 3 7 0, S_0000000000c1a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000c134a0_0 .net "D", 0 0, L_0000000000c84330;  1 drivers
v0000000000c13a40_0 .var "Q", 0 0;
v0000000000c13ea0_0 .net "clk", 0 0, v0000000000c83450_0;  alias, 1 drivers
v0000000000c137c0_0 .net "clr", 0 0, v0000000000c834f0_0;  alias, 1 drivers
v0000000000c13040_0 .net "en", 0 0, v0000000000c85a50_0;  alias, 1 drivers
S_0000000000c166c0 .scope module, "bit10" "FF_D" 3 42, 3 7 0, S_0000000000c1a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000c13180_0 .net "D", 0 0, L_0000000000c85eb0;  1 drivers
v0000000000c13220_0 .var "Q", 0 0;
v0000000000c132c0_0 .net "clk", 0 0, v0000000000c83450_0;  alias, 1 drivers
v0000000000c13360_0 .net "clr", 0 0, v0000000000c834f0_0;  alias, 1 drivers
v0000000000c13540_0 .net "en", 0 0, v0000000000c85a50_0;  alias, 1 drivers
S_0000000000c16850 .scope module, "bit11" "FF_D" 3 43, 3 7 0, S_0000000000c1a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000c13b80_0 .net "D", 0 0, L_0000000000c843d0;  1 drivers
v0000000000c13860_0 .var "Q", 0 0;
v0000000000c13900_0 .net "clk", 0 0, v0000000000c83450_0;  alias, 1 drivers
v0000000000c13cc0_0 .net "clr", 0 0, v0000000000c834f0_0;  alias, 1 drivers
v0000000000c827d0_0 .net "en", 0 0, v0000000000c85a50_0;  alias, 1 drivers
S_0000000000c169e0 .scope module, "bit2" "FF_D" 3 32, 3 7 0, S_0000000000c1a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000c81c90_0 .net "D", 0 0, L_0000000000c84830;  1 drivers
v0000000000c83090_0 .var "Q", 0 0;
v0000000000c83130_0 .net "clk", 0 0, v0000000000c83450_0;  alias, 1 drivers
v0000000000c829b0_0 .net "clr", 0 0, v0000000000c834f0_0;  alias, 1 drivers
v0000000000c81bf0_0 .net "en", 0 0, v0000000000c85a50_0;  alias, 1 drivers
S_0000000000be2510 .scope module, "bit3" "FF_D" 3 33, 3 7 0, S_0000000000c1a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000c82f50_0 .net "D", 0 0, L_0000000000c84ab0;  1 drivers
v0000000000c82a50_0 .var "Q", 0 0;
v0000000000c82050_0 .net "clk", 0 0, v0000000000c83450_0;  alias, 1 drivers
v0000000000c82550_0 .net "clr", 0 0, v0000000000c834f0_0;  alias, 1 drivers
v0000000000c820f0_0 .net "en", 0 0, v0000000000c85a50_0;  alias, 1 drivers
S_0000000000be26a0 .scope module, "bit4" "FF_D" 3 34, 3 7 0, S_0000000000c1a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000c82870_0 .net "D", 0 0, L_0000000000c848d0;  1 drivers
v0000000000c82230_0 .var "Q", 0 0;
v0000000000c81d30_0 .net "clk", 0 0, v0000000000c83450_0;  alias, 1 drivers
v0000000000c81830_0 .net "clr", 0 0, v0000000000c834f0_0;  alias, 1 drivers
v0000000000c824b0_0 .net "en", 0 0, v0000000000c85a50_0;  alias, 1 drivers
S_0000000000be2830 .scope module, "bit5" "FF_D" 3 36, 3 7 0, S_0000000000c1a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000c82b90_0 .net "D", 0 0, L_0000000000c85cd0;  1 drivers
v0000000000c822d0_0 .var "Q", 0 0;
v0000000000c82910_0 .net "clk", 0 0, v0000000000c83450_0;  alias, 1 drivers
v0000000000c82370_0 .net "clr", 0 0, v0000000000c834f0_0;  alias, 1 drivers
v0000000000c818d0_0 .net "en", 0 0, v0000000000c85a50_0;  alias, 1 drivers
S_0000000000c837f0 .scope module, "bit6" "FF_D" 3 37, 3 7 0, S_0000000000c1a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000c82cd0_0 .net "D", 0 0, L_0000000000c85b90;  1 drivers
v0000000000c831d0_0 .var "Q", 0 0;
v0000000000c82af0_0 .net "clk", 0 0, v0000000000c83450_0;  alias, 1 drivers
v0000000000c81970_0 .net "clr", 0 0, v0000000000c834f0_0;  alias, 1 drivers
v0000000000c83590_0 .net "en", 0 0, v0000000000c85a50_0;  alias, 1 drivers
S_0000000000c83980 .scope module, "bit7" "FF_D" 3 38, 3 7 0, S_0000000000c1a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000c836d0_0 .net "D", 0 0, L_0000000000c85e10;  1 drivers
v0000000000c81ab0_0 .var "Q", 0 0;
v0000000000c83630_0 .net "clk", 0 0, v0000000000c83450_0;  alias, 1 drivers
v0000000000c82d70_0 .net "clr", 0 0, v0000000000c834f0_0;  alias, 1 drivers
v0000000000c81b50_0 .net "en", 0 0, v0000000000c85a50_0;  alias, 1 drivers
S_0000000000c83b10 .scope module, "bit8" "FF_D" 3 39, 3 7 0, S_0000000000c1a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000c82190_0 .net "D", 0 0, L_0000000000c850f0;  1 drivers
v0000000000c81f10_0 .var "Q", 0 0;
v0000000000c82410_0 .net "clk", 0 0, v0000000000c83450_0;  alias, 1 drivers
v0000000000c825f0_0 .net "clr", 0 0, v0000000000c834f0_0;  alias, 1 drivers
v0000000000c82690_0 .net "en", 0 0, v0000000000c85a50_0;  alias, 1 drivers
S_0000000000c83ca0 .scope module, "bit9" "FF_D" 3 41, 3 7 0, S_0000000000c1a550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clr";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 1 "Q";
v0000000000c82730_0 .net "D", 0 0, L_0000000000c855f0;  1 drivers
v0000000000c81e70_0 .var "Q", 0 0;
v0000000000c83270_0 .net "clk", 0 0, v0000000000c83450_0;  alias, 1 drivers
v0000000000c81a10_0 .net "clr", 0 0, v0000000000c834f0_0;  alias, 1 drivers
v0000000000c81dd0_0 .net "en", 0 0, v0000000000c85a50_0;  alias, 1 drivers
S_0000000000c83e30 .scope module, "signals_generator" "tb_Registro" 2 11, 4 19 0, S_0000000000c27f90;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 12 "L";
    .port_info 1 /OUTPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "clr";
    .port_info 3 /OUTPUT 1 "en";
    .port_info 4 /INPUT 12 "Q";
v0000000000c83310_0 .var "L", 11 0;
v0000000000c833b0_0 .net "Q", 11 0, L_0000000000c84b50;  alias, 1 drivers
v0000000000c83450_0 .var "clk", 0 0;
v0000000000c834f0_0 .var "clr", 0 0;
v0000000000c85a50_0 .var "en", 0 0;
    .scope S_0000000000c1a6e0;
T_0 ;
    %wait E_0000000000c11ee0;
    %load/vec4 v0000000000c13c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c13720_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000c13e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000000000c139a0_0;
    %assign/vec4 v0000000000c13720_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000000000c13720_0;
    %store/vec4 v0000000000c13720_0, 0, 1;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000c1a870;
T_1 ;
    %wait E_0000000000c11ee0;
    %load/vec4 v0000000000c137c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c13a40_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000c13040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000000000c134a0_0;
    %assign/vec4 v0000000000c13a40_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000000000c13a40_0;
    %store/vec4 v0000000000c13a40_0, 0, 1;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000c169e0;
T_2 ;
    %wait E_0000000000c11ee0;
    %load/vec4 v0000000000c829b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c83090_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000000c81bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000000000c81c90_0;
    %assign/vec4 v0000000000c83090_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000000000c83090_0;
    %store/vec4 v0000000000c83090_0, 0, 1;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000be2510;
T_3 ;
    %wait E_0000000000c11ee0;
    %load/vec4 v0000000000c82550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c82a50_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000000c820f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000000000c82f50_0;
    %assign/vec4 v0000000000c82a50_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000000000c82a50_0;
    %store/vec4 v0000000000c82a50_0, 0, 1;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000be26a0;
T_4 ;
    %wait E_0000000000c11ee0;
    %load/vec4 v0000000000c81830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c82230_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000c824b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000000000c82870_0;
    %assign/vec4 v0000000000c82230_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000000000c82230_0;
    %store/vec4 v0000000000c82230_0, 0, 1;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000be2830;
T_5 ;
    %wait E_0000000000c11ee0;
    %load/vec4 v0000000000c82370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c822d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000c818d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000000000c82b90_0;
    %assign/vec4 v0000000000c822d0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000000000c822d0_0;
    %store/vec4 v0000000000c822d0_0, 0, 1;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000c837f0;
T_6 ;
    %wait E_0000000000c11ee0;
    %load/vec4 v0000000000c81970_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c831d0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000c83590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000000000c82cd0_0;
    %assign/vec4 v0000000000c831d0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000000000c831d0_0;
    %store/vec4 v0000000000c831d0_0, 0, 1;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000c83980;
T_7 ;
    %wait E_0000000000c11ee0;
    %load/vec4 v0000000000c82d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c81ab0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000000c81b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000000000c836d0_0;
    %assign/vec4 v0000000000c81ab0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000000000c81ab0_0;
    %store/vec4 v0000000000c81ab0_0, 0, 1;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000000c83b10;
T_8 ;
    %wait E_0000000000c11ee0;
    %load/vec4 v0000000000c825f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c81f10_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000000c82690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000000000c82190_0;
    %assign/vec4 v0000000000c81f10_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000000000c81f10_0;
    %store/vec4 v0000000000c81f10_0, 0, 1;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000c83ca0;
T_9 ;
    %wait E_0000000000c11ee0;
    %load/vec4 v0000000000c81a10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c81e70_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000000c81dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000000000c82730_0;
    %assign/vec4 v0000000000c81e70_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000000000c81e70_0;
    %store/vec4 v0000000000c81e70_0, 0, 1;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000000c166c0;
T_10 ;
    %wait E_0000000000c11ee0;
    %load/vec4 v0000000000c13360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c13220_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000000000c13540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000000000c13180_0;
    %assign/vec4 v0000000000c13220_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000000000c13220_0;
    %store/vec4 v0000000000c13220_0, 0, 1;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000000c16850;
T_11 ;
    %wait E_0000000000c11ee0;
    %load/vec4 v0000000000c13cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c13860_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000000000c827d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000000000c13b80_0;
    %assign/vec4 v0000000000c13860_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000000000c13860_0;
    %store/vec4 v0000000000c13860_0, 0, 1;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000000c83e30;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c83450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c834f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c85a50_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0000000000c83e30;
T_13 ;
    %delay 1, 0;
    %load/vec4 v0000000000c83450_0;
    %inv;
    %store/vec4 v0000000000c83450_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000000c83e30;
T_14 ;
    %vpi_call 4 37 "$dumpfile", "Registro.vcd" {0 0 0};
    %vpi_call 4 38 "$dumpvars" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c834f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c85a50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1828, 0, 12;
    %store/vec4 v0000000000c83310_0, 0, 12;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c834f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c85a50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c834f0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 137, 0, 12;
    %store/vec4 v0000000000c83310_0, 0, 12;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c85a50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c834f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c85a50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c85a50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2839, 0, 12;
    %store/vec4 v0000000000c83310_0, 0, 12;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c834f0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 4 68 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Probador_registro.v";
    "./Registro.v";
    "./Testbench_Registro.v";
