#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jun 14 12:02:08 2021
# Process ID: 10312
# Current directory: C:/work/2016114869/core2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9020 C:\work\2016114869\core2\core2.xpr
# Log file: C:/work/2016114869/core2/vivado.log
# Journal file: C:/work/2016114869/core2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/work/2016114869/core2/core2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/work/2016114869/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1153.191 ; gain = 187.184
update_compile_order -fileset sources_1
open_bd_design {C:/work/2016114869/core2/core2.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:textlcd_2:1.0 - textlcd_2_0
Adding component instance block -- xilinx.com:user:pushbutton:1.0 - pushbutton_0
Adding component instance block -- xilinx.com:user:tftlcd:1.0 - tftlcd_0
Successfully read diagram <system> from BD file <C:/work/2016114869/core2/core2.srcs/sources_1/bd/system/system.bd>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.171} CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.172} CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {0.168} CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {0.118} CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.333} CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.334} CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.346} CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.358} CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_CORE0_IRQ_INTR {1} CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {1} CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
save_bd_design
Wrote  : <C:\work\2016114869\core2\core2.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/work/2016114869/core2/core2.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [Boardtcl 53-1] No current board_part set.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/textlcd_2_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins textlcd_2_0/S00_AXI]
Slave segment </textlcd_2_0/S00_AXI/S00_AXI_reg> is being mapped into address space </processing_system7_0/Data> at <0x43C0_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/pushbutton_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins pushbutton_0/S00_AXI]
Slave segment </pushbutton_0/S00_AXI/S00_AXI_reg> is being mapped into address space </processing_system7_0/Data> at <0x43C1_0000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/tftlcd_0/S00_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins tftlcd_0/S00_AXI]
Slave segment </tftlcd_0/S00_AXI/S00_AXI_reg> is being mapped into address space </processing_system7_0/Data> at <0x43C2_0000 [ 64K ]>
endgroup
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_cells textlcd_2_0]
make_bd_intf_pins_external  [get_bd_cells textlcd_2_0]
endgroup
connect_bd_net [get_bd_pins pushbutton_0/intr] [get_bd_pins processing_system7_0/Core0_nIRQ]
startgroup
make_bd_pins_external  [get_bd_cells tftlcd_0]
make_bd_intf_pins_external  [get_bd_cells tftlcd_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells pushbutton_0]
make_bd_intf_pins_external  [get_bd_cells pushbutton_0]
endgroup
delete_bd_objs [get_bd_nets clk_1_1]
delete_bd_objs [get_bd_ports clk_1]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins tftlcd_0/clk]
save_bd_design
Wrote  : <C:\work\2016114869\core2\core2.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/work/2016114869/core2/core2.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
set_property offset 0x43C90000 [get_bd_addr_segs {processing_system7_0/Data/SEG_pushbutton_0_S00_AXI_reg}]
set_property offset 0x43C80000 [get_bd_addr_segs {processing_system7_0/Data/SEG_textlcd_2_0_S00_AXI_reg}]
set_property offset 0x43C00000 [get_bd_addr_segs {processing_system7_0/Data/SEG_tftlcd_0_S00_AXI_reg}]
set_property range 512K [get_bd_addr_segs {processing_system7_0/Data/SEG_tftlcd_0_S00_AXI_reg}]
open_bd_design {C:/work/2016114869/core2/core2.srcs/sources_1/bd/system/system.bd}
save_bd_design
Wrote  : <C:\work\2016114869\core2\core2.srcs\sources_1\bd\system\system.bd> 
make_wrapper -files [get_files C:/work/2016114869/core2/core2.srcs/sources_1/bd/system/system.bd] -top
Wrote  : <C:\work\2016114869\core2\core2.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/work/2016114869/core2/core2.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/work/2016114869/core2/core2.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/work/2016114869/core2/core2.srcs/sources_1/bd/system/hdl/system_wrapper.v
make_wrapper: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1216.871 ; gain = 63.680
import_files -force -norecurse C:/work/2016114869/core2/core2.srcs/sources_1/bd/system/hdl/system_wrapper.v
add_files -fileset constrs_1 -norecurse C:/Users/Trigem/Desktop/top.xdc
import_files -fileset constrs_1 C:/Users/Trigem/Desktop/top.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/work/2016114869/core2/core2.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/work/2016114869/core2/core2.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/work/2016114869/core2/core2.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block textlcd_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pushbutton_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tftlcd_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/work/2016114869/core2/core2.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/work/2016114869/core2/core2.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/work/2016114869/core2/core2.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/work/2016114869/core2/core2.srcs/sources_1/bd/system/synth/system.hwdef
[Mon Jun 14 12:19:52 2021] Launched system_textlcd_2_0_0_synth_1, system_processing_system7_0_0_synth_1, system_pushbutton_0_0_synth_1, system_tftlcd_0_0_synth_1, system_xbar_0_synth_1, system_rst_ps7_0_50M_0_synth_1, system_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
system_textlcd_2_0_0_synth_1: C:/work/2016114869/core2/core2.runs/system_textlcd_2_0_0_synth_1/runme.log
system_processing_system7_0_0_synth_1: C:/work/2016114869/core2/core2.runs/system_processing_system7_0_0_synth_1/runme.log
system_pushbutton_0_0_synth_1: C:/work/2016114869/core2/core2.runs/system_pushbutton_0_0_synth_1/runme.log
system_tftlcd_0_0_synth_1: C:/work/2016114869/core2/core2.runs/system_tftlcd_0_0_synth_1/runme.log
system_xbar_0_synth_1: C:/work/2016114869/core2/core2.runs/system_xbar_0_synth_1/runme.log
system_rst_ps7_0_50M_0_synth_1: C:/work/2016114869/core2/core2.runs/system_rst_ps7_0_50M_0_synth_1/runme.log
system_auto_pc_0_synth_1: C:/work/2016114869/core2/core2.runs/system_auto_pc_0_synth_1/runme.log
synth_1: C:/work/2016114869/core2/core2.runs/synth_1/runme.log
[Mon Jun 14 12:19:53 2021] Launched impl_1...
Run output will be captured here: C:/work/2016114869/core2/core2.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1354.035 ; gain = 102.820
open_bd_design {C:/work/2016114869/core2/core2.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/work/2016114869/core2/core2.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/work/2016114869/core2/core2.srcs/sources_1/bd/system/system.bd}
file mkdir C:/work/2016114869/core2/core2.sdk
file copy -force C:/work/2016114869/core2/core2.runs/impl_1/system_wrapper.sysdef C:/work/2016114869/core2/core2.sdk/system_wrapper.hdf

launch_sdk -workspace C:/work/2016114869/core2/core2.sdk -hwspec C:/work/2016114869/core2/core2.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/work/2016114869/core2/core2.sdk -hwspec C:/work/2016114869/core2/core2.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 14 13:01:13 2021...
