WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2502136 heartbeat IPC: 3.99659 cumulative IPC: 3.99659 (Simulation time: 0 hr 0 min 21 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2502137 cumulative IPC: 3.99659 (Simulation time: 0 hr 0 min 21 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2502137 (Simulation time: 0 hr 0 min 21 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 25308164 heartbeat IPC: 0.438481 cumulative IPC: 0.438481 (Simulation time: 0 hr 1 min 28 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 47437783 heartbeat IPC: 0.451884 cumulative IPC: 0.445081 (Simulation time: 0 hr 2 min 33 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 69138140 heartbeat IPC: 0.460822 cumulative IPC: 0.450208 (Simulation time: 0 hr 3 min 38 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 91237439 heartbeat IPC: 0.452503 cumulative IPC: 0.450779 (Simulation time: 0 hr 4 min 43 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 111839492 heartbeat IPC: 0.485389 cumulative IPC: 0.457301 (Simulation time: 0 hr 5 min 45 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 109337357 cumulative IPC: 0.457301 (Simulation time: 0 hr 5 min 45 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 109337357 (Simulation time: 0 hr 5 min 45 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/620.omnetpp_s-141B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.457301 instructions: 50000004 cycles: 109337357
CPU 0 Branch Prediction Accuracy: 91.4963% MPKI: 17.9017 Average ROB Occupancy at Mispredict: 41.8305
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.83684
BRANCH_INDIRECT: 0.35484
BRANCH_CONDITIONAL: 15.4062
BRANCH_DIRECT_CALL: 0.00142
BRANCH_INDIRECT_CALL: 0.85714
BRANCH_RETURN: 0.44522

LLC TOTAL       ACCESS:    1352954  HIT:     582046  MISS:     770908
LLC LOAD         ACCESS:     713805  HIT:     226805  MISS:     487000
LLC RFO          ACCESS:      92011  HIT:      34685  MISS:      57326
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     302295  HIT:     284254  MISS:      18041
LLC TRANSLATION  ACCESS:     244843  HIT:      36302  MISS:     208541
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 197.212 cycles
cpu0_DTLB TOTAL       ACCESS:   18156386  HIT:   16580534  MISS:    1575852
cpu0_DTLB LOAD         ACCESS:   18156386  HIT:   16580534  MISS:    1575852
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 46.9412 cycles
cpu0_ITLB TOTAL       ACCESS:    3935063  HIT:    3820813  MISS:     114250
cpu0_ITLB LOAD         ACCESS:    3935063  HIT:    3820813  MISS:     114250
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.22345 cycles
cpu0_L1D TOTAL       ACCESS:   21622884  HIT:   19578442  MISS:    2044442
cpu0_L1D LOAD         ACCESS:   12047628  HIT:   10683732  MISS:    1363896
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    9228909  HIT:    8833285  MISS:     395624
cpu0_L1D TRANSLATION  ACCESS:     346347  HIT:      61425  MISS:     284922
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 91.4427 cycles
cpu0_L1I TOTAL       ACCESS:    4309718  HIT:    4272228  MISS:      37490
cpu0_L1I LOAD         ACCESS:    4309718  HIT:    4272228  MISS:      37490
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 21.0749 cycles
cpu0_L2C TOTAL       ACCESS:    1663849  HIT:     467628  MISS:    1196221
cpu0_L2C LOAD         ACCESS:     880337  HIT:     166532  MISS:     713805
cpu0_L2C RFO          ACCESS:     113963  HIT:      21952  MISS:      92011
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     385148  HIT:     239586  MISS:     145562
cpu0_L2C TRANSLATION  ACCESS:     284401  HIT:      39558  MISS:     244843
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 145.294 cycles
cpu0_STLB TOTAL       ACCESS:    1081811  HIT:     836927  MISS:     244884
cpu0_STLB LOAD         ACCESS:    1081811  HIT:     836927  MISS:     244884
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 268.028 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      58062
  ROW_BUFFER_MISS:     694759
 AVG DBUS CONGESTED CYCLE:    3.84712
 WQ ROW_BUFFER_HIT:      67573
  ROW_BUFFER_MISS:     124188  FULL:          0
