
//============================================
// Define VDD and VSS
//============================================

VVDD (VDD 0) vsource dc=pvdd 
VVSS (VSS 0) vsource dc=pvss
VVBN (VBN 0) vsource dc=pvbn


//============================================
//swing WL from 0V to wlv 
//============================================

VVGS (VGS 0) vsource dc=wlv


//============================================
// Drain bias = bitline v for Iread
//============================================

//VVDS1 (VDS1 VSS) vsource dc=pvdd
VVDS2 (VDS2 0) vsource dc=bitline


//============================================
// Test Iread2 
//============================================

//N1 (VDS1 VGS VSS VSS) N_TRANSISTOR width=wdef length=ldef
N2 (VDS2 VGS QX VBN) N_TRANSISTOR width=wpg length=lpg
N3 (QX VDD VSS VBN) N_TRANSISTOR width=wpd  length=lpd






