// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// -------------------------------------------------------------------------------

`timescale 1 ps / 1 ps

(* BLOCK_STUB = "true" *)
module wyj_test_3_5 (
  CLK_IN,
  CLK_OUT
);

  (* X_INTERFACE_IGNORE = "true" *)
  input CLK_IN;
  (* X_INTERFACE_IGNORE = "true" *)
  output CLK_OUT;

  // stub module has no contents

endmodule
