---
layout: default
title: Introduction
---

# ğŸ§­ Introduction

**Legacy Technology** is not an archive of obsolete techniques.

It is a curated collection of **canonical failure-and-recovery cases**
from a period when semiconductor devices were still
**directly constrained by physical limits** â€”  
before those limits were routinely abstracted away
by firmware, software, or system-level mitigation.

The technologies discussed here are old.  
ğŸ“Œ The **failure structures are not**.

These cases document moments when  
process integration, memory cell structure,
and device physics **directly dictated yield, reliability,
and ultimately business survival**.

They are preserved not as nostalgia,
but as **structural references** â€”  
patterns of causality that continue to reappear
in modern semiconductor systems, SoCs,
and AI-integrated architectures.

---

## ğŸ•° Historical Context

### ğŸ‡¯ğŸ‡µ Japan and the DRAM Era (1990â€“2000)

From the late 1980s through the mid-1990s,  
**Japan was the undisputed global leader in DRAM technology**.

At its peak, Japan accounted for **approximately 70% of the global DRAM market**,  
with multiple manufacturers simultaneously operating  
world-class **development *and* mass production** lines.

This dominance was not driven by cost optimization.

Competition focused instead on:

- ğŸ§  Cell stability  
- â± Retention margin  
- ğŸ›¡ Long-term reliability  
- ğŸ­ Manufacturability at scale  

DRAM was not treated as a commodity.  
It was a **technological flagship**.

---

## ğŸ¢ Major Japanese DRAM Manufacturers (1990s)

During the late 1980s through the 1990s,  
**Japan was the only country where multiple companies simultaneously produced
leading-edge DRAM in true mass production**.

The following manufacturers all operated
state-of-the-art DRAM development *and* high-volume fabs
at the same process generations:

- **:contentReference[oaicite:0]{index=0}**  
  â€“ Major supplier of 1Mâ€“64M DRAM, strong in trench capacitor technology  
- **:contentReference[oaicite:1]{index=1}**  
  â€“ Advanced cell integration and early adoption of high-density structures  
- **:contentReference[oaicite:2]{index=2}**  
  â€“ Reliability-oriented DRAM design with conservative margin policies  
- **:contentReference[oaicite:3]{index=3}**  
  â€“ Process-driven yield optimization and tight parametric control  
- **:contentReference[oaicite:4]{index=4}**  
  â€“ Balanced cell design emphasizing long-term retention stability  

All of these companies shipped competitive DRAM products
at the **0.5 Âµm, 0.35 Âµm, and 0.25 Âµm generations**,
often within the same calendar years.

---

### Shared Characteristics â€” and Critical Differences

While competing in the same market,  
each company maintained its **own independent approach** to:

- DRAM cell structure (trench depth, capacitor geometry, dielectric choice)
- Process integration strategy
- Reliability qualification criteria
- Yield recovery philosophy

There was **no single â€œJapanese DRAM designâ€**.

Instead, Japan functioned as a unique ecosystem in which:

ğŸ‘‰ Multiple independent teams  
ğŸ‘‰ Addressed the *same physical constraints*  
ğŸ‘‰ At the *same technology node*  
ğŸ‘‰ Under *real mass-production pressure*  
ğŸ‘‰ In parallel, without shared recipes  

This level of parallel, physically grounded competition
has not been repeated since.

---

> This archive is based on  
> first-hand manufacturing experience,  
> contemporaneous industry data,  
> and widely observed market transitions  
> from the 1990s to early 2000s.

The cases documented here reflect how these companies
**actually encountered, interpreted, and responded to physical limits** â€”
not how those limits are later described in simplified histories.

---

## ğŸ§ª Process Generations and Physical Reality

### ğŸ”¬ Lithography Scaling and DRAM Nodes

| Process Node | Era | Typical DRAM | Physical Reality |
|---|---|---|---|
| **0.50 Âµm** | 1990â€“1992 | 1â€“4 Mbit | ğŸŸ¢ Large physical margins |
| **0.35 Âµm** | 1993â€“1995 | 16 Mbit | ğŸŸ¢ Trench capacitor maturity |
| **0.25 Âµm** | 1996â€“1998 | 64 Mbit | ğŸŸ¡ Retention dominates |
| **0.18 Âµm** | 1999â€“2001 | 128â€“256 Mbit | ğŸ”´ Disturb / Pause emerge |

The **0.25 Âµm generation** marked the first point where  
**cell capacitance margins collapsed structurally**.

From this node onward:

- ğŸ”» Leakage became unavoidable, not incidental  
- ğŸ”» Retention failures became systemic  
- ğŸ”» Physical explanations no longer guaranteed manufacturability  

---

## ğŸ’¿ Wafer Diameter and Manufacturing Pressure

| Wafer Size | Period | Meaning |
|---|---|---|
| **4 inch** | ï½1992 | ğŸ§ª Development-focused fabs |
| **6 inch** | 1993â€“1996 | ğŸ“ˆ Yield = profit |
| **8 inch** | 1997â€“2002 | âš ï¸ Volume forces premature ramp |
| **12 inch** | 2001â€“ | ğŸ’° Capital recovery dominates |

With the transition to **8-inch wafers**,  
manufacturing lines could no longer be stopped easily.

From this point onward:

> **Business decisions increasingly preceded full physical understanding.**

---

## ğŸ–¥ System-Level Stress: CPU Generations

Failure mechanisms did not emerge in isolation.  
They were triggered by **how memory was actually used**.

| CPU Generation | Era | Impact on DRAM |
|---|---|---|
| 386 / 486 | ï½1994 | ğŸŸ¢ Predictable access |
| Pentium | 1995â€“1997 | ğŸŸ¡ Burst & cache effects |
| Pentium II / III | 1998â€“2000 | ğŸŸ  Idleâ€“resume stress |
| Pentium 4 | ï½2001 | ğŸ”´ Pause / Disturb exposed |

ğŸ“Œ **Pause Failure** was not a laboratory artifact.  
It was a **system-induced failure mode**.

---

## âš ï¸ The Turning Point  
*(Late 1990s â€“ Early 2000s)*

As scaling progressed beyond **0.25 Âµm**,  
a foundational assumption of earlier DRAM design collapsed:

> **Physical margins must not be violated.**

### ğŸ”„ What Changed

| Aspect | Before | After |
|---|---|---|
| Cell capacitance | ğŸ§± Secured by structure | ğŸ² Assumed statistically |
| Retention loss | âŒ Anomaly | ğŸ”‘ Dominant limiter |
| Disturb | âš ï¸ Rare | ğŸ”¥ Systemic |
| Yield recovery | ğŸ›  Process-driven | ğŸ“Š Policy-driven |
| Risk handling | ğŸš« Elimination | â­ Deferral |

Failures such as **Retention loss, Disturb, and Pause**  
began to appear in:

- ğŸ“¦ Shipped products  
- ğŸ–¥ Real systems  
- ğŸ‘¤ Normal user behavior  

They were no longer hypothetical.

---

## ğŸ“‰ Market Collapse and Strategic Drift

At the same time, DRAM pricing entered a prolonged collapse.

| Year | Japan Share | Korea Share |
|---|---|---|
| 1992 | ~70% | <10% |
| 1996 | ~55% | ~20% |
| 1999 | ~30% | ~45% |
| 2002 | <20% | >60% |

The decline was not caused by a lack of engineering capability.

It reflected a **divergence in how physical risk was treated**.

- ğŸ‡¯ğŸ‡µ Japanese DRAM culture:  
  *Failures without physical explanation were rejected.*

- ğŸŒ Emerging global model:  
  *Failures were accepted if systems could compensate.*

---

## ğŸ” Why These Cases Matter Now

Modern semiconductor systems increasingly repeat
the same structural pattern:

- ğŸ§© Device-level limits masked by abstraction layers  
- ğŸ§  Reliability pushed into firmware and software  
- ğŸ’¼ Physical uncertainty absorbed by business decisions  

Only the **scale and vocabulary** have changed.

ğŸ“Œ The underlying causality has not.

---

## ğŸ¯ Scope of This Archive

This archive focuses on the intersection of:

- ğŸ— Semiconductor process integration (1990sâ€“early 2000s)
- ğŸ’¾ DRAM and pseudo-SRAM memory technologies
- âš›ï¸ Physical failure mechanisms  
  (leakage, disturb, retention)
- ğŸ“ˆ Yield recovery under extreme constraints
- ğŸ§  Engineering decisions under market pressure

It deliberately avoids:

- ğŸš« Proprietary process recipes  
- ğŸš« Confidential design rules  
- ğŸš« Operational know-how applicable to modern fabs  

---

## ğŸ§­ How to Read This Archive

Each case is structured as a **causal chain**:

1. ğŸ”§ **Process / Structure**  
2. âš ï¸ **Observed Failure Mode**  
3. ğŸ§ª **Physical Root Cause**  
4. ğŸ§¾ **Test / Bin Manifestation**  
5. ğŸ“Š **Yield Recovery or Strategic Decision**

This order reflects how problems were  
**actually encountered and solved in manufacturing** â€”  
not how they are explained after the fact.

---

## ğŸ§± Positioning

Legacy Technology exists because:

> **Physical reality does not disappear when technology advances.**

It only becomes easier to ignore.

This archive preserves the moments  
when ignoring physics was no longer possible.
