#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Wed Dec 06 14:34:29 2017
# Process ID: 13256
# Current directory: D:/digital/Digital-Experiment/12counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14168 D:\digital\Digital-Experiment\12counter\12counter.xpr
# Log file: D:/digital/Digital-Experiment/12counter/vivado.log
# Journal file: D:/digital/Digital-Experiment/12counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/digital/Digital-Experiment/12counter/12counter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/digital/Digital-Experiment/source_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/Vivado/2015.3/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
make_wrapper -files [get_files D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/twelve_counter.bd] -top
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter_wrapper.v" into library work [D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter.v" into library work [D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter.v:1]
[Wed Dec 06 14:35:15 2017] Launched synth_1...
Run output will be captured here: D:/digital/Digital-Experiment/12counter/12counter.runs/synth_1/runme.log
open_bd_design {D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/twelve_counter.bd}
Adding component instance block -- xilinx.com:xup:mux_8_to_1:1.0 - mux_8_to_1_0
Adding component instance block -- xilinx.com:xup:mux_8_to_1:1.0 - mux_8_to_1_1
Adding component instance block -- xilinx.com:xup:mux_8_to_1:1.0 - mux_8_to_1_2
Adding component instance block -- xilinx.com:xup:mux_8_to_1:1.0 - mux_8_to_1_3
Adding component instance block -- xilinx.com:XUP:decode138:1.0 - decode138_0
Adding component instance block -- sysu:user:xup_jk:1.0 - xup_jk_0
Adding component instance block -- sysu:user:xup_jk:1.0 - xup_jk_1
Adding component instance block -- xilinx.com:xup:clk_div:1.0 - clk_div_0
Adding component instance block -- xilinx.com:xup:clk_div:1.0 - clk_div_1
Adding component instance block -- xilinx.com:XUP:six_not_gate:1.0 - six_not_gate_0
Adding component instance block -- xilinx.com:XUP:four_2_input_and_gate:1.0 - four_2_input_and_gate_0
Adding component instance block -- xilinx.com:XUP:four_2_input_or_gate:1.0 - four_2_input_or_gate_0
Adding component instance block -- xilinx.com:XUP:four_2_input_and_gate:1.0 - four_2_input_and_gate_1
Adding component instance block -- xilinx.com:XUP:four_2_input_nand_gate:1.0 - four_2_input_nand_gate_0
Adding component instance block -- xilinx.com:XUP:tri_3_input_nand_gate:1.0 - tri_3_input_nand_gate_0
Adding component instance block -- xilinx.com:XUP:four_2_input_nand_gate:1.0 - four_2_input_nand_gate_1
Adding component instance block -- xilinx.com:XUP:decode138:1.0 - decode138_1
Adding component instance block -- xilinx.com:XUP:two_4_input_nand_gate:1.0 - two_4_input_nand_gate_0
Adding component instance block -- xilinx.com:XUP:four_2_input_nand_gate:1.0 - four_2_input_nand_gate_2
Adding component instance block -- xilinx.com:XUP:tri_3_input_nand_gate:1.0 - tri_3_input_nand_gate_1
Adding component instance block -- xilinx.com:XUP:four_2_input_and_gate:1.0 - four_2_input_and_gate_2
Adding component instance block -- xilinx.com:XUP:two_4_input_and_gate:1.0 - two_4_input_and_gate_0
Adding component instance block -- xilinx.com:xup:decimal_counter:1.0 - decimal_counter_0
Adding component instance block -- xilinx.com:xup:BCD2SEG7:1.0 - BCD2SEG7_0
Successfully read diagram <twelve_counter> from BD file <D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/twelve_counter.bd>
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter_wrapper.v" into library work [D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter.v" into library work [D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter.v:1]
[Wed Dec 06 14:36:48 2017] Launched synth_1...
Run output will be captured here: D:/digital/Digital-Experiment/12counter/12counter.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter_wrapper.v" into library work [D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter.v" into library work [D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter.v:1]
[Wed Dec 06 14:45:29 2017] Launched synth_1...
Run output will be captured here: D:/digital/Digital-Experiment/12counter/12counter.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property IOSTANDARD LVCMOS33 [get_ports [list a]]
set_property IOSTANDARD LVCMOS33 [get_ports [list b]]
set_property IOSTANDARD LVCMOS33 [get_ports [list BI_RBO_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list c]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk_in]]
set_property IOSTANDARD LVCMOS33 [get_ports [list d]]
set_property IOSTANDARD LVCMOS25 [get_ports [list e]]
set_property IOSTANDARD LVCMOS33 [get_ports [list e]]
set_property IOSTANDARD LVCMOS33 [get_ports [list f]]
set_property IOSTANDARD LVCMOS33 [get_ports [list g]]
set_property IOSTANDARD LVCMOS33 [get_ports [list GND]]
set_property IOSTANDARD LVCMOS33 [get_ports [list SWI]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Y0_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Y1_n]]
place_ports a W7
place_ports b W6
place_ports c U8
place_ports d V8
place_ports e U5
place_ports f V5
place_ports g U7
open_bd_design {D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/twelve_counter.bd}
place_ports Y0_n U4
place_ports Y1_n U2
place_ports BI_RBO_n W16
place_ports GND V16
place_ports SWI V17
place_ports clk_in W5
file mkdir D:/digital/Digital-Experiment/12counter/12counter.srcs/constrs_1/new
close [ open D:/digital/Digital-Experiment/12counter/12counter.srcs/constrs_1/new/12counter.xdc w ]
add_files -fileset constrs_1 D:/digital/Digital-Experiment/12counter/12counter.srcs/constrs_1/new/12counter.xdc
set_property target_constrs_file D:/digital/Digital-Experiment/12counter/12counter.srcs/constrs_1/new/12counter.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Dec 06 15:00:59 2017] Launched synth_1...
Run output will be captured here: D:/digital/Digital-Experiment/12counter/12counter.runs/synth_1/runme.log
[Wed Dec 06 15:00:59 2017] Launched impl_1...
Run output will be captured here: D:/digital/Digital-Experiment/12counter/12counter.runs/impl_1/runme.log
place_ports BI_RBO_n R2
place_ports GND T1
save_constraints -force
reset_run impl_1
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Dec 06 15:03:16 2017] Launched impl_1...
Run output will be captured here: D:/digital/Digital-Experiment/12counter/12counter.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/digital/Digital-Experiment/12counter/12counter.srcs/constrs_1/new/12counter.xdc]
Finished Parsing XDC File [D:/digital/Digital-Experiment/12counter/12counter.srcs/constrs_1/new/12counter.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
open_bd_design {D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/twelve_counter.bd}
startgroup
create_bd_port -dir IO BI_RBO_n_1
connect_bd_net [get_bd_pins /BCD2SEG7_0/BI_RBO_n] [get_bd_ports BI_RBO_n_1]
endgroup
save_bd_design
Wrote  : <D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/twelve_counter.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 4
Verilog Output written to : D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter.v
Verilog Output written to : D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_8_to_1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_8_to_1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_8_to_1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_8_to_1_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decode138_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_jk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_jk_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_div_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_div_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block six_not_gate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block four_2_input_and_gate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block four_2_input_or_gate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block four_2_input_and_gate_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block four_2_input_nand_gate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tri_3_input_nand_gate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block four_2_input_nand_gate_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decode138_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block two_4_input_nand_gate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block four_2_input_nand_gate_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tri_3_input_nand_gate_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block four_2_input_and_gate_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block two_4_input_and_gate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decimal_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BCD2SEG7_0 .
Exporting to file D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hw_handoff/twelve_counter.hwh
Generated Block Design Tcl file D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hw_handoff/twelve_counter_bd.tcl
Generated Hardware Definition File D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter.hwdef
INFO: [HDL 9-2216] Analyzing Verilog file "D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter_wrapper.v" into library work [D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter.v" into library work [D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter.v:1]
[Wed Dec 06 15:06:40 2017] Launched synth_1...
Run output will be captured here: D:/digital/Digital-Experiment/12counter/12counter.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/digital/Digital-Experiment/12counter/12counter.srcs/constrs_1/new/12counter.xdc]
Finished Parsing XDC File [D:/digital/Digital-Experiment/12counter/12counter.srcs/constrs_1/new/12counter.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

set_property IOSTANDARD {} [get_ports [list BI_RBO_n_1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list BI_RBO_n_1]]
open_bd_design {D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/twelve_counter.bd}
delete_bd_objs [get_bd_ports BI_RBO_n]
save_bd_design
Wrote  : <D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/twelve_counter.bd> 
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 4
Verilog Output written to : D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter.v
Verilog Output written to : D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_8_to_1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_8_to_1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_8_to_1_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mux_8_to_1_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decode138_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_jk_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xup_jk_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_div_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_div_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block six_not_gate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block four_2_input_and_gate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block four_2_input_or_gate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block four_2_input_and_gate_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block four_2_input_nand_gate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tri_3_input_nand_gate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block four_2_input_nand_gate_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decode138_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block two_4_input_nand_gate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block four_2_input_nand_gate_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tri_3_input_nand_gate_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block four_2_input_and_gate_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block two_4_input_and_gate_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decimal_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BCD2SEG7_0 .
Exporting to file D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hw_handoff/twelve_counter.hwh
Generated Block Design Tcl file D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hw_handoff/twelve_counter_bd.tcl
Generated Hardware Definition File D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter.hwdef
INFO: [HDL 9-2216] Analyzing Verilog file "D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter_wrapper.v" into library work [D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter.v" into library work [D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter.v:1]
[Wed Dec 06 15:08:20 2017] Launched synth_1...
Run output will be captured here: D:/digital/Digital-Experiment/12counter/12counter.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/digital/Digital-Experiment/12counter/12counter.srcs/constrs_1/new/12counter.xdc]
WARNING: [Vivado 12-584] No ports matched 'BI_RBO_n'. [D:/digital/Digital-Experiment/12counter/12counter.srcs/constrs_1/new/12counter.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/digital/Digital-Experiment/12counter/12counter.srcs/constrs_1/new/12counter.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BI_RBO_n'. [D:/digital/Digital-Experiment/12counter/12counter.srcs/constrs_1/new/12counter.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/digital/Digital-Experiment/12counter/12counter.srcs/constrs_1/new/12counter.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/digital/Digital-Experiment/12counter/12counter.srcs/constrs_1/new/12counter.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

place_ports BI_RBO_n_1 R2
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter_wrapper.v" into library work [D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter.v" into library work [D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter.v:1]
[Wed Dec 06 15:09:44 2017] Launched synth_1...
Run output will be captured here: D:/digital/Digital-Experiment/12counter/12counter.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Dec 06 15:10:44 2017] Launched impl_1...
Run output will be captured here: D:/digital/Digital-Experiment/12counter/12counter.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter_wrapper.v" into library work [D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter.v" into library work [D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter.v:1]
[Wed Dec 06 15:11:45 2017] Launched synth_1...
Run output will be captured here: D:/digital/Digital-Experiment/12counter/12counter.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Dec 06 15:12:15 2017] Launched impl_1...
Run output will be captured here: D:/digital/Digital-Experiment/12counter/12counter.runs/impl_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/digital/Digital-Experiment/12counter/12counter.srcs/constrs_1/new/12counter.xdc]
Finished Parsing XDC File [D:/digital/Digital-Experiment/12counter/12counter.srcs/constrs_1/new/12counter.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
place_ports BI_RBO_n_1 V15
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter_wrapper.v" into library work [D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter.v" into library work [D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/hdl/twelve_counter.v:1]
[Wed Dec 06 15:35:33 2017] Launched synth_1...
Run output will be captured here: D:/digital/Digital-Experiment/12counter/12counter.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/digital/Digital-Experiment/12counter/12counter.srcs/constrs_1/new/12counter.xdc]
Finished Parsing XDC File [D:/digital/Digital-Experiment/12counter/12counter.srcs/constrs_1/new/12counter.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

launch_runs impl_1 -jobs 4
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1606.176 ; gain = 0.000
[Wed Dec 06 15:36:27 2017] Launched impl_1...
Run output will be captured here: D:/digital/Digital-Experiment/12counter/12counter.runs/impl_1/runme.log
open_bd_design {D:/digital/Digital-Experiment/12counter/12counter.srcs/sources_1/bd/twelve_counter/twelve_counter.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 15:38:22 2017...
