
deploymentsoftware.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000021e0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000f6  00802000  000021e0  00002274  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000021b  008020f6  008020f6  0000236a  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000236a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000023c8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000360  00000000  00000000  00002408  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000e744  00000000  00000000  00002768  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004105  00000000  00000000  00010eac  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000063ce  00000000  00000000  00014fb1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000b5c  00000000  00000000  0001b380  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0002cfe7  00000000  00000000  0001bedc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00003767  00000000  00000000  00048ec3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000320  00000000  00000000  0004c62a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00002885  00000000  00000000  0004c94a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	fd c0       	rjmp	.+506    	; 0x1fc <__ctors_end>
       2:	00 00       	nop
       4:	18 c1       	rjmp	.+560    	; 0x236 <__bad_interrupt>
       6:	00 00       	nop
       8:	16 c1       	rjmp	.+556    	; 0x236 <__bad_interrupt>
       a:	00 00       	nop
       c:	14 c1       	rjmp	.+552    	; 0x236 <__bad_interrupt>
       e:	00 00       	nop
      10:	12 c1       	rjmp	.+548    	; 0x236 <__bad_interrupt>
      12:	00 00       	nop
      14:	10 c1       	rjmp	.+544    	; 0x236 <__bad_interrupt>
      16:	00 00       	nop
      18:	0e c1       	rjmp	.+540    	; 0x236 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	0c c1       	rjmp	.+536    	; 0x236 <__bad_interrupt>
      1e:	00 00       	nop
      20:	0a c1       	rjmp	.+532    	; 0x236 <__bad_interrupt>
      22:	00 00       	nop
      24:	08 c1       	rjmp	.+528    	; 0x236 <__bad_interrupt>
      26:	00 00       	nop
      28:	06 c1       	rjmp	.+524    	; 0x236 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	04 c1       	rjmp	.+520    	; 0x236 <__bad_interrupt>
      2e:	00 00       	nop
      30:	02 c1       	rjmp	.+516    	; 0x236 <__bad_interrupt>
      32:	00 00       	nop
      34:	00 c1       	rjmp	.+512    	; 0x236 <__bad_interrupt>
      36:	00 00       	nop
      38:	fe c0       	rjmp	.+508    	; 0x236 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	fc c0       	rjmp	.+504    	; 0x236 <__bad_interrupt>
      3e:	00 00       	nop
      40:	fa c0       	rjmp	.+500    	; 0x236 <__bad_interrupt>
      42:	00 00       	nop
      44:	f8 c0       	rjmp	.+496    	; 0x236 <__bad_interrupt>
      46:	00 00       	nop
      48:	f6 c0       	rjmp	.+492    	; 0x236 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	f4 c0       	rjmp	.+488    	; 0x236 <__bad_interrupt>
      4e:	00 00       	nop
      50:	f2 c0       	rjmp	.+484    	; 0x236 <__bad_interrupt>
      52:	00 00       	nop
      54:	f0 c0       	rjmp	.+480    	; 0x236 <__bad_interrupt>
      56:	00 00       	nop
      58:	ee c0       	rjmp	.+476    	; 0x236 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	ec c0       	rjmp	.+472    	; 0x236 <__bad_interrupt>
      5e:	00 00       	nop
      60:	ea c0       	rjmp	.+468    	; 0x236 <__bad_interrupt>
      62:	00 00       	nop
      64:	0c 94 36 08 	jmp	0x106c	; 0x106c <__vector_25>
      68:	e6 c0       	rjmp	.+460    	; 0x236 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	e4 c0       	rjmp	.+456    	; 0x236 <__bad_interrupt>
      6e:	00 00       	nop
      70:	e2 c0       	rjmp	.+452    	; 0x236 <__bad_interrupt>
      72:	00 00       	nop
      74:	e0 c0       	rjmp	.+448    	; 0x236 <__bad_interrupt>
      76:	00 00       	nop
      78:	de c0       	rjmp	.+444    	; 0x236 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	dc c0       	rjmp	.+440    	; 0x236 <__bad_interrupt>
      7e:	00 00       	nop
      80:	da c0       	rjmp	.+436    	; 0x236 <__bad_interrupt>
      82:	00 00       	nop
      84:	d8 c0       	rjmp	.+432    	; 0x236 <__bad_interrupt>
      86:	00 00       	nop
      88:	d6 c0       	rjmp	.+428    	; 0x236 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	d4 c0       	rjmp	.+424    	; 0x236 <__bad_interrupt>
      8e:	00 00       	nop
      90:	d2 c0       	rjmp	.+420    	; 0x236 <__bad_interrupt>
      92:	00 00       	nop
      94:	d0 c0       	rjmp	.+416    	; 0x236 <__bad_interrupt>
      96:	00 00       	nop
      98:	ce c0       	rjmp	.+412    	; 0x236 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	cc c0       	rjmp	.+408    	; 0x236 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	ca c0       	rjmp	.+404    	; 0x236 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	c8 c0       	rjmp	.+400    	; 0x236 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	c6 c0       	rjmp	.+396    	; 0x236 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	c4 c0       	rjmp	.+392    	; 0x236 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	c2 c0       	rjmp	.+388    	; 0x236 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	c0 c0       	rjmp	.+384    	; 0x236 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	be c0       	rjmp	.+380    	; 0x236 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	b9 c7       	rjmp	.+3954   	; 0x1030 <__vector_47>
      be:	00 00       	nop
      c0:	ba c0       	rjmp	.+372    	; 0x236 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	b8 c0       	rjmp	.+368    	; 0x236 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	b6 c0       	rjmp	.+364    	; 0x236 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	b4 c0       	rjmp	.+360    	; 0x236 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	b2 c0       	rjmp	.+356    	; 0x236 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	b0 c0       	rjmp	.+352    	; 0x236 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	ae c0       	rjmp	.+348    	; 0x236 <__bad_interrupt>
      da:	00 00       	nop
      dc:	ac c0       	rjmp	.+344    	; 0x236 <__bad_interrupt>
      de:	00 00       	nop
      e0:	aa c0       	rjmp	.+340    	; 0x236 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	a8 c0       	rjmp	.+336    	; 0x236 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	a6 c0       	rjmp	.+332    	; 0x236 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	a4 c0       	rjmp	.+328    	; 0x236 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	a2 c0       	rjmp	.+324    	; 0x236 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	a0 c0       	rjmp	.+320    	; 0x236 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	9e c0       	rjmp	.+316    	; 0x236 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	9c c0       	rjmp	.+312    	; 0x236 <__bad_interrupt>
      fe:	00 00       	nop
     100:	9a c0       	rjmp	.+308    	; 0x236 <__bad_interrupt>
     102:	00 00       	nop
     104:	98 c0       	rjmp	.+304    	; 0x236 <__bad_interrupt>
     106:	00 00       	nop
     108:	96 c0       	rjmp	.+300    	; 0x236 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	94 c0       	rjmp	.+296    	; 0x236 <__bad_interrupt>
     10e:	00 00       	nop
     110:	92 c0       	rjmp	.+292    	; 0x236 <__bad_interrupt>
     112:	00 00       	nop
     114:	90 c0       	rjmp	.+288    	; 0x236 <__bad_interrupt>
     116:	00 00       	nop
     118:	8e c0       	rjmp	.+284    	; 0x236 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	a6 c0       	rjmp	.+332    	; 0x26a <__vector_71>
     11e:	00 00       	nop
     120:	d2 c0       	rjmp	.+420    	; 0x2c6 <__vector_72>
     122:	00 00       	nop
     124:	fe c0       	rjmp	.+508    	; 0x322 <__vector_73>
     126:	00 00       	nop
     128:	2a c1       	rjmp	.+596    	; 0x37e <__vector_74>
     12a:	00 00       	nop
     12c:	84 c0       	rjmp	.+264    	; 0x236 <__bad_interrupt>
     12e:	00 00       	nop
     130:	82 c0       	rjmp	.+260    	; 0x236 <__bad_interrupt>
     132:	00 00       	nop
     134:	80 c0       	rjmp	.+256    	; 0x236 <__bad_interrupt>
     136:	00 00       	nop
     138:	7e c0       	rjmp	.+252    	; 0x236 <__bad_interrupt>
     13a:	00 00       	nop
     13c:	7c c0       	rjmp	.+248    	; 0x236 <__bad_interrupt>
     13e:	00 00       	nop
     140:	7a c0       	rjmp	.+244    	; 0x236 <__bad_interrupt>
     142:	00 00       	nop
     144:	78 c0       	rjmp	.+240    	; 0x236 <__bad_interrupt>
     146:	00 00       	nop
     148:	76 c0       	rjmp	.+236    	; 0x236 <__bad_interrupt>
     14a:	00 00       	nop
     14c:	74 c0       	rjmp	.+232    	; 0x236 <__bad_interrupt>
     14e:	00 00       	nop
     150:	72 c0       	rjmp	.+228    	; 0x236 <__bad_interrupt>
     152:	00 00       	nop
     154:	70 c0       	rjmp	.+224    	; 0x236 <__bad_interrupt>
     156:	00 00       	nop
     158:	6e c0       	rjmp	.+220    	; 0x236 <__bad_interrupt>
     15a:	00 00       	nop
     15c:	6c c0       	rjmp	.+216    	; 0x236 <__bad_interrupt>
     15e:	00 00       	nop
     160:	6a c0       	rjmp	.+212    	; 0x236 <__bad_interrupt>
     162:	00 00       	nop
     164:	68 c0       	rjmp	.+208    	; 0x236 <__bad_interrupt>
     166:	00 00       	nop
     168:	66 c0       	rjmp	.+204    	; 0x236 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	64 c0       	rjmp	.+200    	; 0x236 <__bad_interrupt>
     16e:	00 00       	nop
     170:	62 c0       	rjmp	.+196    	; 0x236 <__bad_interrupt>
     172:	00 00       	nop
     174:	60 c0       	rjmp	.+192    	; 0x236 <__bad_interrupt>
     176:	00 00       	nop
     178:	5e c0       	rjmp	.+188    	; 0x236 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	5c c0       	rjmp	.+184    	; 0x236 <__bad_interrupt>
     17e:	00 00       	nop
     180:	5a c0       	rjmp	.+180    	; 0x236 <__bad_interrupt>
     182:	00 00       	nop
     184:	58 c0       	rjmp	.+176    	; 0x236 <__bad_interrupt>
     186:	00 00       	nop
     188:	56 c0       	rjmp	.+172    	; 0x236 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	54 c0       	rjmp	.+168    	; 0x236 <__bad_interrupt>
     18e:	00 00       	nop
     190:	52 c0       	rjmp	.+164    	; 0x236 <__bad_interrupt>
     192:	00 00       	nop
     194:	50 c0       	rjmp	.+160    	; 0x236 <__bad_interrupt>
     196:	00 00       	nop
     198:	4e c0       	rjmp	.+156    	; 0x236 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	4c c0       	rjmp	.+152    	; 0x236 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	4a c0       	rjmp	.+148    	; 0x236 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	48 c0       	rjmp	.+144    	; 0x236 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	46 c0       	rjmp	.+140    	; 0x236 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	44 c0       	rjmp	.+136    	; 0x236 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	42 c0       	rjmp	.+132    	; 0x236 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	40 c0       	rjmp	.+128    	; 0x236 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	3e c0       	rjmp	.+124    	; 0x236 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	3c c0       	rjmp	.+120    	; 0x236 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	3a c0       	rjmp	.+116    	; 0x236 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	38 c0       	rjmp	.+112    	; 0x236 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	36 c0       	rjmp	.+108    	; 0x236 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	34 c0       	rjmp	.+104    	; 0x236 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	32 c0       	rjmp	.+100    	; 0x236 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	30 c0       	rjmp	.+96     	; 0x236 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	2e c0       	rjmp	.+92     	; 0x236 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	2c c0       	rjmp	.+88     	; 0x236 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	2a c0       	rjmp	.+84     	; 0x236 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	28 c0       	rjmp	.+80     	; 0x236 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	26 c0       	rjmp	.+76     	; 0x236 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	24 c0       	rjmp	.+72     	; 0x236 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	22 c0       	rjmp	.+68     	; 0x236 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	20 c0       	rjmp	.+64     	; 0x236 <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	1e c0       	rjmp	.+60     	; 0x236 <__bad_interrupt>
	...

000001fc <__ctors_end>:
     1fc:	11 24       	eor	r1, r1
     1fe:	1f be       	out	0x3f, r1	; 63
     200:	cf ef       	ldi	r28, 0xFF	; 255
     202:	cd bf       	out	0x3d, r28	; 61
     204:	df e2       	ldi	r29, 0x2F	; 47
     206:	de bf       	out	0x3e, r29	; 62

00000208 <__do_copy_data>:
     208:	10 e2       	ldi	r17, 0x20	; 32
     20a:	a0 e0       	ldi	r26, 0x00	; 0
     20c:	b0 e2       	ldi	r27, 0x20	; 32
     20e:	e0 ee       	ldi	r30, 0xE0	; 224
     210:	f1 e2       	ldi	r31, 0x21	; 33
     212:	02 c0       	rjmp	.+4      	; 0x218 <__do_copy_data+0x10>
     214:	05 90       	lpm	r0, Z+
     216:	0d 92       	st	X+, r0
     218:	a6 3f       	cpi	r26, 0xF6	; 246
     21a:	b1 07       	cpc	r27, r17
     21c:	d9 f7       	brne	.-10     	; 0x214 <__do_copy_data+0xc>

0000021e <__do_clear_bss>:
     21e:	23 e2       	ldi	r18, 0x23	; 35
     220:	a6 ef       	ldi	r26, 0xF6	; 246
     222:	b0 e2       	ldi	r27, 0x20	; 32
     224:	01 c0       	rjmp	.+2      	; 0x228 <.do_clear_bss_start>

00000226 <.do_clear_bss_loop>:
     226:	1d 92       	st	X+, r1

00000228 <.do_clear_bss_start>:
     228:	a1 31       	cpi	r26, 0x11	; 17
     22a:	b2 07       	cpc	r27, r18
     22c:	e1 f7       	brne	.-8      	; 0x226 <.do_clear_bss_loop>
     22e:	0e 94 db 09 	call	0x13b6	; 0x13b6 <main>
     232:	0c 94 ee 10 	jmp	0x21dc	; 0x21dc <_exit>

00000236 <__bad_interrupt>:
     236:	e4 ce       	rjmp	.-568    	; 0x0 <__vectors>

00000238 <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
     238:	cf 93       	push	r28
     23a:	df 93       	push	r29
     23c:	1f 92       	push	r1
     23e:	cd b7       	in	r28, 0x3d	; 61
     240:	de b7       	in	r29, 0x3e	; 62
	char c;
	ptr_get(stdio_base,&c);
     242:	80 91 fc 20 	lds	r24, 0x20FC	; 0x8020fc <stdio_base>
     246:	90 91 fd 20 	lds	r25, 0x20FD	; 0x8020fd <stdio_base+0x1>
     24a:	e0 91 f6 20 	lds	r30, 0x20F6	; 0x8020f6 <__data_end>
     24e:	f0 91 f7 20 	lds	r31, 0x20F7	; 0x8020f7 <__data_end+0x1>
     252:	be 01       	movw	r22, r28
     254:	6f 5f       	subi	r22, 0xFF	; 255
     256:	7f 4f       	sbci	r23, 0xFF	; 255
     258:	09 95       	icall
	return c;
     25a:	89 81       	ldd	r24, Y+1	; 0x01
}
     25c:	08 2e       	mov	r0, r24
     25e:	00 0c       	add	r0, r0
     260:	99 0b       	sbc	r25, r25
     262:	0f 90       	pop	r0
     264:	df 91       	pop	r29
     266:	cf 91       	pop	r28
     268:	08 95       	ret

0000026a <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
     26a:	1f 92       	push	r1
     26c:	0f 92       	push	r0
     26e:	0f b6       	in	r0, 0x3f	; 63
     270:	0f 92       	push	r0
     272:	11 24       	eor	r1, r1
     274:	2f 93       	push	r18
     276:	3f 93       	push	r19
     278:	4f 93       	push	r20
     27a:	5f 93       	push	r21
     27c:	6f 93       	push	r22
     27e:	7f 93       	push	r23
     280:	8f 93       	push	r24
     282:	9f 93       	push	r25
     284:	af 93       	push	r26
     286:	bf 93       	push	r27
     288:	ef 93       	push	r30
     28a:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
     28c:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x700224>
     290:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x700225>
     294:	e0 91 f8 20 	lds	r30, 0x20F8	; 0x8020f8 <adca_callback>
     298:	f0 91 f9 20 	lds	r31, 0x20F9	; 0x8020f9 <adca_callback+0x1>
     29c:	61 e0       	ldi	r22, 0x01	; 1
     29e:	80 e0       	ldi	r24, 0x00	; 0
     2a0:	92 e0       	ldi	r25, 0x02	; 2
     2a2:	09 95       	icall
}
     2a4:	ff 91       	pop	r31
     2a6:	ef 91       	pop	r30
     2a8:	bf 91       	pop	r27
     2aa:	af 91       	pop	r26
     2ac:	9f 91       	pop	r25
     2ae:	8f 91       	pop	r24
     2b0:	7f 91       	pop	r23
     2b2:	6f 91       	pop	r22
     2b4:	5f 91       	pop	r21
     2b6:	4f 91       	pop	r20
     2b8:	3f 91       	pop	r19
     2ba:	2f 91       	pop	r18
     2bc:	0f 90       	pop	r0
     2be:	0f be       	out	0x3f, r0	; 63
     2c0:	0f 90       	pop	r0
     2c2:	1f 90       	pop	r1
     2c4:	18 95       	reti

000002c6 <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
     2c6:	1f 92       	push	r1
     2c8:	0f 92       	push	r0
     2ca:	0f b6       	in	r0, 0x3f	; 63
     2cc:	0f 92       	push	r0
     2ce:	11 24       	eor	r1, r1
     2d0:	2f 93       	push	r18
     2d2:	3f 93       	push	r19
     2d4:	4f 93       	push	r20
     2d6:	5f 93       	push	r21
     2d8:	6f 93       	push	r22
     2da:	7f 93       	push	r23
     2dc:	8f 93       	push	r24
     2de:	9f 93       	push	r25
     2e0:	af 93       	push	r26
     2e2:	bf 93       	push	r27
     2e4:	ef 93       	push	r30
     2e6:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
     2e8:	40 91 2c 02 	lds	r20, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
     2ec:	50 91 2d 02 	lds	r21, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x70022d>
     2f0:	e0 91 f8 20 	lds	r30, 0x20F8	; 0x8020f8 <adca_callback>
     2f4:	f0 91 f9 20 	lds	r31, 0x20F9	; 0x8020f9 <adca_callback+0x1>
     2f8:	62 e0       	ldi	r22, 0x02	; 2
     2fa:	80 e0       	ldi	r24, 0x00	; 0
     2fc:	92 e0       	ldi	r25, 0x02	; 2
     2fe:	09 95       	icall
}
     300:	ff 91       	pop	r31
     302:	ef 91       	pop	r30
     304:	bf 91       	pop	r27
     306:	af 91       	pop	r26
     308:	9f 91       	pop	r25
     30a:	8f 91       	pop	r24
     30c:	7f 91       	pop	r23
     30e:	6f 91       	pop	r22
     310:	5f 91       	pop	r21
     312:	4f 91       	pop	r20
     314:	3f 91       	pop	r19
     316:	2f 91       	pop	r18
     318:	0f 90       	pop	r0
     31a:	0f be       	out	0x3f, r0	; 63
     31c:	0f 90       	pop	r0
     31e:	1f 90       	pop	r1
     320:	18 95       	reti

00000322 <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
     322:	1f 92       	push	r1
     324:	0f 92       	push	r0
     326:	0f b6       	in	r0, 0x3f	; 63
     328:	0f 92       	push	r0
     32a:	11 24       	eor	r1, r1
     32c:	2f 93       	push	r18
     32e:	3f 93       	push	r19
     330:	4f 93       	push	r20
     332:	5f 93       	push	r21
     334:	6f 93       	push	r22
     336:	7f 93       	push	r23
     338:	8f 93       	push	r24
     33a:	9f 93       	push	r25
     33c:	af 93       	push	r26
     33e:	bf 93       	push	r27
     340:	ef 93       	push	r30
     342:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
     344:	40 91 34 02 	lds	r20, 0x0234	; 0x800234 <__TEXT_REGION_LENGTH__+0x700234>
     348:	50 91 35 02 	lds	r21, 0x0235	; 0x800235 <__TEXT_REGION_LENGTH__+0x700235>
     34c:	e0 91 f8 20 	lds	r30, 0x20F8	; 0x8020f8 <adca_callback>
     350:	f0 91 f9 20 	lds	r31, 0x20F9	; 0x8020f9 <adca_callback+0x1>
     354:	64 e0       	ldi	r22, 0x04	; 4
     356:	80 e0       	ldi	r24, 0x00	; 0
     358:	92 e0       	ldi	r25, 0x02	; 2
     35a:	09 95       	icall
}
     35c:	ff 91       	pop	r31
     35e:	ef 91       	pop	r30
     360:	bf 91       	pop	r27
     362:	af 91       	pop	r26
     364:	9f 91       	pop	r25
     366:	8f 91       	pop	r24
     368:	7f 91       	pop	r23
     36a:	6f 91       	pop	r22
     36c:	5f 91       	pop	r21
     36e:	4f 91       	pop	r20
     370:	3f 91       	pop	r19
     372:	2f 91       	pop	r18
     374:	0f 90       	pop	r0
     376:	0f be       	out	0x3f, r0	; 63
     378:	0f 90       	pop	r0
     37a:	1f 90       	pop	r1
     37c:	18 95       	reti

0000037e <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
     37e:	1f 92       	push	r1
     380:	0f 92       	push	r0
     382:	0f b6       	in	r0, 0x3f	; 63
     384:	0f 92       	push	r0
     386:	11 24       	eor	r1, r1
     388:	2f 93       	push	r18
     38a:	3f 93       	push	r19
     38c:	4f 93       	push	r20
     38e:	5f 93       	push	r21
     390:	6f 93       	push	r22
     392:	7f 93       	push	r23
     394:	8f 93       	push	r24
     396:	9f 93       	push	r25
     398:	af 93       	push	r26
     39a:	bf 93       	push	r27
     39c:	ef 93       	push	r30
     39e:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
     3a0:	40 91 3c 02 	lds	r20, 0x023C	; 0x80023c <__TEXT_REGION_LENGTH__+0x70023c>
     3a4:	50 91 3d 02 	lds	r21, 0x023D	; 0x80023d <__TEXT_REGION_LENGTH__+0x70023d>
     3a8:	e0 91 f8 20 	lds	r30, 0x20F8	; 0x8020f8 <adca_callback>
     3ac:	f0 91 f9 20 	lds	r31, 0x20F9	; 0x8020f9 <adca_callback+0x1>
     3b0:	68 e0       	ldi	r22, 0x08	; 8
     3b2:	80 e0       	ldi	r24, 0x00	; 0
     3b4:	92 e0       	ldi	r25, 0x02	; 2
     3b6:	09 95       	icall
}
     3b8:	ff 91       	pop	r31
     3ba:	ef 91       	pop	r30
     3bc:	bf 91       	pop	r27
     3be:	af 91       	pop	r26
     3c0:	9f 91       	pop	r25
     3c2:	8f 91       	pop	r24
     3c4:	7f 91       	pop	r23
     3c6:	6f 91       	pop	r22
     3c8:	5f 91       	pop	r21
     3ca:	4f 91       	pop	r20
     3cc:	3f 91       	pop	r19
     3ce:	2f 91       	pop	r18
     3d0:	0f 90       	pop	r0
     3d2:	0f be       	out	0x3f, r0	; 63
     3d4:	0f 90       	pop	r0
     3d6:	1f 90       	pop	r1
     3d8:	18 95       	reti

000003da <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
     3da:	fc 01       	movw	r30, r24
     3dc:	91 81       	ldd	r25, Z+1	; 0x01
     3de:	95 ff       	sbrs	r25, 5
     3e0:	fd cf       	rjmp	.-6      	; 0x3dc <usart_putchar+0x2>
     3e2:	60 83       	st	Z, r22
     3e4:	80 e0       	ldi	r24, 0x00	; 0
     3e6:	90 e0       	ldi	r25, 0x00	; 0
     3e8:	08 95       	ret

000003ea <usart_getchar>:
     3ea:	fc 01       	movw	r30, r24
     3ec:	91 81       	ldd	r25, Z+1	; 0x01
     3ee:	99 23       	and	r25, r25
     3f0:	ec f7       	brge	.-6      	; 0x3ec <usart_getchar+0x2>
     3f2:	80 81       	ld	r24, Z
     3f4:	08 95       	ret

000003f6 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
     3f6:	4f 92       	push	r4
     3f8:	5f 92       	push	r5
     3fa:	6f 92       	push	r6
     3fc:	7f 92       	push	r7
     3fe:	8f 92       	push	r8
     400:	9f 92       	push	r9
     402:	af 92       	push	r10
     404:	bf 92       	push	r11
     406:	ef 92       	push	r14
     408:	ff 92       	push	r15
     40a:	0f 93       	push	r16
     40c:	1f 93       	push	r17
     40e:	cf 93       	push	r28
     410:	7c 01       	movw	r14, r24
     412:	4a 01       	movw	r8, r20
     414:	5b 01       	movw	r10, r22
     416:	28 01       	movw	r4, r16
     418:	39 01       	movw	r6, r18
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     41a:	fc 01       	movw	r30, r24
     41c:	84 81       	ldd	r24, Z+4	; 0x04
     41e:	82 ff       	sbrs	r24, 2
     420:	16 c0       	rjmp	.+44     	; 0x44e <__LOCK_REGION_LENGTH__+0x4e>

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
     422:	d9 01       	movw	r26, r18
     424:	c8 01       	movw	r24, r16
     426:	68 94       	set
     428:	12 f8       	bld	r1, 2
     42a:	b6 95       	lsr	r27
     42c:	a7 95       	ror	r26
     42e:	97 95       	ror	r25
     430:	87 95       	ror	r24
     432:	16 94       	lsr	r1
     434:	d1 f7       	brne	.-12     	; 0x42a <__LOCK_REGION_LENGTH__+0x2a>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
     436:	b9 01       	movw	r22, r18
     438:	a8 01       	movw	r20, r16
     43a:	03 2e       	mov	r0, r19
     43c:	36 e1       	ldi	r19, 0x16	; 22
     43e:	76 95       	lsr	r23
     440:	67 95       	ror	r22
     442:	57 95       	ror	r21
     444:	47 95       	ror	r20
     446:	3a 95       	dec	r19
     448:	d1 f7       	brne	.-12     	; 0x43e <__LOCK_REGION_LENGTH__+0x3e>
     44a:	30 2d       	mov	r19, r0
     44c:	15 c0       	rjmp	.+42     	; 0x478 <__LOCK_REGION_LENGTH__+0x78>

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		max_rate /= 2;
     44e:	d9 01       	movw	r26, r18
     450:	c8 01       	movw	r24, r16
     452:	68 94       	set
     454:	13 f8       	bld	r1, 3
     456:	b6 95       	lsr	r27
     458:	a7 95       	ror	r26
     45a:	97 95       	ror	r25
     45c:	87 95       	ror	r24
     45e:	16 94       	lsr	r1
     460:	d1 f7       	brne	.-12     	; 0x456 <__LOCK_REGION_LENGTH__+0x56>
		min_rate /= 2;
     462:	b9 01       	movw	r22, r18
     464:	a8 01       	movw	r20, r16
     466:	03 2e       	mov	r0, r19
     468:	37 e1       	ldi	r19, 0x17	; 23
     46a:	76 95       	lsr	r23
     46c:	67 95       	ror	r22
     46e:	57 95       	ror	r21
     470:	47 95       	ror	r20
     472:	3a 95       	dec	r19
     474:	d1 f7       	brne	.-12     	; 0x46a <__LOCK_REGION_LENGTH__+0x6a>
     476:	30 2d       	mov	r19, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
     478:	88 15       	cp	r24, r8
     47a:	99 05       	cpc	r25, r9
     47c:	aa 05       	cpc	r26, r10
     47e:	bb 05       	cpc	r27, r11
     480:	08 f4       	brcc	.+2      	; 0x484 <__LOCK_REGION_LENGTH__+0x84>
     482:	a6 c0       	rjmp	.+332    	; 0x5d0 <__LOCK_REGION_LENGTH__+0x1d0>
     484:	84 16       	cp	r8, r20
     486:	95 06       	cpc	r9, r21
     488:	a6 06       	cpc	r10, r22
     48a:	b7 06       	cpc	r11, r23
     48c:	08 f4       	brcc	.+2      	; 0x490 <__LOCK_REGION_LENGTH__+0x90>
     48e:	a2 c0       	rjmp	.+324    	; 0x5d4 <__LOCK_REGION_LENGTH__+0x1d4>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     490:	f7 01       	movw	r30, r14
     492:	84 81       	ldd	r24, Z+4	; 0x04
     494:	82 fd       	sbrc	r24, 2
     496:	04 c0       	rjmp	.+8      	; 0x4a0 <__LOCK_REGION_LENGTH__+0xa0>
		baud *= 2;
     498:	88 0c       	add	r8, r8
     49a:	99 1c       	adc	r9, r9
     49c:	aa 1c       	adc	r10, r10
     49e:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
     4a0:	c3 01       	movw	r24, r6
     4a2:	b2 01       	movw	r22, r4
     4a4:	a5 01       	movw	r20, r10
     4a6:	94 01       	movw	r18, r8
     4a8:	0e 94 53 0c 	call	0x18a6	; 0x18a6 <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
     4ac:	2f 3f       	cpi	r18, 0xFF	; 255
     4ae:	31 05       	cpc	r19, r1
     4b0:	41 05       	cpc	r20, r1
     4b2:	51 05       	cpc	r21, r1
     4b4:	08 f4       	brcc	.+2      	; 0x4b8 <__LOCK_REGION_LENGTH__+0xb8>
     4b6:	90 c0       	rjmp	.+288    	; 0x5d8 <__LOCK_REGION_LENGTH__+0x1d8>
     4b8:	8f ef       	ldi	r24, 0xFF	; 255
     4ba:	90 e0       	ldi	r25, 0x00	; 0
     4bc:	a0 e0       	ldi	r26, 0x00	; 0
     4be:	b0 e0       	ldi	r27, 0x00	; 0
     4c0:	c9 ef       	ldi	r28, 0xF9	; 249
     4c2:	05 c0       	rjmp	.+10     	; 0x4ce <__LOCK_REGION_LENGTH__+0xce>
     4c4:	28 17       	cp	r18, r24
     4c6:	39 07       	cpc	r19, r25
     4c8:	4a 07       	cpc	r20, r26
     4ca:	5b 07       	cpc	r21, r27
     4cc:	58 f0       	brcs	.+22     	; 0x4e4 <__LOCK_REGION_LENGTH__+0xe4>
			break;
		}

		limit <<= 1;
     4ce:	88 0f       	add	r24, r24
     4d0:	99 1f       	adc	r25, r25
     4d2:	aa 1f       	adc	r26, r26
     4d4:	bb 1f       	adc	r27, r27

		if (exp < -3) {
     4d6:	cd 3f       	cpi	r28, 0xFD	; 253
     4d8:	0c f4       	brge	.+2      	; 0x4dc <__LOCK_REGION_LENGTH__+0xdc>
			limit |= 1;
     4da:	81 60       	ori	r24, 0x01	; 1
     4dc:	cf 5f       	subi	r28, 0xFF	; 255

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     4de:	c7 30       	cpi	r28, 0x07	; 7
     4e0:	89 f7       	brne	.-30     	; 0x4c4 <__LOCK_REGION_LENGTH__+0xc4>
     4e2:	4f c0       	rjmp	.+158    	; 0x582 <__LOCK_REGION_LENGTH__+0x182>
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
     4e4:	cc 23       	and	r28, r28
     4e6:	0c f0       	brlt	.+2      	; 0x4ea <__LOCK_REGION_LENGTH__+0xea>
     4e8:	4c c0       	rjmp	.+152    	; 0x582 <__LOCK_REGION_LENGTH__+0x182>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     4ea:	d5 01       	movw	r26, r10
     4ec:	c4 01       	movw	r24, r8
     4ee:	88 0f       	add	r24, r24
     4f0:	99 1f       	adc	r25, r25
     4f2:	aa 1f       	adc	r26, r26
     4f4:	bb 1f       	adc	r27, r27
     4f6:	88 0f       	add	r24, r24
     4f8:	99 1f       	adc	r25, r25
     4fa:	aa 1f       	adc	r26, r26
     4fc:	bb 1f       	adc	r27, r27
     4fe:	88 0f       	add	r24, r24
     500:	99 1f       	adc	r25, r25
     502:	aa 1f       	adc	r26, r26
     504:	bb 1f       	adc	r27, r27
     506:	48 1a       	sub	r4, r24
     508:	59 0a       	sbc	r5, r25
     50a:	6a 0a       	sbc	r6, r26
     50c:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
     50e:	ce 3f       	cpi	r28, 0xFE	; 254
     510:	f4 f4       	brge	.+60     	; 0x54e <__LOCK_REGION_LENGTH__+0x14e>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
     512:	8d ef       	ldi	r24, 0xFD	; 253
     514:	9f ef       	ldi	r25, 0xFF	; 255
     516:	8c 1b       	sub	r24, r28
     518:	91 09       	sbc	r25, r1
     51a:	c7 fd       	sbrc	r28, 7
     51c:	93 95       	inc	r25
     51e:	04 c0       	rjmp	.+8      	; 0x528 <__LOCK_REGION_LENGTH__+0x128>
     520:	44 0c       	add	r4, r4
     522:	55 1c       	adc	r5, r5
     524:	66 1c       	adc	r6, r6
     526:	77 1c       	adc	r7, r7
     528:	8a 95       	dec	r24
     52a:	d2 f7       	brpl	.-12     	; 0x520 <__LOCK_REGION_LENGTH__+0x120>
     52c:	d5 01       	movw	r26, r10
     52e:	c4 01       	movw	r24, r8
     530:	b6 95       	lsr	r27
     532:	a7 95       	ror	r26
     534:	97 95       	ror	r25
     536:	87 95       	ror	r24
     538:	bc 01       	movw	r22, r24
     53a:	cd 01       	movw	r24, r26
     53c:	64 0d       	add	r22, r4
     53e:	75 1d       	adc	r23, r5
     540:	86 1d       	adc	r24, r6
     542:	97 1d       	adc	r25, r7
     544:	a5 01       	movw	r20, r10
     546:	94 01       	movw	r18, r8
     548:	0e 94 53 0c 	call	0x18a6	; 0x18a6 <__udivmodsi4>
     54c:	37 c0       	rjmp	.+110    	; 0x5bc <__LOCK_REGION_LENGTH__+0x1bc>
		} else {
			baud <<= exp + 3;
     54e:	83 e0       	ldi	r24, 0x03	; 3
     550:	8c 0f       	add	r24, r28
     552:	a5 01       	movw	r20, r10
     554:	94 01       	movw	r18, r8
     556:	04 c0       	rjmp	.+8      	; 0x560 <__LOCK_REGION_LENGTH__+0x160>
     558:	22 0f       	add	r18, r18
     55a:	33 1f       	adc	r19, r19
     55c:	44 1f       	adc	r20, r20
     55e:	55 1f       	adc	r21, r21
     560:	8a 95       	dec	r24
     562:	d2 f7       	brpl	.-12     	; 0x558 <__LOCK_REGION_LENGTH__+0x158>
			div = (cpu_hz + baud / 2) / baud;
     564:	da 01       	movw	r26, r20
     566:	c9 01       	movw	r24, r18
     568:	b6 95       	lsr	r27
     56a:	a7 95       	ror	r26
     56c:	97 95       	ror	r25
     56e:	87 95       	ror	r24
     570:	bc 01       	movw	r22, r24
     572:	cd 01       	movw	r24, r26
     574:	64 0d       	add	r22, r4
     576:	75 1d       	adc	r23, r5
     578:	86 1d       	adc	r24, r6
     57a:	97 1d       	adc	r25, r7
     57c:	0e 94 53 0c 	call	0x18a6	; 0x18a6 <__udivmodsi4>
     580:	1d c0       	rjmp	.+58     	; 0x5bc <__LOCK_REGION_LENGTH__+0x1bc>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
     582:	83 e0       	ldi	r24, 0x03	; 3
     584:	8c 0f       	add	r24, r28
     586:	a5 01       	movw	r20, r10
     588:	94 01       	movw	r18, r8
     58a:	04 c0       	rjmp	.+8      	; 0x594 <__LOCK_REGION_LENGTH__+0x194>
     58c:	22 0f       	add	r18, r18
     58e:	33 1f       	adc	r19, r19
     590:	44 1f       	adc	r20, r20
     592:	55 1f       	adc	r21, r21
     594:	8a 95       	dec	r24
     596:	d2 f7       	brpl	.-12     	; 0x58c <__LOCK_REGION_LENGTH__+0x18c>
		div = (cpu_hz + baud / 2) / baud - 1;
     598:	da 01       	movw	r26, r20
     59a:	c9 01       	movw	r24, r18
     59c:	b6 95       	lsr	r27
     59e:	a7 95       	ror	r26
     5a0:	97 95       	ror	r25
     5a2:	87 95       	ror	r24
     5a4:	bc 01       	movw	r22, r24
     5a6:	cd 01       	movw	r24, r26
     5a8:	64 0d       	add	r22, r4
     5aa:	75 1d       	adc	r23, r5
     5ac:	86 1d       	adc	r24, r6
     5ae:	97 1d       	adc	r25, r7
     5b0:	0e 94 53 0c 	call	0x18a6	; 0x18a6 <__udivmodsi4>
     5b4:	21 50       	subi	r18, 0x01	; 1
     5b6:	31 09       	sbc	r19, r1
     5b8:	41 09       	sbc	r20, r1
     5ba:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
     5bc:	83 2f       	mov	r24, r19
     5be:	8f 70       	andi	r24, 0x0F	; 15
     5c0:	c2 95       	swap	r28
     5c2:	c0 7f       	andi	r28, 0xF0	; 240
     5c4:	c8 2b       	or	r28, r24
     5c6:	f7 01       	movw	r30, r14
     5c8:	c7 83       	std	Z+7, r28	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
     5ca:	26 83       	std	Z+6, r18	; 0x06

	return true;
     5cc:	81 e0       	ldi	r24, 0x01	; 1
     5ce:	18 c0       	rjmp	.+48     	; 0x600 <__LOCK_REGION_LENGTH__+0x200>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
     5d0:	80 e0       	ldi	r24, 0x00	; 0
     5d2:	16 c0       	rjmp	.+44     	; 0x600 <__LOCK_REGION_LENGTH__+0x200>
     5d4:	80 e0       	ldi	r24, 0x00	; 0
     5d6:	14 c0       	rjmp	.+40     	; 0x600 <__LOCK_REGION_LENGTH__+0x200>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     5d8:	d5 01       	movw	r26, r10
     5da:	c4 01       	movw	r24, r8
     5dc:	88 0f       	add	r24, r24
     5de:	99 1f       	adc	r25, r25
     5e0:	aa 1f       	adc	r26, r26
     5e2:	bb 1f       	adc	r27, r27
     5e4:	88 0f       	add	r24, r24
     5e6:	99 1f       	adc	r25, r25
     5e8:	aa 1f       	adc	r26, r26
     5ea:	bb 1f       	adc	r27, r27
     5ec:	88 0f       	add	r24, r24
     5ee:	99 1f       	adc	r25, r25
     5f0:	aa 1f       	adc	r26, r26
     5f2:	bb 1f       	adc	r27, r27
     5f4:	48 1a       	sub	r4, r24
     5f6:	59 0a       	sbc	r5, r25
     5f8:	6a 0a       	sbc	r6, r26
     5fa:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     5fc:	c9 ef       	ldi	r28, 0xF9	; 249
     5fe:	89 cf       	rjmp	.-238    	; 0x512 <__LOCK_REGION_LENGTH__+0x112>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
     600:	cf 91       	pop	r28
     602:	1f 91       	pop	r17
     604:	0f 91       	pop	r16
     606:	ff 90       	pop	r15
     608:	ef 90       	pop	r14
     60a:	bf 90       	pop	r11
     60c:	af 90       	pop	r10
     60e:	9f 90       	pop	r9
     610:	8f 90       	pop	r8
     612:	7f 90       	pop	r7
     614:	6f 90       	pop	r6
     616:	5f 90       	pop	r5
     618:	4f 90       	pop	r4
     61a:	08 95       	ret

0000061c <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
     61c:	0f 93       	push	r16
     61e:	1f 93       	push	r17
     620:	cf 93       	push	r28
     622:	df 93       	push	r29
     624:	ec 01       	movw	r28, r24
     626:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
     628:	00 97       	sbiw	r24, 0x00	; 0
     62a:	09 f4       	brne	.+2      	; 0x62e <usart_init_rs232+0x12>
     62c:	be c0       	rjmp	.+380    	; 0x7aa <usart_init_rs232+0x18e>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
     62e:	80 3c       	cpi	r24, 0xC0	; 192
     630:	91 05       	cpc	r25, r1
     632:	21 f4       	brne	.+8      	; 0x63c <usart_init_rs232+0x20>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
     634:	60 e1       	ldi	r22, 0x10	; 16
     636:	80 e0       	ldi	r24, 0x00	; 0
     638:	d4 d4       	rcall	.+2472   	; 0xfe2 <sysclk_enable_module>
     63a:	b7 c0       	rjmp	.+366    	; 0x7aa <usart_init_rs232+0x18e>
	else if (module == &EBI) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
     63c:	c1 15       	cp	r28, r1
     63e:	84 e0       	ldi	r24, 0x04	; 4
     640:	d8 07       	cpc	r29, r24
     642:	21 f4       	brne	.+8      	; 0x64c <usart_init_rs232+0x30>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
     644:	64 e0       	ldi	r22, 0x04	; 4
     646:	80 e0       	ldi	r24, 0x00	; 0
     648:	cc d4       	rcall	.+2456   	; 0xfe2 <sysclk_enable_module>
     64a:	af c0       	rjmp	.+350    	; 0x7aa <usart_init_rs232+0x18e>
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
     64c:	c0 38       	cpi	r28, 0x80	; 128
     64e:	e1 e0       	ldi	r30, 0x01	; 1
     650:	de 07       	cpc	r29, r30
     652:	21 f4       	brne	.+8      	; 0x65c <usart_init_rs232+0x40>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
     654:	62 e0       	ldi	r22, 0x02	; 2
     656:	80 e0       	ldi	r24, 0x00	; 0
     658:	c4 d4       	rcall	.+2440   	; 0xfe2 <sysclk_enable_module>
     65a:	a7 c0       	rjmp	.+334    	; 0x7aa <usart_init_rs232+0x18e>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
     65c:	c1 15       	cp	r28, r1
     65e:	f1 e0       	ldi	r31, 0x01	; 1
     660:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
     662:	21 f4       	brne	.+8      	; 0x66c <usart_init_rs232+0x50>
     664:	61 e0       	ldi	r22, 0x01	; 1
     666:	80 e0       	ldi	r24, 0x00	; 0
     668:	bc d4       	rcall	.+2424   	; 0xfe2 <sysclk_enable_module>
     66a:	9f c0       	rjmp	.+318    	; 0x7aa <usart_init_rs232+0x18e>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
     66c:	c0 38       	cpi	r28, 0x80	; 128
     66e:	83 e0       	ldi	r24, 0x03	; 3
     670:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
     672:	21 f4       	brne	.+8      	; 0x67c <usart_init_rs232+0x60>
     674:	61 e0       	ldi	r22, 0x01	; 1
     676:	81 e0       	ldi	r24, 0x01	; 1
     678:	b4 d4       	rcall	.+2408   	; 0xfe2 <sysclk_enable_module>
     67a:	97 c0       	rjmp	.+302    	; 0x7aa <usart_init_rs232+0x18e>
	else if (module == &ACB) {
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
     67c:	c1 15       	cp	r28, r1
     67e:	e2 e0       	ldi	r30, 0x02	; 2
     680:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     682:	21 f4       	brne	.+8      	; 0x68c <usart_init_rs232+0x70>
     684:	62 e0       	ldi	r22, 0x02	; 2
     686:	81 e0       	ldi	r24, 0x01	; 1
     688:	ac d4       	rcall	.+2392   	; 0xfe2 <sysclk_enable_module>
     68a:	8f c0       	rjmp	.+286    	; 0x7aa <usart_init_rs232+0x18e>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
     68c:	c0 32       	cpi	r28, 0x20	; 32
     68e:	f3 e0       	ldi	r31, 0x03	; 3
     690:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
     692:	21 f4       	brne	.+8      	; 0x69c <usart_init_rs232+0x80>
     694:	64 e0       	ldi	r22, 0x04	; 4
     696:	82 e0       	ldi	r24, 0x02	; 2
     698:	a4 d4       	rcall	.+2376   	; 0xfe2 <sysclk_enable_module>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
     69a:	87 c0       	rjmp	.+270    	; 0x7aa <usart_init_rs232+0x18e>
     69c:	c1 15       	cp	r28, r1
     69e:	88 e0       	ldi	r24, 0x08	; 8
     6a0:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
     6a2:	21 f4       	brne	.+8      	; 0x6ac <usart_init_rs232+0x90>
     6a4:	61 e0       	ldi	r22, 0x01	; 1
     6a6:	83 e0       	ldi	r24, 0x03	; 3
     6a8:	9c d4       	rcall	.+2360   	; 0xfe2 <sysclk_enable_module>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
     6aa:	7f c0       	rjmp	.+254    	; 0x7aa <usart_init_rs232+0x18e>
     6ac:	c1 15       	cp	r28, r1
     6ae:	e9 e0       	ldi	r30, 0x09	; 9
     6b0:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
     6b2:	21 f4       	brne	.+8      	; 0x6bc <usart_init_rs232+0xa0>
     6b4:	61 e0       	ldi	r22, 0x01	; 1
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	94 d4       	rcall	.+2344   	; 0xfe2 <sysclk_enable_module>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
     6ba:	77 c0       	rjmp	.+238    	; 0x7aa <usart_init_rs232+0x18e>
     6bc:	c1 15       	cp	r28, r1
     6be:	fa e0       	ldi	r31, 0x0A	; 10
     6c0:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
     6c2:	21 f4       	brne	.+8      	; 0x6cc <usart_init_rs232+0xb0>
     6c4:	61 e0       	ldi	r22, 0x01	; 1
     6c6:	85 e0       	ldi	r24, 0x05	; 5
     6c8:	8c d4       	rcall	.+2328   	; 0xfe2 <sysclk_enable_module>
	else if (module == &TCF0) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
     6ca:	6f c0       	rjmp	.+222    	; 0x7aa <usart_init_rs232+0x18e>
     6cc:	c0 34       	cpi	r28, 0x40	; 64
     6ce:	88 e0       	ldi	r24, 0x08	; 8
     6d0:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
     6d2:	21 f4       	brne	.+8      	; 0x6dc <usart_init_rs232+0xc0>
     6d4:	62 e0       	ldi	r22, 0x02	; 2
     6d6:	83 e0       	ldi	r24, 0x03	; 3
     6d8:	84 d4       	rcall	.+2312   	; 0xfe2 <sysclk_enable_module>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
     6da:	67 c0       	rjmp	.+206    	; 0x7aa <usart_init_rs232+0x18e>
     6dc:	c0 34       	cpi	r28, 0x40	; 64
     6de:	e9 e0       	ldi	r30, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
     6e0:	de 07       	cpc	r29, r30
     6e2:	21 f4       	brne	.+8      	; 0x6ec <usart_init_rs232+0xd0>
     6e4:	62 e0       	ldi	r22, 0x02	; 2
     6e6:	84 e0       	ldi	r24, 0x04	; 4
     6e8:	7c d4       	rcall	.+2296   	; 0xfe2 <sysclk_enable_module>
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
     6ea:	5f c0       	rjmp	.+190    	; 0x7aa <usart_init_rs232+0x18e>
     6ec:	c0 39       	cpi	r28, 0x90	; 144
     6ee:	f8 e0       	ldi	r31, 0x08	; 8
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
     6f0:	df 07       	cpc	r29, r31
     6f2:	21 f4       	brne	.+8      	; 0x6fc <usart_init_rs232+0xe0>
     6f4:	64 e0       	ldi	r22, 0x04	; 4
     6f6:	83 e0       	ldi	r24, 0x03	; 3
     6f8:	74 d4       	rcall	.+2280   	; 0xfe2 <sysclk_enable_module>
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
     6fa:	57 c0       	rjmp	.+174    	; 0x7aa <usart_init_rs232+0x18e>
     6fc:	c0 39       	cpi	r28, 0x90	; 144
     6fe:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
     700:	d8 07       	cpc	r29, r24
     702:	21 f4       	brne	.+8      	; 0x70c <usart_init_rs232+0xf0>
     704:	64 e0       	ldi	r22, 0x04	; 4
     706:	84 e0       	ldi	r24, 0x04	; 4
     708:	6c d4       	rcall	.+2264   	; 0xfe2 <sysclk_enable_module>
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
     70a:	4f c0       	rjmp	.+158    	; 0x7aa <usart_init_rs232+0x18e>
     70c:	c0 39       	cpi	r28, 0x90	; 144
     70e:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
     710:	de 07       	cpc	r29, r30
     712:	21 f4       	brne	.+8      	; 0x71c <usart_init_rs232+0x100>
     714:	64 e0       	ldi	r22, 0x04	; 4
     716:	85 e0       	ldi	r24, 0x05	; 5
	else if (module == &HIRESF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
     718:	64 d4       	rcall	.+2248   	; 0xfe2 <sysclk_enable_module>
     71a:	47 c0       	rjmp	.+142    	; 0x7aa <usart_init_rs232+0x18e>
     71c:	c0 3c       	cpi	r28, 0xC0	; 192
     71e:	f8 e0       	ldi	r31, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
     720:	df 07       	cpc	r29, r31
     722:	21 f4       	brne	.+8      	; 0x72c <usart_init_rs232+0x110>
     724:	68 e0       	ldi	r22, 0x08	; 8
     726:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
     728:	5c d4       	rcall	.+2232   	; 0xfe2 <sysclk_enable_module>
     72a:	3f c0       	rjmp	.+126    	; 0x7aa <usart_init_rs232+0x18e>
     72c:	c0 3c       	cpi	r28, 0xC0	; 192
     72e:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
     730:	d8 07       	cpc	r29, r24
     732:	21 f4       	brne	.+8      	; 0x73c <usart_init_rs232+0x120>
     734:	68 e0       	ldi	r22, 0x08	; 8
     736:	84 e0       	ldi	r24, 0x04	; 4
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
     738:	54 d4       	rcall	.+2216   	; 0xfe2 <sysclk_enable_module>
     73a:	37 c0       	rjmp	.+110    	; 0x7aa <usart_init_rs232+0x18e>
     73c:	c0 3a       	cpi	r28, 0xA0	; 160
     73e:	e8 e0       	ldi	r30, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
     740:	de 07       	cpc	r29, r30
     742:	21 f4       	brne	.+8      	; 0x74c <usart_init_rs232+0x130>
     744:	60 e1       	ldi	r22, 0x10	; 16
     746:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
     748:	4c d4       	rcall	.+2200   	; 0xfe2 <sysclk_enable_module>
     74a:	2f c0       	rjmp	.+94     	; 0x7aa <usart_init_rs232+0x18e>
     74c:	c0 3a       	cpi	r28, 0xA0	; 160
     74e:	f9 e0       	ldi	r31, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
     750:	df 07       	cpc	r29, r31
     752:	21 f4       	brne	.+8      	; 0x75c <usart_init_rs232+0x140>
     754:	60 e1       	ldi	r22, 0x10	; 16
     756:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
     758:	44 d4       	rcall	.+2184   	; 0xfe2 <sysclk_enable_module>
     75a:	27 c0       	rjmp	.+78     	; 0x7aa <usart_init_rs232+0x18e>
     75c:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
     75e:	8a e0       	ldi	r24, 0x0A	; 10
     760:	d8 07       	cpc	r29, r24
     762:	21 f4       	brne	.+8      	; 0x76c <usart_init_rs232+0x150>
     764:	60 e1       	ldi	r22, 0x10	; 16
     766:	85 e0       	ldi	r24, 0x05	; 5
	else if (module == &USARTF0) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
     768:	3c d4       	rcall	.+2168   	; 0xfe2 <sysclk_enable_module>
     76a:	1f c0       	rjmp	.+62     	; 0x7aa <usart_init_rs232+0x18e>
     76c:	c0 3b       	cpi	r28, 0xB0	; 176
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
     76e:	e8 e0       	ldi	r30, 0x08	; 8
     770:	de 07       	cpc	r29, r30
     772:	21 f4       	brne	.+8      	; 0x77c <usart_init_rs232+0x160>
     774:	60 e2       	ldi	r22, 0x20	; 32
     776:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
     778:	34 d4       	rcall	.+2152   	; 0xfe2 <sysclk_enable_module>
     77a:	17 c0       	rjmp	.+46     	; 0x7aa <usart_init_rs232+0x18e>
     77c:	c0 3b       	cpi	r28, 0xB0	; 176
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
     77e:	f9 e0       	ldi	r31, 0x09	; 9
     780:	df 07       	cpc	r29, r31
     782:	21 f4       	brne	.+8      	; 0x78c <usart_init_rs232+0x170>
     784:	60 e2       	ldi	r22, 0x20	; 32
     786:	84 e0       	ldi	r24, 0x04	; 4
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
     788:	2c d4       	rcall	.+2136   	; 0xfe2 <sysclk_enable_module>
     78a:	0f c0       	rjmp	.+30     	; 0x7aa <usart_init_rs232+0x18e>
     78c:	c0 38       	cpi	r28, 0x80	; 128
     78e:	84 e0       	ldi	r24, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
     790:	d8 07       	cpc	r29, r24
     792:	21 f4       	brne	.+8      	; 0x79c <usart_init_rs232+0x180>
     794:	60 e4       	ldi	r22, 0x40	; 64
     796:	83 e0       	ldi	r24, 0x03	; 3
     798:	24 d4       	rcall	.+2120   	; 0xfe2 <sysclk_enable_module>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
     79a:	07 c0       	rjmp	.+14     	; 0x7aa <usart_init_rs232+0x18e>
     79c:	c0 3a       	cpi	r28, 0xA0	; 160
     79e:	e4 e0       	ldi	r30, 0x04	; 4
     7a0:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
     7a2:	19 f4       	brne	.+6      	; 0x7aa <usart_init_rs232+0x18e>
     7a4:	60 e4       	ldi	r22, 0x40	; 64
     7a6:	85 e0       	ldi	r24, 0x05	; 5
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
     7a8:	1c d4       	rcall	.+2104   	; 0xfe2 <sysclk_enable_module>
     7aa:	8d 81       	ldd	r24, Y+5	; 0x05
     7ac:	8f 73       	andi	r24, 0x3F	; 63
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
     7ae:	8d 83       	std	Y+5, r24	; 0x05
     7b0:	f8 01       	movw	r30, r16
     7b2:	95 81       	ldd	r25, Z+5	; 0x05
     7b4:	84 81       	ldd	r24, Z+4	; 0x04
     7b6:	89 2b       	or	r24, r25
     7b8:	96 81       	ldd	r25, Z+6	; 0x06
     7ba:	91 11       	cpse	r25, r1
     7bc:	98 e0       	ldi	r25, 0x08	; 8
     7be:	89 2b       	or	r24, r25
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
     7c0:	8d 83       	std	Y+5, r24	; 0x05
     7c2:	f8 01       	movw	r30, r16
     7c4:	40 81       	ld	r20, Z
     7c6:	51 81       	ldd	r21, Z+1	; 0x01
     7c8:	62 81       	ldd	r22, Z+2	; 0x02
     7ca:	73 81       	ldd	r23, Z+3	; 0x03
     7cc:	00 e0       	ldi	r16, 0x00	; 0
     7ce:	18 e4       	ldi	r17, 0x48	; 72
     7d0:	28 ee       	ldi	r18, 0xE8	; 232
     7d2:	31 e0       	ldi	r19, 0x01	; 1
     7d4:	ce 01       	movw	r24, r28
     7d6:	0f de       	rcall	.-994    	; 0x3f6 <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
     7d8:	9c 81       	ldd	r25, Y+4	; 0x04
     7da:	98 60       	ori	r25, 0x08	; 8
     7dc:	9c 83       	std	Y+4, r25	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
     7de:	9c 81       	ldd	r25, Y+4	; 0x04
     7e0:	90 61       	ori	r25, 0x10	; 16
     7e2:	9c 83       	std	Y+4, r25	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
     7e4:	df 91       	pop	r29
     7e6:	cf 91       	pop	r28
     7e8:	1f 91       	pop	r17
     7ea:	0f 91       	pop	r16
     7ec:	08 95       	ret

000007ee <TC0_setup>:
void TC0_setup(TC0_t* TC, enum sysclk_port_id sysclk_port, uint8_t pins_to_ctrl)
/*	TC: pointer to timer counter (e.g. &TCE0)
	port: pointer to port (e.g. &PORTE)
	pins_to_ctrl: bitmask where the lower nibble specifies which pins on the port should be controlled by the TC (e.g. 0b1100 for pin 2 and 3)
*/
{
     7ee:	0f 93       	push	r16
     7f0:	1f 93       	push	r17
     7f2:	cf 93       	push	r28
     7f4:	df 93       	push	r29
     7f6:	ec 01       	movw	r28, r24
     7f8:	06 2f       	mov	r16, r22
     7fa:	14 2f       	mov	r17, r20
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
     7fc:	00 97       	sbiw	r24, 0x00	; 0
     7fe:	09 f4       	brne	.+2      	; 0x802 <TC0_setup+0x14>
     800:	be c0       	rjmp	.+380    	; 0x97e <TC0_setup+0x190>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
     802:	80 3c       	cpi	r24, 0xC0	; 192
     804:	91 05       	cpc	r25, r1
     806:	21 f4       	brne	.+8      	; 0x810 <TC0_setup+0x22>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
     808:	60 e1       	ldi	r22, 0x10	; 16
     80a:	80 e0       	ldi	r24, 0x00	; 0
     80c:	ea d3       	rcall	.+2004   	; 0xfe2 <sysclk_enable_module>
     80e:	b7 c0       	rjmp	.+366    	; 0x97e <TC0_setup+0x190>
	else if (module == &EBI) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
     810:	c1 15       	cp	r28, r1
     812:	84 e0       	ldi	r24, 0x04	; 4
     814:	d8 07       	cpc	r29, r24
     816:	21 f4       	brne	.+8      	; 0x820 <TC0_setup+0x32>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
     818:	64 e0       	ldi	r22, 0x04	; 4
     81a:	80 e0       	ldi	r24, 0x00	; 0
     81c:	e2 d3       	rcall	.+1988   	; 0xfe2 <sysclk_enable_module>
     81e:	af c0       	rjmp	.+350    	; 0x97e <TC0_setup+0x190>
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
     820:	c0 38       	cpi	r28, 0x80	; 128
     822:	81 e0       	ldi	r24, 0x01	; 1
     824:	d8 07       	cpc	r29, r24
     826:	21 f4       	brne	.+8      	; 0x830 <TC0_setup+0x42>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
     828:	62 e0       	ldi	r22, 0x02	; 2
     82a:	80 e0       	ldi	r24, 0x00	; 0
     82c:	da d3       	rcall	.+1972   	; 0xfe2 <sysclk_enable_module>
     82e:	a7 c0       	rjmp	.+334    	; 0x97e <TC0_setup+0x190>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
     830:	c1 15       	cp	r28, r1
     832:	81 e0       	ldi	r24, 0x01	; 1
     834:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
     836:	21 f4       	brne	.+8      	; 0x840 <TC0_setup+0x52>
     838:	61 e0       	ldi	r22, 0x01	; 1
     83a:	80 e0       	ldi	r24, 0x00	; 0
     83c:	d2 d3       	rcall	.+1956   	; 0xfe2 <sysclk_enable_module>
     83e:	9f c0       	rjmp	.+318    	; 0x97e <TC0_setup+0x190>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
     840:	c0 38       	cpi	r28, 0x80	; 128
     842:	83 e0       	ldi	r24, 0x03	; 3
     844:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
     846:	21 f4       	brne	.+8      	; 0x850 <TC0_setup+0x62>
     848:	61 e0       	ldi	r22, 0x01	; 1
     84a:	81 e0       	ldi	r24, 0x01	; 1
     84c:	ca d3       	rcall	.+1940   	; 0xfe2 <sysclk_enable_module>
     84e:	97 c0       	rjmp	.+302    	; 0x97e <TC0_setup+0x190>
	else if (module == &ACB) {
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
     850:	c1 15       	cp	r28, r1
     852:	82 e0       	ldi	r24, 0x02	; 2
     854:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     856:	21 f4       	brne	.+8      	; 0x860 <TC0_setup+0x72>
     858:	62 e0       	ldi	r22, 0x02	; 2
     85a:	81 e0       	ldi	r24, 0x01	; 1
     85c:	c2 d3       	rcall	.+1924   	; 0xfe2 <sysclk_enable_module>
     85e:	8f c0       	rjmp	.+286    	; 0x97e <TC0_setup+0x190>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
     860:	c0 32       	cpi	r28, 0x20	; 32
     862:	83 e0       	ldi	r24, 0x03	; 3
     864:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
     866:	21 f4       	brne	.+8      	; 0x870 <TC0_setup+0x82>
     868:	64 e0       	ldi	r22, 0x04	; 4
     86a:	82 e0       	ldi	r24, 0x02	; 2
     86c:	ba d3       	rcall	.+1908   	; 0xfe2 <sysclk_enable_module>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
     86e:	87 c0       	rjmp	.+270    	; 0x97e <TC0_setup+0x190>
     870:	c1 15       	cp	r28, r1
     872:	88 e0       	ldi	r24, 0x08	; 8
     874:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
     876:	21 f4       	brne	.+8      	; 0x880 <TC0_setup+0x92>
     878:	61 e0       	ldi	r22, 0x01	; 1
     87a:	83 e0       	ldi	r24, 0x03	; 3
     87c:	b2 d3       	rcall	.+1892   	; 0xfe2 <sysclk_enable_module>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
     87e:	7f c0       	rjmp	.+254    	; 0x97e <TC0_setup+0x190>
     880:	c1 15       	cp	r28, r1
     882:	89 e0       	ldi	r24, 0x09	; 9
     884:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
     886:	21 f4       	brne	.+8      	; 0x890 <TC0_setup+0xa2>
     888:	61 e0       	ldi	r22, 0x01	; 1
     88a:	84 e0       	ldi	r24, 0x04	; 4
     88c:	aa d3       	rcall	.+1876   	; 0xfe2 <sysclk_enable_module>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
     88e:	77 c0       	rjmp	.+238    	; 0x97e <TC0_setup+0x190>
     890:	c1 15       	cp	r28, r1
     892:	8a e0       	ldi	r24, 0x0A	; 10
     894:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
     896:	21 f4       	brne	.+8      	; 0x8a0 <TC0_setup+0xb2>
     898:	61 e0       	ldi	r22, 0x01	; 1
     89a:	85 e0       	ldi	r24, 0x05	; 5
     89c:	a2 d3       	rcall	.+1860   	; 0xfe2 <sysclk_enable_module>
	else if (module == &TCF0) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
     89e:	6f c0       	rjmp	.+222    	; 0x97e <TC0_setup+0x190>
     8a0:	c0 34       	cpi	r28, 0x40	; 64
     8a2:	88 e0       	ldi	r24, 0x08	; 8
     8a4:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
     8a6:	21 f4       	brne	.+8      	; 0x8b0 <TC0_setup+0xc2>
     8a8:	62 e0       	ldi	r22, 0x02	; 2
     8aa:	83 e0       	ldi	r24, 0x03	; 3
     8ac:	9a d3       	rcall	.+1844   	; 0xfe2 <sysclk_enable_module>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
     8ae:	67 c0       	rjmp	.+206    	; 0x97e <TC0_setup+0x190>
     8b0:	c0 34       	cpi	r28, 0x40	; 64
     8b2:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
     8b4:	d8 07       	cpc	r29, r24
     8b6:	21 f4       	brne	.+8      	; 0x8c0 <TC0_setup+0xd2>
     8b8:	62 e0       	ldi	r22, 0x02	; 2
     8ba:	84 e0       	ldi	r24, 0x04	; 4
     8bc:	92 d3       	rcall	.+1828   	; 0xfe2 <sysclk_enable_module>
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
     8be:	5f c0       	rjmp	.+190    	; 0x97e <TC0_setup+0x190>
     8c0:	c0 39       	cpi	r28, 0x90	; 144
     8c2:	88 e0       	ldi	r24, 0x08	; 8
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
     8c4:	d8 07       	cpc	r29, r24
     8c6:	21 f4       	brne	.+8      	; 0x8d0 <TC0_setup+0xe2>
     8c8:	64 e0       	ldi	r22, 0x04	; 4
     8ca:	83 e0       	ldi	r24, 0x03	; 3
     8cc:	8a d3       	rcall	.+1812   	; 0xfe2 <sysclk_enable_module>
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
     8ce:	57 c0       	rjmp	.+174    	; 0x97e <TC0_setup+0x190>
     8d0:	c0 39       	cpi	r28, 0x90	; 144
     8d2:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
     8d4:	d8 07       	cpc	r29, r24
     8d6:	21 f4       	brne	.+8      	; 0x8e0 <TC0_setup+0xf2>
     8d8:	64 e0       	ldi	r22, 0x04	; 4
     8da:	84 e0       	ldi	r24, 0x04	; 4
     8dc:	82 d3       	rcall	.+1796   	; 0xfe2 <sysclk_enable_module>
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
     8de:	4f c0       	rjmp	.+158    	; 0x97e <TC0_setup+0x190>
     8e0:	c0 39       	cpi	r28, 0x90	; 144
     8e2:	8a e0       	ldi	r24, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
     8e4:	d8 07       	cpc	r29, r24
     8e6:	21 f4       	brne	.+8      	; 0x8f0 <TC0_setup+0x102>
     8e8:	64 e0       	ldi	r22, 0x04	; 4
     8ea:	85 e0       	ldi	r24, 0x05	; 5
	else if (module == &HIRESF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
     8ec:	7a d3       	rcall	.+1780   	; 0xfe2 <sysclk_enable_module>
     8ee:	47 c0       	rjmp	.+142    	; 0x97e <TC0_setup+0x190>
     8f0:	c0 3c       	cpi	r28, 0xC0	; 192
     8f2:	88 e0       	ldi	r24, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
     8f4:	d8 07       	cpc	r29, r24
     8f6:	21 f4       	brne	.+8      	; 0x900 <TC0_setup+0x112>
     8f8:	68 e0       	ldi	r22, 0x08	; 8
     8fa:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
     8fc:	72 d3       	rcall	.+1764   	; 0xfe2 <sysclk_enable_module>
     8fe:	3f c0       	rjmp	.+126    	; 0x97e <TC0_setup+0x190>
     900:	c0 3c       	cpi	r28, 0xC0	; 192
     902:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
     904:	d8 07       	cpc	r29, r24
     906:	21 f4       	brne	.+8      	; 0x910 <TC0_setup+0x122>
     908:	68 e0       	ldi	r22, 0x08	; 8
     90a:	84 e0       	ldi	r24, 0x04	; 4
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
     90c:	6a d3       	rcall	.+1748   	; 0xfe2 <sysclk_enable_module>
     90e:	37 c0       	rjmp	.+110    	; 0x97e <TC0_setup+0x190>
     910:	c0 3a       	cpi	r28, 0xA0	; 160
     912:	88 e0       	ldi	r24, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
     914:	d8 07       	cpc	r29, r24
     916:	21 f4       	brne	.+8      	; 0x920 <TC0_setup+0x132>
     918:	60 e1       	ldi	r22, 0x10	; 16
     91a:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
     91c:	62 d3       	rcall	.+1732   	; 0xfe2 <sysclk_enable_module>
     91e:	2f c0       	rjmp	.+94     	; 0x97e <TC0_setup+0x190>
     920:	c0 3a       	cpi	r28, 0xA0	; 160
     922:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
     924:	d8 07       	cpc	r29, r24
     926:	21 f4       	brne	.+8      	; 0x930 <TC0_setup+0x142>
     928:	60 e1       	ldi	r22, 0x10	; 16
     92a:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
     92c:	5a d3       	rcall	.+1716   	; 0xfe2 <sysclk_enable_module>
     92e:	27 c0       	rjmp	.+78     	; 0x97e <TC0_setup+0x190>
     930:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
     932:	8a e0       	ldi	r24, 0x0A	; 10
     934:	d8 07       	cpc	r29, r24
     936:	21 f4       	brne	.+8      	; 0x940 <TC0_setup+0x152>
     938:	60 e1       	ldi	r22, 0x10	; 16
     93a:	85 e0       	ldi	r24, 0x05	; 5
	else if (module == &USARTF0) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
     93c:	52 d3       	rcall	.+1700   	; 0xfe2 <sysclk_enable_module>
     93e:	1f c0       	rjmp	.+62     	; 0x97e <TC0_setup+0x190>
     940:	c0 3b       	cpi	r28, 0xB0	; 176
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
     942:	88 e0       	ldi	r24, 0x08	; 8
     944:	d8 07       	cpc	r29, r24
     946:	21 f4       	brne	.+8      	; 0x950 <TC0_setup+0x162>
     948:	60 e2       	ldi	r22, 0x20	; 32
     94a:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
     94c:	4a d3       	rcall	.+1684   	; 0xfe2 <sysclk_enable_module>
     94e:	17 c0       	rjmp	.+46     	; 0x97e <TC0_setup+0x190>
     950:	c0 3b       	cpi	r28, 0xB0	; 176
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
     952:	89 e0       	ldi	r24, 0x09	; 9
     954:	d8 07       	cpc	r29, r24
     956:	21 f4       	brne	.+8      	; 0x960 <TC0_setup+0x172>
     958:	60 e2       	ldi	r22, 0x20	; 32
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
     95a:	84 e0       	ldi	r24, 0x04	; 4
     95c:	42 d3       	rcall	.+1668   	; 0xfe2 <sysclk_enable_module>
     95e:	0f c0       	rjmp	.+30     	; 0x97e <TC0_setup+0x190>
     960:	c0 38       	cpi	r28, 0x80	; 128
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
     962:	84 e0       	ldi	r24, 0x04	; 4
     964:	d8 07       	cpc	r29, r24
     966:	21 f4       	brne	.+8      	; 0x970 <TC0_setup+0x182>
     968:	60 e4       	ldi	r22, 0x40	; 64
     96a:	83 e0       	ldi	r24, 0x03	; 3
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
     96c:	3a d3       	rcall	.+1652   	; 0xfe2 <sysclk_enable_module>
     96e:	07 c0       	rjmp	.+14     	; 0x97e <TC0_setup+0x190>
     970:	c0 3a       	cpi	r28, 0xA0	; 160
     972:	84 e0       	ldi	r24, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
     974:	d8 07       	cpc	r29, r24
     976:	19 f4       	brne	.+6      	; 0x97e <TC0_setup+0x190>
     978:	60 e4       	ldi	r22, 0x40	; 64
     97a:	85 e0       	ldi	r24, 0x05	; 5
	sysclk_enable_peripheral_clock(TC);
	sysclk_enable_module(sysclk_port, SYSCLK_HIRES);
     97c:	32 d3       	rcall	.+1636   	; 0xfe2 <sysclk_enable_module>
     97e:	64 e0       	ldi	r22, 0x04	; 4
     980:	80 2f       	mov	r24, r16
     982:	2f d3       	rcall	.+1630   	; 0xfe2 <sysclk_enable_module>
	
	TC->CTRLA = 0b00000111;
     984:	87 e0       	ldi	r24, 0x07	; 7
     986:	88 83       	st	Y, r24
	TC->CTRLB = (pins_to_ctrl << 4) | 0b0011; //Control the user-specified pins, and set to single-slope PWM
     988:	80 e1       	ldi	r24, 0x10	; 16
     98a:	18 9f       	mul	r17, r24
     98c:	a0 01       	movw	r20, r0
     98e:	11 24       	eor	r1, r1
     990:	43 60       	ori	r20, 0x03	; 3
     992:	49 83       	std	Y+1, r20	; 0x01
}
     994:	df 91       	pop	r29
     996:	cf 91       	pop	r28
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	08 95       	ret

0000099e <TC_config>:
void TC_config(TC0_t* TC, float freq, float duty)
/*	TC: pointer to timer counter (e.g. &TCE0)
	freq: frequency as a float (e.g. 0.75)
	duty: duty cycle for all controlled pins
*/
{
     99e:	cf 92       	push	r12
     9a0:	df 92       	push	r13
     9a2:	ef 92       	push	r14
     9a4:	ff 92       	push	r15
     9a6:	0f 93       	push	r16
     9a8:	1f 93       	push	r17
     9aa:	cf 93       	push	r28
     9ac:	df 93       	push	r29
     9ae:	ec 01       	movw	r28, r24
     9b0:	cb 01       	movw	r24, r22
     9b2:	ba 01       	movw	r22, r20
     9b4:	68 01       	movw	r12, r16
     9b6:	79 01       	movw	r14, r18
	TC->PER = (uint16_t)(fclk / (PRESCALER * freq) - 1.0f);
     9b8:	20 e0       	ldi	r18, 0x00	; 0
     9ba:	30 e0       	ldi	r19, 0x00	; 0
     9bc:	40 e8       	ldi	r20, 0x80	; 128
     9be:	54 e4       	ldi	r21, 0x44	; 68
     9c0:	fb d6       	rcall	.+3574   	; 0x17b8 <__mulsf3>
     9c2:	9b 01       	movw	r18, r22
     9c4:	ac 01       	movw	r20, r24
     9c6:	60 e0       	ldi	r22, 0x00	; 0
     9c8:	74 e2       	ldi	r23, 0x24	; 36
     9ca:	84 ef       	ldi	r24, 0xF4	; 244
     9cc:	9b e4       	ldi	r25, 0x4B	; 75
     9ce:	d2 d5       	rcall	.+2980   	; 0x1574 <__divsf3>
     9d0:	20 e0       	ldi	r18, 0x00	; 0
     9d2:	30 e0       	ldi	r19, 0x00	; 0
     9d4:	40 e8       	ldi	r20, 0x80	; 128
     9d6:	5f e3       	ldi	r21, 0x3F	; 63
     9d8:	68 d5       	rcall	.+2768   	; 0x14aa <__subsf3>
     9da:	34 d6       	rcall	.+3176   	; 0x1644 <__fixunssfsi>
     9dc:	6e a3       	std	Y+38, r22	; 0x26
     9de:	7f a3       	std	Y+39, r23	; 0x27
	TC->CCA = (uint16_t)(duty * (float)TC->PER);
     9e0:	6e a1       	ldd	r22, Y+38	; 0x26
     9e2:	7f a1       	ldd	r23, Y+39	; 0x27
     9e4:	80 e0       	ldi	r24, 0x00	; 0
     9e6:	90 e0       	ldi	r25, 0x00	; 0
     9e8:	59 d6       	rcall	.+3250   	; 0x169c <__floatunsisf>
     9ea:	a7 01       	movw	r20, r14
     9ec:	96 01       	movw	r18, r12
     9ee:	e4 d6       	rcall	.+3528   	; 0x17b8 <__mulsf3>
     9f0:	29 d6       	rcall	.+3154   	; 0x1644 <__fixunssfsi>
     9f2:	68 a7       	std	Y+40, r22	; 0x28
     9f4:	79 a7       	std	Y+41, r23	; 0x29
	TC->CCB = TC->CCA;
     9f6:	88 a5       	ldd	r24, Y+40	; 0x28
     9f8:	99 a5       	ldd	r25, Y+41	; 0x29
     9fa:	8a a7       	std	Y+42, r24	; 0x2a
     9fc:	9b a7       	std	Y+43, r25	; 0x2b
	TC->CCC = TC->CCA;
     9fe:	88 a5       	ldd	r24, Y+40	; 0x28
     a00:	99 a5       	ldd	r25, Y+41	; 0x29
     a02:	8c a7       	std	Y+44, r24	; 0x2c
     a04:	9d a7       	std	Y+45, r25	; 0x2d
	TC->CCD = TC->CCA;
     a06:	88 a5       	ldd	r24, Y+40	; 0x28
     a08:	99 a5       	ldd	r25, Y+41	; 0x29
     a0a:	8e a7       	std	Y+46, r24	; 0x2e
     a0c:	9f a7       	std	Y+47, r25	; 0x2f
     a0e:	df 91       	pop	r29
     a10:	cf 91       	pop	r28
     a12:	1f 91       	pop	r17
     a14:	0f 91       	pop	r16
     a16:	ff 90       	pop	r15
     a18:	ef 90       	pop	r14
     a1a:	df 90       	pop	r13
     a1c:	cf 90       	pop	r12
     a1e:	08 95       	ret

00000a20 <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
     a20:	cf 93       	push	r28
     a22:	df 93       	push	r29
     a24:	eb 01       	movw	r28, r22
	*data = usart_getchar(usart);
     a26:	e1 dc       	rcall	.-1598   	; 0x3ea <usart_getchar>
     a28:	88 83       	st	Y, r24
}
     a2a:	df 91       	pop	r29
     a2c:	cf 91       	pop	r28
     a2e:	08 95       	ret

00000a30 <usart_serial_putchar>:
 *
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(usart_if usart, uint8_t c)
{
	return usart_putchar(usart, c);
     a30:	d4 cc       	rjmp	.-1624   	; 0x3da <usart_putchar>
}
     a32:	08 95       	ret

00000a34 <UART_computer_init>:

void UART_computer_init(USART_t* comms_usart, PORT_t* comms_port, ioport_pin_t tx_pin, ioport_pin_t rx_pin)
/* This sets up the UART pins that are used by the XBee (if plugged into a one month board), and by the computer during debugging
Call during startup.
Based on Adam's code template for one month, but with RX pin configuration. */
{
     a34:	cf 92       	push	r12
     a36:	df 92       	push	r13
     a38:	ff 92       	push	r15
     a3a:	0f 93       	push	r16
     a3c:	1f 93       	push	r17
     a3e:	cf 93       	push	r28
     a40:	df 93       	push	r29
     a42:	cd b7       	in	r28, 0x3d	; 61
     a44:	de b7       	in	r29, 0x3e	; 62
     a46:	27 97       	sbiw	r28, 0x07	; 7
     a48:	cd bf       	out	0x3d, r28	; 61
     a4a:	de bf       	out	0x3e, r29	; 62
     a4c:	8c 01       	movw	r16, r24
     a4e:	f2 2e       	mov	r15, r18
 * \param flags Bitmask of flags specifying additional configuration
 * parameters.
 */
static inline void ioport_configure_pin(port_pin_t pin, port_pin_flags_t flags)
{
	ioport_configure_port_pin(arch_ioport_pin_to_base(pin),
     a50:	84 2f       	mov	r24, r20
     a52:	87 70       	andi	r24, 0x07	; 7
     a54:	cc 24       	eor	r12, r12
     a56:	c3 94       	inc	r12
     a58:	d1 2c       	mov	r13, r1
     a5a:	b6 01       	movw	r22, r12
     a5c:	02 c0       	rjmp	.+4      	; 0xa62 <UART_computer_init+0x2e>
     a5e:	66 0f       	add	r22, r22
     a60:	77 1f       	adc	r23, r23
     a62:	8a 95       	dec	r24
     a64:	e2 f7       	brpl	.-8      	; 0xa5e <UART_computer_init+0x2a>
     a66:	46 95       	lsr	r20
     a68:	46 95       	lsr	r20
     a6a:	46 95       	lsr	r20
     a6c:	20 e2       	ldi	r18, 0x20	; 32
     a6e:	42 9f       	mul	r20, r18
     a70:	c0 01       	movw	r24, r0
     a72:	11 24       	eor	r1, r1
     a74:	41 e0       	ldi	r20, 0x01	; 1
     a76:	50 e0       	ldi	r21, 0x00	; 0
     a78:	9a 5f       	subi	r25, 0xFA	; 250
     a7a:	58 d2       	rcall	.+1200   	; 0xf2c <ioport_configure_port_pin>
     a7c:	8f 2d       	mov	r24, r15
     a7e:	87 70       	andi	r24, 0x07	; 7
     a80:	b6 01       	movw	r22, r12
     a82:	02 c0       	rjmp	.+4      	; 0xa88 <UART_computer_init+0x54>
     a84:	66 0f       	add	r22, r22
     a86:	77 1f       	adc	r23, r23
     a88:	8a 95       	dec	r24
     a8a:	e2 f7       	brpl	.-8      	; 0xa84 <UART_computer_init+0x50>
     a8c:	f6 94       	lsr	r15
     a8e:	f6 94       	lsr	r15
     a90:	f6 94       	lsr	r15
     a92:	20 e2       	ldi	r18, 0x20	; 32
     a94:	f2 9e       	mul	r15, r18
     a96:	c0 01       	movw	r24, r0
     a98:	11 24       	eor	r1, r1
     a9a:	40 e0       	ldi	r20, 0x00	; 0
     a9c:	50 e0       	ldi	r21, 0x00	; 0
     a9e:	9a 5f       	subi	r25, 0xFA	; 250
     aa0:	45 d2       	rcall	.+1162   	; 0xf2c <ioport_configure_port_pin>
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
     aa2:	01 15       	cp	r16, r1
     aa4:	11 05       	cpc	r17, r1
     aa6:	09 f4       	brne	.+2      	; 0xaaa <UART_computer_init+0x76>
     aa8:	3e c1       	rjmp	.+636    	; 0xd26 <UART_computer_init+0x2f2>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
     aaa:	00 3c       	cpi	r16, 0xC0	; 192
     aac:	11 05       	cpc	r17, r1
     aae:	21 f4       	brne	.+8      	; 0xab8 <UART_computer_init+0x84>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
     ab0:	60 e1       	ldi	r22, 0x10	; 16
     ab2:	80 e0       	ldi	r24, 0x00	; 0
     ab4:	96 d2       	rcall	.+1324   	; 0xfe2 <sysclk_enable_module>
     ab6:	37 c1       	rjmp	.+622    	; 0xd26 <UART_computer_init+0x2f2>
	else if (module == &EBI) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
     ab8:	01 15       	cp	r16, r1
     aba:	84 e0       	ldi	r24, 0x04	; 4
     abc:	18 07       	cpc	r17, r24
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
     abe:	21 f4       	brne	.+8      	; 0xac8 <UART_computer_init+0x94>
     ac0:	64 e0       	ldi	r22, 0x04	; 4
     ac2:	80 e0       	ldi	r24, 0x00	; 0
     ac4:	8e d2       	rcall	.+1308   	; 0xfe2 <sysclk_enable_module>
     ac6:	2f c1       	rjmp	.+606    	; 0xd26 <UART_computer_init+0x2f2>
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
     ac8:	00 38       	cpi	r16, 0x80	; 128
     aca:	21 e0       	ldi	r18, 0x01	; 1
     acc:	12 07       	cpc	r17, r18
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
     ace:	21 f4       	brne	.+8      	; 0xad8 <UART_computer_init+0xa4>
     ad0:	62 e0       	ldi	r22, 0x02	; 2
     ad2:	80 e0       	ldi	r24, 0x00	; 0
     ad4:	86 d2       	rcall	.+1292   	; 0xfe2 <sysclk_enable_module>
     ad6:	27 c1       	rjmp	.+590    	; 0xd26 <UART_computer_init+0x2f2>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
     ad8:	01 15       	cp	r16, r1
     ada:	81 e0       	ldi	r24, 0x01	; 1
     adc:	18 07       	cpc	r17, r24
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
     ade:	21 f4       	brne	.+8      	; 0xae8 <UART_computer_init+0xb4>
     ae0:	61 e0       	ldi	r22, 0x01	; 1
     ae2:	80 e0       	ldi	r24, 0x00	; 0
     ae4:	7e d2       	rcall	.+1276   	; 0xfe2 <sysclk_enable_module>
     ae6:	1f c1       	rjmp	.+574    	; 0xd26 <UART_computer_init+0x2f2>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
     ae8:	00 38       	cpi	r16, 0x80	; 128
     aea:	23 e0       	ldi	r18, 0x03	; 3
     aec:	12 07       	cpc	r17, r18
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
     aee:	21 f4       	brne	.+8      	; 0xaf8 <UART_computer_init+0xc4>
     af0:	61 e0       	ldi	r22, 0x01	; 1
     af2:	81 e0       	ldi	r24, 0x01	; 1
     af4:	76 d2       	rcall	.+1260   	; 0xfe2 <sysclk_enable_module>
	else if (module == &ACB) {
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
     af6:	17 c1       	rjmp	.+558    	; 0xd26 <UART_computer_init+0x2f2>
     af8:	01 15       	cp	r16, r1
     afa:	82 e0       	ldi	r24, 0x02	; 2
     afc:	18 07       	cpc	r17, r24
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     afe:	21 f4       	brne	.+8      	; 0xb08 <UART_computer_init+0xd4>
     b00:	62 e0       	ldi	r22, 0x02	; 2
     b02:	81 e0       	ldi	r24, 0x01	; 1
     b04:	6e d2       	rcall	.+1244   	; 0xfe2 <sysclk_enable_module>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
     b06:	0f c1       	rjmp	.+542    	; 0xd26 <UART_computer_init+0x2f2>
     b08:	00 32       	cpi	r16, 0x20	; 32
     b0a:	23 e0       	ldi	r18, 0x03	; 3
     b0c:	12 07       	cpc	r17, r18
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
     b0e:	21 f4       	brne	.+8      	; 0xb18 <UART_computer_init+0xe4>
     b10:	64 e0       	ldi	r22, 0x04	; 4
     b12:	82 e0       	ldi	r24, 0x02	; 2
     b14:	66 d2       	rcall	.+1228   	; 0xfe2 <sysclk_enable_module>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
     b16:	07 c1       	rjmp	.+526    	; 0xd26 <UART_computer_init+0x2f2>
     b18:	01 15       	cp	r16, r1
     b1a:	88 e0       	ldi	r24, 0x08	; 8
     b1c:	18 07       	cpc	r17, r24
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
     b1e:	21 f4       	brne	.+8      	; 0xb28 <UART_computer_init+0xf4>
     b20:	61 e0       	ldi	r22, 0x01	; 1
     b22:	83 e0       	ldi	r24, 0x03	; 3
     b24:	5e d2       	rcall	.+1212   	; 0xfe2 <sysclk_enable_module>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
     b26:	ff c0       	rjmp	.+510    	; 0xd26 <UART_computer_init+0x2f2>
     b28:	01 15       	cp	r16, r1
     b2a:	29 e0       	ldi	r18, 0x09	; 9
     b2c:	12 07       	cpc	r17, r18
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
     b2e:	21 f4       	brne	.+8      	; 0xb38 <UART_computer_init+0x104>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	84 e0       	ldi	r24, 0x04	; 4
     b34:	56 d2       	rcall	.+1196   	; 0xfe2 <sysclk_enable_module>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
     b36:	f7 c0       	rjmp	.+494    	; 0xd26 <UART_computer_init+0x2f2>
     b38:	01 15       	cp	r16, r1
     b3a:	8a e0       	ldi	r24, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
     b3c:	18 07       	cpc	r17, r24
     b3e:	21 f4       	brne	.+8      	; 0xb48 <UART_computer_init+0x114>
     b40:	61 e0       	ldi	r22, 0x01	; 1
     b42:	85 e0       	ldi	r24, 0x05	; 5
     b44:	4e d2       	rcall	.+1180   	; 0xfe2 <sysclk_enable_module>
	else if (module == &TCF0) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
     b46:	ef c0       	rjmp	.+478    	; 0xd26 <UART_computer_init+0x2f2>
     b48:	00 34       	cpi	r16, 0x40	; 64
     b4a:	28 e0       	ldi	r18, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
     b4c:	12 07       	cpc	r17, r18
     b4e:	21 f4       	brne	.+8      	; 0xb58 <UART_computer_init+0x124>
     b50:	62 e0       	ldi	r22, 0x02	; 2
     b52:	83 e0       	ldi	r24, 0x03	; 3
     b54:	46 d2       	rcall	.+1164   	; 0xfe2 <sysclk_enable_module>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
     b56:	e7 c0       	rjmp	.+462    	; 0xd26 <UART_computer_init+0x2f2>
     b58:	00 34       	cpi	r16, 0x40	; 64
     b5a:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
     b5c:	18 07       	cpc	r17, r24
     b5e:	21 f4       	brne	.+8      	; 0xb68 <UART_computer_init+0x134>
     b60:	62 e0       	ldi	r22, 0x02	; 2
     b62:	84 e0       	ldi	r24, 0x04	; 4
     b64:	3e d2       	rcall	.+1148   	; 0xfe2 <sysclk_enable_module>
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
     b66:	df c0       	rjmp	.+446    	; 0xd26 <UART_computer_init+0x2f2>
     b68:	00 39       	cpi	r16, 0x90	; 144
     b6a:	28 e0       	ldi	r18, 0x08	; 8
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
     b6c:	12 07       	cpc	r17, r18
     b6e:	21 f4       	brne	.+8      	; 0xb78 <UART_computer_init+0x144>
     b70:	64 e0       	ldi	r22, 0x04	; 4
     b72:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
     b74:	36 d2       	rcall	.+1132   	; 0xfe2 <sysclk_enable_module>
     b76:	d7 c0       	rjmp	.+430    	; 0xd26 <UART_computer_init+0x2f2>
     b78:	00 39       	cpi	r16, 0x90	; 144
     b7a:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
     b7c:	18 07       	cpc	r17, r24
     b7e:	21 f4       	brne	.+8      	; 0xb88 <UART_computer_init+0x154>
     b80:	64 e0       	ldi	r22, 0x04	; 4
     b82:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
     b84:	2e d2       	rcall	.+1116   	; 0xfe2 <sysclk_enable_module>
     b86:	cf c0       	rjmp	.+414    	; 0xd26 <UART_computer_init+0x2f2>
     b88:	00 39       	cpi	r16, 0x90	; 144
     b8a:	2a e0       	ldi	r18, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
     b8c:	12 07       	cpc	r17, r18
     b8e:	21 f4       	brne	.+8      	; 0xb98 <UART_computer_init+0x164>
     b90:	64 e0       	ldi	r22, 0x04	; 4
     b92:	85 e0       	ldi	r24, 0x05	; 5
	else if (module == &HIRESF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
     b94:	26 d2       	rcall	.+1100   	; 0xfe2 <sysclk_enable_module>
     b96:	c7 c0       	rjmp	.+398    	; 0xd26 <UART_computer_init+0x2f2>
     b98:	00 3c       	cpi	r16, 0xC0	; 192
     b9a:	88 e0       	ldi	r24, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
     b9c:	18 07       	cpc	r17, r24
     b9e:	21 f4       	brne	.+8      	; 0xba8 <UART_computer_init+0x174>
     ba0:	68 e0       	ldi	r22, 0x08	; 8
     ba2:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
     ba4:	1e d2       	rcall	.+1084   	; 0xfe2 <sysclk_enable_module>
     ba6:	bf c0       	rjmp	.+382    	; 0xd26 <UART_computer_init+0x2f2>
     ba8:	00 3c       	cpi	r16, 0xC0	; 192
     baa:	29 e0       	ldi	r18, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
     bac:	12 07       	cpc	r17, r18
     bae:	21 f4       	brne	.+8      	; 0xbb8 <UART_computer_init+0x184>
     bb0:	68 e0       	ldi	r22, 0x08	; 8
     bb2:	84 e0       	ldi	r24, 0x04	; 4
     bb4:	16 d2       	rcall	.+1068   	; 0xfe2 <sysclk_enable_module>
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
     bb6:	b7 c0       	rjmp	.+366    	; 0xd26 <UART_computer_init+0x2f2>
     bb8:	00 3a       	cpi	r16, 0xA0	; 160
     bba:	88 e0       	ldi	r24, 0x08	; 8
     bbc:	18 07       	cpc	r17, r24
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
     bbe:	31 f5       	brne	.+76     	; 0xc0c <UART_computer_init+0x1d8>
     bc0:	60 e1       	ldi	r22, 0x10	; 16
     bc2:	83 e0       	ldi	r24, 0x03	; 3
     bc4:	0e d2       	rcall	.+1052   	; 0xfe2 <sysclk_enable_module>
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
     bc6:	80 ea       	ldi	r24, 0xA0	; 160
     bc8:	98 e0       	ldi	r25, 0x08	; 8
     bca:	80 93 fc 20 	sts	0x20FC, r24	; 0x8020fc <stdio_base>
     bce:	90 93 fd 20 	sts	0x20FD, r25	; 0x8020fd <stdio_base+0x1>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     bd2:	88 e1       	ldi	r24, 0x18	; 24
     bd4:	95 e0       	ldi	r25, 0x05	; 5
     bd6:	80 93 fa 20 	sts	0x20FA, r24	; 0x8020fa <ptr_put>
     bda:	90 93 fb 20 	sts	0x20FB, r25	; 0x8020fb <ptr_put+0x1>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     bde:	80 e1       	ldi	r24, 0x10	; 16
     be0:	95 e0       	ldi	r25, 0x05	; 5
     be2:	80 93 f6 20 	sts	0x20F6, r24	; 0x8020f6 <__data_end>
     be6:	90 93 f7 20 	sts	0x20F7, r25	; 0x8020f7 <__data_end+0x1>
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
	// USART options.
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
     bea:	e6 e0       	ldi	r30, 0x06	; 6
     bec:	f0 e2       	ldi	r31, 0x20	; 32
     bee:	84 81       	ldd	r24, Z+4	; 0x04
	usart_rs232_options.paritytype   = options->paritytype;
     bf0:	8d 83       	std	Y+5, r24	; 0x05
     bf2:	85 81       	ldd	r24, Z+5	; 0x05
	usart_rs232_options.stopbits     = options->stopbits;
     bf4:	8e 83       	std	Y+6, r24	; 0x06
     bf6:	86 81       	ldd	r24, Z+6	; 0x06
	usart_rs232_options.baudrate     = options->baudrate;
     bf8:	8f 83       	std	Y+7, r24	; 0x07
     bfa:	80 81       	ld	r24, Z
     bfc:	91 81       	ldd	r25, Z+1	; 0x01
     bfe:	a2 81       	ldd	r26, Z+2	; 0x02
     c00:	b3 81       	ldd	r27, Z+3	; 0x03
     c02:	89 83       	std	Y+1, r24	; 0x01
     c04:	9a 83       	std	Y+2, r25	; 0x02
     c06:	ab 83       	std	Y+3, r26	; 0x03
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
     c08:	bc 83       	std	Y+4, r27	; 0x04
     c0a:	55 c0       	rjmp	.+170    	; 0xcb6 <UART_computer_init+0x282>
     c0c:	00 3a       	cpi	r16, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
     c0e:	29 e0       	ldi	r18, 0x09	; 9
     c10:	12 07       	cpc	r17, r18
     c12:	21 f4       	brne	.+8      	; 0xc1c <UART_computer_init+0x1e8>
     c14:	60 e1       	ldi	r22, 0x10	; 16
     c16:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
     c18:	e4 d1       	rcall	.+968    	; 0xfe2 <sysclk_enable_module>
     c1a:	85 c0       	rjmp	.+266    	; 0xd26 <UART_computer_init+0x2f2>
     c1c:	00 3a       	cpi	r16, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
     c1e:	8a e0       	ldi	r24, 0x0A	; 10
     c20:	18 07       	cpc	r17, r24
     c22:	21 f4       	brne	.+8      	; 0xc2c <UART_computer_init+0x1f8>
     c24:	60 e1       	ldi	r22, 0x10	; 16
     c26:	85 e0       	ldi	r24, 0x05	; 5
	else if (module == &USARTF0) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
     c28:	dc d1       	rcall	.+952    	; 0xfe2 <sysclk_enable_module>
     c2a:	7d c0       	rjmp	.+250    	; 0xd26 <UART_computer_init+0x2f2>
     c2c:	00 3b       	cpi	r16, 0xB0	; 176
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
     c2e:	28 e0       	ldi	r18, 0x08	; 8
     c30:	12 07       	cpc	r17, r18
     c32:	21 f4       	brne	.+8      	; 0xc3c <UART_computer_init+0x208>
     c34:	60 e2       	ldi	r22, 0x20	; 32
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
     c36:	83 e0       	ldi	r24, 0x03	; 3
     c38:	d4 d1       	rcall	.+936    	; 0xfe2 <sysclk_enable_module>
     c3a:	75 c0       	rjmp	.+234    	; 0xd26 <UART_computer_init+0x2f2>
     c3c:	00 3b       	cpi	r16, 0xB0	; 176
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
     c3e:	89 e0       	ldi	r24, 0x09	; 9
     c40:	18 07       	cpc	r17, r24
     c42:	21 f4       	brne	.+8      	; 0xc4c <UART_computer_init+0x218>
     c44:	60 e2       	ldi	r22, 0x20	; 32
     c46:	84 e0       	ldi	r24, 0x04	; 4
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
     c48:	cc d1       	rcall	.+920    	; 0xfe2 <sysclk_enable_module>
     c4a:	6d c0       	rjmp	.+218    	; 0xd26 <UART_computer_init+0x2f2>
     c4c:	00 38       	cpi	r16, 0x80	; 128
     c4e:	24 e0       	ldi	r18, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
     c50:	12 07       	cpc	r17, r18
     c52:	21 f4       	brne	.+8      	; 0xc5c <UART_computer_init+0x228>
     c54:	60 e4       	ldi	r22, 0x40	; 64
     c56:	83 e0       	ldi	r24, 0x03	; 3
     c58:	c4 d1       	rcall	.+904    	; 0xfe2 <sysclk_enable_module>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
     c5a:	65 c0       	rjmp	.+202    	; 0xd26 <UART_computer_init+0x2f2>
     c5c:	00 3a       	cpi	r16, 0xA0	; 160
     c5e:	84 e0       	ldi	r24, 0x04	; 4
     c60:	18 07       	cpc	r17, r24
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
     c62:	21 f4       	brne	.+8      	; 0xc6c <UART_computer_init+0x238>
     c64:	60 e4       	ldi	r22, 0x40	; 64
     c66:	85 e0       	ldi	r24, 0x05	; 5
     c68:	bc d1       	rcall	.+888    	; 0xfe2 <sysclk_enable_module>
     c6a:	5d c0       	rjmp	.+186    	; 0xd26 <UART_computer_init+0x2f2>
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
     c6c:	00 93 fc 20 	sts	0x20FC, r16	; 0x8020fc <stdio_base>
     c70:	10 93 fd 20 	sts	0x20FD, r17	; 0x8020fd <stdio_base+0x1>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     c74:	88 e1       	ldi	r24, 0x18	; 24
     c76:	95 e0       	ldi	r25, 0x05	; 5
     c78:	80 93 fa 20 	sts	0x20FA, r24	; 0x8020fa <ptr_put>
     c7c:	90 93 fb 20 	sts	0x20FB, r25	; 0x8020fb <ptr_put+0x1>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     c80:	80 e1       	ldi	r24, 0x10	; 16
     c82:	95 e0       	ldi	r25, 0x05	; 5
     c84:	80 93 f6 20 	sts	0x20F6, r24	; 0x8020f6 <__data_end>
     c88:	90 93 f7 20 	sts	0x20F7, r25	; 0x8020f7 <__data_end+0x1>
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
	// USART options.
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
     c8c:	e6 e0       	ldi	r30, 0x06	; 6
     c8e:	f0 e2       	ldi	r31, 0x20	; 32
     c90:	84 81       	ldd	r24, Z+4	; 0x04
	usart_rs232_options.paritytype   = options->paritytype;
     c92:	8d 83       	std	Y+5, r24	; 0x05
     c94:	85 81       	ldd	r24, Z+5	; 0x05
	usart_rs232_options.stopbits     = options->stopbits;
     c96:	8e 83       	std	Y+6, r24	; 0x06
     c98:	86 81       	ldd	r24, Z+6	; 0x06
	usart_rs232_options.baudrate     = options->baudrate;
     c9a:	8f 83       	std	Y+7, r24	; 0x07
     c9c:	80 81       	ld	r24, Z
     c9e:	91 81       	ldd	r25, Z+1	; 0x01
     ca0:	a2 81       	ldd	r26, Z+2	; 0x02
     ca2:	b3 81       	ldd	r27, Z+3	; 0x03
     ca4:	89 83       	std	Y+1, r24	; 0x01
     ca6:	9a 83       	std	Y+2, r25	; 0x02

#ifdef USARTC0
	if((uint16_t)usart == (uint16_t)&USARTC0) {
     ca8:	ab 83       	std	Y+3, r26	; 0x03
     caa:	bc 83       	std	Y+4, r27	; 0x04
     cac:	68 01       	movw	r12, r16
     cae:	00 3a       	cpi	r16, 0xA0	; 160
     cb0:	28 e0       	ldi	r18, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C,PR_USART0_bm);
     cb2:	12 07       	cpc	r17, r18
     cb4:	51 f4       	brne	.+20     	; 0xcca <UART_computer_init+0x296>
     cb6:	60 e1       	ldi	r22, 0x10	; 16
     cb8:	83 e0       	ldi	r24, 0x03	; 3
     cba:	93 d1       	rcall	.+806    	; 0xfe2 <sysclk_enable_module>
     cbc:	0f 2e       	mov	r0, r31
     cbe:	f0 ea       	ldi	r31, 0xA0	; 160
     cc0:	cf 2e       	mov	r12, r31
     cc2:	f8 e0       	ldi	r31, 0x08	; 8
	}
#endif
#ifdef USARTC1
	if((uint16_t)usart == (uint16_t)&USARTC1) {
     cc4:	df 2e       	mov	r13, r31
     cc6:	f0 2d       	mov	r31, r0
     cc8:	12 c0       	rjmp	.+36     	; 0xcee <UART_computer_init+0x2ba>
     cca:	80 eb       	ldi	r24, 0xB0	; 176
     ccc:	c8 16       	cp	r12, r24
		sysclk_enable_module(SYSCLK_PORT_C,PR_USART1_bm);
     cce:	88 e0       	ldi	r24, 0x08	; 8
     cd0:	d8 06       	cpc	r13, r24
     cd2:	21 f4       	brne	.+8      	; 0xcdc <UART_computer_init+0x2a8>
     cd4:	60 e2       	ldi	r22, 0x20	; 32
	}
#endif
#ifdef USARTD0
	if((uint16_t)usart == (uint16_t)&USARTD0) {
     cd6:	83 e0       	ldi	r24, 0x03	; 3
     cd8:	84 d1       	rcall	.+776    	; 0xfe2 <sysclk_enable_module>
     cda:	12 c0       	rjmp	.+36     	; 0xd00 <UART_computer_init+0x2cc>
     cdc:	20 ea       	ldi	r18, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_D,PR_USART0_bm);
     cde:	c2 16       	cp	r12, r18
     ce0:	29 e0       	ldi	r18, 0x09	; 9
     ce2:	d2 06       	cpc	r13, r18
     ce4:	21 f4       	brne	.+8      	; 0xcee <UART_computer_init+0x2ba>
	}
#endif
#ifdef USARTD1
	if((uint16_t)usart == (uint16_t)&USARTD1) {
     ce6:	60 e1       	ldi	r22, 0x10	; 16
     ce8:	84 e0       	ldi	r24, 0x04	; 4
     cea:	7b d1       	rcall	.+758    	; 0xfe2 <sysclk_enable_module>
     cec:	11 c0       	rjmp	.+34     	; 0xd10 <UART_computer_init+0x2dc>
     cee:	80 eb       	ldi	r24, 0xB0	; 176
		sysclk_enable_module(SYSCLK_PORT_D,PR_USART1_bm);
     cf0:	c8 16       	cp	r12, r24
     cf2:	89 e0       	ldi	r24, 0x09	; 9
     cf4:	d8 06       	cpc	r13, r24
     cf6:	21 f4       	brne	.+8      	; 0xd00 <UART_computer_init+0x2cc>
     cf8:	60 e2       	ldi	r22, 0x20	; 32
	}
#endif
#ifdef USARTE0
	if((uint16_t)usart == (uint16_t)&USARTE0) {
     cfa:	84 e0       	ldi	r24, 0x04	; 4
     cfc:	72 d1       	rcall	.+740    	; 0xfe2 <sysclk_enable_module>
     cfe:	08 c0       	rjmp	.+16     	; 0xd10 <UART_computer_init+0x2dc>
     d00:	20 ea       	ldi	r18, 0xA0	; 160
     d02:	c2 16       	cp	r12, r18
		sysclk_enable_module(SYSCLK_PORT_E,PR_USART0_bm);
     d04:	2a e0       	ldi	r18, 0x0A	; 10
     d06:	d2 06       	cpc	r13, r18
     d08:	19 f4       	brne	.+6      	; 0xd10 <UART_computer_init+0x2dc>
     d0a:	60 e1       	ldi	r22, 0x10	; 16
#ifdef USARTF1
	if((uint16_t)usart == (uint16_t)&USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F,PR_USART1_bm);
	}
#endif
	if (usart_init_rs232(usart, &usart_rs232_options)) {
     d0c:	85 e0       	ldi	r24, 0x05	; 5
     d0e:	69 d1       	rcall	.+722    	; 0xfe2 <sysclk_enable_module>
     d10:	be 01       	movw	r22, r28
     d12:	6f 5f       	subi	r22, 0xFF	; 255
     d14:	7f 4f       	sbci	r23, 0xFF	; 255
     d16:	c8 01       	movw	r24, r16
# endif

# if defined(__GNUC__)
#  if (XMEGA || MEGA_RF)
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
     d18:	81 dc       	rcall	.-1790   	; 0x61c <usart_init_rs232>
     d1a:	6c e1       	ldi	r22, 0x1C	; 28
     d1c:	71 e0       	ldi	r23, 0x01	; 1
     d1e:	84 e8       	ldi	r24, 0x84	; 132
     d20:	97 e0       	ldi	r25, 0x07	; 7
     d22:	0a d6       	rcall	.+3092   	; 0x1938 <fdevopen>
	gpio_configure_pin(tx_pin, IOPORT_DIR_OUTPUT);
	gpio_configure_pin(rx_pin, IOPORT_DIR_INPUT);
	sysclk_enable_peripheral_clock(comms_usart); 
	
	stdio_serial_init(comms_usart, &options);
     d24:	22 c0       	rjmp	.+68     	; 0xd6a <UART_computer_init+0x336>
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
     d26:	00 93 fc 20 	sts	0x20FC, r16	; 0x8020fc <stdio_base>
     d2a:	10 93 fd 20 	sts	0x20FD, r17	; 0x8020fd <stdio_base+0x1>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     d2e:	88 e1       	ldi	r24, 0x18	; 24
     d30:	95 e0       	ldi	r25, 0x05	; 5
     d32:	80 93 fa 20 	sts	0x20FA, r24	; 0x8020fa <ptr_put>
     d36:	90 93 fb 20 	sts	0x20FB, r25	; 0x8020fb <ptr_put+0x1>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     d3a:	80 e1       	ldi	r24, 0x10	; 16
     d3c:	95 e0       	ldi	r25, 0x05	; 5
     d3e:	80 93 f6 20 	sts	0x20F6, r24	; 0x8020f6 <__data_end>
     d42:	90 93 f7 20 	sts	0x20F7, r25	; 0x8020f7 <__data_end+0x1>
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
	// USART options.
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
     d46:	e6 e0       	ldi	r30, 0x06	; 6
     d48:	f0 e2       	ldi	r31, 0x20	; 32
     d4a:	84 81       	ldd	r24, Z+4	; 0x04
     d4c:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
     d4e:	85 81       	ldd	r24, Z+5	; 0x05
     d50:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
     d52:	86 81       	ldd	r24, Z+6	; 0x06
     d54:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
     d56:	80 81       	ld	r24, Z
     d58:	91 81       	ldd	r25, Z+1	; 0x01
     d5a:	a2 81       	ldd	r26, Z+2	; 0x02
     d5c:	b3 81       	ldd	r27, Z+3	; 0x03
     d5e:	89 83       	std	Y+1, r24	; 0x01
     d60:	9a 83       	std	Y+2, r25	; 0x02
     d62:	ab 83       	std	Y+3, r26	; 0x03
     d64:	bc 83       	std	Y+4, r27	; 0x04

#ifdef USARTC0
	if((uint16_t)usart == (uint16_t)&USARTC0) {
     d66:	68 01       	movw	r12, r16
     d68:	b0 cf       	rjmp	.-160    	; 0xcca <UART_computer_init+0x296>
     d6a:	27 96       	adiw	r28, 0x07	; 7
     d6c:	cd bf       	out	0x3d, r28	; 61
     d6e:	de bf       	out	0x3e, r29	; 62
     d70:	df 91       	pop	r29
     d72:	cf 91       	pop	r28
     d74:	1f 91       	pop	r17
     d76:	0f 91       	pop	r16
     d78:	ff 90       	pop	r15
     d7a:	df 90       	pop	r13
     d7c:	cf 90       	pop	r12
     d7e:	08 95       	ret

00000d80 <rbu8_write>:
*/
{
	buffer->head = 0; //Beginning of array
	buffer->tail = 0; //End of array
	buffer->buffer = backing_array;
	buffer->array_length = backing_array_length;
     d80:	cf 93       	push	r28
     d82:	df 93       	push	r29
     d84:	fc 01       	movw	r30, r24
     d86:	41 15       	cp	r20, r1
     d88:	51 05       	cpc	r21, r1
     d8a:	81 f1       	breq	.+96     	; 0xdec <rbu8_write+0x6c>
     d8c:	80 e0       	ldi	r24, 0x00	; 0
     d8e:	90 e0       	ldi	r25, 0x00	; 0
     d90:	20 e0       	ldi	r18, 0x00	; 0
     d92:	db 01       	movw	r26, r22
     d94:	a8 0f       	add	r26, r24
     d96:	b9 1f       	adc	r27, r25
     d98:	3c 91       	ld	r19, X
     d9a:	a6 81       	ldd	r26, Z+6	; 0x06
     d9c:	b7 81       	ldd	r27, Z+7	; 0x07
     d9e:	82 81       	ldd	r24, Z+2	; 0x02
     da0:	93 81       	ldd	r25, Z+3	; 0x03
     da2:	a8 0f       	add	r26, r24
     da4:	b9 1f       	adc	r27, r25
     da6:	3c 93       	st	X, r19
     da8:	82 81       	ldd	r24, Z+2	; 0x02
     daa:	93 81       	ldd	r25, Z+3	; 0x03
     dac:	01 96       	adiw	r24, 0x01	; 1
     dae:	82 83       	std	Z+2, r24	; 0x02
     db0:	93 83       	std	Z+3, r25	; 0x03
     db2:	a0 81       	ld	r26, Z
     db4:	b1 81       	ldd	r27, Z+1	; 0x01
     db6:	8a 17       	cp	r24, r26
     db8:	9b 07       	cpc	r25, r27
     dba:	11 f4       	brne	.+4      	; 0xdc0 <rbu8_write+0x40>
     dbc:	12 82       	std	Z+2, r1	; 0x02
     dbe:	13 82       	std	Z+3, r1	; 0x03
     dc0:	82 81       	ldd	r24, Z+2	; 0x02
     dc2:	93 81       	ldd	r25, Z+3	; 0x03
     dc4:	c4 81       	ldd	r28, Z+4	; 0x04
     dc6:	d5 81       	ldd	r29, Z+5	; 0x05
     dc8:	8c 17       	cp	r24, r28
     dca:	9d 07       	cpc	r25, r29
     dcc:	49 f4       	brne	.+18     	; 0xde0 <rbu8_write+0x60>
     dce:	01 96       	adiw	r24, 0x01	; 1
     dd0:	a8 17       	cp	r26, r24
     dd2:	b9 07       	cpc	r27, r25
     dd4:	19 f0       	breq	.+6      	; 0xddc <rbu8_write+0x5c>
     dd6:	84 83       	std	Z+4, r24	; 0x04
     dd8:	95 83       	std	Z+5, r25	; 0x05
     dda:	02 c0       	rjmp	.+4      	; 0xde0 <rbu8_write+0x60>
     ddc:	14 82       	std	Z+4, r1	; 0x04
     dde:	15 82       	std	Z+5, r1	; 0x05
     de0:	2f 5f       	subi	r18, 0xFF	; 255
     de2:	82 2f       	mov	r24, r18
     de4:	90 e0       	ldi	r25, 0x00	; 0
     de6:	84 17       	cp	r24, r20
     de8:	95 07       	cpc	r25, r21
     dea:	98 f2       	brcs	.-90     	; 0xd92 <rbu8_write+0x12>
     dec:	df 91       	pop	r29
     dee:	cf 91       	pop	r28
     df0:	08 95       	ret

00000df2 <rbu8_length>:
uint16_t rbu8_length(RingBufferu8_t* buffer)
/*	Returns the number of bytes of data currently stored in the RingBuffer pointed to by its argument
	The return value will always be greater than or equal to 0
	And less than or equal to buffer->array_length
*/
{
     df2:	fc 01       	movw	r30, r24
	if (buffer->head >= buffer->tail)
     df4:	82 81       	ldd	r24, Z+2	; 0x02
     df6:	93 81       	ldd	r25, Z+3	; 0x03
     df8:	44 81       	ldd	r20, Z+4	; 0x04
     dfa:	55 81       	ldd	r21, Z+5	; 0x05
     dfc:	84 17       	cp	r24, r20
     dfe:	95 07       	cpc	r25, r21
     e00:	18 f0       	brcs	.+6      	; 0xe08 <rbu8_length+0x16>
	//We are not currently wrapped around the end of the buffer, so we are using the space between the head and tail
	{
		return buffer->head - buffer->tail;
     e02:	84 1b       	sub	r24, r20
     e04:	95 0b       	sbc	r25, r21
     e06:	08 95       	ret
	}
	else
	//We have wrapped around the end of the buffer, so subtract the unused space between the head and tail
	{
		return buffer->array_length - (buffer->tail - buffer->head);
     e08:	20 81       	ld	r18, Z
     e0a:	31 81       	ldd	r19, Z+1	; 0x01
     e0c:	82 0f       	add	r24, r18
     e0e:	93 1f       	adc	r25, r19
     e10:	84 1b       	sub	r24, r20
     e12:	95 0b       	sbc	r25, r21
	}
}
     e14:	08 95       	ret

00000e16 <rbu8_read>:
	length - number of bytes to be read
	Return values
	* 0 - success
	* 1 - the buffer doesn't have length bytes of data in it, but dest now has everything that was in there, null-terminated
*/
{
     e16:	8f 92       	push	r8
     e18:	9f 92       	push	r9
     e1a:	af 92       	push	r10
     e1c:	bf 92       	push	r11
     e1e:	cf 92       	push	r12
     e20:	df 92       	push	r13
     e22:	ef 92       	push	r14
     e24:	ff 92       	push	r15
     e26:	0f 93       	push	r16
     e28:	1f 93       	push	r17
     e2a:	cf 93       	push	r28
     e2c:	df 93       	push	r29
     e2e:	8c 01       	movw	r16, r24
     e30:	6a 01       	movw	r12, r20
	uint16_t index = buffer->tail;
     e32:	dc 01       	movw	r26, r24
     e34:	14 96       	adiw	r26, 0x04	; 4
     e36:	cd 91       	ld	r28, X+
     e38:	dc 91       	ld	r29, X
     e3a:	15 97       	sbiw	r26, 0x05	; 5
     e3c:	e6 2e       	mov	r14, r22
     e3e:	f7 2e       	mov	r15, r23
	uint16_t i = 0;
	for (i = 0; i < min(rbu8_length(buffer), length); i++)
     e40:	a1 2c       	mov	r10, r1
     e42:	b1 2c       	mov	r11, r1
     e44:	84 2e       	mov	r8, r20
     e46:	9d 2c       	mov	r9, r13
     e48:	18 c0       	rjmp	.+48     	; 0xe7a <rbu8_read+0x64>
	{

		dest[i] = buffer->buffer[index];
     e4a:	d8 01       	movw	r26, r16
     e4c:	16 96       	adiw	r26, 0x06	; 6
     e4e:	ed 91       	ld	r30, X+
     e50:	fc 91       	ld	r31, X
     e52:	17 97       	sbiw	r26, 0x07	; 7
     e54:	ec 0f       	add	r30, r28
     e56:	fd 1f       	adc	r31, r29
     e58:	80 81       	ld	r24, Z
     e5a:	f7 01       	movw	r30, r14
     e5c:	81 93       	st	Z+, r24
     e5e:	7f 01       	movw	r14, r30
		if (index == buffer->array_length - 1) //Reset if we've hit the end
     e60:	8d 91       	ld	r24, X+
     e62:	9c 91       	ld	r25, X
     e64:	01 97       	sbiw	r24, 0x01	; 1
     e66:	c8 17       	cp	r28, r24
     e68:	d9 07       	cpc	r29, r25
     e6a:	11 f0       	breq	.+4      	; 0xe70 <rbu8_read+0x5a>
		{
			index = 0;
		}
		else
		{
			index++;
     e6c:	21 96       	adiw	r28, 0x01	; 1
     e6e:	02 c0       	rjmp	.+4      	; 0xe74 <rbu8_read+0x5e>
	{

		dest[i] = buffer->buffer[index];
		if (index == buffer->array_length - 1) //Reset if we've hit the end
		{
			index = 0;
     e70:	c0 e0       	ldi	r28, 0x00	; 0
     e72:	d0 e0       	ldi	r29, 0x00	; 0
	* 1 - the buffer doesn't have length bytes of data in it, but dest now has everything that was in there, null-terminated
*/
{
	uint16_t index = buffer->tail;
	uint16_t i = 0;
	for (i = 0; i < min(rbu8_length(buffer), length); i++)
     e74:	ff ef       	ldi	r31, 0xFF	; 255
     e76:	af 1a       	sub	r10, r31
     e78:	bf 0a       	sbc	r11, r31
     e7a:	c8 01       	movw	r24, r16
     e7c:	ba df       	rcall	.-140    	; 0xdf2 <rbu8_length>
     e7e:	9c 01       	movw	r18, r24
     e80:	c8 16       	cp	r12, r24
     e82:	d9 06       	cpc	r13, r25
     e84:	10 f4       	brcc	.+4      	; 0xe8a <rbu8_read+0x74>
     e86:	28 2d       	mov	r18, r8
     e88:	39 2d       	mov	r19, r9
     e8a:	a2 16       	cp	r10, r18
     e8c:	b3 06       	cpc	r11, r19
     e8e:	e8 f2       	brcs	.-70     	; 0xe4a <rbu8_read+0x34>
     e90:	21 e0       	ldi	r18, 0x01	; 1
     e92:	8c 15       	cp	r24, r12
     e94:	9d 05       	cpc	r25, r13
     e96:	08 f0       	brcs	.+2      	; 0xe9a <rbu8_read+0x84>
     e98:	20 e0       	ldi	r18, 0x00	; 0
	}
	if (length > rbu8_length(buffer))
		return 1;
	else
		return 0;
}
     e9a:	82 2f       	mov	r24, r18
     e9c:	df 91       	pop	r29
     e9e:	cf 91       	pop	r28
     ea0:	1f 91       	pop	r17
     ea2:	0f 91       	pop	r16
     ea4:	ff 90       	pop	r15
     ea6:	ef 90       	pop	r14
     ea8:	df 90       	pop	r13
     eaa:	cf 90       	pop	r12
     eac:	bf 90       	pop	r11
     eae:	af 90       	pop	r10
     eb0:	9f 90       	pop	r9
     eb2:	8f 90       	pop	r8
     eb4:	08 95       	ret

00000eb6 <rbu8_delete_oldest>:

void rbu8_delete_oldest(RingBufferu8_t* buffer, uint16_t length)
/*	Deletes data from the ring buffer
	All it really has to do is move buffer->tail up length bytes or until one byte below buffer->head, whichever is lower
*/
{
     eb6:	0f 93       	push	r16
     eb8:	1f 93       	push	r17
     eba:	cf 93       	push	r28
     ebc:	df 93       	push	r29
     ebe:	ec 01       	movw	r28, r24
     ec0:	8b 01       	movw	r16, r22
	uint16_t move_distance = min(length, rbu8_length(buffer));
     ec2:	97 df       	rcall	.-210    	; 0xdf2 <rbu8_length>
     ec4:	9c 01       	movw	r18, r24
     ec6:	08 17       	cp	r16, r24
     ec8:	19 07       	cpc	r17, r25
     eca:	08 f4       	brcc	.+2      	; 0xece <rbu8_delete_oldest+0x18>
     ecc:	98 01       	movw	r18, r16
	if (move_distance >= rbu8_length(buffer))
     ece:	28 17       	cp	r18, r24
     ed0:	39 07       	cpc	r19, r25
     ed2:	60 f0       	brcs	.+24     	; 0xeec <rbu8_delete_oldest+0x36>
	{
		buffer->tail = (buffer->tail + move_distance) % buffer->array_length; //Modulus is so that we don't point to above the buffer's location
     ed4:	8c 81       	ldd	r24, Y+4	; 0x04
     ed6:	9d 81       	ldd	r25, Y+5	; 0x05
     ed8:	82 0f       	add	r24, r18
     eda:	93 1f       	adc	r25, r19
     edc:	68 81       	ld	r22, Y
     ede:	79 81       	ldd	r23, Y+1	; 0x01
     ee0:	ce d4       	rcall	.+2460   	; 0x187e <__udivmodhi4>
     ee2:	8c 83       	std	Y+4, r24	; 0x04
     ee4:	9d 83       	std	Y+5, r25	; 0x05
		buffer->head = buffer->tail;
     ee6:	8a 83       	std	Y+2, r24	; 0x02
     ee8:	9b 83       	std	Y+3, r25	; 0x03
     eea:	09 c0       	rjmp	.+18     	; 0xefe <rbu8_delete_oldest+0x48>
	}
	else
	{
		buffer->tail = (buffer->tail + move_distance) % buffer->array_length; //Modulus is so that we don't point to above the buffer's location
     eec:	8c 81       	ldd	r24, Y+4	; 0x04
     eee:	9d 81       	ldd	r25, Y+5	; 0x05
     ef0:	82 0f       	add	r24, r18
     ef2:	93 1f       	adc	r25, r19
     ef4:	68 81       	ld	r22, Y
     ef6:	79 81       	ldd	r23, Y+1	; 0x01
     ef8:	c2 d4       	rcall	.+2436   	; 0x187e <__udivmodhi4>
     efa:	8c 83       	std	Y+4, r24	; 0x04
     efc:	9d 83       	std	Y+5, r25	; 0x05
	}
}
     efe:	df 91       	pop	r29
     f00:	cf 91       	pop	r28
     f02:	1f 91       	pop	r17
     f04:	0f 91       	pop	r16
     f06:	08 95       	ret

00000f08 <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
     f08:	68 2f       	mov	r22, r24
	if (ptr_put(stdio_base, c) < 0) {
     f0a:	80 91 fc 20 	lds	r24, 0x20FC	; 0x8020fc <stdio_base>
     f0e:	90 91 fd 20 	lds	r25, 0x20FD	; 0x8020fd <stdio_base+0x1>
     f12:	e0 91 fa 20 	lds	r30, 0x20FA	; 0x8020fa <ptr_put>
     f16:	f0 91 fb 20 	lds	r31, 0x20FB	; 0x8020fb <ptr_put+0x1>
     f1a:	09 95       	icall
     f1c:	99 23       	and	r25, r25
     f1e:	1c f0       	brlt	.+6      	; 0xf26 <_write+0x1e>
		return -1;
	}
	return 1;
     f20:	81 e0       	ldi	r24, 0x01	; 1
     f22:	90 e0       	ldi	r25, 0x00	; 0
     f24:	08 95       	ret
int _write (char c, int *f);

int _write (char c, int *f)
{
	if (ptr_put(stdio_base, c) < 0) {
		return -1;
     f26:	8f ef       	ldi	r24, 0xFF	; 255
     f28:	9f ef       	ldi	r25, 0xFF	; 255
	}
	return 1;
}
     f2a:	08 95       	ret

00000f2c <ioport_configure_port_pin>:
#include "ioport_compat.h"

#if defined(IOPORT_XMEGA_COMPAT)
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
     f2c:	cf 93       	push	r28
     f2e:	df 93       	push	r29
     f30:	fc 01       	movw	r30, r24
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
     f32:	20 e0       	ldi	r18, 0x00	; 0
     f34:	30 e0       	ldi	r19, 0x00	; 0
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
		if (pin_mask & (1 << pin)) {
     f36:	c6 2f       	mov	r28, r22
     f38:	d0 e0       	ldi	r29, 0x00	; 0
     f3a:	de 01       	movw	r26, r28
     f3c:	02 2e       	mov	r0, r18
     f3e:	02 c0       	rjmp	.+4      	; 0xf44 <ioport_configure_port_pin+0x18>
     f40:	b5 95       	asr	r27
     f42:	a7 95       	ror	r26
     f44:	0a 94       	dec	r0
     f46:	e2 f7       	brpl	.-8      	; 0xf40 <ioport_configure_port_pin+0x14>
     f48:	a0 fd       	sbrc	r26, 0
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
     f4a:	50 8b       	std	Z+16, r21	; 0x10
     f4c:	2f 5f       	subi	r18, 0xFF	; 255
     f4e:	3f 4f       	sbci	r19, 0xFF	; 255
     f50:	31 96       	adiw	r30, 0x01	; 1
void ioport_configure_port_pin(void *port, pin_mask_t pin_mask,
		port_pin_flags_t flags)
{
	uint8_t pin;

	for (pin = 0; pin < 8; pin++) {
     f52:	28 30       	cpi	r18, 0x08	; 8
     f54:	31 05       	cpc	r19, r1
     f56:	89 f7       	brne	.-30     	; 0xf3a <ioport_configure_port_pin+0xe>
		if (pin_mask & (1 << pin)) {
			*((uint8_t *)port + PORT_PIN0CTRL + pin) = flags >> 8;
		}
	}
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
     f58:	40 ff       	sbrs	r20, 0
     f5a:	0a c0       	rjmp	.+20     	; 0xf70 <ioport_configure_port_pin+0x44>
		if (flags & IOPORT_INIT_HIGH) {
     f5c:	41 ff       	sbrs	r20, 1
     f5e:	03 c0       	rjmp	.+6      	; 0xf66 <ioport_configure_port_pin+0x3a>
			*((uint8_t *)port + PORT_OUTSET) = pin_mask;
     f60:	fc 01       	movw	r30, r24
     f62:	65 83       	std	Z+5, r22	; 0x05
     f64:	02 c0       	rjmp	.+4      	; 0xf6a <ioport_configure_port_pin+0x3e>
		} else {
			*((uint8_t *)port + PORT_OUTCLR) = pin_mask;
     f66:	fc 01       	movw	r30, r24
     f68:	66 83       	std	Z+6, r22	; 0x06
		}

		*((uint8_t *)port + PORT_DIRSET) = pin_mask;
     f6a:	fc 01       	movw	r30, r24
     f6c:	61 83       	std	Z+1, r22	; 0x01
     f6e:	02 c0       	rjmp	.+4      	; 0xf74 <ioport_configure_port_pin+0x48>
	} else {
		*((uint8_t *)port + PORT_DIRCLR) = pin_mask;
     f70:	fc 01       	movw	r30, r24
     f72:	62 83       	std	Z+2, r22	; 0x02
	}
}
     f74:	df 91       	pop	r29
     f76:	cf 91       	pop	r28
     f78:	08 95       	ret

00000f7a <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
     f7a:	cf 93       	push	r28
     f7c:	df 93       	push	r29
     f7e:	00 d0       	rcall	.+0      	; 0xf80 <sysclk_init+0x6>
     f80:	cd b7       	in	r28, 0x3d	; 61
     f82:	de b7       	in	r29, 0x3e	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
     f84:	8f ef       	ldi	r24, 0xFF	; 255
     f86:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
     f8a:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
     f8e:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
     f92:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
     f96:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
     f9a:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
     f9e:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     fa2:	8f b7       	in	r24, 0x3f	; 63
     fa4:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
     fa6:	f8 94       	cli
	return flags;
     fa8:	9a 81       	ldd	r25, Y+2	; 0x02
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
     faa:	e0 e5       	ldi	r30, 0x50	; 80
     fac:	f0 e0       	ldi	r31, 0x00	; 0
     fae:	80 81       	ld	r24, Z
     fb0:	82 60       	ori	r24, 0x02	; 2
     fb2:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     fb4:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     fb6:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
     fb8:	81 ff       	sbrs	r24, 1
     fba:	fd cf       	rjmp	.-6      	; 0xfb6 <sysclk_init+0x3c>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
     fbc:	61 e0       	ldi	r22, 0x01	; 1
     fbe:	80 e4       	ldi	r24, 0x40	; 64
     fc0:	90 e0       	ldi	r25, 0x00	; 0
     fc2:	25 d0       	rcall	.+74     	; 0x100e <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     fc4:	8f b7       	in	r24, 0x3f	; 63
     fc6:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     fc8:	f8 94       	cli
	return flags;
     fca:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
     fcc:	e0 e5       	ldi	r30, 0x50	; 80
     fce:	f0 e0       	ldi	r31, 0x00	; 0
     fd0:	80 81       	ld	r24, Z
     fd2:	8e 7f       	andi	r24, 0xFE	; 254
     fd4:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     fd6:	9f bf       	out	0x3f, r25	; 63
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
     fd8:	0f 90       	pop	r0
     fda:	0f 90       	pop	r0
     fdc:	df 91       	pop	r29
     fde:	cf 91       	pop	r28
     fe0:	08 95       	ret

00000fe2 <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
     fe2:	cf 93       	push	r28
     fe4:	df 93       	push	r29
     fe6:	1f 92       	push	r1
     fe8:	cd b7       	in	r28, 0x3d	; 61
     fea:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     fec:	9f b7       	in	r25, 0x3f	; 63
     fee:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     ff0:	f8 94       	cli
	return flags;
     ff2:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
     ff4:	e8 2f       	mov	r30, r24
     ff6:	f0 e0       	ldi	r31, 0x00	; 0
     ff8:	e0 59       	subi	r30, 0x90	; 144
     ffa:	ff 4f       	sbci	r31, 0xFF	; 255
     ffc:	60 95       	com	r22
     ffe:	80 81       	ld	r24, Z
    1000:	68 23       	and	r22, r24
    1002:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1004:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    1006:	0f 90       	pop	r0
    1008:	df 91       	pop	r29
    100a:	cf 91       	pop	r28
    100c:	08 95       	ret

0000100e <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    100e:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    1010:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    1012:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    1014:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    1016:	60 83       	st	Z, r22
	ret                             // Return to caller
    1018:	08 95       	ret

0000101a <__portable_avr_delay_cycles>:
{
	
}

void buzzer_setup(void)
{
    101a:	04 c0       	rjmp	.+8      	; 0x1024 <__portable_avr_delay_cycles+0xa>
    101c:	61 50       	subi	r22, 0x01	; 1
    101e:	71 09       	sbc	r23, r1
    1020:	81 09       	sbc	r24, r1
    1022:	91 09       	sbc	r25, r1
    1024:	61 15       	cp	r22, r1
    1026:	71 05       	cpc	r23, r1
    1028:	81 05       	cpc	r24, r1
    102a:	91 05       	cpc	r25, r1
    102c:	b9 f7       	brne	.-18     	; 0x101c <__portable_avr_delay_cycles+0x2>
    102e:	08 95       	ret

00001030 <__vector_47>:
    1030:	1f 92       	push	r1
    1032:	0f 92       	push	r0
    1034:	0f b6       	in	r0, 0x3f	; 63
    1036:	0f 92       	push	r0
    1038:	11 24       	eor	r1, r1
    103a:	8f 93       	push	r24
    103c:	80 91 fe 20 	lds	r24, 0x20FE	; 0x8020fe <isr_buzzer_duty>
    1040:	88 23       	and	r24, r24
    1042:	19 f0       	breq	.+6      	; 0x104a <__vector_47+0x1a>
    1044:	81 30       	cpi	r24, 0x01	; 1
    1046:	29 f0       	breq	.+10     	; 0x1052 <__vector_47+0x22>
    1048:	08 c0       	rjmp	.+16     	; 0x105a <__vector_47+0x2a>
    104a:	80 e1       	ldi	r24, 0x10	; 16
    104c:	80 93 66 06 	sts	0x0666, r24	; 0x800666 <__TEXT_REGION_LENGTH__+0x700666>
    1050:	07 c0       	rjmp	.+14     	; 0x1060 <__vector_47+0x30>
    1052:	80 e1       	ldi	r24, 0x10	; 16
    1054:	80 93 67 06 	sts	0x0667, r24	; 0x800667 <__TEXT_REGION_LENGTH__+0x700667>
    1058:	03 c0       	rjmp	.+6      	; 0x1060 <__vector_47+0x30>
    105a:	80 e1       	ldi	r24, 0x10	; 16
    105c:	80 93 65 06 	sts	0x0665, r24	; 0x800665 <__TEXT_REGION_LENGTH__+0x700665>
    1060:	8f 91       	pop	r24
    1062:	0f 90       	pop	r0
    1064:	0f be       	out	0x3f, r0	; 63
    1066:	0f 90       	pop	r0
    1068:	1f 90       	pop	r1
    106a:	18 95       	reti

0000106c <__vector_25>:
    106c:	1f 92       	push	r1
    106e:	0f 92       	push	r0
    1070:	0f b6       	in	r0, 0x3f	; 63
    1072:	0f 92       	push	r0
    1074:	11 24       	eor	r1, r1
    1076:	2f 93       	push	r18
    1078:	3f 93       	push	r19
    107a:	4f 93       	push	r20
    107c:	5f 93       	push	r21
    107e:	6f 93       	push	r22
    1080:	7f 93       	push	r23
    1082:	8f 93       	push	r24
    1084:	9f 93       	push	r25
    1086:	af 93       	push	r26
    1088:	bf 93       	push	r27
    108a:	ef 93       	push	r30
    108c:	ff 93       	push	r31
    108e:	cf 93       	push	r28
    1090:	df 93       	push	r29
    1092:	1f 92       	push	r1
    1094:	cd b7       	in	r28, 0x3d	; 61
    1096:	de b7       	in	r29, 0x3e	; 62
    1098:	80 91 a0 08 	lds	r24, 0x08A0	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>
    109c:	89 83       	std	Y+1, r24	; 0x01
    109e:	41 e0       	ldi	r20, 0x01	; 1
    10a0:	50 e0       	ldi	r21, 0x00	; 0
    10a2:	be 01       	movw	r22, r28
    10a4:	6f 5f       	subi	r22, 0xFF	; 255
    10a6:	7f 4f       	sbci	r23, 0xFF	; 255
    10a8:	8f ef       	ldi	r24, 0xFF	; 255
    10aa:	90 e2       	ldi	r25, 0x20	; 32
    10ac:	69 de       	rcall	.-814    	; 0xd80 <rbu8_write>
    10ae:	0f 90       	pop	r0
    10b0:	df 91       	pop	r29
    10b2:	cf 91       	pop	r28
    10b4:	ff 91       	pop	r31
    10b6:	ef 91       	pop	r30
    10b8:	bf 91       	pop	r27
    10ba:	af 91       	pop	r26
    10bc:	9f 91       	pop	r25
    10be:	8f 91       	pop	r24
    10c0:	7f 91       	pop	r23
    10c2:	6f 91       	pop	r22
    10c4:	5f 91       	pop	r21
    10c6:	4f 91       	pop	r20
    10c8:	3f 91       	pop	r19
    10ca:	2f 91       	pop	r18
    10cc:	0f 90       	pop	r0
    10ce:	0f be       	out	0x3f, r0	; 63
    10d0:	0f 90       	pop	r0
    10d2:	1f 90       	pop	r1
    10d4:	18 95       	reti

000010d6 <config_LEDs_and_buzzer>:
    10d6:	0f 93       	push	r16
    10d8:	1f 93       	push	r17
    10da:	81 30       	cpi	r24, 0x01	; 1
    10dc:	79 f4       	brne	.+30     	; 0x10fc <config_LEDs_and_buzzer+0x26>
    10de:	00 e0       	ldi	r16, 0x00	; 0
    10e0:	10 e0       	ldi	r17, 0x00	; 0
    10e2:	20 e0       	ldi	r18, 0x00	; 0
    10e4:	3f e3       	ldi	r19, 0x3F	; 63
    10e6:	40 e0       	ldi	r20, 0x00	; 0
    10e8:	50 e0       	ldi	r21, 0x00	; 0
    10ea:	60 ea       	ldi	r22, 0xA0	; 160
    10ec:	70 e4       	ldi	r23, 0x40	; 64
    10ee:	80 e0       	ldi	r24, 0x00	; 0
    10f0:	98 e0       	ldi	r25, 0x08	; 8
    10f2:	55 dc       	rcall	.-1878   	; 0x99e <TC_config>
    10f4:	81 e0       	ldi	r24, 0x01	; 1
    10f6:	80 93 fe 20 	sts	0x20FE, r24	; 0x8020fe <isr_buzzer_duty>
    10fa:	0d c0       	rjmp	.+26     	; 0x1116 <config_LEDs_and_buzzer+0x40>
    10fc:	00 e0       	ldi	r16, 0x00	; 0
    10fe:	10 e0       	ldi	r17, 0x00	; 0
    1100:	20 e0       	ldi	r18, 0x00	; 0
    1102:	3f e3       	ldi	r19, 0x3F	; 63
    1104:	40 e0       	ldi	r20, 0x00	; 0
    1106:	50 e0       	ldi	r21, 0x00	; 0
    1108:	60 e8       	ldi	r22, 0x80	; 128
    110a:	7f e3       	ldi	r23, 0x3F	; 63
    110c:	80 e0       	ldi	r24, 0x00	; 0
    110e:	98 e0       	ldi	r25, 0x08	; 8
    1110:	46 dc       	rcall	.-1908   	; 0x99e <TC_config>
    1112:	10 92 fe 20 	sts	0x20FE, r1	; 0x8020fe <isr_buzzer_duty>
    1116:	1f 91       	pop	r17
    1118:	0f 91       	pop	r16
    111a:	08 95       	ret

0000111c <pin_setup>:
	
}

void pin_setup(void)
{
    111c:	ef 92       	push	r14
    111e:	ff 92       	push	r15
    1120:	0f 93       	push	r16
    1122:	1f 93       	push	r17
    1124:	cf 93       	push	r28
    1126:	41 e0       	ldi	r20, 0x01	; 1
    1128:	50 e0       	ldi	r21, 0x00	; 0
    112a:	60 e2       	ldi	r22, 0x20	; 32
    112c:	80 e4       	ldi	r24, 0x40	; 64
    112e:	96 e0       	ldi	r25, 0x06	; 6
    1130:	fd de       	rcall	.-518    	; 0xf2c <ioport_configure_port_pin>
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    1132:	00 e4       	ldi	r16, 0x40	; 64
    1134:	16 e0       	ldi	r17, 0x06	; 6
    1136:	80 e2       	ldi	r24, 0x20	; 32
    1138:	f8 01       	movw	r30, r16
    113a:	86 83       	std	Z+6, r24	; 0x06
    113c:	41 e0       	ldi	r20, 0x01	; 1
    113e:	50 e0       	ldi	r21, 0x00	; 0
    1140:	61 e0       	ldi	r22, 0x01	; 1
    1142:	80 e0       	ldi	r24, 0x00	; 0
    1144:	96 e0       	ldi	r25, 0x06	; 6
    1146:	f2 de       	rcall	.-540    	; 0xf2c <ioport_configure_port_pin>
    1148:	c1 e0       	ldi	r28, 0x01	; 1
    114a:	c0 93 06 06 	sts	0x0606, r28	; 0x800606 <__TEXT_REGION_LENGTH__+0x700606>
    114e:	41 e0       	ldi	r20, 0x01	; 1
    1150:	50 e0       	ldi	r21, 0x00	; 0
    1152:	61 e0       	ldi	r22, 0x01	; 1
    1154:	80 e4       	ldi	r24, 0x40	; 64
    1156:	96 e0       	ldi	r25, 0x06	; 6
    1158:	e9 de       	rcall	.-558    	; 0xf2c <ioport_configure_port_pin>
    115a:	f8 01       	movw	r30, r16
    115c:	c6 83       	std	Z+6, r28	; 0x06
    115e:	41 e0       	ldi	r20, 0x01	; 1
    1160:	50 e0       	ldi	r21, 0x00	; 0
    1162:	61 e0       	ldi	r22, 0x01	; 1
    1164:	80 e6       	ldi	r24, 0x60	; 96
    1166:	96 e0       	ldi	r25, 0x06	; 6
    1168:	e1 de       	rcall	.-574    	; 0xf2c <ioport_configure_port_pin>
    116a:	00 e6       	ldi	r16, 0x60	; 96
    116c:	16 e0       	ldi	r17, 0x06	; 6
    116e:	f8 01       	movw	r30, r16
    1170:	c6 83       	std	Z+6, r28	; 0x06
    1172:	41 e0       	ldi	r20, 0x01	; 1
    1174:	50 e0       	ldi	r21, 0x00	; 0
    1176:	62 e0       	ldi	r22, 0x02	; 2
    1178:	80 e8       	ldi	r24, 0x80	; 128
    117a:	96 e0       	ldi	r25, 0x06	; 6
    117c:	d7 de       	rcall	.-594    	; 0xf2c <ioport_configure_port_pin>
    117e:	0f 2e       	mov	r0, r31
    1180:	f0 e8       	ldi	r31, 0x80	; 128
    1182:	ef 2e       	mov	r14, r31
    1184:	f6 e0       	ldi	r31, 0x06	; 6
    1186:	ff 2e       	mov	r15, r31
    1188:	f0 2d       	mov	r31, r0
    118a:	82 e0       	ldi	r24, 0x02	; 2
    118c:	f7 01       	movw	r30, r14
    118e:	86 83       	std	Z+6, r24	; 0x06
    1190:	41 e0       	ldi	r20, 0x01	; 1
    1192:	50 e0       	ldi	r21, 0x00	; 0
    1194:	61 e0       	ldi	r22, 0x01	; 1
    1196:	80 e8       	ldi	r24, 0x80	; 128
    1198:	96 e0       	ldi	r25, 0x06	; 6
    119a:	c8 de       	rcall	.-624    	; 0xf2c <ioport_configure_port_pin>
    119c:	f7 01       	movw	r30, r14
    119e:	c6 83       	std	Z+6, r28	; 0x06
    11a0:	41 e0       	ldi	r20, 0x01	; 1
    11a2:	50 e0       	ldi	r21, 0x00	; 0
    11a4:	60 e1       	ldi	r22, 0x10	; 16
    11a6:	80 e6       	ldi	r24, 0x60	; 96
    11a8:	96 e0       	ldi	r25, 0x06	; 6
    11aa:	c0 de       	rcall	.-640    	; 0xf2c <ioport_configure_port_pin>
    11ac:	80 e1       	ldi	r24, 0x10	; 16
    11ae:	f8 01       	movw	r30, r16
    11b0:	86 83       	std	Z+6, r24	; 0x06
	gpio_configure_pin(EMATCH_BACKUP_PIN, IOPORT_DIR_OUTPUT);
	gpio_set_pin_low(EMATCH_BACKUP_PIN);
	
	gpio_configure_pin(BUZZER_CTRL_PIN, IOPORT_DIR_OUTPUT);
	gpio_set_pin_low(BUZZER_CTRL_PIN);
}
    11b2:	cf 91       	pop	r28
    11b4:	1f 91       	pop	r17
    11b6:	0f 91       	pop	r16
    11b8:	ff 90       	pop	r15
    11ba:	ef 90       	pop	r14
    11bc:	08 95       	ret

000011be <getnextcmd>:

devicecommand getnextcmd(void)
{
    11be:	0f 93       	push	r16
    11c0:	1f 93       	push	r17
    11c2:	cf 93       	push	r28
    11c4:	df 93       	push	r29
    11c6:	cd b7       	in	r28, 0x3d	; 61
    11c8:	de b7       	in	r29, 0x3e	; 62
    11ca:	c5 54       	subi	r28, 0x45	; 69
    11cc:	d1 09       	sbc	r29, r1
    11ce:	cd bf       	out	0x3d, r28	; 61
    11d0:	de bf       	out	0x3e, r29	; 62
	uint8_t buffer[TWICE_LONGEST_VALID_CMD + 1] = {0};
    11d2:	8e 01       	movw	r16, r28
    11d4:	0f 5f       	subi	r16, 0xFF	; 255
    11d6:	1f 4f       	sbci	r17, 0xFF	; 255
    11d8:	85 e4       	ldi	r24, 0x45	; 69
    11da:	f8 01       	movw	r30, r16
    11dc:	11 92       	st	Z+, r1
    11de:	8a 95       	dec	r24
    11e0:	e9 f7       	brne	.-6      	; 0x11dc <getnextcmd+0x1e>
	rbu8_read(&xbee_input_buff, buffer, TWICE_LONGEST_VALID_CMD);
    11e2:	44 e4       	ldi	r20, 0x44	; 68
    11e4:	50 e0       	ldi	r21, 0x00	; 0
    11e6:	b8 01       	movw	r22, r16
    11e8:	8f ef       	ldi	r24, 0xFF	; 255
    11ea:	90 e2       	ldi	r25, 0x20	; 32
    11ec:	14 de       	rcall	.-984    	; 0xe16 <rbu8_read>
	uint8_t* cmd_start = (uint8_t*)strstr((const char*)buffer, CMD_UNIFORM_PRECURSOR); //Find when first possible command begins
    11ee:	6d e0       	ldi	r22, 0x0D	; 13
    11f0:	70 e2       	ldi	r23, 0x20	; 32
    11f2:	c8 01       	movw	r24, r16
    11f4:	87 d3       	rcall	.+1806   	; 0x1904 <strstr>
    11f6:	8c 01       	movw	r16, r24
	if (cmd_start == NULL) //No command starting within this buffer, scrap it all
    11f8:	00 97       	sbiw	r24, 0x00	; 0
    11fa:	79 f4       	brne	.+30     	; 0x121a <getnextcmd+0x5c>
	{
		rbu8_delete_oldest(&xbee_input_buff, strlen((const char*)buffer));
    11fc:	de 01       	movw	r26, r28
    11fe:	11 96       	adiw	r26, 0x01	; 1
    1200:	fd 01       	movw	r30, r26
    1202:	01 90       	ld	r0, Z+
    1204:	00 20       	and	r0, r0
    1206:	e9 f7       	brne	.-6      	; 0x1202 <getnextcmd+0x44>
    1208:	31 97       	sbiw	r30, 0x01	; 1
    120a:	bf 01       	movw	r22, r30
    120c:	6a 1b       	sub	r22, r26
    120e:	7b 0b       	sbc	r23, r27
    1210:	8f ef       	ldi	r24, 0xFF	; 255
    1212:	90 e2       	ldi	r25, 0x20	; 32
    1214:	50 de       	rcall	.-864    	; 0xeb6 <rbu8_delete_oldest>
		return CMD_INVALID;
    1216:	80 e0       	ldi	r24, 0x00	; 0
    1218:	74 c0       	rjmp	.+232    	; 0x1302 <getnextcmd+0x144>
	}
	//Otherwise, there may be a valid command somewhere in here. Check for it
	if (memcmp(cmd_start, STR_CMD_GET_VERSION, strlen(STR_CMD_GET_VERSION)) == 0)
    121a:	41 e2       	ldi	r20, 0x21	; 33
    121c:	50 e0       	ldi	r21, 0x00	; 0
    121e:	65 e1       	ldi	r22, 0x15	; 21
    1220:	70 e2       	ldi	r23, 0x20	; 32
    1222:	63 d3       	rcall	.+1734   	; 0x18ea <memcmp>
    1224:	89 2b       	or	r24, r25
    1226:	51 f4       	brne	.+20     	; 0x123c <getnextcmd+0x7e>
	{
		rbu8_delete_oldest(&xbee_input_buff, (uint16_t)cmd_start - (uint16_t)buffer + strlen(STR_CMD_GET_VERSION)); //Delete everything through the end of the CMD
    1228:	b8 01       	movw	r22, r16
    122a:	6c 1b       	sub	r22, r28
    122c:	7d 0b       	sbc	r23, r29
    122e:	60 5e       	subi	r22, 0xE0	; 224
    1230:	7f 4f       	sbci	r23, 0xFF	; 255
    1232:	8f ef       	ldi	r24, 0xFF	; 255
    1234:	90 e2       	ldi	r25, 0x20	; 32
    1236:	3f de       	rcall	.-898    	; 0xeb6 <rbu8_delete_oldest>
		return CMD_GET_VERSION;
    1238:	81 e0       	ldi	r24, 0x01	; 1
    123a:	63 c0       	rjmp	.+198    	; 0x1302 <getnextcmd+0x144>
	}
	else if (memcmp(cmd_start, STR_CMD_ARM, strlen(STR_CMD_ARM)) == 0)
    123c:	4f e1       	ldi	r20, 0x1F	; 31
    123e:	50 e0       	ldi	r21, 0x00	; 0
    1240:	67 e3       	ldi	r22, 0x37	; 55
    1242:	70 e2       	ldi	r23, 0x20	; 32
    1244:	c8 01       	movw	r24, r16
    1246:	51 d3       	rcall	.+1698   	; 0x18ea <memcmp>
    1248:	89 2b       	or	r24, r25
    124a:	51 f4       	brne	.+20     	; 0x1260 <getnextcmd+0xa2>
	{
		rbu8_delete_oldest(&xbee_input_buff, (uint16_t)cmd_start - (uint16_t)buffer + strlen(STR_CMD_ARM)); //Delete everything through the end of the CMD
    124c:	b8 01       	movw	r22, r16
    124e:	6c 1b       	sub	r22, r28
    1250:	7d 0b       	sbc	r23, r29
    1252:	62 5e       	subi	r22, 0xE2	; 226
    1254:	7f 4f       	sbci	r23, 0xFF	; 255
    1256:	8f ef       	ldi	r24, 0xFF	; 255
    1258:	90 e2       	ldi	r25, 0x20	; 32
    125a:	2d de       	rcall	.-934    	; 0xeb6 <rbu8_delete_oldest>
		return CMD_ARM;
    125c:	82 e0       	ldi	r24, 0x02	; 2
	}
	else if (memcmp(cmd_start, STR_CMD_DISARM, strlen(STR_CMD_DISARM)) == 0)
    125e:	51 c0       	rjmp	.+162    	; 0x1302 <getnextcmd+0x144>
    1260:	42 e2       	ldi	r20, 0x22	; 34
    1262:	50 e0       	ldi	r21, 0x00	; 0
    1264:	67 e5       	ldi	r22, 0x57	; 87
    1266:	70 e2       	ldi	r23, 0x20	; 32
    1268:	c8 01       	movw	r24, r16
    126a:	3f d3       	rcall	.+1662   	; 0x18ea <memcmp>
    126c:	89 2b       	or	r24, r25
	{
		rbu8_delete_oldest(&xbee_input_buff, (uint16_t)cmd_start - (uint16_t)buffer + strlen(STR_CMD_DISARM)); //Delete everything through the end of the CMD
    126e:	51 f4       	brne	.+20     	; 0x1284 <getnextcmd+0xc6>
    1270:	b8 01       	movw	r22, r16
    1272:	6c 1b       	sub	r22, r28
    1274:	7d 0b       	sbc	r23, r29
    1276:	6f 5d       	subi	r22, 0xDF	; 223
    1278:	7f 4f       	sbci	r23, 0xFF	; 255
    127a:	8f ef       	ldi	r24, 0xFF	; 255
    127c:	90 e2       	ldi	r25, 0x20	; 32
		return CMD_DISARM;
    127e:	1b de       	rcall	.-970    	; 0xeb6 <rbu8_delete_oldest>
    1280:	83 e0       	ldi	r24, 0x03	; 3
	}
	else if (memcmp(cmd_start, STR_CMD_FIRE_PRIMARY, strlen(STR_CMD_FIRE_PRIMARY)) == 0)
    1282:	3f c0       	rjmp	.+126    	; 0x1302 <getnextcmd+0x144>
    1284:	4f e1       	ldi	r20, 0x1F	; 31
    1286:	50 e0       	ldi	r21, 0x00	; 0
    1288:	6a e7       	ldi	r22, 0x7A	; 122
    128a:	70 e2       	ldi	r23, 0x20	; 32
    128c:	c8 01       	movw	r24, r16
    128e:	2d d3       	rcall	.+1626   	; 0x18ea <memcmp>
    1290:	89 2b       	or	r24, r25
	{
		rbu8_delete_oldest(&xbee_input_buff, (uint16_t)cmd_start - (uint16_t)buffer + strlen(STR_CMD_FIRE_PRIMARY)); //Delete everything through the end of the CMD
    1292:	51 f4       	brne	.+20     	; 0x12a8 <getnextcmd+0xea>
    1294:	b8 01       	movw	r22, r16
    1296:	6c 1b       	sub	r22, r28
    1298:	7d 0b       	sbc	r23, r29
    129a:	62 5e       	subi	r22, 0xE2	; 226
    129c:	7f 4f       	sbci	r23, 0xFF	; 255
    129e:	8f ef       	ldi	r24, 0xFF	; 255
    12a0:	90 e2       	ldi	r25, 0x20	; 32
		return CMD_FIRE_PRIMARY;
    12a2:	09 de       	rcall	.-1006   	; 0xeb6 <rbu8_delete_oldest>
    12a4:	84 e0       	ldi	r24, 0x04	; 4
	}
	else if (memcmp(cmd_start, STR_CMD_FIRE_BACKUP, strlen(STR_CMD_FIRE_BACKUP)) == 0)
    12a6:	2d c0       	rjmp	.+90     	; 0x1302 <getnextcmd+0x144>
    12a8:	4e e1       	ldi	r20, 0x1E	; 30
    12aa:	50 e0       	ldi	r21, 0x00	; 0
    12ac:	6a e9       	ldi	r22, 0x9A	; 154
    12ae:	70 e2       	ldi	r23, 0x20	; 32
    12b0:	c8 01       	movw	r24, r16
    12b2:	1b d3       	rcall	.+1590   	; 0x18ea <memcmp>
    12b4:	89 2b       	or	r24, r25
	{
		rbu8_delete_oldest(&xbee_input_buff, (uint16_t)cmd_start - (uint16_t)buffer + strlen(STR_CMD_FIRE_BACKUP)); //Delete everything through the end of the CMD
    12b6:	51 f4       	brne	.+20     	; 0x12cc <getnextcmd+0x10e>
    12b8:	b8 01       	movw	r22, r16
    12ba:	6c 1b       	sub	r22, r28
    12bc:	7d 0b       	sbc	r23, r29
    12be:	63 5e       	subi	r22, 0xE3	; 227
    12c0:	7f 4f       	sbci	r23, 0xFF	; 255
    12c2:	8f ef       	ldi	r24, 0xFF	; 255
    12c4:	90 e2       	ldi	r25, 0x20	; 32
    12c6:	f7 dd       	rcall	.-1042   	; 0xeb6 <rbu8_delete_oldest>
		return CMD_FIRE_BACKUP;
    12c8:	85 e0       	ldi	r24, 0x05	; 5
    12ca:	1b c0       	rjmp	.+54     	; 0x1302 <getnextcmd+0x144>
	}
	else //Not a real command
	{
		if (strlen((const char*)buffer) - (cmd_start - buffer) > LONGEST_VALID_CMD) //There's a lot of stuff that isn't a good command
    12cc:	fe 01       	movw	r30, r28
    12ce:	31 96       	adiw	r30, 0x01	; 1
    12d0:	01 90       	ld	r0, Z+
    12d2:	00 20       	and	r0, r0
    12d4:	e9 f7       	brne	.-6      	; 0x12d0 <getnextcmd+0x112>
    12d6:	31 97       	sbiw	r30, 0x01	; 1
    12d8:	e0 1b       	sub	r30, r16
    12da:	f1 0b       	sbc	r31, r17
    12dc:	b3 97       	sbiw	r30, 0x23	; 35
		{
			rbu8_delete_oldest(&xbee_input_buff, (uint16_t)cmd_start - (uint16_t)buffer + 1);
    12de:	40 f0       	brcs	.+16     	; 0x12f0 <getnextcmd+0x132>
    12e0:	b8 01       	movw	r22, r16
    12e2:	6c 1b       	sub	r22, r28
    12e4:	7d 0b       	sbc	r23, r29
    12e6:	8f ef       	ldi	r24, 0xFF	; 255
    12e8:	90 e2       	ldi	r25, 0x20	; 32
		}
		else
		{
			rbu8_delete_oldest(&xbee_input_buff, (uint16_t)cmd_start - (uint16_t)buffer); //Might become a valid command once more comes in
		}
		return CMD_INVALID;
    12ea:	e5 dd       	rcall	.-1078   	; 0xeb6 <rbu8_delete_oldest>
    12ec:	80 e0       	ldi	r24, 0x00	; 0
		{
			rbu8_delete_oldest(&xbee_input_buff, (uint16_t)cmd_start - (uint16_t)buffer + 1);
		}
		else
		{
			rbu8_delete_oldest(&xbee_input_buff, (uint16_t)cmd_start - (uint16_t)buffer); //Might become a valid command once more comes in
    12ee:	09 c0       	rjmp	.+18     	; 0x1302 <getnextcmd+0x144>
    12f0:	ce 01       	movw	r24, r28
    12f2:	01 96       	adiw	r24, 0x01	; 1
    12f4:	b8 01       	movw	r22, r16
    12f6:	68 1b       	sub	r22, r24
    12f8:	79 0b       	sbc	r23, r25
    12fa:	8f ef       	ldi	r24, 0xFF	; 255
    12fc:	90 e2       	ldi	r25, 0x20	; 32
    12fe:	db dd       	rcall	.-1098   	; 0xeb6 <rbu8_delete_oldest>
		}
		return CMD_INVALID;
    1300:	80 e0       	ldi	r24, 0x00	; 0
	}
}
    1302:	cb 5b       	subi	r28, 0xBB	; 187
    1304:	df 4f       	sbci	r29, 0xFF	; 255
    1306:	cd bf       	out	0x3d, r28	; 61
    1308:	de bf       	out	0x3e, r29	; 62
    130a:	df 91       	pop	r29
    130c:	cf 91       	pop	r28
    130e:	1f 91       	pop	r17
    1310:	0f 91       	pop	r16
    1312:	08 95       	ret

00001314 <firing_autosequence>:

void firing_autosequence(port_pin_t ematch_pin)
{
    1314:	af 92       	push	r10
    1316:	bf 92       	push	r11
    1318:	cf 92       	push	r12
    131a:	df 92       	push	r13
    131c:	ef 92       	push	r14
    131e:	ff 92       	push	r15
    1320:	0f 93       	push	r16
    1322:	1f 93       	push	r17
    1324:	cf 93       	push	r28
    1326:	df 93       	push	r29
    1328:	18 2f       	mov	r17, r24
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    132a:	0f 2e       	mov	r0, r31
    132c:	f0 e4       	ldi	r31, 0x40	; 64
    132e:	ef 2e       	mov	r14, r31
    1330:	f6 e0       	ldi	r31, 0x06	; 6
    1332:	ff 2e       	mov	r15, r31
    1334:	f0 2d       	mov	r31, r0
    1336:	68 94       	set
    1338:	bb 24       	eor	r11, r11
    133a:	b5 f8       	bld	r11, 5
    133c:	f7 01       	movw	r30, r14
    133e:	b5 82       	std	Z+5, r11	; 0x05
	//TODO: set buzzer duty cycle to 100%
	set_12V_powered(true);
	delay_s(7); //Charge capacitor bank
    1340:	68 e5       	ldi	r22, 0x58	; 88
    1342:	79 ea       	ldi	r23, 0xA9	; 169
    1344:	89 e3       	ldi	r24, 0x39	; 57
    1346:	92 e0       	ldi	r25, 0x02	; 2
    1348:	68 de       	rcall	.-816    	; 0x101a <__portable_avr_delay_cycles>
    134a:	0f 2e       	mov	r0, r31
    134c:	c1 2c       	mov	r12, r1
    134e:	f6 e0       	ldi	r31, 0x06	; 6
    1350:	df 2e       	mov	r13, r31
    1352:	f0 2d       	mov	r31, r0
    1354:	aa 24       	eor	r10, r10
    1356:	a3 94       	inc	r10
    1358:	f6 01       	movw	r30, r12
    135a:	a5 82       	std	Z+5, r10	; 0x05
	retract_solenoid();
	delay_ms(500); //Provide time for solenoid to physically retract
    135c:	6b ea       	ldi	r22, 0xAB	; 171
    135e:	70 eb       	ldi	r23, 0xB0	; 176
    1360:	88 e2       	ldi	r24, 0x28	; 40
    1362:	90 e0       	ldi	r25, 0x00	; 0
    1364:	5a de       	rcall	.-844    	; 0x101a <__portable_avr_delay_cycles>
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    1366:	c1 2f       	mov	r28, r17
    1368:	c6 95       	lsr	r28
    136a:	c6 95       	lsr	r28
    136c:	c6 95       	lsr	r28
    136e:	f0 e2       	ldi	r31, 0x20	; 32
    1370:	cf 9f       	mul	r28, r31
    1372:	e0 01       	movw	r28, r0
    1374:	11 24       	eor	r1, r1
    1376:	da 5f       	subi	r29, 0xFA	; 250
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    1378:	81 2f       	mov	r24, r17
    137a:	87 70       	andi	r24, 0x07	; 7
    137c:	01 e0       	ldi	r16, 0x01	; 1
    137e:	10 e0       	ldi	r17, 0x00	; 0
    1380:	02 c0       	rjmp	.+4      	; 0x1386 <firing_autosequence+0x72>
    1382:	00 0f       	add	r16, r16
    1384:	11 1f       	adc	r17, r17
    1386:	8a 95       	dec	r24
    1388:	e2 f7       	brpl	.-8      	; 0x1382 <firing_autosequence+0x6e>
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    138a:	0d 83       	std	Y+5, r16	; 0x05
	ioport_set_pin_high(ematch_pin); //Fire E-match
	delay_ms(3000); //Allow time for E-match to fire
    138c:	61 e0       	ldi	r22, 0x01	; 1
    138e:	74 e2       	ldi	r23, 0x24	; 36
    1390:	84 ef       	ldi	r24, 0xF4	; 244
    1392:	90 e0       	ldi	r25, 0x00	; 0
    1394:	42 de       	rcall	.-892    	; 0x101a <__portable_avr_delay_cycles>
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    1396:	0e 83       	std	Y+6, r16	; 0x06
    1398:	f6 01       	movw	r30, r12
    139a:	a6 82       	std	Z+6, r10	; 0x06
    139c:	f7 01       	movw	r30, r14
    139e:	b6 82       	std	Z+6, r11	; 0x06
	ioport_set_pin_low(ematch_pin); //Stop firing
	extend_solenoid(); //De-energize
	set_12V_powered(false); //Stop charging capacitor bank
}
    13a0:	df 91       	pop	r29
    13a2:	cf 91       	pop	r28
    13a4:	1f 91       	pop	r17
    13a6:	0f 91       	pop	r16
    13a8:	ff 90       	pop	r15
    13aa:	ef 90       	pop	r14
    13ac:	df 90       	pop	r13
    13ae:	cf 90       	pop	r12
    13b0:	bf 90       	pop	r11
    13b2:	af 90       	pop	r10
    13b4:	08 95       	ret

000013b6 <main>:
	rbu8_write(&xbee_input_buff, &temp, 1U);
}

int main (void)
{
	sysclk_init();
    13b6:	e1 dd       	rcall	.-1086   	; 0xf7a <sysclk_init>
	pin_setup();
    13b8:	b1 de       	rcall	.-670    	; 0x111c <pin_setup>
    13ba:	22 e1       	ldi	r18, 0x12	; 18
	LED_setup();
	buzzer_setup();
	UART_computer_init(&COMMS_USART, &PORTC, USART_TX_PIN, USART_RX_PIN);
    13bc:	43 e1       	ldi	r20, 0x13	; 19
    13be:	60 e4       	ldi	r22, 0x40	; 64
    13c0:	76 e0       	ldi	r23, 0x06	; 6
    13c2:	80 ea       	ldi	r24, 0xA0	; 160
    13c4:	98 e0       	ldi	r25, 0x08	; 8
    13c6:	36 db       	rcall	.-2452   	; 0xa34 <UART_computer_init>
    13c8:	40 e0       	ldi	r20, 0x00	; 0
	
	devicestate state = STATE_DISARMED;
	devicecommand currentcmd = CMD_INVALID;
	
	//Enable interrupts for serial receive and buzzer control
	TC0_setup(&BUZZER_INTERRUPT_TC, BUZZER_INTERRUPT_SYSCLK_PORT, 0b000);
    13ca:	65 e0       	ldi	r22, 0x05	; 5
    13cc:	80 e0       	ldi	r24, 0x00	; 0
    13ce:	9a e0       	ldi	r25, 0x0A	; 10
    13d0:	0e da       	rcall	.-3044   	; 0x7ee <TC0_setup>
    13d2:	00 e0       	ldi	r16, 0x00	; 0
	TC_config(&BUZZER_INTERRUPT_TC, 10.0f, 0.5f);
    13d4:	10 e0       	ldi	r17, 0x00	; 0
    13d6:	20 e0       	ldi	r18, 0x00	; 0
    13d8:	3f e3       	ldi	r19, 0x3F	; 63
    13da:	40 e0       	ldi	r20, 0x00	; 0
    13dc:	50 e0       	ldi	r21, 0x00	; 0
    13de:	60 e2       	ldi	r22, 0x20	; 32
    13e0:	71 e4       	ldi	r23, 0x41	; 65
    13e2:	80 e0       	ldi	r24, 0x00	; 0
    13e4:	9a e0       	ldi	r25, 0x0A	; 10
    13e6:	db da       	rcall	.-2634   	; 0x99e <TC_config>
    13e8:	e0 e0       	ldi	r30, 0x00	; 0
	BUZZER_INTERRUPT_TC.INTCTRLA |= 0b00001100; //Enable buzzer TC interrupt, high-level
    13ea:	fa e0       	ldi	r31, 0x0A	; 10
    13ec:	86 81       	ldd	r24, Z+6	; 0x06
    13ee:	8c 60       	ori	r24, 0x0C	; 12
    13f0:	86 83       	std	Z+6, r24	; 0x06
    13f2:	e0 ea       	ldi	r30, 0xA0	; 160
	//Enable USART RX interrupt (clock and whatnot already enabled by uart_computer_init)
	COMMS_USART.CTRLA |= (USART_INT_LVL_MED << 4); //Set USART RX interrupt to medium-level
    13f4:	f8 e0       	ldi	r31, 0x08	; 8
    13f6:	83 81       	ldd	r24, Z+3	; 0x03
    13f8:	80 62       	ori	r24, 0x20	; 32
    13fa:	83 83       	std	Z+3, r24	; 0x03
    13fc:	e0 ea       	ldi	r30, 0xA0	; 160
	PMIC.CTRL |= PMIC_HILVLEN_bm | PMIC_MEDLVLEN_bm | PMIC_LOLVLEN_bm; //All interrupt levels enabled
    13fe:	f0 e0       	ldi	r31, 0x00	; 0
    1400:	82 81       	ldd	r24, Z+2	; 0x02
    1402:	87 60       	ori	r24, 0x07	; 7
    1404:	82 83       	std	Z+2, r24	; 0x02
    1406:	78 94       	sei
	sei(); //Interrupts on
	
	TC0_setup(&LED_1_TC, SYSCLK_PORT_C, 0b0001);
    1408:	41 e0       	ldi	r20, 0x01	; 1
    140a:	63 e0       	ldi	r22, 0x03	; 3
    140c:	80 e0       	ldi	r24, 0x00	; 0
    140e:	98 e0       	ldi	r25, 0x08	; 8
    1410:	ee d9       	rcall	.-3108   	; 0x7ee <TC0_setup>
	TC0_setup(&LED_2_TC, SYSCLK_PORT_D, 0b0001);
    1412:	41 e0       	ldi	r20, 0x01	; 1
    1414:	64 e0       	ldi	r22, 0x04	; 4
    1416:	80 e0       	ldi	r24, 0x00	; 0
    1418:	99 e0       	ldi	r25, 0x09	; 9
    141a:	e9 d9       	rcall	.-3118   	; 0x7ee <TC0_setup>
	config_LEDs_and_buzzer(state);
    141c:	80 e0       	ldi	r24, 0x00	; 0
    141e:	5b de       	rcall	.-842    	; 0x10d6 <config_LEDs_and_buzzer>
    1420:	c0 e0       	ldi	r28, 0x00	; 0
	pin_setup();
	LED_setup();
	buzzer_setup();
	UART_computer_init(&COMMS_USART, &PORTC, USART_TX_PIN, USART_RX_PIN);
	
	devicestate state = STATE_DISARMED;
    1422:	0f 2e       	mov	r0, r31
		currentcmd = getnextcmd();
		
		//This command is valid in any state
		if (currentcmd == CMD_GET_VERSION)
		{
			printf("%s V%i.%i.%i - %s\n", DEVICE_NAME, VERSION_MAJOR, VERSION_MINOR, VERSION_PATCH, INFO_STATUS);
    1424:	f9 eb       	ldi	r31, 0xB9	; 185
    1426:	cf 2e       	mov	r12, r31
    1428:	f0 e2       	ldi	r31, 0x20	; 32
    142a:	df 2e       	mov	r13, r31
    142c:	f0 2d       	mov	r31, r0
    142e:	0f 2e       	mov	r0, r31
    1430:	f8 ec       	ldi	r31, 0xC8	; 200
    1432:	ef 2e       	mov	r14, r31
    1434:	f0 e2       	ldi	r31, 0x20	; 32
    1436:	ff 2e       	mov	r15, r31
    1438:	f0 2d       	mov	r31, r0
    143a:	02 ee       	ldi	r16, 0xE2	; 226
    143c:	10 e2       	ldi	r17, 0x20	; 32
	TC0_setup(&LED_2_TC, SYSCLK_PORT_D, 0b0001);
	config_LEDs_and_buzzer(state);
	
	while (1)
	{
		currentcmd = getnextcmd();
    143e:	bf de       	rcall	.-642    	; 0x11be <getnextcmd>
    1440:	81 30       	cpi	r24, 0x01	; 1
		
		//This command is valid in any state
		if (currentcmd == CMD_GET_VERSION)
    1442:	99 f4       	brne	.+38     	; 0x146a <main+0xb4>
    1444:	df 92       	push	r13
		{
			printf("%s V%i.%i.%i - %s\n", DEVICE_NAME, VERSION_MAJOR, VERSION_MINOR, VERSION_PATCH, INFO_STATUS);
    1446:	cf 92       	push	r12
    1448:	1f 92       	push	r1
    144a:	1f 92       	push	r1
    144c:	1f 92       	push	r1
    144e:	8f 93       	push	r24
    1450:	1f 92       	push	r1
    1452:	1f 92       	push	r1
    1454:	ff 92       	push	r15
    1456:	ef 92       	push	r14
    1458:	1f 93       	push	r17
    145a:	0f 93       	push	r16
    145c:	b7 d2       	rcall	.+1390   	; 0x19cc <printf>
    145e:	8d b7       	in	r24, 0x3d	; 61
    1460:	9e b7       	in	r25, 0x3e	; 62
    1462:	0c 96       	adiw	r24, 0x0c	; 12
    1464:	8d bf       	out	0x3d, r24	; 61
    1466:	9e bf       	out	0x3e, r25	; 62
    1468:	ea cf       	rjmp	.-44     	; 0x143e <main+0x88>
		}
		else if (state == STATE_DISARMED)
    146a:	c1 11       	cpse	r28, r1
    146c:	06 c0       	rjmp	.+12     	; 0x147a <main+0xc4>
		{
			//Valid commands: arm
			if (currentcmd == CMD_ARM)
    146e:	82 30       	cpi	r24, 0x02	; 2
			{
				set_buzzer_freq(BUZZER_ARMED_FREQ);
				state = STATE_ARMED;
				config_LEDs_and_buzzer(state);
    1470:	31 f7       	brne	.-52     	; 0x143e <main+0x88>
    1472:	81 e0       	ldi	r24, 0x01	; 1
    1474:	30 de       	rcall	.-928    	; 0x10d6 <config_LEDs_and_buzzer>
		{
			//Valid commands: arm
			if (currentcmd == CMD_ARM)
			{
				set_buzzer_freq(BUZZER_ARMED_FREQ);
				state = STATE_ARMED;
    1476:	c1 e0       	ldi	r28, 0x01	; 1
    1478:	e2 cf       	rjmp	.-60     	; 0x143e <main+0x88>
				config_LEDs_and_buzzer(state);
			}
			//No other commands are valid, perform no processing on them
		}
		else if (state == STATE_ARMED)
    147a:	c1 30       	cpi	r28, 0x01	; 1
		{
			//Valid commands: disarm, fire primary, fire backup
			if (currentcmd == CMD_DISARM)
    147c:	01 f7       	brne	.-64     	; 0x143e <main+0x88>
			{
				state = STATE_DISARMED;
				config_LEDs_and_buzzer(state);
    147e:	83 30       	cpi	r24, 0x03	; 3
    1480:	21 f4       	brne	.+8      	; 0x148a <main+0xd4>
    1482:	80 e0       	ldi	r24, 0x00	; 0
		else if (state == STATE_ARMED)
		{
			//Valid commands: disarm, fire primary, fire backup
			if (currentcmd == CMD_DISARM)
			{
				state = STATE_DISARMED;
    1484:	28 de       	rcall	.-944    	; 0x10d6 <config_LEDs_and_buzzer>
				config_LEDs_and_buzzer(state);
				set_buzzer_freq(BUZZER_DISARMED_FREQ);
			}
			else if (currentcmd == CMD_FIRE_PRIMARY)
    1486:	c0 e0       	ldi	r28, 0x00	; 0
			{
				firing_autosequence(EMATCH_PRIMARY_PIN);
    1488:	da cf       	rjmp	.-76     	; 0x143e <main+0x88>
    148a:	84 30       	cpi	r24, 0x04	; 4
    148c:	31 f4       	brne	.+12     	; 0x149a <main+0xe4>
				state = STATE_DISARMED;
				config_LEDs_and_buzzer(state);
    148e:	81 e2       	ldi	r24, 0x21	; 33
    1490:	41 df       	rcall	.-382    	; 0x1314 <firing_autosequence>
    1492:	80 e0       	ldi	r24, 0x00	; 0
				set_buzzer_freq(BUZZER_DISARMED_FREQ);
			}
			else if (currentcmd == CMD_FIRE_PRIMARY)
			{
				firing_autosequence(EMATCH_PRIMARY_PIN);
				state = STATE_DISARMED;
    1494:	20 de       	rcall	.-960    	; 0x10d6 <config_LEDs_and_buzzer>
    1496:	c0 e0       	ldi	r28, 0x00	; 0
				config_LEDs_and_buzzer(state);
				set_buzzer_freq(BUZZER_DISARMED_FREQ);
			}
			else if (currentcmd == CMD_FIRE_BACKUP)
    1498:	d2 cf       	rjmp	.-92     	; 0x143e <main+0x88>
    149a:	85 30       	cpi	r24, 0x05	; 5
			{
				firing_autosequence(EMATCH_BACKUP_PIN);
    149c:	81 f6       	brne	.-96     	; 0x143e <main+0x88>
    149e:	80 e2       	ldi	r24, 0x20	; 32
    14a0:	39 df       	rcall	.-398    	; 0x1314 <firing_autosequence>
				state = STATE_DISARMED;
				config_LEDs_and_buzzer(state);
    14a2:	80 e0       	ldi	r24, 0x00	; 0
    14a4:	18 de       	rcall	.-976    	; 0x10d6 <config_LEDs_and_buzzer>
    14a6:	c0 e0       	ldi	r28, 0x00	; 0
				set_buzzer_freq(BUZZER_DISARMED_FREQ);
			}
			else if (currentcmd == CMD_FIRE_BACKUP)
			{
				firing_autosequence(EMATCH_BACKUP_PIN);
				state = STATE_DISARMED;
    14a8:	ca cf       	rjmp	.-108    	; 0x143e <main+0x88>

000014aa <__subsf3>:
    14aa:	50 58       	subi	r21, 0x80	; 128

000014ac <__addsf3>:
    14ac:	bb 27       	eor	r27, r27
    14ae:	aa 27       	eor	r26, r26
    14b0:	0e d0       	rcall	.+28     	; 0x14ce <__addsf3x>
    14b2:	48 c1       	rjmp	.+656    	; 0x1744 <__fp_round>
    14b4:	39 d1       	rcall	.+626    	; 0x1728 <__fp_pscA>
    14b6:	30 f0       	brcs	.+12     	; 0x14c4 <__addsf3+0x18>
    14b8:	3e d1       	rcall	.+636    	; 0x1736 <__fp_pscB>
    14ba:	20 f0       	brcs	.+8      	; 0x14c4 <__addsf3+0x18>
    14bc:	31 f4       	brne	.+12     	; 0x14ca <__addsf3+0x1e>
    14be:	9f 3f       	cpi	r25, 0xFF	; 255
    14c0:	11 f4       	brne	.+4      	; 0x14c6 <__addsf3+0x1a>
    14c2:	1e f4       	brtc	.+6      	; 0x14ca <__addsf3+0x1e>
    14c4:	2e c1       	rjmp	.+604    	; 0x1722 <__fp_nan>
    14c6:	0e f4       	brtc	.+2      	; 0x14ca <__addsf3+0x1e>
    14c8:	e0 95       	com	r30
    14ca:	e7 fb       	bst	r30, 7
    14cc:	24 c1       	rjmp	.+584    	; 0x1716 <__fp_inf>

000014ce <__addsf3x>:
    14ce:	e9 2f       	mov	r30, r25
    14d0:	4a d1       	rcall	.+660    	; 0x1766 <__fp_split3>
    14d2:	80 f3       	brcs	.-32     	; 0x14b4 <__addsf3+0x8>
    14d4:	ba 17       	cp	r27, r26
    14d6:	62 07       	cpc	r22, r18
    14d8:	73 07       	cpc	r23, r19
    14da:	84 07       	cpc	r24, r20
    14dc:	95 07       	cpc	r25, r21
    14de:	18 f0       	brcs	.+6      	; 0x14e6 <__addsf3x+0x18>
    14e0:	71 f4       	brne	.+28     	; 0x14fe <__addsf3x+0x30>
    14e2:	9e f5       	brtc	.+102    	; 0x154a <__addsf3x+0x7c>
    14e4:	62 c1       	rjmp	.+708    	; 0x17aa <__fp_zero>
    14e6:	0e f4       	brtc	.+2      	; 0x14ea <__addsf3x+0x1c>
    14e8:	e0 95       	com	r30
    14ea:	0b 2e       	mov	r0, r27
    14ec:	ba 2f       	mov	r27, r26
    14ee:	a0 2d       	mov	r26, r0
    14f0:	0b 01       	movw	r0, r22
    14f2:	b9 01       	movw	r22, r18
    14f4:	90 01       	movw	r18, r0
    14f6:	0c 01       	movw	r0, r24
    14f8:	ca 01       	movw	r24, r20
    14fa:	a0 01       	movw	r20, r0
    14fc:	11 24       	eor	r1, r1
    14fe:	ff 27       	eor	r31, r31
    1500:	59 1b       	sub	r21, r25
    1502:	99 f0       	breq	.+38     	; 0x152a <__addsf3x+0x5c>
    1504:	59 3f       	cpi	r21, 0xF9	; 249
    1506:	50 f4       	brcc	.+20     	; 0x151c <__addsf3x+0x4e>
    1508:	50 3e       	cpi	r21, 0xE0	; 224
    150a:	68 f1       	brcs	.+90     	; 0x1566 <__addsf3x+0x98>
    150c:	1a 16       	cp	r1, r26
    150e:	f0 40       	sbci	r31, 0x00	; 0
    1510:	a2 2f       	mov	r26, r18
    1512:	23 2f       	mov	r18, r19
    1514:	34 2f       	mov	r19, r20
    1516:	44 27       	eor	r20, r20
    1518:	58 5f       	subi	r21, 0xF8	; 248
    151a:	f3 cf       	rjmp	.-26     	; 0x1502 <__addsf3x+0x34>
    151c:	46 95       	lsr	r20
    151e:	37 95       	ror	r19
    1520:	27 95       	ror	r18
    1522:	a7 95       	ror	r26
    1524:	f0 40       	sbci	r31, 0x00	; 0
    1526:	53 95       	inc	r21
    1528:	c9 f7       	brne	.-14     	; 0x151c <__addsf3x+0x4e>
    152a:	7e f4       	brtc	.+30     	; 0x154a <__addsf3x+0x7c>
    152c:	1f 16       	cp	r1, r31
    152e:	ba 0b       	sbc	r27, r26
    1530:	62 0b       	sbc	r22, r18
    1532:	73 0b       	sbc	r23, r19
    1534:	84 0b       	sbc	r24, r20
    1536:	ba f0       	brmi	.+46     	; 0x1566 <__addsf3x+0x98>
    1538:	91 50       	subi	r25, 0x01	; 1
    153a:	a1 f0       	breq	.+40     	; 0x1564 <__addsf3x+0x96>
    153c:	ff 0f       	add	r31, r31
    153e:	bb 1f       	adc	r27, r27
    1540:	66 1f       	adc	r22, r22
    1542:	77 1f       	adc	r23, r23
    1544:	88 1f       	adc	r24, r24
    1546:	c2 f7       	brpl	.-16     	; 0x1538 <__addsf3x+0x6a>
    1548:	0e c0       	rjmp	.+28     	; 0x1566 <__addsf3x+0x98>
    154a:	ba 0f       	add	r27, r26
    154c:	62 1f       	adc	r22, r18
    154e:	73 1f       	adc	r23, r19
    1550:	84 1f       	adc	r24, r20
    1552:	48 f4       	brcc	.+18     	; 0x1566 <__addsf3x+0x98>
    1554:	87 95       	ror	r24
    1556:	77 95       	ror	r23
    1558:	67 95       	ror	r22
    155a:	b7 95       	ror	r27
    155c:	f7 95       	ror	r31
    155e:	9e 3f       	cpi	r25, 0xFE	; 254
    1560:	08 f0       	brcs	.+2      	; 0x1564 <__addsf3x+0x96>
    1562:	b3 cf       	rjmp	.-154    	; 0x14ca <__addsf3+0x1e>
    1564:	93 95       	inc	r25
    1566:	88 0f       	add	r24, r24
    1568:	08 f0       	brcs	.+2      	; 0x156c <__addsf3x+0x9e>
    156a:	99 27       	eor	r25, r25
    156c:	ee 0f       	add	r30, r30
    156e:	97 95       	ror	r25
    1570:	87 95       	ror	r24
    1572:	08 95       	ret

00001574 <__divsf3>:
    1574:	0c d0       	rcall	.+24     	; 0x158e <__divsf3x>
    1576:	e6 c0       	rjmp	.+460    	; 0x1744 <__fp_round>
    1578:	de d0       	rcall	.+444    	; 0x1736 <__fp_pscB>
    157a:	40 f0       	brcs	.+16     	; 0x158c <__divsf3+0x18>
    157c:	d5 d0       	rcall	.+426    	; 0x1728 <__fp_pscA>
    157e:	30 f0       	brcs	.+12     	; 0x158c <__divsf3+0x18>
    1580:	21 f4       	brne	.+8      	; 0x158a <__divsf3+0x16>
    1582:	5f 3f       	cpi	r21, 0xFF	; 255
    1584:	19 f0       	breq	.+6      	; 0x158c <__divsf3+0x18>
    1586:	c7 c0       	rjmp	.+398    	; 0x1716 <__fp_inf>
    1588:	51 11       	cpse	r21, r1
    158a:	10 c1       	rjmp	.+544    	; 0x17ac <__fp_szero>
    158c:	ca c0       	rjmp	.+404    	; 0x1722 <__fp_nan>

0000158e <__divsf3x>:
    158e:	eb d0       	rcall	.+470    	; 0x1766 <__fp_split3>
    1590:	98 f3       	brcs	.-26     	; 0x1578 <__divsf3+0x4>

00001592 <__divsf3_pse>:
    1592:	99 23       	and	r25, r25
    1594:	c9 f3       	breq	.-14     	; 0x1588 <__divsf3+0x14>
    1596:	55 23       	and	r21, r21
    1598:	b1 f3       	breq	.-20     	; 0x1586 <__divsf3+0x12>
    159a:	95 1b       	sub	r25, r21
    159c:	55 0b       	sbc	r21, r21
    159e:	bb 27       	eor	r27, r27
    15a0:	aa 27       	eor	r26, r26
    15a2:	62 17       	cp	r22, r18
    15a4:	73 07       	cpc	r23, r19
    15a6:	84 07       	cpc	r24, r20
    15a8:	38 f0       	brcs	.+14     	; 0x15b8 <__divsf3_pse+0x26>
    15aa:	9f 5f       	subi	r25, 0xFF	; 255
    15ac:	5f 4f       	sbci	r21, 0xFF	; 255
    15ae:	22 0f       	add	r18, r18
    15b0:	33 1f       	adc	r19, r19
    15b2:	44 1f       	adc	r20, r20
    15b4:	aa 1f       	adc	r26, r26
    15b6:	a9 f3       	breq	.-22     	; 0x15a2 <__divsf3_pse+0x10>
    15b8:	33 d0       	rcall	.+102    	; 0x1620 <__divsf3_pse+0x8e>
    15ba:	0e 2e       	mov	r0, r30
    15bc:	3a f0       	brmi	.+14     	; 0x15cc <__divsf3_pse+0x3a>
    15be:	e0 e8       	ldi	r30, 0x80	; 128
    15c0:	30 d0       	rcall	.+96     	; 0x1622 <__divsf3_pse+0x90>
    15c2:	91 50       	subi	r25, 0x01	; 1
    15c4:	50 40       	sbci	r21, 0x00	; 0
    15c6:	e6 95       	lsr	r30
    15c8:	00 1c       	adc	r0, r0
    15ca:	ca f7       	brpl	.-14     	; 0x15be <__divsf3_pse+0x2c>
    15cc:	29 d0       	rcall	.+82     	; 0x1620 <__divsf3_pse+0x8e>
    15ce:	fe 2f       	mov	r31, r30
    15d0:	27 d0       	rcall	.+78     	; 0x1620 <__divsf3_pse+0x8e>
    15d2:	66 0f       	add	r22, r22
    15d4:	77 1f       	adc	r23, r23
    15d6:	88 1f       	adc	r24, r24
    15d8:	bb 1f       	adc	r27, r27
    15da:	26 17       	cp	r18, r22
    15dc:	37 07       	cpc	r19, r23
    15de:	48 07       	cpc	r20, r24
    15e0:	ab 07       	cpc	r26, r27
    15e2:	b0 e8       	ldi	r27, 0x80	; 128
    15e4:	09 f0       	breq	.+2      	; 0x15e8 <__divsf3_pse+0x56>
    15e6:	bb 0b       	sbc	r27, r27
    15e8:	80 2d       	mov	r24, r0
    15ea:	bf 01       	movw	r22, r30
    15ec:	ff 27       	eor	r31, r31
    15ee:	93 58       	subi	r25, 0x83	; 131
    15f0:	5f 4f       	sbci	r21, 0xFF	; 255
    15f2:	2a f0       	brmi	.+10     	; 0x15fe <__divsf3_pse+0x6c>
    15f4:	9e 3f       	cpi	r25, 0xFE	; 254
    15f6:	51 05       	cpc	r21, r1
    15f8:	68 f0       	brcs	.+26     	; 0x1614 <__divsf3_pse+0x82>
    15fa:	8d c0       	rjmp	.+282    	; 0x1716 <__fp_inf>
    15fc:	d7 c0       	rjmp	.+430    	; 0x17ac <__fp_szero>
    15fe:	5f 3f       	cpi	r21, 0xFF	; 255
    1600:	ec f3       	brlt	.-6      	; 0x15fc <__divsf3_pse+0x6a>
    1602:	98 3e       	cpi	r25, 0xE8	; 232
    1604:	dc f3       	brlt	.-10     	; 0x15fc <__divsf3_pse+0x6a>
    1606:	86 95       	lsr	r24
    1608:	77 95       	ror	r23
    160a:	67 95       	ror	r22
    160c:	b7 95       	ror	r27
    160e:	f7 95       	ror	r31
    1610:	9f 5f       	subi	r25, 0xFF	; 255
    1612:	c9 f7       	brne	.-14     	; 0x1606 <__divsf3_pse+0x74>
    1614:	88 0f       	add	r24, r24
    1616:	91 1d       	adc	r25, r1
    1618:	96 95       	lsr	r25
    161a:	87 95       	ror	r24
    161c:	97 f9       	bld	r25, 7
    161e:	08 95       	ret
    1620:	e1 e0       	ldi	r30, 0x01	; 1
    1622:	66 0f       	add	r22, r22
    1624:	77 1f       	adc	r23, r23
    1626:	88 1f       	adc	r24, r24
    1628:	bb 1f       	adc	r27, r27
    162a:	62 17       	cp	r22, r18
    162c:	73 07       	cpc	r23, r19
    162e:	84 07       	cpc	r24, r20
    1630:	ba 07       	cpc	r27, r26
    1632:	20 f0       	brcs	.+8      	; 0x163c <__divsf3_pse+0xaa>
    1634:	62 1b       	sub	r22, r18
    1636:	73 0b       	sbc	r23, r19
    1638:	84 0b       	sbc	r24, r20
    163a:	ba 0b       	sbc	r27, r26
    163c:	ee 1f       	adc	r30, r30
    163e:	88 f7       	brcc	.-30     	; 0x1622 <__divsf3_pse+0x90>
    1640:	e0 95       	com	r30
    1642:	08 95       	ret

00001644 <__fixunssfsi>:
    1644:	98 d0       	rcall	.+304    	; 0x1776 <__fp_splitA>
    1646:	88 f0       	brcs	.+34     	; 0x166a <__fixunssfsi+0x26>
    1648:	9f 57       	subi	r25, 0x7F	; 127
    164a:	90 f0       	brcs	.+36     	; 0x1670 <__fixunssfsi+0x2c>
    164c:	b9 2f       	mov	r27, r25
    164e:	99 27       	eor	r25, r25
    1650:	b7 51       	subi	r27, 0x17	; 23
    1652:	a0 f0       	brcs	.+40     	; 0x167c <__fixunssfsi+0x38>
    1654:	d1 f0       	breq	.+52     	; 0x168a <__fixunssfsi+0x46>
    1656:	66 0f       	add	r22, r22
    1658:	77 1f       	adc	r23, r23
    165a:	88 1f       	adc	r24, r24
    165c:	99 1f       	adc	r25, r25
    165e:	1a f0       	brmi	.+6      	; 0x1666 <__fixunssfsi+0x22>
    1660:	ba 95       	dec	r27
    1662:	c9 f7       	brne	.-14     	; 0x1656 <__fixunssfsi+0x12>
    1664:	12 c0       	rjmp	.+36     	; 0x168a <__fixunssfsi+0x46>
    1666:	b1 30       	cpi	r27, 0x01	; 1
    1668:	81 f0       	breq	.+32     	; 0x168a <__fixunssfsi+0x46>
    166a:	9f d0       	rcall	.+318    	; 0x17aa <__fp_zero>
    166c:	b1 e0       	ldi	r27, 0x01	; 1
    166e:	08 95       	ret
    1670:	9c c0       	rjmp	.+312    	; 0x17aa <__fp_zero>
    1672:	67 2f       	mov	r22, r23
    1674:	78 2f       	mov	r23, r24
    1676:	88 27       	eor	r24, r24
    1678:	b8 5f       	subi	r27, 0xF8	; 248
    167a:	39 f0       	breq	.+14     	; 0x168a <__fixunssfsi+0x46>
    167c:	b9 3f       	cpi	r27, 0xF9	; 249
    167e:	cc f3       	brlt	.-14     	; 0x1672 <__fixunssfsi+0x2e>
    1680:	86 95       	lsr	r24
    1682:	77 95       	ror	r23
    1684:	67 95       	ror	r22
    1686:	b3 95       	inc	r27
    1688:	d9 f7       	brne	.-10     	; 0x1680 <__fixunssfsi+0x3c>
    168a:	3e f4       	brtc	.+14     	; 0x169a <__fixunssfsi+0x56>
    168c:	90 95       	com	r25
    168e:	80 95       	com	r24
    1690:	70 95       	com	r23
    1692:	61 95       	neg	r22
    1694:	7f 4f       	sbci	r23, 0xFF	; 255
    1696:	8f 4f       	sbci	r24, 0xFF	; 255
    1698:	9f 4f       	sbci	r25, 0xFF	; 255
    169a:	08 95       	ret

0000169c <__floatunsisf>:
    169c:	e8 94       	clt
    169e:	09 c0       	rjmp	.+18     	; 0x16b2 <__floatsisf+0x12>

000016a0 <__floatsisf>:
    16a0:	97 fb       	bst	r25, 7
    16a2:	3e f4       	brtc	.+14     	; 0x16b2 <__floatsisf+0x12>
    16a4:	90 95       	com	r25
    16a6:	80 95       	com	r24
    16a8:	70 95       	com	r23
    16aa:	61 95       	neg	r22
    16ac:	7f 4f       	sbci	r23, 0xFF	; 255
    16ae:	8f 4f       	sbci	r24, 0xFF	; 255
    16b0:	9f 4f       	sbci	r25, 0xFF	; 255
    16b2:	99 23       	and	r25, r25
    16b4:	a9 f0       	breq	.+42     	; 0x16e0 <__floatsisf+0x40>
    16b6:	f9 2f       	mov	r31, r25
    16b8:	96 e9       	ldi	r25, 0x96	; 150
    16ba:	bb 27       	eor	r27, r27
    16bc:	93 95       	inc	r25
    16be:	f6 95       	lsr	r31
    16c0:	87 95       	ror	r24
    16c2:	77 95       	ror	r23
    16c4:	67 95       	ror	r22
    16c6:	b7 95       	ror	r27
    16c8:	f1 11       	cpse	r31, r1
    16ca:	f8 cf       	rjmp	.-16     	; 0x16bc <__floatsisf+0x1c>
    16cc:	fa f4       	brpl	.+62     	; 0x170c <__floatsisf+0x6c>
    16ce:	bb 0f       	add	r27, r27
    16d0:	11 f4       	brne	.+4      	; 0x16d6 <__floatsisf+0x36>
    16d2:	60 ff       	sbrs	r22, 0
    16d4:	1b c0       	rjmp	.+54     	; 0x170c <__floatsisf+0x6c>
    16d6:	6f 5f       	subi	r22, 0xFF	; 255
    16d8:	7f 4f       	sbci	r23, 0xFF	; 255
    16da:	8f 4f       	sbci	r24, 0xFF	; 255
    16dc:	9f 4f       	sbci	r25, 0xFF	; 255
    16de:	16 c0       	rjmp	.+44     	; 0x170c <__floatsisf+0x6c>
    16e0:	88 23       	and	r24, r24
    16e2:	11 f0       	breq	.+4      	; 0x16e8 <__floatsisf+0x48>
    16e4:	96 e9       	ldi	r25, 0x96	; 150
    16e6:	11 c0       	rjmp	.+34     	; 0x170a <__floatsisf+0x6a>
    16e8:	77 23       	and	r23, r23
    16ea:	21 f0       	breq	.+8      	; 0x16f4 <__floatsisf+0x54>
    16ec:	9e e8       	ldi	r25, 0x8E	; 142
    16ee:	87 2f       	mov	r24, r23
    16f0:	76 2f       	mov	r23, r22
    16f2:	05 c0       	rjmp	.+10     	; 0x16fe <__floatsisf+0x5e>
    16f4:	66 23       	and	r22, r22
    16f6:	71 f0       	breq	.+28     	; 0x1714 <__floatsisf+0x74>
    16f8:	96 e8       	ldi	r25, 0x86	; 134
    16fa:	86 2f       	mov	r24, r22
    16fc:	70 e0       	ldi	r23, 0x00	; 0
    16fe:	60 e0       	ldi	r22, 0x00	; 0
    1700:	2a f0       	brmi	.+10     	; 0x170c <__floatsisf+0x6c>
    1702:	9a 95       	dec	r25
    1704:	66 0f       	add	r22, r22
    1706:	77 1f       	adc	r23, r23
    1708:	88 1f       	adc	r24, r24
    170a:	da f7       	brpl	.-10     	; 0x1702 <__floatsisf+0x62>
    170c:	88 0f       	add	r24, r24
    170e:	96 95       	lsr	r25
    1710:	87 95       	ror	r24
    1712:	97 f9       	bld	r25, 7
    1714:	08 95       	ret

00001716 <__fp_inf>:
    1716:	97 f9       	bld	r25, 7
    1718:	9f 67       	ori	r25, 0x7F	; 127
    171a:	80 e8       	ldi	r24, 0x80	; 128
    171c:	70 e0       	ldi	r23, 0x00	; 0
    171e:	60 e0       	ldi	r22, 0x00	; 0
    1720:	08 95       	ret

00001722 <__fp_nan>:
    1722:	9f ef       	ldi	r25, 0xFF	; 255
    1724:	80 ec       	ldi	r24, 0xC0	; 192
    1726:	08 95       	ret

00001728 <__fp_pscA>:
    1728:	00 24       	eor	r0, r0
    172a:	0a 94       	dec	r0
    172c:	16 16       	cp	r1, r22
    172e:	17 06       	cpc	r1, r23
    1730:	18 06       	cpc	r1, r24
    1732:	09 06       	cpc	r0, r25
    1734:	08 95       	ret

00001736 <__fp_pscB>:
    1736:	00 24       	eor	r0, r0
    1738:	0a 94       	dec	r0
    173a:	12 16       	cp	r1, r18
    173c:	13 06       	cpc	r1, r19
    173e:	14 06       	cpc	r1, r20
    1740:	05 06       	cpc	r0, r21
    1742:	08 95       	ret

00001744 <__fp_round>:
    1744:	09 2e       	mov	r0, r25
    1746:	03 94       	inc	r0
    1748:	00 0c       	add	r0, r0
    174a:	11 f4       	brne	.+4      	; 0x1750 <__fp_round+0xc>
    174c:	88 23       	and	r24, r24
    174e:	52 f0       	brmi	.+20     	; 0x1764 <__fp_round+0x20>
    1750:	bb 0f       	add	r27, r27
    1752:	40 f4       	brcc	.+16     	; 0x1764 <__fp_round+0x20>
    1754:	bf 2b       	or	r27, r31
    1756:	11 f4       	brne	.+4      	; 0x175c <__fp_round+0x18>
    1758:	60 ff       	sbrs	r22, 0
    175a:	04 c0       	rjmp	.+8      	; 0x1764 <__fp_round+0x20>
    175c:	6f 5f       	subi	r22, 0xFF	; 255
    175e:	7f 4f       	sbci	r23, 0xFF	; 255
    1760:	8f 4f       	sbci	r24, 0xFF	; 255
    1762:	9f 4f       	sbci	r25, 0xFF	; 255
    1764:	08 95       	ret

00001766 <__fp_split3>:
    1766:	57 fd       	sbrc	r21, 7
    1768:	90 58       	subi	r25, 0x80	; 128
    176a:	44 0f       	add	r20, r20
    176c:	55 1f       	adc	r21, r21
    176e:	59 f0       	breq	.+22     	; 0x1786 <__fp_splitA+0x10>
    1770:	5f 3f       	cpi	r21, 0xFF	; 255
    1772:	71 f0       	breq	.+28     	; 0x1790 <__fp_splitA+0x1a>
    1774:	47 95       	ror	r20

00001776 <__fp_splitA>:
    1776:	88 0f       	add	r24, r24
    1778:	97 fb       	bst	r25, 7
    177a:	99 1f       	adc	r25, r25
    177c:	61 f0       	breq	.+24     	; 0x1796 <__fp_splitA+0x20>
    177e:	9f 3f       	cpi	r25, 0xFF	; 255
    1780:	79 f0       	breq	.+30     	; 0x17a0 <__fp_splitA+0x2a>
    1782:	87 95       	ror	r24
    1784:	08 95       	ret
    1786:	12 16       	cp	r1, r18
    1788:	13 06       	cpc	r1, r19
    178a:	14 06       	cpc	r1, r20
    178c:	55 1f       	adc	r21, r21
    178e:	f2 cf       	rjmp	.-28     	; 0x1774 <__fp_split3+0xe>
    1790:	46 95       	lsr	r20
    1792:	f1 df       	rcall	.-30     	; 0x1776 <__fp_splitA>
    1794:	08 c0       	rjmp	.+16     	; 0x17a6 <__fp_splitA+0x30>
    1796:	16 16       	cp	r1, r22
    1798:	17 06       	cpc	r1, r23
    179a:	18 06       	cpc	r1, r24
    179c:	99 1f       	adc	r25, r25
    179e:	f1 cf       	rjmp	.-30     	; 0x1782 <__fp_splitA+0xc>
    17a0:	86 95       	lsr	r24
    17a2:	71 05       	cpc	r23, r1
    17a4:	61 05       	cpc	r22, r1
    17a6:	08 94       	sec
    17a8:	08 95       	ret

000017aa <__fp_zero>:
    17aa:	e8 94       	clt

000017ac <__fp_szero>:
    17ac:	bb 27       	eor	r27, r27
    17ae:	66 27       	eor	r22, r22
    17b0:	77 27       	eor	r23, r23
    17b2:	cb 01       	movw	r24, r22
    17b4:	97 f9       	bld	r25, 7
    17b6:	08 95       	ret

000017b8 <__mulsf3>:
    17b8:	0b d0       	rcall	.+22     	; 0x17d0 <__mulsf3x>
    17ba:	c4 cf       	rjmp	.-120    	; 0x1744 <__fp_round>
    17bc:	b5 df       	rcall	.-150    	; 0x1728 <__fp_pscA>
    17be:	28 f0       	brcs	.+10     	; 0x17ca <__mulsf3+0x12>
    17c0:	ba df       	rcall	.-140    	; 0x1736 <__fp_pscB>
    17c2:	18 f0       	brcs	.+6      	; 0x17ca <__mulsf3+0x12>
    17c4:	95 23       	and	r25, r21
    17c6:	09 f0       	breq	.+2      	; 0x17ca <__mulsf3+0x12>
    17c8:	a6 cf       	rjmp	.-180    	; 0x1716 <__fp_inf>
    17ca:	ab cf       	rjmp	.-170    	; 0x1722 <__fp_nan>
    17cc:	11 24       	eor	r1, r1
    17ce:	ee cf       	rjmp	.-36     	; 0x17ac <__fp_szero>

000017d0 <__mulsf3x>:
    17d0:	ca df       	rcall	.-108    	; 0x1766 <__fp_split3>
    17d2:	a0 f3       	brcs	.-24     	; 0x17bc <__mulsf3+0x4>

000017d4 <__mulsf3_pse>:
    17d4:	95 9f       	mul	r25, r21
    17d6:	d1 f3       	breq	.-12     	; 0x17cc <__mulsf3+0x14>
    17d8:	95 0f       	add	r25, r21
    17da:	50 e0       	ldi	r21, 0x00	; 0
    17dc:	55 1f       	adc	r21, r21
    17de:	62 9f       	mul	r22, r18
    17e0:	f0 01       	movw	r30, r0
    17e2:	72 9f       	mul	r23, r18
    17e4:	bb 27       	eor	r27, r27
    17e6:	f0 0d       	add	r31, r0
    17e8:	b1 1d       	adc	r27, r1
    17ea:	63 9f       	mul	r22, r19
    17ec:	aa 27       	eor	r26, r26
    17ee:	f0 0d       	add	r31, r0
    17f0:	b1 1d       	adc	r27, r1
    17f2:	aa 1f       	adc	r26, r26
    17f4:	64 9f       	mul	r22, r20
    17f6:	66 27       	eor	r22, r22
    17f8:	b0 0d       	add	r27, r0
    17fa:	a1 1d       	adc	r26, r1
    17fc:	66 1f       	adc	r22, r22
    17fe:	82 9f       	mul	r24, r18
    1800:	22 27       	eor	r18, r18
    1802:	b0 0d       	add	r27, r0
    1804:	a1 1d       	adc	r26, r1
    1806:	62 1f       	adc	r22, r18
    1808:	73 9f       	mul	r23, r19
    180a:	b0 0d       	add	r27, r0
    180c:	a1 1d       	adc	r26, r1
    180e:	62 1f       	adc	r22, r18
    1810:	83 9f       	mul	r24, r19
    1812:	a0 0d       	add	r26, r0
    1814:	61 1d       	adc	r22, r1
    1816:	22 1f       	adc	r18, r18
    1818:	74 9f       	mul	r23, r20
    181a:	33 27       	eor	r19, r19
    181c:	a0 0d       	add	r26, r0
    181e:	61 1d       	adc	r22, r1
    1820:	23 1f       	adc	r18, r19
    1822:	84 9f       	mul	r24, r20
    1824:	60 0d       	add	r22, r0
    1826:	21 1d       	adc	r18, r1
    1828:	82 2f       	mov	r24, r18
    182a:	76 2f       	mov	r23, r22
    182c:	6a 2f       	mov	r22, r26
    182e:	11 24       	eor	r1, r1
    1830:	9f 57       	subi	r25, 0x7F	; 127
    1832:	50 40       	sbci	r21, 0x00	; 0
    1834:	8a f0       	brmi	.+34     	; 0x1858 <__mulsf3_pse+0x84>
    1836:	e1 f0       	breq	.+56     	; 0x1870 <__mulsf3_pse+0x9c>
    1838:	88 23       	and	r24, r24
    183a:	4a f0       	brmi	.+18     	; 0x184e <__mulsf3_pse+0x7a>
    183c:	ee 0f       	add	r30, r30
    183e:	ff 1f       	adc	r31, r31
    1840:	bb 1f       	adc	r27, r27
    1842:	66 1f       	adc	r22, r22
    1844:	77 1f       	adc	r23, r23
    1846:	88 1f       	adc	r24, r24
    1848:	91 50       	subi	r25, 0x01	; 1
    184a:	50 40       	sbci	r21, 0x00	; 0
    184c:	a9 f7       	brne	.-22     	; 0x1838 <__mulsf3_pse+0x64>
    184e:	9e 3f       	cpi	r25, 0xFE	; 254
    1850:	51 05       	cpc	r21, r1
    1852:	70 f0       	brcs	.+28     	; 0x1870 <__mulsf3_pse+0x9c>
    1854:	60 cf       	rjmp	.-320    	; 0x1716 <__fp_inf>
    1856:	aa cf       	rjmp	.-172    	; 0x17ac <__fp_szero>
    1858:	5f 3f       	cpi	r21, 0xFF	; 255
    185a:	ec f3       	brlt	.-6      	; 0x1856 <__mulsf3_pse+0x82>
    185c:	98 3e       	cpi	r25, 0xE8	; 232
    185e:	dc f3       	brlt	.-10     	; 0x1856 <__mulsf3_pse+0x82>
    1860:	86 95       	lsr	r24
    1862:	77 95       	ror	r23
    1864:	67 95       	ror	r22
    1866:	b7 95       	ror	r27
    1868:	f7 95       	ror	r31
    186a:	e7 95       	ror	r30
    186c:	9f 5f       	subi	r25, 0xFF	; 255
    186e:	c1 f7       	brne	.-16     	; 0x1860 <__mulsf3_pse+0x8c>
    1870:	fe 2b       	or	r31, r30
    1872:	88 0f       	add	r24, r24
    1874:	91 1d       	adc	r25, r1
    1876:	96 95       	lsr	r25
    1878:	87 95       	ror	r24
    187a:	97 f9       	bld	r25, 7
    187c:	08 95       	ret

0000187e <__udivmodhi4>:
    187e:	aa 1b       	sub	r26, r26
    1880:	bb 1b       	sub	r27, r27
    1882:	51 e1       	ldi	r21, 0x11	; 17
    1884:	07 c0       	rjmp	.+14     	; 0x1894 <__udivmodhi4_ep>

00001886 <__udivmodhi4_loop>:
    1886:	aa 1f       	adc	r26, r26
    1888:	bb 1f       	adc	r27, r27
    188a:	a6 17       	cp	r26, r22
    188c:	b7 07       	cpc	r27, r23
    188e:	10 f0       	brcs	.+4      	; 0x1894 <__udivmodhi4_ep>
    1890:	a6 1b       	sub	r26, r22
    1892:	b7 0b       	sbc	r27, r23

00001894 <__udivmodhi4_ep>:
    1894:	88 1f       	adc	r24, r24
    1896:	99 1f       	adc	r25, r25
    1898:	5a 95       	dec	r21
    189a:	a9 f7       	brne	.-22     	; 0x1886 <__udivmodhi4_loop>
    189c:	80 95       	com	r24
    189e:	90 95       	com	r25
    18a0:	bc 01       	movw	r22, r24
    18a2:	cd 01       	movw	r24, r26
    18a4:	08 95       	ret

000018a6 <__udivmodsi4>:
    18a6:	a1 e2       	ldi	r26, 0x21	; 33
    18a8:	1a 2e       	mov	r1, r26
    18aa:	aa 1b       	sub	r26, r26
    18ac:	bb 1b       	sub	r27, r27
    18ae:	fd 01       	movw	r30, r26
    18b0:	0d c0       	rjmp	.+26     	; 0x18cc <__udivmodsi4_ep>

000018b2 <__udivmodsi4_loop>:
    18b2:	aa 1f       	adc	r26, r26
    18b4:	bb 1f       	adc	r27, r27
    18b6:	ee 1f       	adc	r30, r30
    18b8:	ff 1f       	adc	r31, r31
    18ba:	a2 17       	cp	r26, r18
    18bc:	b3 07       	cpc	r27, r19
    18be:	e4 07       	cpc	r30, r20
    18c0:	f5 07       	cpc	r31, r21
    18c2:	20 f0       	brcs	.+8      	; 0x18cc <__udivmodsi4_ep>
    18c4:	a2 1b       	sub	r26, r18
    18c6:	b3 0b       	sbc	r27, r19
    18c8:	e4 0b       	sbc	r30, r20
    18ca:	f5 0b       	sbc	r31, r21

000018cc <__udivmodsi4_ep>:
    18cc:	66 1f       	adc	r22, r22
    18ce:	77 1f       	adc	r23, r23
    18d0:	88 1f       	adc	r24, r24
    18d2:	99 1f       	adc	r25, r25
    18d4:	1a 94       	dec	r1
    18d6:	69 f7       	brne	.-38     	; 0x18b2 <__udivmodsi4_loop>
    18d8:	60 95       	com	r22
    18da:	70 95       	com	r23
    18dc:	80 95       	com	r24
    18de:	90 95       	com	r25
    18e0:	9b 01       	movw	r18, r22
    18e2:	ac 01       	movw	r20, r24
    18e4:	bd 01       	movw	r22, r26
    18e6:	cf 01       	movw	r24, r30
    18e8:	08 95       	ret

000018ea <memcmp>:
    18ea:	fb 01       	movw	r30, r22
    18ec:	dc 01       	movw	r26, r24
    18ee:	04 c0       	rjmp	.+8      	; 0x18f8 <memcmp+0xe>
    18f0:	8d 91       	ld	r24, X+
    18f2:	01 90       	ld	r0, Z+
    18f4:	80 19       	sub	r24, r0
    18f6:	21 f4       	brne	.+8      	; 0x1900 <memcmp+0x16>
    18f8:	41 50       	subi	r20, 0x01	; 1
    18fa:	50 40       	sbci	r21, 0x00	; 0
    18fc:	c8 f7       	brcc	.-14     	; 0x18f0 <memcmp+0x6>
    18fe:	88 1b       	sub	r24, r24
    1900:	99 0b       	sbc	r25, r25
    1902:	08 95       	ret

00001904 <strstr>:
    1904:	fb 01       	movw	r30, r22
    1906:	51 91       	ld	r21, Z+
    1908:	55 23       	and	r21, r21
    190a:	a9 f0       	breq	.+42     	; 0x1936 <strstr+0x32>
    190c:	bf 01       	movw	r22, r30
    190e:	dc 01       	movw	r26, r24
    1910:	4d 91       	ld	r20, X+
    1912:	45 17       	cp	r20, r21
    1914:	41 11       	cpse	r20, r1
    1916:	e1 f7       	brne	.-8      	; 0x1910 <strstr+0xc>
    1918:	59 f4       	brne	.+22     	; 0x1930 <strstr+0x2c>
    191a:	cd 01       	movw	r24, r26
    191c:	01 90       	ld	r0, Z+
    191e:	00 20       	and	r0, r0
    1920:	49 f0       	breq	.+18     	; 0x1934 <strstr+0x30>
    1922:	4d 91       	ld	r20, X+
    1924:	40 15       	cp	r20, r0
    1926:	41 11       	cpse	r20, r1
    1928:	c9 f3       	breq	.-14     	; 0x191c <strstr+0x18>
    192a:	fb 01       	movw	r30, r22
    192c:	41 11       	cpse	r20, r1
    192e:	ef cf       	rjmp	.-34     	; 0x190e <strstr+0xa>
    1930:	81 e0       	ldi	r24, 0x01	; 1
    1932:	90 e0       	ldi	r25, 0x00	; 0
    1934:	01 97       	sbiw	r24, 0x01	; 1
    1936:	08 95       	ret

00001938 <fdevopen>:
    1938:	0f 93       	push	r16
    193a:	1f 93       	push	r17
    193c:	cf 93       	push	r28
    193e:	df 93       	push	r29
    1940:	00 97       	sbiw	r24, 0x00	; 0
    1942:	31 f4       	brne	.+12     	; 0x1950 <fdevopen+0x18>
    1944:	61 15       	cp	r22, r1
    1946:	71 05       	cpc	r23, r1
    1948:	19 f4       	brne	.+6      	; 0x1950 <fdevopen+0x18>
    194a:	80 e0       	ldi	r24, 0x00	; 0
    194c:	90 e0       	ldi	r25, 0x00	; 0
    194e:	39 c0       	rjmp	.+114    	; 0x19c2 <fdevopen+0x8a>
    1950:	8b 01       	movw	r16, r22
    1952:	ec 01       	movw	r28, r24
    1954:	6e e0       	ldi	r22, 0x0E	; 14
    1956:	70 e0       	ldi	r23, 0x00	; 0
    1958:	81 e0       	ldi	r24, 0x01	; 1
    195a:	90 e0       	ldi	r25, 0x00	; 0
    195c:	1c d2       	rcall	.+1080   	; 0x1d96 <calloc>
    195e:	fc 01       	movw	r30, r24
    1960:	89 2b       	or	r24, r25
    1962:	99 f3       	breq	.-26     	; 0x194a <fdevopen+0x12>
    1964:	80 e8       	ldi	r24, 0x80	; 128
    1966:	83 83       	std	Z+3, r24	; 0x03
    1968:	01 15       	cp	r16, r1
    196a:	11 05       	cpc	r17, r1
    196c:	71 f0       	breq	.+28     	; 0x198a <fdevopen+0x52>
    196e:	02 87       	std	Z+10, r16	; 0x0a
    1970:	13 87       	std	Z+11, r17	; 0x0b
    1972:	81 e8       	ldi	r24, 0x81	; 129
    1974:	83 83       	std	Z+3, r24	; 0x03
    1976:	80 91 07 23 	lds	r24, 0x2307	; 0x802307 <__iob>
    197a:	90 91 08 23 	lds	r25, 0x2308	; 0x802308 <__iob+0x1>
    197e:	89 2b       	or	r24, r25
    1980:	21 f4       	brne	.+8      	; 0x198a <fdevopen+0x52>
    1982:	e0 93 07 23 	sts	0x2307, r30	; 0x802307 <__iob>
    1986:	f0 93 08 23 	sts	0x2308, r31	; 0x802308 <__iob+0x1>
    198a:	20 97       	sbiw	r28, 0x00	; 0
    198c:	c9 f0       	breq	.+50     	; 0x19c0 <fdevopen+0x88>
    198e:	c0 87       	std	Z+8, r28	; 0x08
    1990:	d1 87       	std	Z+9, r29	; 0x09
    1992:	83 81       	ldd	r24, Z+3	; 0x03
    1994:	82 60       	ori	r24, 0x02	; 2
    1996:	83 83       	std	Z+3, r24	; 0x03
    1998:	80 91 09 23 	lds	r24, 0x2309	; 0x802309 <__iob+0x2>
    199c:	90 91 0a 23 	lds	r25, 0x230A	; 0x80230a <__iob+0x3>
    19a0:	89 2b       	or	r24, r25
    19a2:	71 f4       	brne	.+28     	; 0x19c0 <fdevopen+0x88>
    19a4:	e0 93 09 23 	sts	0x2309, r30	; 0x802309 <__iob+0x2>
    19a8:	f0 93 0a 23 	sts	0x230A, r31	; 0x80230a <__iob+0x3>
    19ac:	80 91 0b 23 	lds	r24, 0x230B	; 0x80230b <__iob+0x4>
    19b0:	90 91 0c 23 	lds	r25, 0x230C	; 0x80230c <__iob+0x5>
    19b4:	89 2b       	or	r24, r25
    19b6:	21 f4       	brne	.+8      	; 0x19c0 <fdevopen+0x88>
    19b8:	e0 93 0b 23 	sts	0x230B, r30	; 0x80230b <__iob+0x4>
    19bc:	f0 93 0c 23 	sts	0x230C, r31	; 0x80230c <__iob+0x5>
    19c0:	cf 01       	movw	r24, r30
    19c2:	df 91       	pop	r29
    19c4:	cf 91       	pop	r28
    19c6:	1f 91       	pop	r17
    19c8:	0f 91       	pop	r16
    19ca:	08 95       	ret

000019cc <printf>:
    19cc:	a0 e0       	ldi	r26, 0x00	; 0
    19ce:	b0 e0       	ldi	r27, 0x00	; 0
    19d0:	eb ee       	ldi	r30, 0xEB	; 235
    19d2:	fc e0       	ldi	r31, 0x0C	; 12
    19d4:	e2 c3       	rjmp	.+1988   	; 0x219a <__prologue_saves__+0x20>
    19d6:	ae 01       	movw	r20, r28
    19d8:	4b 5f       	subi	r20, 0xFB	; 251
    19da:	5f 4f       	sbci	r21, 0xFF	; 255
    19dc:	fa 01       	movw	r30, r20
    19de:	61 91       	ld	r22, Z+
    19e0:	71 91       	ld	r23, Z+
    19e2:	af 01       	movw	r20, r30
    19e4:	80 91 09 23 	lds	r24, 0x2309	; 0x802309 <__iob+0x2>
    19e8:	90 91 0a 23 	lds	r25, 0x230A	; 0x80230a <__iob+0x3>
    19ec:	02 d0       	rcall	.+4      	; 0x19f2 <vfprintf>
    19ee:	e2 e0       	ldi	r30, 0x02	; 2
    19f0:	ed c3       	rjmp	.+2010   	; 0x21cc <__epilogue_restores__+0x20>

000019f2 <vfprintf>:
    19f2:	ab e0       	ldi	r26, 0x0B	; 11
    19f4:	b0 e0       	ldi	r27, 0x00	; 0
    19f6:	ee ef       	ldi	r30, 0xFE	; 254
    19f8:	fc e0       	ldi	r31, 0x0C	; 12
    19fa:	bf c3       	rjmp	.+1918   	; 0x217a <__prologue_saves__>
    19fc:	6c 01       	movw	r12, r24
    19fe:	7b 01       	movw	r14, r22
    1a00:	8a 01       	movw	r16, r20
    1a02:	fc 01       	movw	r30, r24
    1a04:	16 82       	std	Z+6, r1	; 0x06
    1a06:	17 82       	std	Z+7, r1	; 0x07
    1a08:	83 81       	ldd	r24, Z+3	; 0x03
    1a0a:	81 ff       	sbrs	r24, 1
    1a0c:	bf c1       	rjmp	.+894    	; 0x1d8c <vfprintf+0x39a>
    1a0e:	ce 01       	movw	r24, r28
    1a10:	01 96       	adiw	r24, 0x01	; 1
    1a12:	3c 01       	movw	r6, r24
    1a14:	f6 01       	movw	r30, r12
    1a16:	93 81       	ldd	r25, Z+3	; 0x03
    1a18:	f7 01       	movw	r30, r14
    1a1a:	93 fd       	sbrc	r25, 3
    1a1c:	85 91       	lpm	r24, Z+
    1a1e:	93 ff       	sbrs	r25, 3
    1a20:	81 91       	ld	r24, Z+
    1a22:	7f 01       	movw	r14, r30
    1a24:	88 23       	and	r24, r24
    1a26:	09 f4       	brne	.+2      	; 0x1a2a <vfprintf+0x38>
    1a28:	ad c1       	rjmp	.+858    	; 0x1d84 <vfprintf+0x392>
    1a2a:	85 32       	cpi	r24, 0x25	; 37
    1a2c:	39 f4       	brne	.+14     	; 0x1a3c <vfprintf+0x4a>
    1a2e:	93 fd       	sbrc	r25, 3
    1a30:	85 91       	lpm	r24, Z+
    1a32:	93 ff       	sbrs	r25, 3
    1a34:	81 91       	ld	r24, Z+
    1a36:	7f 01       	movw	r14, r30
    1a38:	85 32       	cpi	r24, 0x25	; 37
    1a3a:	21 f4       	brne	.+8      	; 0x1a44 <vfprintf+0x52>
    1a3c:	b6 01       	movw	r22, r12
    1a3e:	90 e0       	ldi	r25, 0x00	; 0
    1a40:	02 d3       	rcall	.+1540   	; 0x2046 <fputc>
    1a42:	e8 cf       	rjmp	.-48     	; 0x1a14 <vfprintf+0x22>
    1a44:	91 2c       	mov	r9, r1
    1a46:	21 2c       	mov	r2, r1
    1a48:	31 2c       	mov	r3, r1
    1a4a:	ff e1       	ldi	r31, 0x1F	; 31
    1a4c:	f3 15       	cp	r31, r3
    1a4e:	d8 f0       	brcs	.+54     	; 0x1a86 <vfprintf+0x94>
    1a50:	8b 32       	cpi	r24, 0x2B	; 43
    1a52:	79 f0       	breq	.+30     	; 0x1a72 <vfprintf+0x80>
    1a54:	38 f4       	brcc	.+14     	; 0x1a64 <vfprintf+0x72>
    1a56:	80 32       	cpi	r24, 0x20	; 32
    1a58:	79 f0       	breq	.+30     	; 0x1a78 <vfprintf+0x86>
    1a5a:	83 32       	cpi	r24, 0x23	; 35
    1a5c:	a1 f4       	brne	.+40     	; 0x1a86 <vfprintf+0x94>
    1a5e:	23 2d       	mov	r18, r3
    1a60:	20 61       	ori	r18, 0x10	; 16
    1a62:	1d c0       	rjmp	.+58     	; 0x1a9e <vfprintf+0xac>
    1a64:	8d 32       	cpi	r24, 0x2D	; 45
    1a66:	61 f0       	breq	.+24     	; 0x1a80 <vfprintf+0x8e>
    1a68:	80 33       	cpi	r24, 0x30	; 48
    1a6a:	69 f4       	brne	.+26     	; 0x1a86 <vfprintf+0x94>
    1a6c:	23 2d       	mov	r18, r3
    1a6e:	21 60       	ori	r18, 0x01	; 1
    1a70:	16 c0       	rjmp	.+44     	; 0x1a9e <vfprintf+0xac>
    1a72:	83 2d       	mov	r24, r3
    1a74:	82 60       	ori	r24, 0x02	; 2
    1a76:	38 2e       	mov	r3, r24
    1a78:	e3 2d       	mov	r30, r3
    1a7a:	e4 60       	ori	r30, 0x04	; 4
    1a7c:	3e 2e       	mov	r3, r30
    1a7e:	2a c0       	rjmp	.+84     	; 0x1ad4 <vfprintf+0xe2>
    1a80:	f3 2d       	mov	r31, r3
    1a82:	f8 60       	ori	r31, 0x08	; 8
    1a84:	1d c0       	rjmp	.+58     	; 0x1ac0 <vfprintf+0xce>
    1a86:	37 fc       	sbrc	r3, 7
    1a88:	2d c0       	rjmp	.+90     	; 0x1ae4 <vfprintf+0xf2>
    1a8a:	20 ed       	ldi	r18, 0xD0	; 208
    1a8c:	28 0f       	add	r18, r24
    1a8e:	2a 30       	cpi	r18, 0x0A	; 10
    1a90:	40 f0       	brcs	.+16     	; 0x1aa2 <vfprintf+0xb0>
    1a92:	8e 32       	cpi	r24, 0x2E	; 46
    1a94:	b9 f4       	brne	.+46     	; 0x1ac4 <vfprintf+0xd2>
    1a96:	36 fc       	sbrc	r3, 6
    1a98:	75 c1       	rjmp	.+746    	; 0x1d84 <vfprintf+0x392>
    1a9a:	23 2d       	mov	r18, r3
    1a9c:	20 64       	ori	r18, 0x40	; 64
    1a9e:	32 2e       	mov	r3, r18
    1aa0:	19 c0       	rjmp	.+50     	; 0x1ad4 <vfprintf+0xe2>
    1aa2:	36 fe       	sbrs	r3, 6
    1aa4:	06 c0       	rjmp	.+12     	; 0x1ab2 <vfprintf+0xc0>
    1aa6:	8a e0       	ldi	r24, 0x0A	; 10
    1aa8:	98 9e       	mul	r9, r24
    1aaa:	20 0d       	add	r18, r0
    1aac:	11 24       	eor	r1, r1
    1aae:	92 2e       	mov	r9, r18
    1ab0:	11 c0       	rjmp	.+34     	; 0x1ad4 <vfprintf+0xe2>
    1ab2:	ea e0       	ldi	r30, 0x0A	; 10
    1ab4:	2e 9e       	mul	r2, r30
    1ab6:	20 0d       	add	r18, r0
    1ab8:	11 24       	eor	r1, r1
    1aba:	22 2e       	mov	r2, r18
    1abc:	f3 2d       	mov	r31, r3
    1abe:	f0 62       	ori	r31, 0x20	; 32
    1ac0:	3f 2e       	mov	r3, r31
    1ac2:	08 c0       	rjmp	.+16     	; 0x1ad4 <vfprintf+0xe2>
    1ac4:	8c 36       	cpi	r24, 0x6C	; 108
    1ac6:	21 f4       	brne	.+8      	; 0x1ad0 <vfprintf+0xde>
    1ac8:	83 2d       	mov	r24, r3
    1aca:	80 68       	ori	r24, 0x80	; 128
    1acc:	38 2e       	mov	r3, r24
    1ace:	02 c0       	rjmp	.+4      	; 0x1ad4 <vfprintf+0xe2>
    1ad0:	88 36       	cpi	r24, 0x68	; 104
    1ad2:	41 f4       	brne	.+16     	; 0x1ae4 <vfprintf+0xf2>
    1ad4:	f7 01       	movw	r30, r14
    1ad6:	93 fd       	sbrc	r25, 3
    1ad8:	85 91       	lpm	r24, Z+
    1ada:	93 ff       	sbrs	r25, 3
    1adc:	81 91       	ld	r24, Z+
    1ade:	7f 01       	movw	r14, r30
    1ae0:	81 11       	cpse	r24, r1
    1ae2:	b3 cf       	rjmp	.-154    	; 0x1a4a <vfprintf+0x58>
    1ae4:	98 2f       	mov	r25, r24
    1ae6:	9f 7d       	andi	r25, 0xDF	; 223
    1ae8:	95 54       	subi	r25, 0x45	; 69
    1aea:	93 30       	cpi	r25, 0x03	; 3
    1aec:	28 f4       	brcc	.+10     	; 0x1af8 <vfprintf+0x106>
    1aee:	0c 5f       	subi	r16, 0xFC	; 252
    1af0:	1f 4f       	sbci	r17, 0xFF	; 255
    1af2:	9f e3       	ldi	r25, 0x3F	; 63
    1af4:	99 83       	std	Y+1, r25	; 0x01
    1af6:	0d c0       	rjmp	.+26     	; 0x1b12 <vfprintf+0x120>
    1af8:	83 36       	cpi	r24, 0x63	; 99
    1afa:	31 f0       	breq	.+12     	; 0x1b08 <vfprintf+0x116>
    1afc:	83 37       	cpi	r24, 0x73	; 115
    1afe:	71 f0       	breq	.+28     	; 0x1b1c <vfprintf+0x12a>
    1b00:	83 35       	cpi	r24, 0x53	; 83
    1b02:	09 f0       	breq	.+2      	; 0x1b06 <vfprintf+0x114>
    1b04:	55 c0       	rjmp	.+170    	; 0x1bb0 <vfprintf+0x1be>
    1b06:	20 c0       	rjmp	.+64     	; 0x1b48 <vfprintf+0x156>
    1b08:	f8 01       	movw	r30, r16
    1b0a:	80 81       	ld	r24, Z
    1b0c:	89 83       	std	Y+1, r24	; 0x01
    1b0e:	0e 5f       	subi	r16, 0xFE	; 254
    1b10:	1f 4f       	sbci	r17, 0xFF	; 255
    1b12:	88 24       	eor	r8, r8
    1b14:	83 94       	inc	r8
    1b16:	91 2c       	mov	r9, r1
    1b18:	53 01       	movw	r10, r6
    1b1a:	12 c0       	rjmp	.+36     	; 0x1b40 <vfprintf+0x14e>
    1b1c:	28 01       	movw	r4, r16
    1b1e:	f2 e0       	ldi	r31, 0x02	; 2
    1b20:	4f 0e       	add	r4, r31
    1b22:	51 1c       	adc	r5, r1
    1b24:	f8 01       	movw	r30, r16
    1b26:	a0 80       	ld	r10, Z
    1b28:	b1 80       	ldd	r11, Z+1	; 0x01
    1b2a:	36 fe       	sbrs	r3, 6
    1b2c:	03 c0       	rjmp	.+6      	; 0x1b34 <vfprintf+0x142>
    1b2e:	69 2d       	mov	r22, r9
    1b30:	70 e0       	ldi	r23, 0x00	; 0
    1b32:	02 c0       	rjmp	.+4      	; 0x1b38 <vfprintf+0x146>
    1b34:	6f ef       	ldi	r22, 0xFF	; 255
    1b36:	7f ef       	ldi	r23, 0xFF	; 255
    1b38:	c5 01       	movw	r24, r10
    1b3a:	7a d2       	rcall	.+1268   	; 0x2030 <strnlen>
    1b3c:	4c 01       	movw	r8, r24
    1b3e:	82 01       	movw	r16, r4
    1b40:	f3 2d       	mov	r31, r3
    1b42:	ff 77       	andi	r31, 0x7F	; 127
    1b44:	3f 2e       	mov	r3, r31
    1b46:	15 c0       	rjmp	.+42     	; 0x1b72 <vfprintf+0x180>
    1b48:	28 01       	movw	r4, r16
    1b4a:	22 e0       	ldi	r18, 0x02	; 2
    1b4c:	42 0e       	add	r4, r18
    1b4e:	51 1c       	adc	r5, r1
    1b50:	f8 01       	movw	r30, r16
    1b52:	a0 80       	ld	r10, Z
    1b54:	b1 80       	ldd	r11, Z+1	; 0x01
    1b56:	36 fe       	sbrs	r3, 6
    1b58:	03 c0       	rjmp	.+6      	; 0x1b60 <vfprintf+0x16e>
    1b5a:	69 2d       	mov	r22, r9
    1b5c:	70 e0       	ldi	r23, 0x00	; 0
    1b5e:	02 c0       	rjmp	.+4      	; 0x1b64 <vfprintf+0x172>
    1b60:	6f ef       	ldi	r22, 0xFF	; 255
    1b62:	7f ef       	ldi	r23, 0xFF	; 255
    1b64:	c5 01       	movw	r24, r10
    1b66:	52 d2       	rcall	.+1188   	; 0x200c <strnlen_P>
    1b68:	4c 01       	movw	r8, r24
    1b6a:	f3 2d       	mov	r31, r3
    1b6c:	f0 68       	ori	r31, 0x80	; 128
    1b6e:	3f 2e       	mov	r3, r31
    1b70:	82 01       	movw	r16, r4
    1b72:	33 fc       	sbrc	r3, 3
    1b74:	19 c0       	rjmp	.+50     	; 0x1ba8 <vfprintf+0x1b6>
    1b76:	82 2d       	mov	r24, r2
    1b78:	90 e0       	ldi	r25, 0x00	; 0
    1b7a:	88 16       	cp	r8, r24
    1b7c:	99 06       	cpc	r9, r25
    1b7e:	a0 f4       	brcc	.+40     	; 0x1ba8 <vfprintf+0x1b6>
    1b80:	b6 01       	movw	r22, r12
    1b82:	80 e2       	ldi	r24, 0x20	; 32
    1b84:	90 e0       	ldi	r25, 0x00	; 0
    1b86:	5f d2       	rcall	.+1214   	; 0x2046 <fputc>
    1b88:	2a 94       	dec	r2
    1b8a:	f5 cf       	rjmp	.-22     	; 0x1b76 <vfprintf+0x184>
    1b8c:	f5 01       	movw	r30, r10
    1b8e:	37 fc       	sbrc	r3, 7
    1b90:	85 91       	lpm	r24, Z+
    1b92:	37 fe       	sbrs	r3, 7
    1b94:	81 91       	ld	r24, Z+
    1b96:	5f 01       	movw	r10, r30
    1b98:	b6 01       	movw	r22, r12
    1b9a:	90 e0       	ldi	r25, 0x00	; 0
    1b9c:	54 d2       	rcall	.+1192   	; 0x2046 <fputc>
    1b9e:	21 10       	cpse	r2, r1
    1ba0:	2a 94       	dec	r2
    1ba2:	21 e0       	ldi	r18, 0x01	; 1
    1ba4:	82 1a       	sub	r8, r18
    1ba6:	91 08       	sbc	r9, r1
    1ba8:	81 14       	cp	r8, r1
    1baa:	91 04       	cpc	r9, r1
    1bac:	79 f7       	brne	.-34     	; 0x1b8c <vfprintf+0x19a>
    1bae:	e1 c0       	rjmp	.+450    	; 0x1d72 <vfprintf+0x380>
    1bb0:	84 36       	cpi	r24, 0x64	; 100
    1bb2:	11 f0       	breq	.+4      	; 0x1bb8 <vfprintf+0x1c6>
    1bb4:	89 36       	cpi	r24, 0x69	; 105
    1bb6:	39 f5       	brne	.+78     	; 0x1c06 <vfprintf+0x214>
    1bb8:	f8 01       	movw	r30, r16
    1bba:	37 fe       	sbrs	r3, 7
    1bbc:	07 c0       	rjmp	.+14     	; 0x1bcc <vfprintf+0x1da>
    1bbe:	60 81       	ld	r22, Z
    1bc0:	71 81       	ldd	r23, Z+1	; 0x01
    1bc2:	82 81       	ldd	r24, Z+2	; 0x02
    1bc4:	93 81       	ldd	r25, Z+3	; 0x03
    1bc6:	0c 5f       	subi	r16, 0xFC	; 252
    1bc8:	1f 4f       	sbci	r17, 0xFF	; 255
    1bca:	08 c0       	rjmp	.+16     	; 0x1bdc <vfprintf+0x1ea>
    1bcc:	60 81       	ld	r22, Z
    1bce:	71 81       	ldd	r23, Z+1	; 0x01
    1bd0:	07 2e       	mov	r0, r23
    1bd2:	00 0c       	add	r0, r0
    1bd4:	88 0b       	sbc	r24, r24
    1bd6:	99 0b       	sbc	r25, r25
    1bd8:	0e 5f       	subi	r16, 0xFE	; 254
    1bda:	1f 4f       	sbci	r17, 0xFF	; 255
    1bdc:	f3 2d       	mov	r31, r3
    1bde:	ff 76       	andi	r31, 0x6F	; 111
    1be0:	3f 2e       	mov	r3, r31
    1be2:	97 ff       	sbrs	r25, 7
    1be4:	09 c0       	rjmp	.+18     	; 0x1bf8 <vfprintf+0x206>
    1be6:	90 95       	com	r25
    1be8:	80 95       	com	r24
    1bea:	70 95       	com	r23
    1bec:	61 95       	neg	r22
    1bee:	7f 4f       	sbci	r23, 0xFF	; 255
    1bf0:	8f 4f       	sbci	r24, 0xFF	; 255
    1bf2:	9f 4f       	sbci	r25, 0xFF	; 255
    1bf4:	f0 68       	ori	r31, 0x80	; 128
    1bf6:	3f 2e       	mov	r3, r31
    1bf8:	2a e0       	ldi	r18, 0x0A	; 10
    1bfa:	30 e0       	ldi	r19, 0x00	; 0
    1bfc:	a3 01       	movw	r20, r6
    1bfe:	5f d2       	rcall	.+1214   	; 0x20be <__ultoa_invert>
    1c00:	88 2e       	mov	r8, r24
    1c02:	86 18       	sub	r8, r6
    1c04:	44 c0       	rjmp	.+136    	; 0x1c8e <vfprintf+0x29c>
    1c06:	85 37       	cpi	r24, 0x75	; 117
    1c08:	31 f4       	brne	.+12     	; 0x1c16 <vfprintf+0x224>
    1c0a:	23 2d       	mov	r18, r3
    1c0c:	2f 7e       	andi	r18, 0xEF	; 239
    1c0e:	b2 2e       	mov	r11, r18
    1c10:	2a e0       	ldi	r18, 0x0A	; 10
    1c12:	30 e0       	ldi	r19, 0x00	; 0
    1c14:	25 c0       	rjmp	.+74     	; 0x1c60 <vfprintf+0x26e>
    1c16:	93 2d       	mov	r25, r3
    1c18:	99 7f       	andi	r25, 0xF9	; 249
    1c1a:	b9 2e       	mov	r11, r25
    1c1c:	8f 36       	cpi	r24, 0x6F	; 111
    1c1e:	c1 f0       	breq	.+48     	; 0x1c50 <vfprintf+0x25e>
    1c20:	18 f4       	brcc	.+6      	; 0x1c28 <vfprintf+0x236>
    1c22:	88 35       	cpi	r24, 0x58	; 88
    1c24:	79 f0       	breq	.+30     	; 0x1c44 <vfprintf+0x252>
    1c26:	ae c0       	rjmp	.+348    	; 0x1d84 <vfprintf+0x392>
    1c28:	80 37       	cpi	r24, 0x70	; 112
    1c2a:	19 f0       	breq	.+6      	; 0x1c32 <vfprintf+0x240>
    1c2c:	88 37       	cpi	r24, 0x78	; 120
    1c2e:	21 f0       	breq	.+8      	; 0x1c38 <vfprintf+0x246>
    1c30:	a9 c0       	rjmp	.+338    	; 0x1d84 <vfprintf+0x392>
    1c32:	e9 2f       	mov	r30, r25
    1c34:	e0 61       	ori	r30, 0x10	; 16
    1c36:	be 2e       	mov	r11, r30
    1c38:	b4 fe       	sbrs	r11, 4
    1c3a:	0d c0       	rjmp	.+26     	; 0x1c56 <vfprintf+0x264>
    1c3c:	fb 2d       	mov	r31, r11
    1c3e:	f4 60       	ori	r31, 0x04	; 4
    1c40:	bf 2e       	mov	r11, r31
    1c42:	09 c0       	rjmp	.+18     	; 0x1c56 <vfprintf+0x264>
    1c44:	34 fe       	sbrs	r3, 4
    1c46:	0a c0       	rjmp	.+20     	; 0x1c5c <vfprintf+0x26a>
    1c48:	29 2f       	mov	r18, r25
    1c4a:	26 60       	ori	r18, 0x06	; 6
    1c4c:	b2 2e       	mov	r11, r18
    1c4e:	06 c0       	rjmp	.+12     	; 0x1c5c <vfprintf+0x26a>
    1c50:	28 e0       	ldi	r18, 0x08	; 8
    1c52:	30 e0       	ldi	r19, 0x00	; 0
    1c54:	05 c0       	rjmp	.+10     	; 0x1c60 <vfprintf+0x26e>
    1c56:	20 e1       	ldi	r18, 0x10	; 16
    1c58:	30 e0       	ldi	r19, 0x00	; 0
    1c5a:	02 c0       	rjmp	.+4      	; 0x1c60 <vfprintf+0x26e>
    1c5c:	20 e1       	ldi	r18, 0x10	; 16
    1c5e:	32 e0       	ldi	r19, 0x02	; 2
    1c60:	f8 01       	movw	r30, r16
    1c62:	b7 fe       	sbrs	r11, 7
    1c64:	07 c0       	rjmp	.+14     	; 0x1c74 <vfprintf+0x282>
    1c66:	60 81       	ld	r22, Z
    1c68:	71 81       	ldd	r23, Z+1	; 0x01
    1c6a:	82 81       	ldd	r24, Z+2	; 0x02
    1c6c:	93 81       	ldd	r25, Z+3	; 0x03
    1c6e:	0c 5f       	subi	r16, 0xFC	; 252
    1c70:	1f 4f       	sbci	r17, 0xFF	; 255
    1c72:	06 c0       	rjmp	.+12     	; 0x1c80 <vfprintf+0x28e>
    1c74:	60 81       	ld	r22, Z
    1c76:	71 81       	ldd	r23, Z+1	; 0x01
    1c78:	80 e0       	ldi	r24, 0x00	; 0
    1c7a:	90 e0       	ldi	r25, 0x00	; 0
    1c7c:	0e 5f       	subi	r16, 0xFE	; 254
    1c7e:	1f 4f       	sbci	r17, 0xFF	; 255
    1c80:	a3 01       	movw	r20, r6
    1c82:	1d d2       	rcall	.+1082   	; 0x20be <__ultoa_invert>
    1c84:	88 2e       	mov	r8, r24
    1c86:	86 18       	sub	r8, r6
    1c88:	fb 2d       	mov	r31, r11
    1c8a:	ff 77       	andi	r31, 0x7F	; 127
    1c8c:	3f 2e       	mov	r3, r31
    1c8e:	36 fe       	sbrs	r3, 6
    1c90:	0d c0       	rjmp	.+26     	; 0x1cac <vfprintf+0x2ba>
    1c92:	23 2d       	mov	r18, r3
    1c94:	2e 7f       	andi	r18, 0xFE	; 254
    1c96:	a2 2e       	mov	r10, r18
    1c98:	89 14       	cp	r8, r9
    1c9a:	58 f4       	brcc	.+22     	; 0x1cb2 <vfprintf+0x2c0>
    1c9c:	34 fe       	sbrs	r3, 4
    1c9e:	0b c0       	rjmp	.+22     	; 0x1cb6 <vfprintf+0x2c4>
    1ca0:	32 fc       	sbrc	r3, 2
    1ca2:	09 c0       	rjmp	.+18     	; 0x1cb6 <vfprintf+0x2c4>
    1ca4:	83 2d       	mov	r24, r3
    1ca6:	8e 7e       	andi	r24, 0xEE	; 238
    1ca8:	a8 2e       	mov	r10, r24
    1caa:	05 c0       	rjmp	.+10     	; 0x1cb6 <vfprintf+0x2c4>
    1cac:	b8 2c       	mov	r11, r8
    1cae:	a3 2c       	mov	r10, r3
    1cb0:	03 c0       	rjmp	.+6      	; 0x1cb8 <vfprintf+0x2c6>
    1cb2:	b8 2c       	mov	r11, r8
    1cb4:	01 c0       	rjmp	.+2      	; 0x1cb8 <vfprintf+0x2c6>
    1cb6:	b9 2c       	mov	r11, r9
    1cb8:	a4 fe       	sbrs	r10, 4
    1cba:	0f c0       	rjmp	.+30     	; 0x1cda <vfprintf+0x2e8>
    1cbc:	fe 01       	movw	r30, r28
    1cbe:	e8 0d       	add	r30, r8
    1cc0:	f1 1d       	adc	r31, r1
    1cc2:	80 81       	ld	r24, Z
    1cc4:	80 33       	cpi	r24, 0x30	; 48
    1cc6:	21 f4       	brne	.+8      	; 0x1cd0 <vfprintf+0x2de>
    1cc8:	9a 2d       	mov	r25, r10
    1cca:	99 7e       	andi	r25, 0xE9	; 233
    1ccc:	a9 2e       	mov	r10, r25
    1cce:	09 c0       	rjmp	.+18     	; 0x1ce2 <vfprintf+0x2f0>
    1cd0:	a2 fe       	sbrs	r10, 2
    1cd2:	06 c0       	rjmp	.+12     	; 0x1ce0 <vfprintf+0x2ee>
    1cd4:	b3 94       	inc	r11
    1cd6:	b3 94       	inc	r11
    1cd8:	04 c0       	rjmp	.+8      	; 0x1ce2 <vfprintf+0x2f0>
    1cda:	8a 2d       	mov	r24, r10
    1cdc:	86 78       	andi	r24, 0x86	; 134
    1cde:	09 f0       	breq	.+2      	; 0x1ce2 <vfprintf+0x2f0>
    1ce0:	b3 94       	inc	r11
    1ce2:	a3 fc       	sbrc	r10, 3
    1ce4:	10 c0       	rjmp	.+32     	; 0x1d06 <vfprintf+0x314>
    1ce6:	a0 fe       	sbrs	r10, 0
    1ce8:	06 c0       	rjmp	.+12     	; 0x1cf6 <vfprintf+0x304>
    1cea:	b2 14       	cp	r11, r2
    1cec:	80 f4       	brcc	.+32     	; 0x1d0e <vfprintf+0x31c>
    1cee:	28 0c       	add	r2, r8
    1cf0:	92 2c       	mov	r9, r2
    1cf2:	9b 18       	sub	r9, r11
    1cf4:	0d c0       	rjmp	.+26     	; 0x1d10 <vfprintf+0x31e>
    1cf6:	b2 14       	cp	r11, r2
    1cf8:	58 f4       	brcc	.+22     	; 0x1d10 <vfprintf+0x31e>
    1cfa:	b6 01       	movw	r22, r12
    1cfc:	80 e2       	ldi	r24, 0x20	; 32
    1cfe:	90 e0       	ldi	r25, 0x00	; 0
    1d00:	a2 d1       	rcall	.+836    	; 0x2046 <fputc>
    1d02:	b3 94       	inc	r11
    1d04:	f8 cf       	rjmp	.-16     	; 0x1cf6 <vfprintf+0x304>
    1d06:	b2 14       	cp	r11, r2
    1d08:	18 f4       	brcc	.+6      	; 0x1d10 <vfprintf+0x31e>
    1d0a:	2b 18       	sub	r2, r11
    1d0c:	02 c0       	rjmp	.+4      	; 0x1d12 <vfprintf+0x320>
    1d0e:	98 2c       	mov	r9, r8
    1d10:	21 2c       	mov	r2, r1
    1d12:	a4 fe       	sbrs	r10, 4
    1d14:	0f c0       	rjmp	.+30     	; 0x1d34 <vfprintf+0x342>
    1d16:	b6 01       	movw	r22, r12
    1d18:	80 e3       	ldi	r24, 0x30	; 48
    1d1a:	90 e0       	ldi	r25, 0x00	; 0
    1d1c:	94 d1       	rcall	.+808    	; 0x2046 <fputc>
    1d1e:	a2 fe       	sbrs	r10, 2
    1d20:	16 c0       	rjmp	.+44     	; 0x1d4e <vfprintf+0x35c>
    1d22:	a1 fc       	sbrc	r10, 1
    1d24:	03 c0       	rjmp	.+6      	; 0x1d2c <vfprintf+0x33a>
    1d26:	88 e7       	ldi	r24, 0x78	; 120
    1d28:	90 e0       	ldi	r25, 0x00	; 0
    1d2a:	02 c0       	rjmp	.+4      	; 0x1d30 <vfprintf+0x33e>
    1d2c:	88 e5       	ldi	r24, 0x58	; 88
    1d2e:	90 e0       	ldi	r25, 0x00	; 0
    1d30:	b6 01       	movw	r22, r12
    1d32:	0c c0       	rjmp	.+24     	; 0x1d4c <vfprintf+0x35a>
    1d34:	8a 2d       	mov	r24, r10
    1d36:	86 78       	andi	r24, 0x86	; 134
    1d38:	51 f0       	breq	.+20     	; 0x1d4e <vfprintf+0x35c>
    1d3a:	a1 fe       	sbrs	r10, 1
    1d3c:	02 c0       	rjmp	.+4      	; 0x1d42 <vfprintf+0x350>
    1d3e:	8b e2       	ldi	r24, 0x2B	; 43
    1d40:	01 c0       	rjmp	.+2      	; 0x1d44 <vfprintf+0x352>
    1d42:	80 e2       	ldi	r24, 0x20	; 32
    1d44:	a7 fc       	sbrc	r10, 7
    1d46:	8d e2       	ldi	r24, 0x2D	; 45
    1d48:	b6 01       	movw	r22, r12
    1d4a:	90 e0       	ldi	r25, 0x00	; 0
    1d4c:	7c d1       	rcall	.+760    	; 0x2046 <fputc>
    1d4e:	89 14       	cp	r8, r9
    1d50:	30 f4       	brcc	.+12     	; 0x1d5e <vfprintf+0x36c>
    1d52:	b6 01       	movw	r22, r12
    1d54:	80 e3       	ldi	r24, 0x30	; 48
    1d56:	90 e0       	ldi	r25, 0x00	; 0
    1d58:	76 d1       	rcall	.+748    	; 0x2046 <fputc>
    1d5a:	9a 94       	dec	r9
    1d5c:	f8 cf       	rjmp	.-16     	; 0x1d4e <vfprintf+0x35c>
    1d5e:	8a 94       	dec	r8
    1d60:	f3 01       	movw	r30, r6
    1d62:	e8 0d       	add	r30, r8
    1d64:	f1 1d       	adc	r31, r1
    1d66:	80 81       	ld	r24, Z
    1d68:	b6 01       	movw	r22, r12
    1d6a:	90 e0       	ldi	r25, 0x00	; 0
    1d6c:	6c d1       	rcall	.+728    	; 0x2046 <fputc>
    1d6e:	81 10       	cpse	r8, r1
    1d70:	f6 cf       	rjmp	.-20     	; 0x1d5e <vfprintf+0x36c>
    1d72:	22 20       	and	r2, r2
    1d74:	09 f4       	brne	.+2      	; 0x1d78 <vfprintf+0x386>
    1d76:	4e ce       	rjmp	.-868    	; 0x1a14 <vfprintf+0x22>
    1d78:	b6 01       	movw	r22, r12
    1d7a:	80 e2       	ldi	r24, 0x20	; 32
    1d7c:	90 e0       	ldi	r25, 0x00	; 0
    1d7e:	63 d1       	rcall	.+710    	; 0x2046 <fputc>
    1d80:	2a 94       	dec	r2
    1d82:	f7 cf       	rjmp	.-18     	; 0x1d72 <vfprintf+0x380>
    1d84:	f6 01       	movw	r30, r12
    1d86:	86 81       	ldd	r24, Z+6	; 0x06
    1d88:	97 81       	ldd	r25, Z+7	; 0x07
    1d8a:	02 c0       	rjmp	.+4      	; 0x1d90 <vfprintf+0x39e>
    1d8c:	8f ef       	ldi	r24, 0xFF	; 255
    1d8e:	9f ef       	ldi	r25, 0xFF	; 255
    1d90:	2b 96       	adiw	r28, 0x0b	; 11
    1d92:	e2 e1       	ldi	r30, 0x12	; 18
    1d94:	0b c2       	rjmp	.+1046   	; 0x21ac <__epilogue_restores__>

00001d96 <calloc>:
    1d96:	0f 93       	push	r16
    1d98:	1f 93       	push	r17
    1d9a:	cf 93       	push	r28
    1d9c:	df 93       	push	r29
    1d9e:	86 9f       	mul	r24, r22
    1da0:	80 01       	movw	r16, r0
    1da2:	87 9f       	mul	r24, r23
    1da4:	10 0d       	add	r17, r0
    1da6:	96 9f       	mul	r25, r22
    1da8:	10 0d       	add	r17, r0
    1daa:	11 24       	eor	r1, r1
    1dac:	c8 01       	movw	r24, r16
    1dae:	0d d0       	rcall	.+26     	; 0x1dca <malloc>
    1db0:	ec 01       	movw	r28, r24
    1db2:	00 97       	sbiw	r24, 0x00	; 0
    1db4:	21 f0       	breq	.+8      	; 0x1dbe <calloc+0x28>
    1db6:	a8 01       	movw	r20, r16
    1db8:	60 e0       	ldi	r22, 0x00	; 0
    1dba:	70 e0       	ldi	r23, 0x00	; 0
    1dbc:	32 d1       	rcall	.+612    	; 0x2022 <memset>
    1dbe:	ce 01       	movw	r24, r28
    1dc0:	df 91       	pop	r29
    1dc2:	cf 91       	pop	r28
    1dc4:	1f 91       	pop	r17
    1dc6:	0f 91       	pop	r16
    1dc8:	08 95       	ret

00001dca <malloc>:
    1dca:	0f 93       	push	r16
    1dcc:	1f 93       	push	r17
    1dce:	cf 93       	push	r28
    1dd0:	df 93       	push	r29
    1dd2:	82 30       	cpi	r24, 0x02	; 2
    1dd4:	91 05       	cpc	r25, r1
    1dd6:	10 f4       	brcc	.+4      	; 0x1ddc <malloc+0x12>
    1dd8:	82 e0       	ldi	r24, 0x02	; 2
    1dda:	90 e0       	ldi	r25, 0x00	; 0
    1ddc:	e0 91 0f 23 	lds	r30, 0x230F	; 0x80230f <__flp>
    1de0:	f0 91 10 23 	lds	r31, 0x2310	; 0x802310 <__flp+0x1>
    1de4:	20 e0       	ldi	r18, 0x00	; 0
    1de6:	30 e0       	ldi	r19, 0x00	; 0
    1de8:	a0 e0       	ldi	r26, 0x00	; 0
    1dea:	b0 e0       	ldi	r27, 0x00	; 0
    1dec:	30 97       	sbiw	r30, 0x00	; 0
    1dee:	19 f1       	breq	.+70     	; 0x1e36 <malloc+0x6c>
    1df0:	40 81       	ld	r20, Z
    1df2:	51 81       	ldd	r21, Z+1	; 0x01
    1df4:	02 81       	ldd	r16, Z+2	; 0x02
    1df6:	13 81       	ldd	r17, Z+3	; 0x03
    1df8:	48 17       	cp	r20, r24
    1dfa:	59 07       	cpc	r21, r25
    1dfc:	c8 f0       	brcs	.+50     	; 0x1e30 <malloc+0x66>
    1dfe:	84 17       	cp	r24, r20
    1e00:	95 07       	cpc	r25, r21
    1e02:	69 f4       	brne	.+26     	; 0x1e1e <malloc+0x54>
    1e04:	10 97       	sbiw	r26, 0x00	; 0
    1e06:	31 f0       	breq	.+12     	; 0x1e14 <malloc+0x4a>
    1e08:	12 96       	adiw	r26, 0x02	; 2
    1e0a:	0c 93       	st	X, r16
    1e0c:	12 97       	sbiw	r26, 0x02	; 2
    1e0e:	13 96       	adiw	r26, 0x03	; 3
    1e10:	1c 93       	st	X, r17
    1e12:	27 c0       	rjmp	.+78     	; 0x1e62 <malloc+0x98>
    1e14:	00 93 0f 23 	sts	0x230F, r16	; 0x80230f <__flp>
    1e18:	10 93 10 23 	sts	0x2310, r17	; 0x802310 <__flp+0x1>
    1e1c:	22 c0       	rjmp	.+68     	; 0x1e62 <malloc+0x98>
    1e1e:	21 15       	cp	r18, r1
    1e20:	31 05       	cpc	r19, r1
    1e22:	19 f0       	breq	.+6      	; 0x1e2a <malloc+0x60>
    1e24:	42 17       	cp	r20, r18
    1e26:	53 07       	cpc	r21, r19
    1e28:	18 f4       	brcc	.+6      	; 0x1e30 <malloc+0x66>
    1e2a:	9a 01       	movw	r18, r20
    1e2c:	bd 01       	movw	r22, r26
    1e2e:	ef 01       	movw	r28, r30
    1e30:	df 01       	movw	r26, r30
    1e32:	f8 01       	movw	r30, r16
    1e34:	db cf       	rjmp	.-74     	; 0x1dec <malloc+0x22>
    1e36:	21 15       	cp	r18, r1
    1e38:	31 05       	cpc	r19, r1
    1e3a:	f9 f0       	breq	.+62     	; 0x1e7a <malloc+0xb0>
    1e3c:	28 1b       	sub	r18, r24
    1e3e:	39 0b       	sbc	r19, r25
    1e40:	24 30       	cpi	r18, 0x04	; 4
    1e42:	31 05       	cpc	r19, r1
    1e44:	80 f4       	brcc	.+32     	; 0x1e66 <malloc+0x9c>
    1e46:	8a 81       	ldd	r24, Y+2	; 0x02
    1e48:	9b 81       	ldd	r25, Y+3	; 0x03
    1e4a:	61 15       	cp	r22, r1
    1e4c:	71 05       	cpc	r23, r1
    1e4e:	21 f0       	breq	.+8      	; 0x1e58 <malloc+0x8e>
    1e50:	fb 01       	movw	r30, r22
    1e52:	82 83       	std	Z+2, r24	; 0x02
    1e54:	93 83       	std	Z+3, r25	; 0x03
    1e56:	04 c0       	rjmp	.+8      	; 0x1e60 <malloc+0x96>
    1e58:	80 93 0f 23 	sts	0x230F, r24	; 0x80230f <__flp>
    1e5c:	90 93 10 23 	sts	0x2310, r25	; 0x802310 <__flp+0x1>
    1e60:	fe 01       	movw	r30, r28
    1e62:	32 96       	adiw	r30, 0x02	; 2
    1e64:	44 c0       	rjmp	.+136    	; 0x1eee <malloc+0x124>
    1e66:	fe 01       	movw	r30, r28
    1e68:	e2 0f       	add	r30, r18
    1e6a:	f3 1f       	adc	r31, r19
    1e6c:	81 93       	st	Z+, r24
    1e6e:	91 93       	st	Z+, r25
    1e70:	22 50       	subi	r18, 0x02	; 2
    1e72:	31 09       	sbc	r19, r1
    1e74:	28 83       	st	Y, r18
    1e76:	39 83       	std	Y+1, r19	; 0x01
    1e78:	3a c0       	rjmp	.+116    	; 0x1eee <malloc+0x124>
    1e7a:	20 91 0d 23 	lds	r18, 0x230D	; 0x80230d <__brkval>
    1e7e:	30 91 0e 23 	lds	r19, 0x230E	; 0x80230e <__brkval+0x1>
    1e82:	23 2b       	or	r18, r19
    1e84:	41 f4       	brne	.+16     	; 0x1e96 <malloc+0xcc>
    1e86:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
    1e8a:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
    1e8e:	20 93 0d 23 	sts	0x230D, r18	; 0x80230d <__brkval>
    1e92:	30 93 0e 23 	sts	0x230E, r19	; 0x80230e <__brkval+0x1>
    1e96:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__data_start>
    1e9a:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__data_start+0x1>
    1e9e:	21 15       	cp	r18, r1
    1ea0:	31 05       	cpc	r19, r1
    1ea2:	41 f4       	brne	.+16     	; 0x1eb4 <malloc+0xea>
    1ea4:	2d b7       	in	r18, 0x3d	; 61
    1ea6:	3e b7       	in	r19, 0x3e	; 62
    1ea8:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
    1eac:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
    1eb0:	24 1b       	sub	r18, r20
    1eb2:	35 0b       	sbc	r19, r21
    1eb4:	e0 91 0d 23 	lds	r30, 0x230D	; 0x80230d <__brkval>
    1eb8:	f0 91 0e 23 	lds	r31, 0x230E	; 0x80230e <__brkval+0x1>
    1ebc:	e2 17       	cp	r30, r18
    1ebe:	f3 07       	cpc	r31, r19
    1ec0:	a0 f4       	brcc	.+40     	; 0x1eea <malloc+0x120>
    1ec2:	2e 1b       	sub	r18, r30
    1ec4:	3f 0b       	sbc	r19, r31
    1ec6:	28 17       	cp	r18, r24
    1ec8:	39 07       	cpc	r19, r25
    1eca:	78 f0       	brcs	.+30     	; 0x1eea <malloc+0x120>
    1ecc:	ac 01       	movw	r20, r24
    1ece:	4e 5f       	subi	r20, 0xFE	; 254
    1ed0:	5f 4f       	sbci	r21, 0xFF	; 255
    1ed2:	24 17       	cp	r18, r20
    1ed4:	35 07       	cpc	r19, r21
    1ed6:	48 f0       	brcs	.+18     	; 0x1eea <malloc+0x120>
    1ed8:	4e 0f       	add	r20, r30
    1eda:	5f 1f       	adc	r21, r31
    1edc:	40 93 0d 23 	sts	0x230D, r20	; 0x80230d <__brkval>
    1ee0:	50 93 0e 23 	sts	0x230E, r21	; 0x80230e <__brkval+0x1>
    1ee4:	81 93       	st	Z+, r24
    1ee6:	91 93       	st	Z+, r25
    1ee8:	02 c0       	rjmp	.+4      	; 0x1eee <malloc+0x124>
    1eea:	e0 e0       	ldi	r30, 0x00	; 0
    1eec:	f0 e0       	ldi	r31, 0x00	; 0
    1eee:	cf 01       	movw	r24, r30
    1ef0:	df 91       	pop	r29
    1ef2:	cf 91       	pop	r28
    1ef4:	1f 91       	pop	r17
    1ef6:	0f 91       	pop	r16
    1ef8:	08 95       	ret

00001efa <free>:
    1efa:	cf 93       	push	r28
    1efc:	df 93       	push	r29
    1efe:	00 97       	sbiw	r24, 0x00	; 0
    1f00:	09 f4       	brne	.+2      	; 0x1f04 <free+0xa>
    1f02:	81 c0       	rjmp	.+258    	; 0x2006 <free+0x10c>
    1f04:	fc 01       	movw	r30, r24
    1f06:	32 97       	sbiw	r30, 0x02	; 2
    1f08:	12 82       	std	Z+2, r1	; 0x02
    1f0a:	13 82       	std	Z+3, r1	; 0x03
    1f0c:	a0 91 0f 23 	lds	r26, 0x230F	; 0x80230f <__flp>
    1f10:	b0 91 10 23 	lds	r27, 0x2310	; 0x802310 <__flp+0x1>
    1f14:	10 97       	sbiw	r26, 0x00	; 0
    1f16:	81 f4       	brne	.+32     	; 0x1f38 <free+0x3e>
    1f18:	20 81       	ld	r18, Z
    1f1a:	31 81       	ldd	r19, Z+1	; 0x01
    1f1c:	82 0f       	add	r24, r18
    1f1e:	93 1f       	adc	r25, r19
    1f20:	20 91 0d 23 	lds	r18, 0x230D	; 0x80230d <__brkval>
    1f24:	30 91 0e 23 	lds	r19, 0x230E	; 0x80230e <__brkval+0x1>
    1f28:	28 17       	cp	r18, r24
    1f2a:	39 07       	cpc	r19, r25
    1f2c:	51 f5       	brne	.+84     	; 0x1f82 <free+0x88>
    1f2e:	e0 93 0d 23 	sts	0x230D, r30	; 0x80230d <__brkval>
    1f32:	f0 93 0e 23 	sts	0x230E, r31	; 0x80230e <__brkval+0x1>
    1f36:	67 c0       	rjmp	.+206    	; 0x2006 <free+0x10c>
    1f38:	ed 01       	movw	r28, r26
    1f3a:	20 e0       	ldi	r18, 0x00	; 0
    1f3c:	30 e0       	ldi	r19, 0x00	; 0
    1f3e:	ce 17       	cp	r28, r30
    1f40:	df 07       	cpc	r29, r31
    1f42:	40 f4       	brcc	.+16     	; 0x1f54 <free+0x5a>
    1f44:	4a 81       	ldd	r20, Y+2	; 0x02
    1f46:	5b 81       	ldd	r21, Y+3	; 0x03
    1f48:	9e 01       	movw	r18, r28
    1f4a:	41 15       	cp	r20, r1
    1f4c:	51 05       	cpc	r21, r1
    1f4e:	f1 f0       	breq	.+60     	; 0x1f8c <free+0x92>
    1f50:	ea 01       	movw	r28, r20
    1f52:	f5 cf       	rjmp	.-22     	; 0x1f3e <free+0x44>
    1f54:	c2 83       	std	Z+2, r28	; 0x02
    1f56:	d3 83       	std	Z+3, r29	; 0x03
    1f58:	40 81       	ld	r20, Z
    1f5a:	51 81       	ldd	r21, Z+1	; 0x01
    1f5c:	84 0f       	add	r24, r20
    1f5e:	95 1f       	adc	r25, r21
    1f60:	c8 17       	cp	r28, r24
    1f62:	d9 07       	cpc	r29, r25
    1f64:	59 f4       	brne	.+22     	; 0x1f7c <free+0x82>
    1f66:	88 81       	ld	r24, Y
    1f68:	99 81       	ldd	r25, Y+1	; 0x01
    1f6a:	84 0f       	add	r24, r20
    1f6c:	95 1f       	adc	r25, r21
    1f6e:	02 96       	adiw	r24, 0x02	; 2
    1f70:	80 83       	st	Z, r24
    1f72:	91 83       	std	Z+1, r25	; 0x01
    1f74:	8a 81       	ldd	r24, Y+2	; 0x02
    1f76:	9b 81       	ldd	r25, Y+3	; 0x03
    1f78:	82 83       	std	Z+2, r24	; 0x02
    1f7a:	93 83       	std	Z+3, r25	; 0x03
    1f7c:	21 15       	cp	r18, r1
    1f7e:	31 05       	cpc	r19, r1
    1f80:	29 f4       	brne	.+10     	; 0x1f8c <free+0x92>
    1f82:	e0 93 0f 23 	sts	0x230F, r30	; 0x80230f <__flp>
    1f86:	f0 93 10 23 	sts	0x2310, r31	; 0x802310 <__flp+0x1>
    1f8a:	3d c0       	rjmp	.+122    	; 0x2006 <free+0x10c>
    1f8c:	e9 01       	movw	r28, r18
    1f8e:	ea 83       	std	Y+2, r30	; 0x02
    1f90:	fb 83       	std	Y+3, r31	; 0x03
    1f92:	49 91       	ld	r20, Y+
    1f94:	59 91       	ld	r21, Y+
    1f96:	c4 0f       	add	r28, r20
    1f98:	d5 1f       	adc	r29, r21
    1f9a:	ec 17       	cp	r30, r28
    1f9c:	fd 07       	cpc	r31, r29
    1f9e:	61 f4       	brne	.+24     	; 0x1fb8 <free+0xbe>
    1fa0:	80 81       	ld	r24, Z
    1fa2:	91 81       	ldd	r25, Z+1	; 0x01
    1fa4:	84 0f       	add	r24, r20
    1fa6:	95 1f       	adc	r25, r21
    1fa8:	02 96       	adiw	r24, 0x02	; 2
    1faa:	e9 01       	movw	r28, r18
    1fac:	88 83       	st	Y, r24
    1fae:	99 83       	std	Y+1, r25	; 0x01
    1fb0:	82 81       	ldd	r24, Z+2	; 0x02
    1fb2:	93 81       	ldd	r25, Z+3	; 0x03
    1fb4:	8a 83       	std	Y+2, r24	; 0x02
    1fb6:	9b 83       	std	Y+3, r25	; 0x03
    1fb8:	e0 e0       	ldi	r30, 0x00	; 0
    1fba:	f0 e0       	ldi	r31, 0x00	; 0
    1fbc:	12 96       	adiw	r26, 0x02	; 2
    1fbe:	8d 91       	ld	r24, X+
    1fc0:	9c 91       	ld	r25, X
    1fc2:	13 97       	sbiw	r26, 0x03	; 3
    1fc4:	00 97       	sbiw	r24, 0x00	; 0
    1fc6:	19 f0       	breq	.+6      	; 0x1fce <free+0xd4>
    1fc8:	fd 01       	movw	r30, r26
    1fca:	dc 01       	movw	r26, r24
    1fcc:	f7 cf       	rjmp	.-18     	; 0x1fbc <free+0xc2>
    1fce:	8d 91       	ld	r24, X+
    1fd0:	9c 91       	ld	r25, X
    1fd2:	11 97       	sbiw	r26, 0x01	; 1
    1fd4:	9d 01       	movw	r18, r26
    1fd6:	2e 5f       	subi	r18, 0xFE	; 254
    1fd8:	3f 4f       	sbci	r19, 0xFF	; 255
    1fda:	82 0f       	add	r24, r18
    1fdc:	93 1f       	adc	r25, r19
    1fde:	20 91 0d 23 	lds	r18, 0x230D	; 0x80230d <__brkval>
    1fe2:	30 91 0e 23 	lds	r19, 0x230E	; 0x80230e <__brkval+0x1>
    1fe6:	28 17       	cp	r18, r24
    1fe8:	39 07       	cpc	r19, r25
    1fea:	69 f4       	brne	.+26     	; 0x2006 <free+0x10c>
    1fec:	30 97       	sbiw	r30, 0x00	; 0
    1fee:	29 f4       	brne	.+10     	; 0x1ffa <free+0x100>
    1ff0:	10 92 0f 23 	sts	0x230F, r1	; 0x80230f <__flp>
    1ff4:	10 92 10 23 	sts	0x2310, r1	; 0x802310 <__flp+0x1>
    1ff8:	02 c0       	rjmp	.+4      	; 0x1ffe <free+0x104>
    1ffa:	12 82       	std	Z+2, r1	; 0x02
    1ffc:	13 82       	std	Z+3, r1	; 0x03
    1ffe:	a0 93 0d 23 	sts	0x230D, r26	; 0x80230d <__brkval>
    2002:	b0 93 0e 23 	sts	0x230E, r27	; 0x80230e <__brkval+0x1>
    2006:	df 91       	pop	r29
    2008:	cf 91       	pop	r28
    200a:	08 95       	ret

0000200c <strnlen_P>:
    200c:	fc 01       	movw	r30, r24
    200e:	05 90       	lpm	r0, Z+
    2010:	61 50       	subi	r22, 0x01	; 1
    2012:	70 40       	sbci	r23, 0x00	; 0
    2014:	01 10       	cpse	r0, r1
    2016:	d8 f7       	brcc	.-10     	; 0x200e <strnlen_P+0x2>
    2018:	80 95       	com	r24
    201a:	90 95       	com	r25
    201c:	8e 0f       	add	r24, r30
    201e:	9f 1f       	adc	r25, r31
    2020:	08 95       	ret

00002022 <memset>:
    2022:	dc 01       	movw	r26, r24
    2024:	01 c0       	rjmp	.+2      	; 0x2028 <memset+0x6>
    2026:	6d 93       	st	X+, r22
    2028:	41 50       	subi	r20, 0x01	; 1
    202a:	50 40       	sbci	r21, 0x00	; 0
    202c:	e0 f7       	brcc	.-8      	; 0x2026 <memset+0x4>
    202e:	08 95       	ret

00002030 <strnlen>:
    2030:	fc 01       	movw	r30, r24
    2032:	61 50       	subi	r22, 0x01	; 1
    2034:	70 40       	sbci	r23, 0x00	; 0
    2036:	01 90       	ld	r0, Z+
    2038:	01 10       	cpse	r0, r1
    203a:	d8 f7       	brcc	.-10     	; 0x2032 <strnlen+0x2>
    203c:	80 95       	com	r24
    203e:	90 95       	com	r25
    2040:	8e 0f       	add	r24, r30
    2042:	9f 1f       	adc	r25, r31
    2044:	08 95       	ret

00002046 <fputc>:
    2046:	0f 93       	push	r16
    2048:	1f 93       	push	r17
    204a:	cf 93       	push	r28
    204c:	df 93       	push	r29
    204e:	fb 01       	movw	r30, r22
    2050:	23 81       	ldd	r18, Z+3	; 0x03
    2052:	21 fd       	sbrc	r18, 1
    2054:	03 c0       	rjmp	.+6      	; 0x205c <fputc+0x16>
    2056:	8f ef       	ldi	r24, 0xFF	; 255
    2058:	9f ef       	ldi	r25, 0xFF	; 255
    205a:	2c c0       	rjmp	.+88     	; 0x20b4 <fputc+0x6e>
    205c:	22 ff       	sbrs	r18, 2
    205e:	16 c0       	rjmp	.+44     	; 0x208c <fputc+0x46>
    2060:	46 81       	ldd	r20, Z+6	; 0x06
    2062:	57 81       	ldd	r21, Z+7	; 0x07
    2064:	24 81       	ldd	r18, Z+4	; 0x04
    2066:	35 81       	ldd	r19, Z+5	; 0x05
    2068:	42 17       	cp	r20, r18
    206a:	53 07       	cpc	r21, r19
    206c:	44 f4       	brge	.+16     	; 0x207e <fputc+0x38>
    206e:	a0 81       	ld	r26, Z
    2070:	b1 81       	ldd	r27, Z+1	; 0x01
    2072:	9d 01       	movw	r18, r26
    2074:	2f 5f       	subi	r18, 0xFF	; 255
    2076:	3f 4f       	sbci	r19, 0xFF	; 255
    2078:	20 83       	st	Z, r18
    207a:	31 83       	std	Z+1, r19	; 0x01
    207c:	8c 93       	st	X, r24
    207e:	26 81       	ldd	r18, Z+6	; 0x06
    2080:	37 81       	ldd	r19, Z+7	; 0x07
    2082:	2f 5f       	subi	r18, 0xFF	; 255
    2084:	3f 4f       	sbci	r19, 0xFF	; 255
    2086:	26 83       	std	Z+6, r18	; 0x06
    2088:	37 83       	std	Z+7, r19	; 0x07
    208a:	14 c0       	rjmp	.+40     	; 0x20b4 <fputc+0x6e>
    208c:	8b 01       	movw	r16, r22
    208e:	ec 01       	movw	r28, r24
    2090:	fb 01       	movw	r30, r22
    2092:	00 84       	ldd	r0, Z+8	; 0x08
    2094:	f1 85       	ldd	r31, Z+9	; 0x09
    2096:	e0 2d       	mov	r30, r0
    2098:	09 95       	icall
    209a:	89 2b       	or	r24, r25
    209c:	e1 f6       	brne	.-72     	; 0x2056 <fputc+0x10>
    209e:	d8 01       	movw	r26, r16
    20a0:	16 96       	adiw	r26, 0x06	; 6
    20a2:	8d 91       	ld	r24, X+
    20a4:	9c 91       	ld	r25, X
    20a6:	17 97       	sbiw	r26, 0x07	; 7
    20a8:	01 96       	adiw	r24, 0x01	; 1
    20aa:	16 96       	adiw	r26, 0x06	; 6
    20ac:	8d 93       	st	X+, r24
    20ae:	9c 93       	st	X, r25
    20b0:	17 97       	sbiw	r26, 0x07	; 7
    20b2:	ce 01       	movw	r24, r28
    20b4:	df 91       	pop	r29
    20b6:	cf 91       	pop	r28
    20b8:	1f 91       	pop	r17
    20ba:	0f 91       	pop	r16
    20bc:	08 95       	ret

000020be <__ultoa_invert>:
    20be:	fa 01       	movw	r30, r20
    20c0:	aa 27       	eor	r26, r26
    20c2:	28 30       	cpi	r18, 0x08	; 8
    20c4:	51 f1       	breq	.+84     	; 0x211a <__ultoa_invert+0x5c>
    20c6:	20 31       	cpi	r18, 0x10	; 16
    20c8:	81 f1       	breq	.+96     	; 0x212a <__ultoa_invert+0x6c>
    20ca:	e8 94       	clt
    20cc:	6f 93       	push	r22
    20ce:	6e 7f       	andi	r22, 0xFE	; 254
    20d0:	6e 5f       	subi	r22, 0xFE	; 254
    20d2:	7f 4f       	sbci	r23, 0xFF	; 255
    20d4:	8f 4f       	sbci	r24, 0xFF	; 255
    20d6:	9f 4f       	sbci	r25, 0xFF	; 255
    20d8:	af 4f       	sbci	r26, 0xFF	; 255
    20da:	b1 e0       	ldi	r27, 0x01	; 1
    20dc:	3e d0       	rcall	.+124    	; 0x215a <__ultoa_invert+0x9c>
    20de:	b4 e0       	ldi	r27, 0x04	; 4
    20e0:	3c d0       	rcall	.+120    	; 0x215a <__ultoa_invert+0x9c>
    20e2:	67 0f       	add	r22, r23
    20e4:	78 1f       	adc	r23, r24
    20e6:	89 1f       	adc	r24, r25
    20e8:	9a 1f       	adc	r25, r26
    20ea:	a1 1d       	adc	r26, r1
    20ec:	68 0f       	add	r22, r24
    20ee:	79 1f       	adc	r23, r25
    20f0:	8a 1f       	adc	r24, r26
    20f2:	91 1d       	adc	r25, r1
    20f4:	a1 1d       	adc	r26, r1
    20f6:	6a 0f       	add	r22, r26
    20f8:	71 1d       	adc	r23, r1
    20fa:	81 1d       	adc	r24, r1
    20fc:	91 1d       	adc	r25, r1
    20fe:	a1 1d       	adc	r26, r1
    2100:	20 d0       	rcall	.+64     	; 0x2142 <__ultoa_invert+0x84>
    2102:	09 f4       	brne	.+2      	; 0x2106 <__ultoa_invert+0x48>
    2104:	68 94       	set
    2106:	3f 91       	pop	r19
    2108:	2a e0       	ldi	r18, 0x0A	; 10
    210a:	26 9f       	mul	r18, r22
    210c:	11 24       	eor	r1, r1
    210e:	30 19       	sub	r19, r0
    2110:	30 5d       	subi	r19, 0xD0	; 208
    2112:	31 93       	st	Z+, r19
    2114:	de f6       	brtc	.-74     	; 0x20cc <__ultoa_invert+0xe>
    2116:	cf 01       	movw	r24, r30
    2118:	08 95       	ret
    211a:	46 2f       	mov	r20, r22
    211c:	47 70       	andi	r20, 0x07	; 7
    211e:	40 5d       	subi	r20, 0xD0	; 208
    2120:	41 93       	st	Z+, r20
    2122:	b3 e0       	ldi	r27, 0x03	; 3
    2124:	0f d0       	rcall	.+30     	; 0x2144 <__ultoa_invert+0x86>
    2126:	c9 f7       	brne	.-14     	; 0x211a <__ultoa_invert+0x5c>
    2128:	f6 cf       	rjmp	.-20     	; 0x2116 <__ultoa_invert+0x58>
    212a:	46 2f       	mov	r20, r22
    212c:	4f 70       	andi	r20, 0x0F	; 15
    212e:	40 5d       	subi	r20, 0xD0	; 208
    2130:	4a 33       	cpi	r20, 0x3A	; 58
    2132:	18 f0       	brcs	.+6      	; 0x213a <__ultoa_invert+0x7c>
    2134:	49 5d       	subi	r20, 0xD9	; 217
    2136:	31 fd       	sbrc	r19, 1
    2138:	40 52       	subi	r20, 0x20	; 32
    213a:	41 93       	st	Z+, r20
    213c:	02 d0       	rcall	.+4      	; 0x2142 <__ultoa_invert+0x84>
    213e:	a9 f7       	brne	.-22     	; 0x212a <__ultoa_invert+0x6c>
    2140:	ea cf       	rjmp	.-44     	; 0x2116 <__ultoa_invert+0x58>
    2142:	b4 e0       	ldi	r27, 0x04	; 4
    2144:	a6 95       	lsr	r26
    2146:	97 95       	ror	r25
    2148:	87 95       	ror	r24
    214a:	77 95       	ror	r23
    214c:	67 95       	ror	r22
    214e:	ba 95       	dec	r27
    2150:	c9 f7       	brne	.-14     	; 0x2144 <__ultoa_invert+0x86>
    2152:	00 97       	sbiw	r24, 0x00	; 0
    2154:	61 05       	cpc	r22, r1
    2156:	71 05       	cpc	r23, r1
    2158:	08 95       	ret
    215a:	9b 01       	movw	r18, r22
    215c:	ac 01       	movw	r20, r24
    215e:	0a 2e       	mov	r0, r26
    2160:	06 94       	lsr	r0
    2162:	57 95       	ror	r21
    2164:	47 95       	ror	r20
    2166:	37 95       	ror	r19
    2168:	27 95       	ror	r18
    216a:	ba 95       	dec	r27
    216c:	c9 f7       	brne	.-14     	; 0x2160 <__ultoa_invert+0xa2>
    216e:	62 0f       	add	r22, r18
    2170:	73 1f       	adc	r23, r19
    2172:	84 1f       	adc	r24, r20
    2174:	95 1f       	adc	r25, r21
    2176:	a0 1d       	adc	r26, r0
    2178:	08 95       	ret

0000217a <__prologue_saves__>:
    217a:	2f 92       	push	r2
    217c:	3f 92       	push	r3
    217e:	4f 92       	push	r4
    2180:	5f 92       	push	r5
    2182:	6f 92       	push	r6
    2184:	7f 92       	push	r7
    2186:	8f 92       	push	r8
    2188:	9f 92       	push	r9
    218a:	af 92       	push	r10
    218c:	bf 92       	push	r11
    218e:	cf 92       	push	r12
    2190:	df 92       	push	r13
    2192:	ef 92       	push	r14
    2194:	ff 92       	push	r15
    2196:	0f 93       	push	r16
    2198:	1f 93       	push	r17
    219a:	cf 93       	push	r28
    219c:	df 93       	push	r29
    219e:	cd b7       	in	r28, 0x3d	; 61
    21a0:	de b7       	in	r29, 0x3e	; 62
    21a2:	ca 1b       	sub	r28, r26
    21a4:	db 0b       	sbc	r29, r27
    21a6:	cd bf       	out	0x3d, r28	; 61
    21a8:	de bf       	out	0x3e, r29	; 62
    21aa:	09 94       	ijmp

000021ac <__epilogue_restores__>:
    21ac:	2a 88       	ldd	r2, Y+18	; 0x12
    21ae:	39 88       	ldd	r3, Y+17	; 0x11
    21b0:	48 88       	ldd	r4, Y+16	; 0x10
    21b2:	5f 84       	ldd	r5, Y+15	; 0x0f
    21b4:	6e 84       	ldd	r6, Y+14	; 0x0e
    21b6:	7d 84       	ldd	r7, Y+13	; 0x0d
    21b8:	8c 84       	ldd	r8, Y+12	; 0x0c
    21ba:	9b 84       	ldd	r9, Y+11	; 0x0b
    21bc:	aa 84       	ldd	r10, Y+10	; 0x0a
    21be:	b9 84       	ldd	r11, Y+9	; 0x09
    21c0:	c8 84       	ldd	r12, Y+8	; 0x08
    21c2:	df 80       	ldd	r13, Y+7	; 0x07
    21c4:	ee 80       	ldd	r14, Y+6	; 0x06
    21c6:	fd 80       	ldd	r15, Y+5	; 0x05
    21c8:	0c 81       	ldd	r16, Y+4	; 0x04
    21ca:	1b 81       	ldd	r17, Y+3	; 0x03
    21cc:	aa 81       	ldd	r26, Y+2	; 0x02
    21ce:	b9 81       	ldd	r27, Y+1	; 0x01
    21d0:	ce 0f       	add	r28, r30
    21d2:	d1 1d       	adc	r29, r1
    21d4:	cd bf       	out	0x3d, r28	; 61
    21d6:	de bf       	out	0x3e, r29	; 62
    21d8:	ed 01       	movw	r28, r26
    21da:	08 95       	ret

000021dc <_exit>:
    21dc:	f8 94       	cli

000021de <__stop_program>:
    21de:	ff cf       	rjmp	.-2      	; 0x21de <__stop_program>
