Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Oct  2 19:23:13 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-436221344.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.095        0.000                      0                13027        0.018        0.000                      0                13023        0.264        0.000                       0                  4524  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk100                      {0.000 5.000}        10.000          100.000         
  soc_netsoc_eth_clk        {0.000 20.000}       40.000          25.000          
  soc_netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk                  {0.000 20.000}       40.000          25.000          
eth_tx_clk                  {0.000 20.000}       40.000          25.000          
sys_clk                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                        3.000        0.000                       0                     2  
  soc_netsoc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  soc_netsoc_pll_clk200           2.439        0.000                      0                   13        0.187        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                       30.166        0.000                      0                  443        0.034        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk                       30.789        0.000                      0                  223        0.156        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                           0.095        0.000                      0                12344        0.018        0.000                      0                12344        3.750        0.000                       0                  4169  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                       soc_netsoc_pll_clk200        3.640        0.000                      0                    1                                                                        
                       eth_rx_clk                   2.469        0.000                      0                    1                                                                        
                       eth_tx_clk                   2.439        0.000                      0                    1                                                                        
                       sys_clk                      2.360        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_eth_clk
  To Clock:  soc_netsoc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_clk200
  To Clock:  soc_netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.478ns (28.024%)  route 1.228ns (71.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 10.867 - 5.000 ) 
    Source Clock Delay      (SCD):    6.206ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.625     6.206    clk200_clk
    SLICE_X64Y50         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDPE (Prop_fdpe_C_Q)         0.478     6.684 r  FDPE_3/Q
                         net (fo=5, routed)           1.228     7.912    clk200_rst
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.517    10.867    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.232    11.099    
                         clock uncertainty           -0.053    11.046    
    SLICE_X64Y36         FDSE (Setup_fdse_C_S)       -0.695    10.351    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.351    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.478ns (28.024%)  route 1.228ns (71.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 10.867 - 5.000 ) 
    Source Clock Delay      (SCD):    6.206ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.625     6.206    clk200_clk
    SLICE_X64Y50         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDPE (Prop_fdpe_C_Q)         0.478     6.684 r  FDPE_3/Q
                         net (fo=5, routed)           1.228     7.912    clk200_rst
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.517    10.867    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.232    11.099    
                         clock uncertainty           -0.053    11.046    
    SLICE_X64Y36         FDSE (Setup_fdse_C_S)       -0.695    10.351    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.351    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.478ns (28.024%)  route 1.228ns (71.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 10.867 - 5.000 ) 
    Source Clock Delay      (SCD):    6.206ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.625     6.206    clk200_clk
    SLICE_X64Y50         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDPE (Prop_fdpe_C_Q)         0.478     6.684 r  FDPE_3/Q
                         net (fo=5, routed)           1.228     7.912    clk200_rst
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.517    10.867    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.232    11.099    
                         clock uncertainty           -0.053    11.046    
    SLICE_X64Y36         FDSE (Setup_fdse_C_S)       -0.695    10.351    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.351    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.478ns (28.024%)  route 1.228ns (71.976%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 10.867 - 5.000 ) 
    Source Clock Delay      (SCD):    6.206ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.625     6.206    clk200_clk
    SLICE_X64Y50         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDPE (Prop_fdpe_C_Q)         0.478     6.684 r  FDPE_3/Q
                         net (fo=5, routed)           1.228     7.912    clk200_rst
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.517    10.867    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.232    11.099    
                         clock uncertainty           -0.053    11.046    
    SLICE_X64Y36         FDSE (Setup_fdse_C_S)       -0.695    10.351    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.351    
                         arrival time                          -7.912    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 10.867 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDSE (Prop_fdse_C_Q)         0.518     6.735 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.617    soc_netsoc_reset_counter[2]
    SLICE_X64Y36         LUT4 (Prop_lut4_I2_O)        0.124     7.741 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.930    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.517    10.867    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.350    11.217    
                         clock uncertainty           -0.053    11.164    
    SLICE_X64Y36         FDSE (Setup_fdse_C_CE)      -0.169    10.995    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.995    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 10.867 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDSE (Prop_fdse_C_Q)         0.518     6.735 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.617    soc_netsoc_reset_counter[2]
    SLICE_X64Y36         LUT4 (Prop_lut4_I2_O)        0.124     7.741 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.930    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.517    10.867    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.350    11.217    
                         clock uncertainty           -0.053    11.164    
    SLICE_X64Y36         FDSE (Setup_fdse_C_CE)      -0.169    10.995    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.995    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 10.867 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDSE (Prop_fdse_C_Q)         0.518     6.735 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.617    soc_netsoc_reset_counter[2]
    SLICE_X64Y36         LUT4 (Prop_lut4_I2_O)        0.124     7.741 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.930    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.517    10.867    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.350    11.217    
                         clock uncertainty           -0.053    11.164    
    SLICE_X64Y36         FDSE (Setup_fdse_C_CE)      -0.169    10.995    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.995    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 10.867 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDSE (Prop_fdse_C_Q)         0.518     6.735 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.617    soc_netsoc_reset_counter[2]
    SLICE_X64Y36         LUT4 (Prop_lut4_I2_O)        0.124     7.741 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.930    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.517    10.867    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.350    11.217    
                         clock uncertainty           -0.053    11.164    
    SLICE_X64Y36         FDSE (Setup_fdse_C_CE)      -0.169    10.995    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.995    
                         arrival time                          -7.930    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 10.867 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDSE (Prop_fdse_C_Q)         0.478     6.695 r  soc_netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.767    soc_netsoc_reset_counter[1]
    SLICE_X64Y36         LUT3 (Prop_lut3_I0_O)        0.295     8.062 r  soc_netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.062    soc_netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.517    10.867    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.350    11.217    
                         clock uncertainty           -0.053    11.164    
    SLICE_X64Y36         FDSE (Setup_fdse_C_D)        0.081    11.245    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.245    
                         arrival time                          -8.062    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 soc_netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_netsoc_pll_clk200 rise@5.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.795ns (42.401%)  route 1.080ns (57.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.867ns = ( 10.867 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDSE (Prop_fdse_C_Q)         0.478     6.695 r  soc_netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.080     7.775    soc_netsoc_reset_counter[1]
    SLICE_X64Y36         LUT2 (Prop_lut2_I1_O)        0.317     8.092 r  soc_netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.092    soc_netsoc_reset_counter[1]_i_1_n_0
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.517    10.867    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.350    11.217    
                         clock uncertainty           -0.053    11.164    
    SLICE_X64Y36         FDSE (Setup_fdse_C_D)        0.118    11.282    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.282    
                         arrival time                          -8.092    
  -------------------------------------------------------------------
                         slack                                  3.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.246ns (44.783%)  route 0.303ns (55.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.592     1.865    clk200_clk
    SLICE_X64Y50         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDPE (Prop_fdpe_C_Q)         0.148     2.013 r  FDPE_3/Q
                         net (fo=5, routed)           0.303     2.317    clk200_rst
    SLICE_X65Y36         LUT6 (Prop_lut6_I5_O)        0.098     2.415 r  soc_netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.415    soc_netsoc_ic_reset_i_1_n_0
    SLICE_X65Y36         FDRE                                         r  soc_netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.416    clk200_clk
    SLICE_X65Y36         FDRE                                         r  soc_netsoc_ic_reset_reg/C
                         clock pessimism             -0.280     2.136    
    SLICE_X65Y36         FDRE (Hold_fdre_C_D)         0.091     2.227    soc_netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     1.866    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDSE (Prop_fdse_C_Q)         0.164     2.030 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.204    soc_netsoc_reset_counter[2]
    SLICE_X64Y36         LUT4 (Prop_lut4_I0_O)        0.048     2.252 r  soc_netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.252    soc_netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.416    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.550     1.866    
    SLICE_X64Y36         FDSE (Hold_fdse_C_D)         0.131     1.997    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     1.866    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDSE (Prop_fdse_C_Q)         0.164     2.030 r  soc_netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.204    soc_netsoc_reset_counter[2]
    SLICE_X64Y36         LUT3 (Prop_lut3_I2_O)        0.045     2.249 r  soc_netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.249    soc_netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.416    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.550     1.866    
    SLICE_X64Y36         FDSE (Hold_fdse_C_D)         0.121     1.987    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     1.866    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDSE (Prop_fdse_C_Q)         0.164     2.030 r  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.228    soc_netsoc_reset_counter[0]
    SLICE_X64Y36         LUT2 (Prop_lut2_I0_O)        0.043     2.271 r  soc_netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.271    soc_netsoc_reset_counter[1]_i_1_n_0
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.416    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.550     1.866    
    SLICE_X64Y36         FDSE (Hold_fdse_C_D)         0.131     1.997    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     1.866    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDSE (Prop_fdse_C_Q)         0.164     2.030 f  soc_netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.228    soc_netsoc_reset_counter[0]
    SLICE_X64Y36         LUT1 (Prop_lut1_I0_O)        0.045     2.273 r  soc_netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.273    soc_netsoc_reset_counter0[0]
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.416    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.550     1.866    
    SLICE_X64Y36         FDSE (Hold_fdse_C_D)         0.120     1.986    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     1.866    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDSE (Prop_fdse_C_Q)         0.148     2.014 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.136    soc_netsoc_reset_counter[3]
    SLICE_X64Y36         LUT4 (Prop_lut4_I3_O)        0.099     2.235 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.291    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.416    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.550     1.866    
    SLICE_X64Y36         FDSE (Hold_fdse_C_CE)       -0.016     1.850    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     1.866    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDSE (Prop_fdse_C_Q)         0.148     2.014 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.136    soc_netsoc_reset_counter[3]
    SLICE_X64Y36         LUT4 (Prop_lut4_I3_O)        0.099     2.235 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.291    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.416    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.550     1.866    
    SLICE_X64Y36         FDSE (Hold_fdse_C_CE)       -0.016     1.850    soc_netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     1.866    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDSE (Prop_fdse_C_Q)         0.148     2.014 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.136    soc_netsoc_reset_counter[3]
    SLICE_X64Y36         LUT4 (Prop_lut4_I3_O)        0.099     2.235 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.291    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.416    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.550     1.866    
    SLICE_X64Y36         FDSE (Hold_fdse_C_CE)       -0.016     1.850    soc_netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 soc_netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     1.866    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y36         FDSE (Prop_fdse_C_Q)         0.148     2.014 r  soc_netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.136    soc_netsoc_reset_counter[3]
    SLICE_X64Y36         LUT4 (Prop_lut4_I3_O)        0.099     2.235 r  soc_netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.291    soc_netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.416    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.550     1.866    
    SLICE_X64Y36         FDSE (Hold_fdse_C_CE)       -0.016     1.850    soc_netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_netsoc_pll_clk200 rise@0.000ns - soc_netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.148ns (20.708%)  route 0.567ns (79.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.592     1.865    clk200_clk
    SLICE_X64Y50         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDPE (Prop_fdpe_C_Q)         0.148     2.013 r  FDPE_3/Q
                         net (fo=5, routed)           0.567     2.580    clk200_rst
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.863     2.416    clk200_clk
    SLICE_X64Y36         FDSE                                         r  soc_netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.280     2.136    
    SLICE_X64Y36         FDSE (Hold_fdse_C_S)        -0.044     2.092    soc_netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.580    
  -------------------------------------------------------------------
                         slack                                  0.488    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y50     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y50     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y36     soc_netsoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y36     soc_netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y36     soc_netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y36     soc_netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y36     soc_netsoc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y36     soc_netsoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y36     soc_netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y36     soc_netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y36     soc_netsoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y36     soc_netsoc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y50     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y50     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y50     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y50     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y36     soc_netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y50     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y50     FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y36     soc_netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y36     soc_netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y36     soc_netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y36     soc_netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y36     soc_netsoc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y50     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y50     FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y36     soc_netsoc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_fb
  To Clock:  soc_netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys
  To Clock:  soc_netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys4x
  To Clock:  soc_netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_netsoc_pll_sys4x_dqs
  To Clock:  soc_netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       30.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.166ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.695ns  (logic 1.488ns (15.348%)  route 8.207ns (84.652%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 41.454 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.556     1.556    eth_rx_clk
    SLICE_X56Y22         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDRE (Prop_fdre_C_Q)         0.518     2.074 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=9, routed)           1.512     3.587    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.146     3.733 r  soc_ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=11, routed)          1.712     5.445    soc_ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I2_O)        0.328     5.773 f  soc_ethmac_crc32_checker_crc_reg[15]_i_1/O
                         net (fo=2, routed)           0.828     6.601    soc_ethmac_crc32_checker_crc_next_reg[15]
    SLICE_X53Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.725 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.669     7.394    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.518 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.939     8.457    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.581 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           1.024     9.605    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.729 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.522    11.251    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X53Y7          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.454    41.454    eth_rx_clk
    SLICE_X53Y7          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.079    41.533    
                         clock uncertainty           -0.035    41.498    
    SLICE_X53Y7          FDRE (Setup_fdre_C_D)       -0.081    41.417    soc_ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.417    
                         arrival time                         -11.251    
  -------------------------------------------------------------------
                         slack                                 30.166    

Slack (MET) :             30.302ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.624ns  (logic 1.488ns (15.462%)  route 8.136ns (84.538%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 41.455 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.556     1.556    eth_rx_clk
    SLICE_X56Y22         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDRE (Prop_fdre_C_Q)         0.518     2.074 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=9, routed)           1.512     3.587    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.146     3.733 r  soc_ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=11, routed)          1.712     5.445    soc_ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I2_O)        0.328     5.773 f  soc_ethmac_crc32_checker_crc_reg[15]_i_1/O
                         net (fo=2, routed)           0.828     6.601    soc_ethmac_crc32_checker_crc_next_reg[15]
    SLICE_X53Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.725 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.669     7.394    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.518 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.939     8.457    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.581 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           1.024     9.605    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.729 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.451    11.180    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X56Y7          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.455    41.455    eth_rx_clk
    SLICE_X56Y7          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.092    41.547    
                         clock uncertainty           -0.035    41.512    
    SLICE_X56Y7          FDRE (Setup_fdre_C_D)       -0.030    41.482    soc_ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.482    
                         arrival time                         -11.180    
  -------------------------------------------------------------------
                         slack                                 30.302    

Slack (MET) :             30.524ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 1.488ns (15.903%)  route 7.869ns (84.097%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.454ns = ( 41.454 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.556     1.556    eth_rx_clk
    SLICE_X56Y22         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDRE (Prop_fdre_C_Q)         0.518     2.074 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=9, routed)           1.512     3.587    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.146     3.733 r  soc_ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=11, routed)          1.712     5.445    soc_ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I2_O)        0.328     5.773 f  soc_ethmac_crc32_checker_crc_reg[15]_i_1/O
                         net (fo=2, routed)           0.828     6.601    soc_ethmac_crc32_checker_crc_next_reg[15]
    SLICE_X53Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.725 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.669     7.394    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.518 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.939     8.457    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.581 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           1.024     9.605    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.729 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.184    10.913    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X53Y8          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.454    41.454    eth_rx_clk
    SLICE_X53Y8          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.079    41.533    
                         clock uncertainty           -0.035    41.498    
    SLICE_X53Y8          FDRE (Setup_fdre_C_D)       -0.061    41.437    soc_ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.437    
                         arrival time                         -10.913    
  -------------------------------------------------------------------
                         slack                                 30.524    

Slack (MET) :             30.556ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 1.488ns (15.928%)  route 7.854ns (84.072%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 41.455 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.556     1.556    eth_rx_clk
    SLICE_X56Y22         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDRE (Prop_fdre_C_Q)         0.518     2.074 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=9, routed)           1.512     3.587    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.146     3.733 r  soc_ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=11, routed)          1.712     5.445    soc_ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I2_O)        0.328     5.773 f  soc_ethmac_crc32_checker_crc_reg[15]_i_1/O
                         net (fo=2, routed)           0.828     6.601    soc_ethmac_crc32_checker_crc_next_reg[15]
    SLICE_X53Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.725 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.669     7.394    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.518 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.939     8.457    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.581 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           1.024     9.605    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.729 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.169    10.898    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X57Y8          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.455    41.455    eth_rx_clk
    SLICE_X57Y8          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.092    41.547    
                         clock uncertainty           -0.035    41.512    
    SLICE_X57Y8          FDRE (Setup_fdre_C_D)       -0.058    41.454    soc_ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.454    
                         arrival time                         -10.898    
  -------------------------------------------------------------------
                         slack                                 30.556    

Slack (MET) :             30.692ns  (required time - arrival time)
  Source:                 soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        9.268ns  (logic 1.612ns (17.393%)  route 7.656ns (82.607%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.556     1.556    eth_rx_clk
    SLICE_X56Y22         FDRE                                         r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDRE (Prop_fdre_C_Q)         0.518     2.074 r  soc_ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=9, routed)           1.512     3.587    soc_ethphy_liteethphymiirx_converter_converter_source_payload_data[2]
    SLICE_X54Y26         LUT2 (Prop_lut2_I1_O)        0.146     3.733 r  soc_ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=11, routed)          1.712     5.445    soc_ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X54Y27         LUT6 (Prop_lut6_I2_O)        0.328     5.773 f  soc_ethmac_crc32_checker_crc_reg[15]_i_1/O
                         net (fo=2, routed)           0.828     6.601    soc_ethmac_crc32_checker_crc_next_reg[15]
    SLICE_X53Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.725 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11/O
                         net (fo=1, routed)           0.669     7.394    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_11_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.518 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.939     8.457    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X53Y27         LUT6 (Prop_lut6_I5_O)        0.124     8.581 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3/O
                         net (fo=1, routed)           1.024     9.605    soc_ethmac_rx_converter_converter_source_payload_data[39]_i_3_n_0
    SLICE_X53Y25         LUT6 (Prop_lut6_I0_O)        0.124     9.729 r  soc_ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.971    10.700    soc_ethmac_crc32_checker_source_source_payload_error
    SLICE_X55Y21         LUT4 (Prop_lut4_I1_O)        0.124    10.824 r  soc_ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000    10.824    soc_ethmac_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X55Y21         FDRE                                         r  soc_ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.443    41.443    eth_rx_clk
    SLICE_X55Y21         FDRE                                         r  soc_ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.079    41.522    
                         clock uncertainty           -0.035    41.487    
    SLICE_X55Y21         FDRE (Setup_fdre_C_D)        0.029    41.516    soc_ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         41.516    
                         arrival time                         -10.824    
  -------------------------------------------------------------------
                         slack                                 30.692    

Slack (MET) :             32.257ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.453ns  (logic 1.335ns (17.912%)  route 6.118ns (82.088%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X55Y15         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.137     3.122    soc_ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X52Y14         LUT6 (Prop_lut6_I4_O)        0.296     3.418 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.466     3.884    storage_12_reg_i_11_n_0
    SLICE_X52Y14         LUT5 (Prop_lut5_I0_O)        0.124     4.008 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.669     4.677    storage_12_reg_i_8_n_0
    SLICE_X55Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.801 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          1.061     5.862    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.986 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.677     6.663    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.787 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.802     7.589    soc_ethmac_crc32_checker_sink_sink_ready
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.124     7.713 r  soc_ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.306     9.020    soc_ethmac_crc32_checker_crc_ce
    SLICE_X53Y25         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.438    41.438    eth_rx_clk
    SLICE_X53Y25         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[5]/C
                         clock pessimism              0.079    41.517    
                         clock uncertainty           -0.035    41.482    
    SLICE_X53Y25         FDSE (Setup_fdse_C_CE)      -0.205    41.277    soc_ethmac_crc32_checker_crc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         41.277    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                 32.257    

Slack (MET) :             32.293ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.453ns  (logic 1.335ns (17.912%)  route 6.118ns (82.088%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X55Y15         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.137     3.122    soc_ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X52Y14         LUT6 (Prop_lut6_I4_O)        0.296     3.418 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.466     3.884    storage_12_reg_i_11_n_0
    SLICE_X52Y14         LUT5 (Prop_lut5_I0_O)        0.124     4.008 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.669     4.677    storage_12_reg_i_8_n_0
    SLICE_X55Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.801 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          1.061     5.862    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.986 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.677     6.663    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.787 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.802     7.589    soc_ethmac_crc32_checker_sink_sink_ready
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.124     7.713 r  soc_ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.306     9.020    soc_ethmac_crc32_checker_crc_ce
    SLICE_X52Y25         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.438    41.438    eth_rx_clk
    SLICE_X52Y25         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[16]/C
                         clock pessimism              0.079    41.517    
                         clock uncertainty           -0.035    41.482    
    SLICE_X52Y25         FDSE (Setup_fdse_C_CE)      -0.169    41.313    soc_ethmac_crc32_checker_crc_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         41.313    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                 32.293    

Slack (MET) :             32.293ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.453ns  (logic 1.335ns (17.912%)  route 6.118ns (82.088%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X55Y15         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.137     3.122    soc_ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X52Y14         LUT6 (Prop_lut6_I4_O)        0.296     3.418 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.466     3.884    storage_12_reg_i_11_n_0
    SLICE_X52Y14         LUT5 (Prop_lut5_I0_O)        0.124     4.008 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.669     4.677    storage_12_reg_i_8_n_0
    SLICE_X55Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.801 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          1.061     5.862    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.986 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.677     6.663    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.787 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.802     7.589    soc_ethmac_crc32_checker_sink_sink_ready
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.124     7.713 r  soc_ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.306     9.020    soc_ethmac_crc32_checker_crc_ce
    SLICE_X52Y25         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.438    41.438    eth_rx_clk
    SLICE_X52Y25         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[1]/C
                         clock pessimism              0.079    41.517    
                         clock uncertainty           -0.035    41.482    
    SLICE_X52Y25         FDSE (Setup_fdse_C_CE)      -0.169    41.313    soc_ethmac_crc32_checker_crc_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         41.313    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                 32.293    

Slack (MET) :             32.293ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[24]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.453ns  (logic 1.335ns (17.912%)  route 6.118ns (82.088%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X55Y15         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.137     3.122    soc_ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X52Y14         LUT6 (Prop_lut6_I4_O)        0.296     3.418 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.466     3.884    storage_12_reg_i_11_n_0
    SLICE_X52Y14         LUT5 (Prop_lut5_I0_O)        0.124     4.008 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.669     4.677    storage_12_reg_i_8_n_0
    SLICE_X55Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.801 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          1.061     5.862    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.986 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.677     6.663    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.787 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.802     7.589    soc_ethmac_crc32_checker_sink_sink_ready
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.124     7.713 r  soc_ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.306     9.020    soc_ethmac_crc32_checker_crc_ce
    SLICE_X52Y25         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.438    41.438    eth_rx_clk
    SLICE_X52Y25         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[24]/C
                         clock pessimism              0.079    41.517    
                         clock uncertainty           -0.035    41.482    
    SLICE_X52Y25         FDSE (Setup_fdse_C_CE)      -0.169    41.313    soc_ethmac_crc32_checker_crc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         41.313    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                 32.293    

Slack (MET) :             32.293ns  (required time - arrival time)
  Source:                 soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_checker_crc_reg_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.453ns  (logic 1.335ns (17.912%)  route 6.118ns (82.088%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.566     1.566    eth_rx_clk
    SLICE_X55Y15         FDRE                                         r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.419     1.985 r  soc_ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.137     3.122    soc_ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X52Y14         LUT6 (Prop_lut6_I4_O)        0.296     3.418 r  storage_12_reg_i_11/O
                         net (fo=1, routed)           0.466     3.884    storage_12_reg_i_11_n_0
    SLICE_X52Y14         LUT5 (Prop_lut5_I0_O)        0.124     4.008 r  storage_12_reg_i_8/O
                         net (fo=4, routed)           0.669     4.677    storage_12_reg_i_8_n_0
    SLICE_X55Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.801 r  storage_12_reg_i_1/O
                         net (fo=11, routed)          1.061     5.862    soc_ethmac_rx_cdc_asyncfifo_writable
    SLICE_X56Y17         LUT2 (Prop_lut2_I0_O)        0.124     5.986 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=9, routed)           0.677     6.663    storage_10_reg_0_7_0_5_i_2_n_0
    SLICE_X56Y20         LUT6 (Prop_lut6_I0_O)        0.124     6.787 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=4, routed)           0.802     7.589    soc_ethmac_crc32_checker_sink_sink_ready
    SLICE_X56Y21         LUT3 (Prop_lut3_I0_O)        0.124     7.713 r  soc_ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.306     9.020    soc_ethmac_crc32_checker_crc_ce
    SLICE_X52Y25         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.438    41.438    eth_rx_clk
    SLICE_X52Y25         FDSE                                         r  soc_ethmac_crc32_checker_crc_reg_reg[8]/C
                         clock pessimism              0.079    41.517    
                         clock uncertainty           -0.035    41.482    
    SLICE_X52Y25         FDSE (Setup_fdse_C_CE)      -0.169    41.313    soc_ethmac_crc32_checker_crc_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         41.313    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                 32.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.127%)  route 0.225ns (57.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.570     0.570    eth_rx_clk
    SLICE_X56Y6          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDRE (Prop_fdre_C_Q)         0.164     0.734 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[34]/Q
                         net (fo=1, routed)           0.225     0.959    soc_ethmac_rx_converter_converter_source_payload_data[34]
    RAMB36_X2Y0          RAMB36E1                                     r  storage_12_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.882     0.882    eth_rx_clk
    RAMB36_X2Y0          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.253     0.629    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[28])
                                                      0.296     0.925    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.481%)  route 0.251ns (60.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.569     0.569    eth_rx_clk
    SLICE_X56Y7          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.164     0.733 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[3]/Q
                         net (fo=1, routed)           0.251     0.984    soc_ethmac_rx_converter_converter_source_payload_data[3]
    RAMB36_X2Y0          RAMB36E1                                     r  storage_12_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.882     0.882    eth_rx_clk
    RAMB36_X2Y0          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.253     0.629    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[3])
                                                      0.296     0.925    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.228%)  route 0.254ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.569     0.569    eth_rx_clk
    SLICE_X56Y7          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDRE (Prop_fdre_C_Q)         0.164     0.733 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=1, routed)           0.254     0.987    soc_ethmac_rx_converter_converter_source_payload_data[2]
    RAMB36_X2Y0          RAMB36E1                                     r  storage_12_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.882     0.882    eth_rx_clk
    RAMB36_X2Y0          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.253     0.629    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[2])
                                                      0.296     0.925    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           0.987    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.514%)  route 0.285ns (63.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.567     0.567    eth_rx_clk
    SLICE_X54Y8          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDRE (Prop_fdre_C_Q)         0.164     0.731 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[11]/Q
                         net (fo=1, routed)           0.285     1.016    soc_ethmac_rx_converter_converter_source_payload_data[11]
    RAMB36_X2Y0          RAMB36E1                                     r  storage_12_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.882     0.882    eth_rx_clk
    RAMB36_X2Y0          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.648    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[9])
                                                      0.296     0.944    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.389%)  route 0.308ns (68.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.567     0.567    eth_rx_clk
    SLICE_X55Y7          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[20]/Q
                         net (fo=1, routed)           0.308     1.016    soc_ethmac_rx_converter_converter_source_payload_data[20]
    RAMB36_X2Y0          RAMB36E1                                     r  storage_12_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.882     0.882    eth_rx_clk
    RAMB36_X2Y0          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.648    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.296     0.944    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.596%)  route 0.305ns (68.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.569     0.569    eth_rx_clk
    SLICE_X57Y8          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.141     0.710 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[26]/Q
                         net (fo=1, routed)           0.305     1.015    soc_ethmac_rx_converter_converter_source_payload_data[26]
    RAMB36_X2Y0          RAMB36E1                                     r  storage_12_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.882     0.882    eth_rx_clk
    RAMB36_X2Y0          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.253     0.629    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[22])
                                                      0.296     0.925    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.657%)  route 0.309ns (65.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.567     0.567    eth_rx_clk
    SLICE_X54Y8          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y8          FDRE (Prop_fdre_C_Q)         0.164     0.731 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[12]/Q
                         net (fo=1, routed)           0.309     1.040    soc_ethmac_rx_converter_converter_source_payload_data[12]
    RAMB36_X2Y0          RAMB36E1                                     r  storage_12_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.882     0.882    eth_rx_clk
    RAMB36_X2Y0          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.648    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[10])
                                                      0.296     0.944    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.944%)  route 0.319ns (66.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.567     0.567    eth_rx_clk
    SLICE_X54Y7          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y7          FDRE (Prop_fdre_C_Q)         0.164     0.731 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[7]/Q
                         net (fo=1, routed)           0.319     1.050    soc_ethmac_rx_converter_converter_source_payload_data[7]
    RAMB36_X2Y0          RAMB36E1                                     r  storage_12_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.882     0.882    eth_rx_clk
    RAMB36_X2Y0          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.648    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[7])
                                                      0.296     0.944    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 soc_ethmac_rx_converter_converter_source_payload_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.128ns (29.011%)  route 0.313ns (70.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.882ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.567     0.567    eth_rx_clk
    SLICE_X55Y7          FDRE                                         r  soc_ethmac_rx_converter_converter_source_payload_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.128     0.695 r  soc_ethmac_rx_converter_converter_source_payload_data_reg[24]/Q
                         net (fo=1, routed)           0.313     1.008    soc_ethmac_rx_converter_converter_source_payload_data[24]
    RAMB36_X2Y0          RAMB36E1                                     r  storage_12_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.882     0.882    eth_rx_clk
    RAMB36_X2Y0          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.648    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[20])
                                                      0.243     0.891    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.724%)  route 0.283ns (63.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X54Y21         FDRE                                         r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  soc_ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     1.004    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X54Y20         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    storage_10_reg_0_7_0_5/WCLK
    SLICE_X54Y20         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.255     0.573    
    SLICE_X54Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.883    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y0   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X39Y44  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X39Y44  FDPE_11/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X52Y26  soc_ethmac_crc32_checker_crc_reg_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X52Y26  soc_ethmac_crc32_checker_crc_reg_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X53Y26  soc_ethmac_crc32_checker_crc_reg_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X54Y26  soc_ethmac_crc32_checker_crc_reg_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X54Y25  soc_ethmac_crc32_checker_crc_reg_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X54Y27  soc_ethmac_crc32_checker_crc_reg_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X54Y24  soc_ethmac_crc32_checker_crc_reg_reg[15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y20  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y20  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y20  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y20  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y20  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y20  storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y20  storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y20  storage_10_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y19  storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y19  storage_10_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y20  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y20  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y20  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y20  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y20  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y20  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y20  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y20  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y20  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X54Y20  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       30.789ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.789ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 1.816ns (21.066%)  route 6.805ns (78.934%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X39Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.419     1.984 r  vns_xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.848     2.832    vns_xilinxmultiregimpl5_regs1[1]
    SLICE_X39Y9          LUT4 (Prop_lut4_I3_O)        0.299     3.131 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.426     3.557    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.681 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.447     4.128    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.124     4.252 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.761     5.013    soc_ethmac_padding_inserter_source_valid
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.124     5.137 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.445     5.582    soc_ethmac_crc32_inserter_source_valid
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.124     5.706 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.885     6.591    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X39Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.715 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.769     7.484    soc_ethmac_tx_converter_converter_mux0
    SLICE_X38Y9          LUT3 (Prop_lut3_I2_O)        0.150     7.634 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           1.154     8.788    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X36Y8          LUT6 (Prop_lut6_I1_O)        0.328     9.116 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           1.070    10.186    soc_ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.576    
                         clock uncertainty           -0.035    41.541    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.975    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                 30.789    

Slack (MET) :             30.932ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.477ns  (logic 1.816ns (21.423%)  route 6.661ns (78.577%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X39Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.419     1.984 r  vns_xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.848     2.832    vns_xilinxmultiregimpl5_regs1[1]
    SLICE_X39Y9          LUT4 (Prop_lut4_I3_O)        0.299     3.131 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.426     3.557    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.681 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.447     4.128    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.124     4.252 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.761     5.013    soc_ethmac_padding_inserter_source_valid
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.124     5.137 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.445     5.582    soc_ethmac_crc32_inserter_source_valid
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.124     5.706 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.885     6.591    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X39Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.715 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.769     7.484    soc_ethmac_tx_converter_converter_mux0
    SLICE_X38Y9          LUT3 (Prop_lut3_I2_O)        0.150     7.634 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           1.015     8.649    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X36Y8          LUT5 (Prop_lut5_I2_O)        0.328     8.977 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           1.066    10.042    soc_ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X1Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.576    
                         clock uncertainty           -0.035    41.541    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.975    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                         -10.042    
  -------------------------------------------------------------------
                         slack                                 30.932    

Slack (MET) :             31.095ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.315ns  (logic 1.816ns (21.841%)  route 6.499ns (78.159%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X39Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.419     1.984 r  vns_xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.848     2.832    vns_xilinxmultiregimpl5_regs1[1]
    SLICE_X39Y9          LUT4 (Prop_lut4_I3_O)        0.299     3.131 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.426     3.557    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.681 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.447     4.128    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.124     4.252 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.761     5.013    soc_ethmac_padding_inserter_source_valid
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.124     5.137 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.445     5.582    soc_ethmac_crc32_inserter_source_valid
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.124     5.706 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.885     6.591    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X39Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.715 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.769     7.484    soc_ethmac_tx_converter_converter_mux0
    SLICE_X38Y9          LUT3 (Prop_lut3_I2_O)        0.150     7.634 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.848     8.482    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X37Y8          LUT3 (Prop_lut3_I1_O)        0.328     8.810 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           1.070     9.880    soc_ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.576    
                         clock uncertainty           -0.035    41.541    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.975    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                          -9.880    
  -------------------------------------------------------------------
                         slack                                 31.095    

Slack (MET) :             31.236ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.173ns  (logic 1.816ns (22.218%)  route 6.357ns (77.782%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X39Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.419     1.984 r  vns_xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.848     2.832    vns_xilinxmultiregimpl5_regs1[1]
    SLICE_X39Y9          LUT4 (Prop_lut4_I3_O)        0.299     3.131 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.426     3.557    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.681 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.447     4.128    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.124     4.252 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.761     5.013    soc_ethmac_padding_inserter_source_valid
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.124     5.137 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.445     5.582    soc_ethmac_crc32_inserter_source_valid
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.124     5.706 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.885     6.591    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X39Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.715 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.769     7.484    soc_ethmac_tx_converter_converter_mux0
    SLICE_X38Y9          LUT3 (Prop_lut3_I2_O)        0.150     7.634 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.843     8.477    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X37Y8          LUT2 (Prop_lut2_I1_O)        0.328     8.805 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.934     9.739    soc_ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X1Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.576    
                         clock uncertainty           -0.035    41.541    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.975    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                 31.236    

Slack (MET) :             31.306ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.104ns  (logic 1.816ns (22.410%)  route 6.288ns (77.590%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X39Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.419     1.984 r  vns_xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.848     2.832    vns_xilinxmultiregimpl5_regs1[1]
    SLICE_X39Y9          LUT4 (Prop_lut4_I3_O)        0.299     3.131 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.426     3.557    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.681 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.447     4.128    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.124     4.252 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.761     5.013    soc_ethmac_padding_inserter_source_valid
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.124     5.137 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.445     5.582    soc_ethmac_crc32_inserter_source_valid
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.124     5.706 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.885     6.591    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X39Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.715 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.769     7.484    soc_ethmac_tx_converter_converter_mux0
    SLICE_X38Y9          LUT3 (Prop_lut3_I2_O)        0.150     7.634 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.628     8.261    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X36Y8          LUT4 (Prop_lut4_I0_O)        0.328     8.589 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           1.080     9.669    soc_ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X1Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.576    
                         clock uncertainty           -0.035    41.541    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.975    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                 31.306    

Slack (MET) :             31.830ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.053ns  (logic 1.816ns (22.551%)  route 6.237ns (77.449%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X39Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.419     1.984 r  vns_xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.848     2.832    vns_xilinxmultiregimpl5_regs1[1]
    SLICE_X39Y9          LUT4 (Prop_lut4_I3_O)        0.299     3.131 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.426     3.557    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.681 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.447     4.128    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.124     4.252 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.761     5.013    soc_ethmac_padding_inserter_source_valid
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.124     5.137 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.445     5.582    soc_ethmac_crc32_inserter_source_valid
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.124     5.706 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.885     6.591    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X39Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.715 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.769     7.484    soc_ethmac_tx_converter_converter_mux0
    SLICE_X38Y9          LUT3 (Prop_lut3_I2_O)        0.150     7.634 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           1.154     8.788    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X36Y8          LUT6 (Prop_lut6_I1_O)        0.328     9.116 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.502     9.618    soc_ethmac_tx_cdc_graycounter1_q_next_binary[4]
    SLICE_X36Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.447    41.447    eth_tx_clk
    SLICE_X36Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
                         clock pessimism              0.094    41.541    
                         clock uncertainty           -0.035    41.506    
    SLICE_X36Y8          FDRE (Setup_fdre_C_D)       -0.058    41.448    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                         41.448    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                 31.830    

Slack (MET) :             31.859ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.021ns  (logic 1.816ns (22.642%)  route 6.205ns (77.358%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X39Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.419     1.984 r  vns_xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.848     2.832    vns_xilinxmultiregimpl5_regs1[1]
    SLICE_X39Y9          LUT4 (Prop_lut4_I3_O)        0.299     3.131 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.426     3.557    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.681 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.447     4.128    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.124     4.252 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.761     5.013    soc_ethmac_padding_inserter_source_valid
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.124     5.137 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.445     5.582    soc_ethmac_crc32_inserter_source_valid
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.124     5.706 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.885     6.591    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X39Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.715 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.769     7.484    soc_ethmac_tx_converter_converter_mux0
    SLICE_X38Y9          LUT3 (Prop_lut3_I2_O)        0.150     7.634 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           1.015     8.649    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X36Y8          LUT5 (Prop_lut5_I2_O)        0.328     8.977 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.609     9.586    soc_ethmac_tx_cdc_graycounter1_q_next_binary[3]
    SLICE_X36Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.447    41.447    eth_tx_clk
    SLICE_X36Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
                         clock pessimism              0.094    41.541    
                         clock uncertainty           -0.035    41.506    
    SLICE_X36Y8          FDRE (Setup_fdre_C_D)       -0.061    41.445    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[3]
  -------------------------------------------------------------------
                         required time                         41.445    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                 31.859    

Slack (MET) :             32.053ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 1.586ns (21.562%)  route 5.770ns (78.438%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X39Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.419     1.984 r  vns_xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.848     2.832    vns_xilinxmultiregimpl5_regs1[1]
    SLICE_X39Y9          LUT4 (Prop_lut4_I3_O)        0.299     3.131 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.426     3.557    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.681 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.447     4.128    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.124     4.252 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.761     5.013    soc_ethmac_padding_inserter_source_valid
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.124     5.137 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.445     5.582    soc_ethmac_crc32_inserter_source_valid
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.124     5.706 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.885     6.591    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X39Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.715 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.599     7.314    soc_ethmac_tx_converter_converter_mux0
    SLICE_X36Y9          LUT6 (Prop_lut6_I1_O)        0.124     7.438 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.420     7.858    storage_11_reg_i_46_n_0
    SLICE_X37Y9          LUT4 (Prop_lut4_I1_O)        0.124     7.982 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.939     8.921    soc_ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X1Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.576    
                         clock uncertainty           -0.035    41.541    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.975    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                 32.053    

Slack (MET) :             32.125ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl5_regs1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_binary_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.748ns  (logic 1.816ns (23.437%)  route 5.932ns (76.563%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X39Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.419     1.984 r  vns_xilinxmultiregimpl5_regs1_reg[1]/Q
                         net (fo=1, routed)           0.848     2.832    vns_xilinxmultiregimpl5_regs1[1]
    SLICE_X39Y9          LUT4 (Prop_lut4_I3_O)        0.299     3.131 f  soc_ethmac_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.426     3.557    soc_ethmac_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X38Y10         LUT6 (Prop_lut6_I0_O)        0.124     3.681 f  soc_ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.447     4.128    soc_ethmac_tx_cdc_asyncfifo_readable
    SLICE_X39Y13         LUT3 (Prop_lut3_I0_O)        0.124     4.252 f  soc_ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.761     5.013    soc_ethmac_padding_inserter_source_valid
    SLICE_X38Y16         LUT3 (Prop_lut3_I0_O)        0.124     5.137 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.445     5.582    soc_ethmac_crc32_inserter_source_valid
    SLICE_X38Y17         LUT5 (Prop_lut5_I2_O)        0.124     5.706 r  soc_ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.885     6.591    soc_ethmac_preamble_inserter_sink_ready
    SLICE_X39Y13         LUT6 (Prop_lut6_I5_O)        0.124     6.715 r  soc_ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.769     7.484    soc_ethmac_tx_converter_converter_mux0
    SLICE_X38Y9          LUT3 (Prop_lut3_I2_O)        0.150     7.634 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.843     8.477    soc_ethmac_tx_converter_converter_mux__0
    SLICE_X37Y8          LUT2 (Prop_lut2_I1_O)        0.328     8.805 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.509     9.314    soc_ethmac_tx_cdc_graycounter1_q_next_binary[0]
    SLICE_X36Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.447    41.447    eth_tx_clk
    SLICE_X36Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[0]/C
                         clock pessimism              0.094    41.541    
                         clock uncertainty           -0.035    41.506    
    SLICE_X36Y8          FDRE (Setup_fdre_C_D)       -0.067    41.439    soc_ethmac_tx_cdc_graycounter1_q_binary_reg[0]
  -------------------------------------------------------------------
                         required time                         41.439    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                 32.125    

Slack (MET) :             32.173ns  (required time - arrival time)
  Source:                 storage_11_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        7.728ns  (logic 3.180ns (41.150%)  route 4.548ns (58.850%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.615     1.615    eth_tx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454     4.069 r  storage_11_reg/DOADO[9]
                         net (fo=1, routed)           1.160     5.229    soc_ethmac_tx_converter_converter_sink_payload_data_reg[11]
    SLICE_X48Y4          LUT6 (Prop_lut6_I0_O)        0.124     5.353 r  eth_tx_data[1]_i_4/O
                         net (fo=2, routed)           1.304     6.657    eth_tx_data[1]_i_4_n_0
    SLICE_X38Y15         LUT5 (Prop_lut5_I0_O)        0.124     6.781 r  soc_ethmac_crc32_inserter_reg[29]_i_3/O
                         net (fo=12, routed)          1.062     7.843    soc_ethmac_crc32_inserter_reg[29]_i_3_n_0
    SLICE_X36Y15         LUT3 (Prop_lut3_I2_O)        0.152     7.995 r  soc_ethmac_crc32_inserter_reg[17]_i_2/O
                         net (fo=3, routed)           1.021     9.017    soc_ethmac_crc32_inserter_reg[17]_i_2_n_0
    SLICE_X36Y16         LUT5 (Prop_lut5_I2_O)        0.326     9.343 r  soc_ethmac_crc32_inserter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.343    soc_ethmac_crc32_inserter_next_reg[5]
    SLICE_X36Y16         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.441    41.441    eth_tx_clk
    SLICE_X36Y16         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[5]/C
                         clock pessimism              0.079    41.520    
                         clock uncertainty           -0.035    41.485    
    SLICE_X36Y16         FDSE (Setup_fdse_C_D)        0.031    41.516    soc_ethmac_crc32_inserter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         41.516    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                 32.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X38Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_fdre_C_Q)         0.164     0.728 r  vns_xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.783    vns_xilinxmultiregimpl5_regs0[4]
    SLICE_X38Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X38Y9          FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X38Y9          FDRE (Hold_fdre_C_D)         0.064     0.628    vns_xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X38Y11         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  vns_xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.782    vns_xilinxmultiregimpl5_regs0[6]
    SLICE_X38Y11         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X38Y11         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X38Y11         FDRE (Hold_fdre_C_D)         0.064     0.627    vns_xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X38Y11         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  vns_xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.782    vns_xilinxmultiregimpl5_regs0[3]
    SLICE_X38Y11         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X38Y11         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X38Y11         FDRE (Hold_fdre_C_D)         0.060     0.623    vns_xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X38Y11         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  vns_xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.782    vns_xilinxmultiregimpl5_regs0[5]
    SLICE_X38Y11         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X38Y11         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X38Y11         FDRE (Hold_fdre_C_D)         0.053     0.616    vns_xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X36Y9          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[5]/Q
                         net (fo=4, routed)           0.108     0.812    soc_ethmac_tx_cdc_graycounter1_q_binary_reg__0[5]
    SLICE_X37Y9          LUT5 (Prop_lut5_I1_O)        0.045     0.857 r  soc_ethmac_tx_cdc_graycounter1_q[5]_i_1/O
                         net (fo=1, routed)           0.000     0.857    soc_ethmac_tx_cdc_graycounter1_q_next[5]
    SLICE_X37Y9          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X37Y9          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[5]/C
                         clock pessimism             -0.256     0.577    
    SLICE_X37Y9          FDRE (Hold_fdre_C_D)         0.091     0.668    soc_ethmac_tx_cdc_graycounter1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_inserter_reg_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.190ns (56.178%)  route 0.148ns (43.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X37Y15         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDSE (Prop_fdse_C_Q)         0.141     0.702 r  soc_ethmac_crc32_inserter_reg_reg[22]/Q
                         net (fo=2, routed)           0.148     0.850    p_37_in
    SLICE_X37Y16         LUT3 (Prop_lut3_I2_O)        0.049     0.899 r  soc_ethmac_crc32_inserter_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     0.899    soc_ethmac_crc32_inserter_next_reg[30]
    SLICE_X37Y16         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.827     0.827    eth_tx_clk
    SLICE_X37Y16         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[30]/C
                         clock pessimism             -0.253     0.574    
    SLICE_X37Y16         FDSE (Hold_fdse_C_D)         0.107     0.681    soc_ethmac_crc32_inserter_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 soc_ethmac_crc32_inserter_reg_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_crc32_inserter_reg_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.189ns (55.702%)  route 0.150ns (44.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.561     0.561    eth_tx_clk
    SLICE_X37Y14         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDSE (Prop_fdse_C_Q)         0.141     0.702 r  soc_ethmac_crc32_inserter_reg_reg[15]/Q
                         net (fo=2, routed)           0.150     0.852    p_30_in
    SLICE_X37Y15         LUT4 (Prop_lut4_I3_O)        0.048     0.900 r  soc_ethmac_crc32_inserter_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     0.900    soc_ethmac_crc32_inserter_next_reg[23]
    SLICE_X37Y15         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.828     0.828    eth_tx_clk
    SLICE_X37Y15         FDSE                                         r  soc_ethmac_crc32_inserter_reg_reg[23]/C
                         clock pessimism             -0.253     0.575    
    SLICE_X37Y15         FDSE (Hold_fdse_C_D)         0.107     0.682    soc_ethmac_crc32_inserter_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_gap_inserter_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.125%)  route 0.158ns (45.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.560     0.560    eth_tx_clk
    SLICE_X40Y16         FDRE                                         r  soc_ethmac_tx_gap_inserter_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  soc_ethmac_tx_gap_inserter_counter_reg[2]/Q
                         net (fo=3, routed)           0.158     0.858    soc_ethmac_tx_gap_inserter_counter_reg__0[2]
    SLICE_X39Y16         LUT6 (Prop_lut6_I1_O)        0.045     0.903 r  vns_liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.903    vns_liteethmacgap_state_i_1_n_0
    SLICE_X39Y16         FDRE                                         r  vns_liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.827     0.827    eth_tx_clk
    SLICE_X39Y16         FDRE                                         r  vns_liteethmacgap_state_reg/C
                         clock pessimism             -0.234     0.593    
    SLICE_X39Y16         FDRE (Hold_fdre_C_D)         0.092     0.685    vns_liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 soc_ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_tx_cdc_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.176%)  route 0.145ns (43.824%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X36Y8          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  soc_ethmac_tx_cdc_graycounter1_q_binary_reg[3]/Q
                         net (fo=8, routed)           0.145     0.850    soc_ethmac_tx_cdc_graycounter1_q_binary_reg__0[3]
    SLICE_X37Y9          LUT4 (Prop_lut4_I3_O)        0.045     0.895 r  soc_ethmac_tx_cdc_graycounter1_q[4]_i_1/O
                         net (fo=1, routed)           0.000     0.895    soc_ethmac_tx_cdc_graycounter1_q_next[4]
    SLICE_X37Y9          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X37Y9          FDRE                                         r  soc_ethmac_tx_cdc_graycounter1_q_reg[4]/C
                         clock pessimism             -0.253     0.580    
    SLICE_X37Y9          FDRE (Hold_fdre_C_D)         0.092     0.672    soc_ethmac_tx_cdc_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 soc_ethmac_preamble_inserter_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ethmac_preamble_inserter_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.622%)  route 0.131ns (41.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X37Y18         FDRE                                         r  soc_ethmac_preamble_inserter_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  soc_ethmac_preamble_inserter_cnt_reg[0]/Q
                         net (fo=4, routed)           0.131     0.830    soc_ethmac_preamble_inserter_cnt[0]
    SLICE_X37Y18         LUT6 (Prop_lut6_I0_O)        0.045     0.875 r  soc_ethmac_preamble_inserter_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.875    soc_ethmac_preamble_inserter_cnt[1]_i_1_n_0
    SLICE_X37Y18         FDRE                                         r  soc_ethmac_preamble_inserter_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X37Y18         FDRE                                         r  soc_ethmac_preamble_inserter_cnt_reg[1]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X37Y18         FDRE (Hold_fdre_C_D)         0.092     0.650    soc_ethmac_preamble_inserter_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y0   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X38Y44  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X38Y44  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y14  soc_ethmac_crc32_inserter_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y14  soc_ethmac_crc32_inserter_cnt_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X39Y15  soc_ethmac_crc32_inserter_reg_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X39Y15  soc_ethmac_crc32_inserter_reg_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X39Y14  soc_ethmac_crc32_inserter_reg_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X36Y16  soc_ethmac_crc32_inserter_reg_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X36Y14  soc_ethmac_crc32_inserter_reg_reg[13]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X38Y44  FDPE_8/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X38Y44  FDPE_9/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X39Y15  soc_ethmac_crc32_inserter_reg_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X39Y15  soc_ethmac_crc32_inserter_reg_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X36Y15  soc_ethmac_crc32_inserter_reg_reg[16]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X39Y15  soc_ethmac_crc32_inserter_reg_reg[18]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X36Y15  soc_ethmac_crc32_inserter_reg_reg[21]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X37Y15  soc_ethmac_crc32_inserter_reg_reg[22]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X37Y15  soc_ethmac_crc32_inserter_reg_reg[23]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X37Y15  soc_ethmac_crc32_inserter_reg_reg[24]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X38Y44  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X38Y44  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X38Y44  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X38Y44  FDPE_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y14  soc_ethmac_crc32_inserter_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y14  soc_ethmac_crc32_inserter_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y14  soc_ethmac_crc32_inserter_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y14  soc_ethmac_crc32_inserter_cnt_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X39Y15  soc_ethmac_crc32_inserter_reg_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X39Y15  soc_ethmac_crc32_inserter_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bandwidth_cmd_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.969ns  (logic 0.478ns (5.329%)  route 8.491ns (94.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        1.623     1.623    sys_clk
    SLICE_X64Y58         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.478     2.101 r  FDPE_1/Q
                         net (fo=1727, routed)        8.491    10.592    sys_rst
    SLICE_X56Y24         FDRE                                         r  soc_netsoc_sdram_bandwidth_cmd_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4172, routed)        1.439    11.439    sys_clk
    SLICE_X56Y24         FDRE                                         r  soc_netsoc_sdram_bandwidth_cmd_valid_reg/C
                         clock pessimism              0.000    11.439    
                         clock uncertainty           -0.057    11.383    
    SLICE_X56Y24         FDRE (Setup_fdre_C_R)       -0.695    10.688    soc_netsoc_sdram_bandwidth_cmd_valid_reg
  -------------------------------------------------------------------
                         required time                         10.688    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_18/RST
                            (rising edge-triggered cell OSERDESE2 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.717ns  (logic 0.478ns (5.483%)  route 8.239ns (94.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 11.526 - 10.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        1.623     1.623    sys_clk
    SLICE_X64Y58         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.478     2.101 r  FDPE_1/Q
                         net (fo=1727, routed)        8.239    10.340    sys_rst
    OLOGIC_X1Y21         OSERDESE2                                    r  OSERDESE2_18/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4172, routed)        1.526    11.526    sys_clk
    OLOGIC_X1Y21         OSERDESE2                                    r  OSERDESE2_18/CLKDIV
                         clock pessimism              0.000    11.526    
                         clock uncertainty           -0.057    11.469    
    OLOGIC_X1Y21         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020    10.449    OSERDESE2_18
  -------------------------------------------------------------------
                         required time                         10.449    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine5_tras_timer_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.749ns  (logic 0.773ns (7.929%)  route 8.976ns (92.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        1.623     1.623    sys_clk
    SLICE_X64Y58         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.478     2.101 f  FDPE_1/Q
                         net (fo=1727, routed)        8.976    11.077    sys_rst
    SLICE_X65Y8          LUT6 (Prop_lut6_I5_O)        0.295    11.372 r  soc_netsoc_sdram_bankmachine5_tras_timer_count[0]_i_1/O
                         net (fo=1, routed)           0.000    11.372    soc_netsoc_sdram_bankmachine5_tras_timer_count[0]_i_1_n_0
    SLICE_X65Y8          FDRE                                         r  soc_netsoc_sdram_bankmachine5_tras_timer_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4172, routed)        1.521    11.521    sys_clk
    SLICE_X65Y8          FDRE                                         r  soc_netsoc_sdram_bankmachine5_tras_timer_count_reg[0]/C
                         clock pessimism              0.000    11.521    
                         clock uncertainty           -0.057    11.465    
    SLICE_X65Y8          FDRE (Setup_fdre_C_D)        0.029    11.494    soc_netsoc_sdram_bankmachine5_tras_timer_count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.494    
                         arrival time                         -11.372    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_bankmachine5_tras_timer_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.751ns  (logic 0.773ns (7.927%)  route 8.978ns (92.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 11.521 - 10.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        1.623     1.623    sys_clk
    SLICE_X64Y58         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.478     2.101 f  FDPE_1/Q
                         net (fo=1727, routed)        8.978    11.079    sys_rst
    SLICE_X65Y8          LUT6 (Prop_lut6_I5_O)        0.295    11.374 r  soc_netsoc_sdram_bankmachine5_tras_timer_count[1]_i_1/O
                         net (fo=1, routed)           0.000    11.374    soc_netsoc_sdram_bankmachine5_tras_timer_count[1]_i_1_n_0
    SLICE_X65Y8          FDRE                                         r  soc_netsoc_sdram_bankmachine5_tras_timer_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4172, routed)        1.521    11.521    sys_clk
    SLICE_X65Y8          FDRE                                         r  soc_netsoc_sdram_bankmachine5_tras_timer_count_reg[1]/C
                         clock pessimism              0.000    11.521    
                         clock uncertainty           -0.057    11.465    
    SLICE_X65Y8          FDRE (Setup_fdre_C_D)        0.031    11.496    soc_netsoc_sdram_bankmachine5_tras_timer_count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_dfi_p1_address_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 0.478ns (5.246%)  route 8.633ns (94.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 11.518 - 10.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        1.623     1.623    sys_clk
    SLICE_X64Y58         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.478     2.101 r  FDPE_1/Q
                         net (fo=1727, routed)        8.633    10.734    sys_rst
    SLICE_X62Y12         FDRE                                         r  soc_netsoc_sdram_dfi_p1_address_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4172, routed)        1.518    11.518    sys_clk
    SLICE_X62Y12         FDRE                                         r  soc_netsoc_sdram_dfi_p1_address_reg[12]/C
                         clock pessimism              0.000    11.518    
                         clock uncertainty           -0.057    11.462    
    SLICE_X62Y12         FDRE (Setup_fdre_C_R)       -0.600    10.862    soc_netsoc_sdram_dfi_p1_address_reg[12]
  -------------------------------------------------------------------
                         required time                         10.862    
                         arrival time                         -10.734    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_dfi_p2_address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 0.478ns (5.246%)  route 8.633ns (94.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 11.518 - 10.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        1.623     1.623    sys_clk
    SLICE_X64Y58         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.478     2.101 r  FDPE_1/Q
                         net (fo=1727, routed)        8.633    10.734    sys_rst
    SLICE_X62Y12         FDRE                                         r  soc_netsoc_sdram_dfi_p2_address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4172, routed)        1.518    11.518    sys_clk
    SLICE_X62Y12         FDRE                                         r  soc_netsoc_sdram_dfi_p2_address_reg[3]/C
                         clock pessimism              0.000    11.518    
                         clock uncertainty           -0.057    11.462    
    SLICE_X62Y12         FDRE (Setup_fdre_C_R)       -0.600    10.862    soc_netsoc_sdram_dfi_p2_address_reg[3]
  -------------------------------------------------------------------
                         required time                         10.862    
                         arrival time                         -10.734    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_dfi_p1_address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 0.478ns (5.249%)  route 8.629ns (94.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 11.518 - 10.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        1.623     1.623    sys_clk
    SLICE_X64Y58         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.478     2.101 r  FDPE_1/Q
                         net (fo=1727, routed)        8.629    10.730    sys_rst
    SLICE_X63Y12         FDRE                                         r  soc_netsoc_sdram_dfi_p1_address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4172, routed)        1.518    11.518    sys_clk
    SLICE_X63Y12         FDRE                                         r  soc_netsoc_sdram_dfi_p1_address_reg[3]/C
                         clock pessimism              0.000    11.518    
                         clock uncertainty           -0.057    11.462    
    SLICE_X63Y12         FDRE (Setup_fdre_C_R)       -0.600    10.862    soc_netsoc_sdram_dfi_p1_address_reg[3]
  -------------------------------------------------------------------
                         required time                         10.862    
                         arrival time                         -10.730    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_sdram_dfi_p3_address_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 0.478ns (5.249%)  route 8.629ns (94.751%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 11.518 - 10.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        1.623     1.623    sys_clk
    SLICE_X64Y58         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.478     2.101 r  FDPE_1/Q
                         net (fo=1727, routed)        8.629    10.730    sys_rst
    SLICE_X63Y12         FDRE                                         r  soc_netsoc_sdram_dfi_p3_address_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4172, routed)        1.518    11.518    sys_clk
    SLICE_X63Y12         FDRE                                         r  soc_netsoc_sdram_dfi_p3_address_reg[13]/C
                         clock pessimism              0.000    11.518    
                         clock uncertainty           -0.057    11.462    
    SLICE_X63Y12         FDRE (Setup_fdre_C_R)       -0.600    10.862    soc_netsoc_sdram_dfi_p3_address_reg[13]
  -------------------------------------------------------------------
                         required time                         10.862    
                         arrival time                         -10.730    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_ethmac_preamble_errors_status_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.023ns  (logic 0.478ns (5.298%)  route 8.545ns (94.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        1.623     1.623    sys_clk
    SLICE_X64Y58         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.478     2.101 r  FDPE_1/Q
                         net (fo=1727, routed)        8.545    10.646    sys_rst
    SLICE_X53Y24         FDRE                                         r  soc_ethmac_preamble_errors_status_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4172, routed)        1.438    11.438    sys_clk
    SLICE_X53Y24         FDRE                                         r  soc_ethmac_preamble_errors_status_reg[28]/C
                         clock pessimism              0.000    11.438    
                         clock uncertainty           -0.057    11.382    
    SLICE_X53Y24         FDRE (Setup_fdre_C_R)       -0.600    10.782    soc_ethmac_preamble_errors_status_reg[28]
  -------------------------------------------------------------------
                         required time                         10.782    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_ethmac_preamble_errors_status_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.023ns  (logic 0.478ns (5.298%)  route 8.545ns (94.702%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        1.623     1.623    sys_clk
    SLICE_X64Y58         FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE (Prop_fdpe_C_Q)         0.478     2.101 r  FDPE_1/Q
                         net (fo=1727, routed)        8.545    10.646    sys_rst
    SLICE_X53Y24         FDRE                                         r  soc_ethmac_preamble_errors_status_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4172, routed)        1.438    11.438    sys_clk
    SLICE_X53Y24         FDRE                                         r  soc_ethmac_preamble_errors_status_reg[29]/C
                         clock pessimism              0.000    11.438    
                         clock uncertainty           -0.057    11.382    
    SLICE_X53Y24         FDRE (Setup_fdre_C_R)       -0.600    10.782    soc_ethmac_preamble_errors_status_reg[29]
  -------------------------------------------------------------------
                         required time                         10.782    
                         arrival time                         -10.646    
  -------------------------------------------------------------------
                         slack                                  0.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 soc_netsoc_dna_status_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soc_netsoc_dna_status_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.017%)  route 0.187ns (56.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        0.569     0.569    sys_clk
    SLICE_X48Y49         FDRE                                         r  soc_netsoc_dna_status_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  soc_netsoc_dna_status_reg[35]/Q
                         net (fo=2, routed)           0.187     0.896    data3[3]
    SLICE_X48Y50         FDRE                                         r  soc_netsoc_dna_status_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        0.833     0.833    sys_clk
    SLICE_X48Y50         FDRE                                         r  soc_netsoc_dna_status_reg[36]/C
                         clock pessimism              0.000     0.833    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.046     0.879    soc_netsoc_dna_status_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VexRiscv/CsrPlugin_mbadaddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.154%)  route 0.210ns (59.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        0.561     0.561    VexRiscv/clk100
    SLICE_X36Y34         FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[13]/Q
                         net (fo=1, routed)           0.210     0.912    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg_n_0_[13]
    SLICE_X35Y35         FDRE                                         r  VexRiscv/CsrPlugin_mbadaddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        0.828     0.828    VexRiscv/clk100
    SLICE_X35Y35         FDRE                                         r  VexRiscv/CsrPlugin_mbadaddr_reg[13]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X35Y35         FDRE (Hold_fdre_C_D)         0.070     0.893    VexRiscv/CsrPlugin_mbadaddr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.347%)  route 0.208ns (59.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        0.571     0.571    sys_clk
    SLICE_X57Y49         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.208     0.920    storage_reg_0_15_0_5/ADDRD0
    SLICE_X56Y49         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        0.840     0.840    storage_reg_0_15_0_5/WCLK
    SLICE_X56Y49         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.256     0.584    
    SLICE_X56Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.894    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.347%)  route 0.208ns (59.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        0.571     0.571    sys_clk
    SLICE_X57Y49         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.208     0.920    storage_reg_0_15_0_5/ADDRD0
    SLICE_X56Y49         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        0.840     0.840    storage_reg_0_15_0_5/WCLK
    SLICE_X56Y49         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.256     0.584    
    SLICE_X56Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.894    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.347%)  route 0.208ns (59.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        0.571     0.571    sys_clk
    SLICE_X57Y49         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.208     0.920    storage_reg_0_15_0_5/ADDRD0
    SLICE_X56Y49         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        0.840     0.840    storage_reg_0_15_0_5/WCLK
    SLICE_X56Y49         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.256     0.584    
    SLICE_X56Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.894    storage_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.347%)  route 0.208ns (59.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        0.571     0.571    sys_clk
    SLICE_X57Y49         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.208     0.920    storage_reg_0_15_0_5/ADDRD0
    SLICE_X56Y49         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        0.840     0.840    storage_reg_0_15_0_5/WCLK
    SLICE_X56Y49         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.256     0.584    
    SLICE_X56Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.894    storage_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.347%)  route 0.208ns (59.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        0.571     0.571    sys_clk
    SLICE_X57Y49         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.208     0.920    storage_reg_0_15_0_5/ADDRD0
    SLICE_X56Y49         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        0.840     0.840    storage_reg_0_15_0_5/WCLK
    SLICE_X56Y49         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.256     0.584    
    SLICE_X56Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.894    storage_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.347%)  route 0.208ns (59.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        0.571     0.571    sys_clk
    SLICE_X57Y49         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.208     0.920    storage_reg_0_15_0_5/ADDRD0
    SLICE_X56Y49         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        0.840     0.840    storage_reg_0_15_0_5/WCLK
    SLICE_X56Y49         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.256     0.584    
    SLICE_X56Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.894    storage_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.347%)  route 0.208ns (59.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        0.571     0.571    sys_clk
    SLICE_X57Y49         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.208     0.920    storage_reg_0_15_0_5/ADDRD0
    SLICE_X56Y49         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        0.840     0.840    storage_reg_0_15_0_5/WCLK
    SLICE_X56Y49         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.256     0.584    
    SLICE_X56Y49         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.894    storage_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.347%)  route 0.208ns (59.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        0.571     0.571    sys_clk
    SLICE_X57Y49         FDRE                                         r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     0.712 r  soc_netsoc_netsoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.208     0.920    storage_reg_0_15_0_5/ADDRD0
    SLICE_X56Y49         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4172, routed)        0.840     0.840    storage_reg_0_15_0_5/WCLK
    SLICE_X56Y49         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.256     0.584    
    SLICE_X56Y49         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.894    storage_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.026    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14  mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14  mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16  VexRiscv/dataCache_1/way_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y16  VexRiscv/dataCache_1/way_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y7   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y7   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6   VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y10  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y10  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y18  storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y18  storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y18  storage_13_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y18  storage_13_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y18  storage_13_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y18  storage_13_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y18  storage_13_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y18  storage_13_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y18  storage_13_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y18  storage_13_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y20  storage_13_reg_0_1_24_29/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y20  storage_13_reg_0_1_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y20  storage_13_reg_0_1_24_29/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y20  storage_13_reg_0_1_24_29/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y20  storage_13_reg_0_1_24_29/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y20  storage_13_reg_0_1_24_29/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y20  storage_13_reg_0_1_24_29/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y20  storage_13_reg_0_1_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y46  storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y46  storage_1_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.640ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y50         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y50         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    soc_netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.592     3.865    clk200_clk
    SLICE_X64Y50         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.865    
                         clock uncertainty           -0.125     3.741    
    SLICE_X64Y50         FDPE (Setup_fdpe_C_D)       -0.035     3.706    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.706    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.640    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.469ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X39Y44         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.565     2.565    eth_rx_clk
    SLICE_X39Y44         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.565    
                         clock uncertainty           -0.025     2.540    
    SLICE_X39Y44         FDPE (Setup_fdpe_C_D)       -0.005     2.535    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.535    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.469    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.439ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.565ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X38Y44         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     2.565    eth_tx_clk
    SLICE_X38Y44         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.565    
                         clock uncertainty           -0.025     2.540    
    SLICE_X38Y44         FDPE (Setup_fdpe_C_D)       -0.035     2.505    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.505    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.439    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.360ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.360ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.590ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X64Y58         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4172, routed)        0.590     2.590    sys_clk
    SLICE_X64Y58         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.590    
                         clock uncertainty           -0.129     2.460    
    SLICE_X64Y58         FDPE (Setup_fdpe_C_D)       -0.035     2.425    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.425    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.360    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal              |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                 |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+
clk100     | cpu_reset        | FDPE           | -        |    -0.212 (r) | FAST    |     2.660 (r) | SLOW    | soc_netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | soc_netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | soc_netsoc_pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     3.019 (r) | SLOW    |    -0.694 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     3.833 (r) | SLOW    |    -1.131 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     3.276 (r) | SLOW    |    -0.806 (r) | FAST    |                       |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     3.245 (r) | SLOW    |    -0.746 (r) | FAST    |                       |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     5.296 (r) | SLOW    |    -1.154 (r) | FAST    |                       |
sys_clk    | cpu_reset        | FDPE           | -        |     2.343 (r) | SLOW    |    -0.238 (r) | FAST    |                       |
sys_clk    | eth_mdio         | FDRE           | -        |     2.230 (r) | SLOW    |    -0.261 (r) | FAST    |                       |
sys_clk    | serial_rx        | FDRE           | -        |     4.393 (r) | SLOW    |    -1.257 (r) | FAST    |                       |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.712 (r) | SLOW    |    -0.255 (r) | FAST    |                       |
sys_clk    | user_btn0        | FDRE           | -        |     7.220 (r) | SLOW    |    -1.929 (r) | FAST    |                       |
sys_clk    | user_btn1        | FDSE           | -        |     6.472 (r) | SLOW    |    -1.906 (r) | FAST    |                       |
sys_clk    | user_btn2        | FDRE           | -        |     5.719 (r) | SLOW    |    -1.551 (r) | FAST    |                       |
sys_clk    | user_btn3        | FDRE           | -        |     6.253 (r) | SLOW    |    -1.666 (r) | FAST    |                       |
sys_clk    | user_sw0         | FDRE           | -        |     5.162 (r) | SLOW    |    -1.526 (r) | FAST    |                       |
sys_clk    | user_sw1         | FDRE           | -        |     5.149 (r) | SLOW    |    -1.496 (r) | FAST    |                       |
sys_clk    | user_sw2         | FDRE           | -        |     4.462 (r) | SLOW    |    -1.246 (r) | FAST    |                       |
sys_clk    | user_sw3         | FDRE           | -        |     4.998 (r) | SLOW    |    -1.434 (r) | FAST    |                       |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-----------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                 |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                    |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | soc_netsoc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | soc_netsoc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | soc_netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | soc_netsoc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |     10.086 (r) | SLOW    |      3.561 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      9.756 (r) | SLOW    |      3.425 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      9.901 (r) | SLOW    |      3.474 (r) | FAST    |                          |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.601 (r) | SLOW    |      3.367 (r) | FAST    |                          |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      9.002 (r) | SLOW    |      3.001 (r) | FAST    |                          |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.454 (r) | SLOW    |      1.518 (r) | FAST    |                          |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.919 (r) | SLOW    |      1.737 (r) | FAST    |                          |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      6.911 (r) | SLOW    |      1.729 (r) | FAST    |                          |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.468 (r) | SLOW    |      1.513 (r) | FAST    |                          |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.606 (r) | SLOW    |      1.590 (r) | FAST    |                          |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.061 (r) | SLOW    |      1.811 (r) | FAST    |                          |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.304 (r) | SLOW    |      1.456 (r) | FAST    |                          |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.285 (r) | SLOW    |      1.436 (r) | FAST    |                          |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      7.394 (r) | SLOW    |      1.965 (r) | FAST    |                          |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.698 (r) | SLOW    |      2.060 (r) | FAST    |                          |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      7.059 (r) | SLOW    |      1.828 (r) | FAST    |                          |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      7.534 (r) | SLOW    |      2.015 (r) | FAST    |                          |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.759 (r) | SLOW    |      1.681 (r) | FAST    |                          |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      7.534 (r) | SLOW    |      1.997 (r) | FAST    |                          |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.919 (r) | SLOW    |      1.772 (r) | FAST    |                          |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      7.558 (r) | SLOW    |      1.997 (r) | FAST    |                          |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      6.768 (r) | SLOW    |      1.652 (r) | FAST    |                          |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      7.082 (r) | SLOW    |      1.787 (r) | FAST    |                          |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      6.769 (r) | SLOW    |      1.659 (r) | FAST    |                          |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      7.083 (r) | SLOW    |      1.783 (r) | FAST    |                          |
sys_clk    | eth_mdc          | FDRE           | -     |      9.658 (r) | SLOW    |      3.200 (r) | FAST    |                          |
sys_clk    | eth_mdio         | FDSE           | -     |      9.762 (r) | SLOW    |      3.105 (r) | FAST    |                          |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.637 (r) | SLOW    |      3.027 (r) | FAST    |                          |
sys_clk    | serial_tx        | FDSE           | -     |     11.048 (r) | SLOW    |      3.862 (r) | FAST    |                          |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.991 (r) | SLOW    |      3.242 (r) | FAST    |                          |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |      9.470 (r) | SLOW    |      2.954 (r) | FAST    |                          |
sys_clk    | user_led0        | FDRE           | -     |      8.147 (r) | SLOW    |      2.508 (r) | FAST    |                          |
sys_clk    | user_led1        | FDRE           | -     |      8.143 (r) | SLOW    |      2.491 (r) | FAST    |                          |
sys_clk    | user_led2        | FDRE           | -     |     10.033 (r) | SLOW    |      3.472 (r) | FAST    |                          |
sys_clk    | user_led3        | FDRE           | -     |     10.084 (r) | SLOW    |      3.501 (r) | FAST    |                          |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+--------------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.561 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         9.834 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.681 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         9.211 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.683 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.940 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.433 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.905 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 3.139 ns
Ideal Clock Offset to Actual Clock: -2.264 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   3.019 (r) | SLOW    |  -0.694 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   3.833 (r) | SLOW    |  -1.131 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   3.276 (r) | SLOW    |  -0.806 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   3.245 (r) | SLOW    |  -0.746 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.833 (r) | SLOW    |  -0.694 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.413 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.454 (r) | SLOW    |   1.518 (r) | FAST    |    0.169 |
ddram_dq[1]        |   6.919 (r) | SLOW    |   1.737 (r) | FAST    |    0.634 |
ddram_dq[2]        |   6.911 (r) | SLOW    |   1.729 (r) | FAST    |    0.626 |
ddram_dq[3]        |   6.468 (r) | SLOW    |   1.513 (r) | FAST    |    0.183 |
ddram_dq[4]        |   6.606 (r) | SLOW    |   1.590 (r) | FAST    |    0.322 |
ddram_dq[5]        |   7.061 (r) | SLOW    |   1.811 (r) | FAST    |    0.776 |
ddram_dq[6]        |   6.304 (r) | SLOW    |   1.456 (r) | FAST    |    0.020 |
ddram_dq[7]        |   6.285 (r) | SLOW    |   1.436 (r) | FAST    |    0.000 |
ddram_dq[8]        |   7.394 (r) | SLOW    |   1.965 (r) | FAST    |    1.109 |
ddram_dq[9]        |   7.698 (r) | SLOW    |   2.060 (r) | FAST    |    1.413 |
ddram_dq[10]       |   7.059 (r) | SLOW    |   1.828 (r) | FAST    |    0.774 |
ddram_dq[11]       |   7.534 (r) | SLOW    |   2.015 (r) | FAST    |    1.249 |
ddram_dq[12]       |   6.759 (r) | SLOW    |   1.681 (r) | FAST    |    0.474 |
ddram_dq[13]       |   7.534 (r) | SLOW    |   1.997 (r) | FAST    |    1.249 |
ddram_dq[14]       |   6.919 (r) | SLOW    |   1.772 (r) | FAST    |    0.634 |
ddram_dq[15]       |   7.558 (r) | SLOW    |   1.997 (r) | FAST    |    1.273 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.698 (r) | SLOW    |   1.436 (r) | FAST    |    1.413 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.315 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.768 (r) | SLOW    |   1.652 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.082 (r) | SLOW    |   1.787 (r) | FAST    |    0.314 |
ddram_dqs_p[0]     |   6.769 (r) | SLOW    |   1.659 (r) | FAST    |    0.007 |
ddram_dqs_p[1]     |   7.083 (r) | SLOW    |   1.783 (r) | FAST    |    0.315 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.083 (r) | SLOW    |   1.652 (r) | FAST    |    0.315 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.485 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   10.086 (r) | SLOW    |   3.561 (r) | FAST    |    0.485 |
eth_tx_data[1]     |    9.756 (r) | SLOW    |   3.425 (r) | FAST    |    0.155 |
eth_tx_data[2]     |    9.901 (r) | SLOW    |   3.474 (r) | FAST    |    0.300 |
eth_tx_data[3]     |    9.601 (r) | SLOW    |   3.367 (r) | FAST    |    0.000 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.086 (r) | SLOW    |   3.367 (r) | FAST    |    0.485 |
-------------------+--------------+---------+-------------+---------+----------+




