# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do tb_run.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is pasir@MAVISHAN.
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:36:55 on Dec 10,2025
# vlog -reportprogress 300 ../rtl/mux2.v 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 14:36:56 on Dec 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:36:56 on Dec 10,2025
# vlog -reportprogress 300 ../rtl/mux3.v 
# -- Compiling module mux3
# 
# Top level modules:
# 	mux3
# End time: 14:36:56 on Dec 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:36:56 on Dec 10,2025
# vlog -reportprogress 300 ../rtl/slave_memory.v 
# -- Compiling module slave_memory
# 
# Top level modules:
# 	slave_memory
# End time: 14:36:56 on Dec 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:36:56 on Dec 10,2025
# vlog -reportprogress 300 ../rtl/arbiter.v 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 14:36:56 on Dec 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:36:56 on Dec 10,2025
# vlog -reportprogress 300 ../rtl/addr_dec.v 
# -- Compiling module addr_dec
# 
# Top level modules:
# 	addr_dec
# End time: 14:36:56 on Dec 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:36:56 on Dec 10,2025
# vlog -reportprogress 300 ../rtl/serial_bus.v 
# -- Compiling module serial_bus
# 
# Top level modules:
# 	serial_bus
# End time: 14:36:56 on Dec 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:36:56 on Dec 10,2025
# vlog -reportprogress 300 ../rtl/slave_interface.v 
# -- Compiling module slave_interface
# 
# Top level modules:
# 	slave_interface
# End time: 14:36:56 on Dec 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:36:56 on Dec 10,2025
# vlog -reportprogress 300 ../rtl/slave.v 
# -- Compiling module slave
# 
# Top level modules:
# 	slave
# End time: 14:36:56 on Dec 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:36:56 on Dec 10,2025
# vlog -reportprogress 300 ../rtl/master_interface.v 
# -- Compiling module master_interface
# 
# Top level modules:
# 	master_interface
# End time: 14:36:56 on Dec 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:36:56 on Dec 10,2025
# vlog -reportprogress 300 ../rtl/serial_bus.v 
# -- Compiling module serial_bus
# 
# Top level modules:
# 	serial_bus
# End time: 14:36:57 on Dec 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:36:57 on Dec 10,2025
# vlog -reportprogress 300 ../rtl/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 14:36:57 on Dec 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 14:36:57 on Dec 10,2025
# vlog -reportprogress 300 tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 14:36:57 on Dec 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc=npr"" tb -wlf core_sim.wlf 
# Start time: 14:36:57 on Dec 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: ../rtl/top.v(91): (vopt-2685) [TFMPC] - Too few port connections for 'master1_inst'.  Expected 20, found 19.
# ** Warning: ../rtl/top.v(91): (vopt-2718) [TFMPC] - Missing connection for port 'test_l'.
# ** Warning: ../rtl/top.v(121): (vopt-2685) [TFMPC] - Too few port connections for 'master2_inst'.  Expected 20, found 19.
# ** Warning: ../rtl/top.v(121): (vopt-2718) [TFMPC] - Missing connection for port 'test_l'.
# ** Warning: ../rtl/top.v(152): (vopt-2685) [TFMPC] - Too few port connections for 'slave1'.  Expected 11, found 10.
# ** Warning: ../rtl/top.v(152): (vopt-2718) [TFMPC] - Missing connection for port 'debug_led_out'.
# ** Warning: ../rtl/top.v(172): (vopt-2685) [TFMPC] - Too few port connections for 'slave2'.  Expected 11, found 10.
# ** Warning: ../rtl/top.v(172): (vopt-2718) [TFMPC] - Missing connection for port 'debug_led_out'.
# ** Warning: ../rtl/top.v(193): (vopt-2685) [TFMPC] - Too few port connections for 'slave3'.  Expected 11, found 10.
# ** Warning: ../rtl/top.v(193): (vopt-2718) [TFMPC] - Missing connection for port 'debug_led_out'.
# ** Warning: ../rtl/top.v(215): (vopt-2685) [TFMPC] - Too few port connections for 'bus_inst'.  Expected 42, found 41.
# ** Warning: ../rtl/top.v(215): (vopt-2718) [TFMPC] - Missing connection for port 'bus_led'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=13.
# Loading work.tb(fast)
# Loading work.top(fast)
# Loading work.master_interface(fast)
# Loading work.slave(fast)
# Loading work.slave_interface(fast)
# Loading work.slave_memory(fast)
# Loading work.slave(fast__1)
# Loading work.slave_interface(fast__1)
# Loading work.serial_bus(fast)
# Loading work.arbiter(fast)
# Loading work.addr_dec(fast)
# Loading work.mux2(fast)
# Loading work.mux2(fast__1)
# Loading work.mux3(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: core_sim.wlf
#           File in use by: pasir  Hostname: MAVISHAN  ProcessID: 4836
#           Attempting to use alternate WLF file "./wlftkt3s85".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: core_sim.wlf
#           Using alternate file: ./wlftkt3s85
# Causality operation skipped due to absence of debug database file
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
run
run
run
run
run
run
run
run
run
run
run
run
run
# ** Note: $stop    : tb.v(84)
#    Time: 2935 ns  Iteration: 0  Instance: /tb
# Break at tb.v line 84
# End time: 16:15:28 on Dec 10,2025, Elapsed time: 1:38:31
# Errors: 0, Warnings: 15
