{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 25 13:54:55 2015 " "Info: Processing started: Wed Mar 25 13:54:55 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_ov7670_vga -c sdram_ov7670_vga " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_ov7670_vga -c sdram_ov7670_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Info: Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 0 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ov7670_vga " "Info: Found entity 1: sdram_ov7670_vga" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/system_ctrl.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/system_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_ctrl " "Info: Found entity 1: system_ctrl" {  } { { "../src/system_ctrl.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/system_ctrl.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 system_delay " "Info: Found entity 2: system_delay" {  } { { "../src/system_ctrl.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/system_ctrl.v" 98 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/key_down_scan.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/key_down_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_down_scan " "Info: Found entity 1: key_down_scan" {  } { { "../src/key_down_scan.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/key_down_scan.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/alpha_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/alpha_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alpha_control " "Info: Found entity 1: alpha_control" {  } { { "../src/alpha_control.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/alpha_control.v" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/seg7_lut.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seg7_lut " "Info: Found entity 1: Seg7_lut" {  } { { "../src/seg7_lut.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/seg7_lut.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_vga_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_vga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_vga_top " "Info: Found entity 1: sdram_vga_top" {  } { { "../src/sdram_vga_ip/sdram_vga_top.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_vga_top.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_ctrl " "Info: Found entity 1: dcfifo_ctrl" {  } { { "../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/rdfifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Info: Found entity 1: rdfifo" {  } { { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/rdfifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdbank_switch " "Info: Found entity 1: sdbank_switch" {  } { { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_2fifo_top " "Info: Found entity 1: sdram_2fifo_top" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_cmd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Info: Found entity 1: sdram_cmd" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_cmd.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_cmd.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Info: Found entity 1: sdram_ctrl" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_para.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_para.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Info: Found entity 1: sdram_top" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_top.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_top.v" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_wr_data.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_wr_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_wr_data " "Info: Found entity 1: sdram_wr_data" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_wr_data.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_wr_data.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/wrfifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Info: Found entity 1: wrfifo" {  } { { "../src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/wrfifo.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/core/vip_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/core/vip_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 vip_rom " "Info: Found entity 1: vip_rom" {  } { { "../core/vip_rom.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/core/vip_rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/core/osd_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/core/osd_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 osd_rom " "Info: Found entity 1: osd_rom" {  } { { "../core/osd_rom.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/core/osd_rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Info: Found entity 1: lcd_display" {  } { { "../src/sdram_vga_ip/lcd_ip/lcd_display.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_display.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_driver.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Info: Found entity 1: lcd_driver" {  } { { "../src/sdram_vga_ip/lcd_ip/lcd_driver.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_driver.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_para.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_para.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_top " "Info: Found entity 1: lcd_top" {  } { { "../src/sdram_vga_ip/lcd_ip/lcd_top.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_top.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/cmos_capture.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/cmos_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_Capture " "Info: Found entity 1: CMOS_Capture" {  } { { "../src/cmos_i2c_ov7670/CMOS_Capture.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/CMOS_Capture.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/i2c_av_config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Info: Found entity 1: I2C_AV_Config" {  } { { "../src/cmos_i2c_ov7670/I2C_AV_Config.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/I2C_AV_Config.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/i2c_controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info: Found entity 1: I2C_Controller" {  } { { "../src/cmos_i2c_ov7670/I2C_Controller.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/I2C_Controller.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/i2c_ov7670_rgb565_config.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/i2c_ov7670_rgb565_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_OV7670_RGB565_Config " "Info: Found entity 1: I2C_OV7670_RGB565_Config" {  } { { "../src/cmos_i2c_ov7670/I2C_OV7670_RGB565_Config.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/I2C_OV7670_RGB565_Config.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ROYAL ../src/sdram_vga_ip/lcd_ip/lcd_display.v 38 data_generate.v(40) " "Warning (10274): Verilog HDL macro warning at data_generate.v(40): overriding existing definition for macro \"ROYAL\", which was defined in \"../src/sdram_vga_ip/lcd_ip/lcd_display.v\", line 38" {  } { { "../src/data_generate.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/data_generate.v" 40 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/data_generate.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /project/ax301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/data_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_generate " "Info: Found entity 1: data_generate" {  } { { "../src/data_generate.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/data_generate.v" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/cmos_i2c_ip/CMOS_Capture.v " "Warning: Can't analyze file -- file ../src/cmos_i2c_ip/CMOS_Capture.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/cmos_i2c_ip/I2C_AV_Config.v " "Warning: Can't analyze file -- file ../src/cmos_i2c_ip/I2C_AV_Config.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/cmos_i2c_ip/I2C_Controller.v " "Warning: Can't analyze file -- file ../src/cmos_i2c_ip/I2C_Controller.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/cmos_i2c_ip/I2C_OV7670_Config.v " "Warning: Can't analyze file -- file ../src/cmos_i2c_ip/I2C_OV7670_Config.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/dcfifo_ctrl.v " "Warning: Can't analyze file -- file ../src/sdram_ip/dcfifo_ctrl.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/rdfifo.v " "Warning: Can't analyze file -- file ../src/sdram_ip/rdfifo.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_2fifo_top.v " "Warning: Can't analyze file -- file ../src/sdram_ip/sdram_2fifo_top.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_cmd.v " "Warning: Can't analyze file -- file ../src/sdram_ip/sdram_cmd.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_ctrl.v " "Warning: Can't analyze file -- file ../src/sdram_ip/sdram_ctrl.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_para.v " "Warning: Can't analyze file -- file ../src/sdram_ip/sdram_para.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_top.v " "Warning: Can't analyze file -- file ../src/sdram_ip/sdram_top.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdram_wr_data.v " "Warning: Can't analyze file -- file ../src/sdram_ip/sdram_wr_data.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/wrfifo.v " "Warning: Can't analyze file -- file ../src/sdram_ip/wrfifo.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/sdram_ip/sdbank_switch.v " "Warning: Can't analyze file -- file ../src/sdram_ip/sdbank_switch.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/lcd_ip/lcd_driver.v " "Warning: Can't analyze file -- file ../src/lcd_ip/lcd_driver.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/lcd_ip/lcd_para.v " "Warning: Can't analyze file -- file ../src/lcd_ip/lcd_para.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/lcd_ip/lcd_top.v " "Warning: Can't analyze file -- file ../src/lcd_ip/lcd_top.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n sdram_ov7670_vga.v(53) " "Warning (10236): Verilog HDL Implicit Net warning at sdram_ov7670_vga.v(53): created implicit net for \"rst_n\"" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_data sdram_ov7670_vga.v(92) " "Warning (10236): Verilog HDL Implicit Net warning at sdram_ov7670_vga.v(92): created implicit net for \"led_data\"" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdram_ov7670_vga " "Info: Elaborating entity \"sdram_ov7670_vga\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led_data sdram_ov7670_vga.v(92) " "Warning (10036): Verilog HDL or VHDL warning at sdram_ov7670_vga.v(92): object \"led_data\" assigned a value but never read" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 sdram_ov7670_vga.v(92) " "Warning (10230): Verilog HDL assignment warning at sdram_ov7670_vga.v(92): truncated value with size 8 to match size of target (1)" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED sdram_ov7670_vga.v(52) " "Warning (10034): Output port \"LED\" at sdram_ov7670_vga.v(52) has no driver" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_ctrl system_ctrl:u_system_ctrl " "Info: Elaborating entity \"system_ctrl\" for hierarchy \"system_ctrl:u_system_ctrl\"" {  } { { "../src/sdram_ov7670_vga.v" "u_system_ctrl" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_delay system_ctrl:u_system_ctrl\|system_delay:u_system_delay " "Info: Elaborating entity \"system_delay\" for hierarchy \"system_ctrl:u_system_ctrl\|system_delay:u_system_delay\"" {  } { { "../src/system_ctrl.v" "u_system_delay" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/system_ctrl.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sdram_pll.v 1 1 " "Warning: Using design file sdram_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Info: Found entity 1: sdram_pll" {  } { { "sdram_pll.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/sdram_pll.v" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll " "Info: Elaborating entity \"sdram_pll\" for hierarchy \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\"" {  } { { "../src/system_ctrl.v" "u_sdram_pll" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/system_ctrl.v" 69 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\"" {  } { { "sdram_pll.v" "altpll_component" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/sdram_pll.v" 116 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\"" {  } { { "sdram_pll.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/sdram_pll.v" 116 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component " "Info: Instantiated megafunction \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Info: Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 13 " "Info: Parameter \"clk0_multiply_by\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Info: Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info: Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Info: Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Info: Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Info: Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Info: Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Info: Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_pll " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_pll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Info: Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Info: Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sdram_pll.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/sdram_pll.v" 116 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_pll_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_altpll " "Info: Found entity 1: sdram_pll_altpll" {  } { { "db/sdram_pll_altpll.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/sdram_pll_altpll.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll_altpll system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated " "Info: Elaborating entity \"sdram_pll_altpll\" for hierarchy \"system_ctrl:u_system_ctrl\|sdram_pll:u_sdram_pll\|altpll:altpll_component\|sdram_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config I2C_AV_Config:u_I2C_AV_Config " "Info: Elaborating entity \"I2C_AV_Config\" for hierarchy \"I2C_AV_Config:u_I2C_AV_Config\"" {  } { { "../src/sdram_ov7670_vga.v" "u_I2C_AV_Config" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_OV7670_RGB565_Config I2C_AV_Config:u_I2C_AV_Config\|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config " "Info: Elaborating entity \"I2C_OV7670_RGB565_Config\" for hierarchy \"I2C_AV_Config:u_I2C_AV_Config\|I2C_OV7670_RGB565_Config:u_I2C_OV7670_RGB565_Config\"" {  } { { "../src/cmos_i2c_ov7670/I2C_AV_Config.v" "u_I2C_OV7670_RGB565_Config" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/I2C_AV_Config.v" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_AV_Config:u_I2C_AV_Config\|I2C_Controller:u_I2C_Controller " "Info: Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_AV_Config:u_I2C_AV_Config\|I2C_Controller:u_I2C_Controller\"" {  } { { "../src/cmos_i2c_ov7670/I2C_AV_Config.v" "u_I2C_Controller" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/I2C_AV_Config.v" 172 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMOS_Capture CMOS_Capture:u_CMOS_Capture " "Info: Elaborating entity \"CMOS_Capture\" for hierarchy \"CMOS_Capture:u_CMOS_Capture\"" {  } { { "../src/sdram_ov7670_vga.v" "u_CMOS_Capture" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 125 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_vga_top sdram_vga_top:u_sdram_vga_top " "Info: Elaborating entity \"sdram_vga_top\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\"" {  } { { "../src/sdram_ov7670_vga.v" "u_sdram_vga_top" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 184 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_2fifo_top sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top " "Info: Elaborating entity \"sdram_2fifo_top\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\"" {  } { { "../src/sdram_vga_ip/sdram_vga_top.v" "u_sdram_2fifo_top" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_vga_top.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop " "Info: Elaborating entity \"sdram_top\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\"" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "u_sdramtop" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001 " "Info: Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\"" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_top.v" "module_001" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_top.v" 92 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sdram_ctrl.v(240) " "Info (10264): Verilog HDL Case Statement information at sdram_ctrl.v(240): all case item expressions in this case statement are onehot" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_ctrl.v" 240 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_cmd:module_002 " "Info: Elaborating entity \"sdram_cmd\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_cmd:module_002\"" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_top.v" "module_002" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_top.v" 112 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_wr_data sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_wr_data:module_003 " "Info: Elaborating entity \"sdram_wr_data\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_wr_data:module_003\"" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_top.v" "module_003" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_top.v" 123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_ctrl sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl " "Info: Elaborating entity \"dcfifo_ctrl\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\"" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" "u_dcfifo_ctrl" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_2fifo_top.v" 156 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo " "Info: Elaborating entity \"wrfifo\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\"" {  } { { "../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "u_wrfifo" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 243 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../src/sdram_vga_ip/sdram_ip/wrfifo.v" "dcfifo_component" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/wrfifo.v" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "../src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/wrfifo.v" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Info: Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Info: Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Info: Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Info: Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/sdram_vga_ip/sdram_ip/wrfifo.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/wrfifo.v" 87 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Warning: Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/dcfifo_4en1.tdf" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_4en1.tdf" 191 2 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_4en1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_4en1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_4en1 " "Info: Found entity 1: dcfifo_4en1" {  } { { "db/dcfifo_4en1.tdf" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_4en1.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_4en1 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated " "Info: Elaborating entity \"dcfifo_4en1\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Info: Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/a_gray2bin_6ib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Info: Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_4en1.tdf" "rdptr_g_gray2bin" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_4en1.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Info: Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/a_graycounter_577.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_graycounter_577:rdptr_g1p " "Info: Elaborating entity \"a_graycounter_577\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_4en1.tdf" "rdptr_g1p" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_4en1.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Info: Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/a_graycounter_1lc.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Info: Elaborating entity \"a_graycounter_1lc\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_4en1.tdf" "wrptr_g1p" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_4en1.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mf51.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mf51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mf51 " "Info: Found entity 1: altsyncram_mf51" {  } { { "db/altsyncram_mf51.tdf" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/altsyncram_mf51.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mf51 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram " "Info: Elaborating entity \"altsyncram_mf51\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|altsyncram_mf51:fifo_ram\"" {  } { { "db/dcfifo_4en1.tdf" "fifo_ram" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_4en1.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Info: Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|dffpipe_oe9:rs_brp " "Info: Elaborating entity \"dffpipe_oe9\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_4en1.tdf" "rs_brp" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_4en1.tdf" 73 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ud8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ud8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ud8 " "Info: Found entity 1: alt_synch_pipe_ud8" {  } { { "db/alt_synch_pipe_ud8.tdf" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/alt_synch_pipe_ud8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ud8 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_ud8\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\"" {  } { { "db/dcfifo_4en1.tdf" "rs_dgwp" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_4en1.tdf" 75 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Info: Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\|dffpipe_pe9:dffpipe11 " "Info: Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:rs_dgwp\|dffpipe_pe9:dffpipe11\"" {  } { { "db/alt_synch_pipe_ud8.tdf" "dffpipe11" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/alt_synch_pipe_ud8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ud8 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_ud8\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|alt_synch_pipe_ud8:ws_dgrp\"" {  } { { "db/dcfifo_4en1.tdf" "ws_dgrp" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_4en1.tdf" 76 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Info: Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/cmpr_b66.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Info: Elaborating entity \"cmpr_b66\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_4en1.tdf" "rdempty_eq_comp1_lsb" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_4en1.tdf" 80 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Info: Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/mux_j28.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Info: Elaborating entity \"mux_j28\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_4en1.tdf" "rdemp_eq_comp_lsb_mux" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_4en1.tdf" 88 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo " "Info: Elaborating entity \"rdfifo\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\"" {  } { { "../src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" "u_rdfifo" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/dcfifo_ctrl.v" 260 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Info: Elaborating entity \"dcfifo\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "dcfifo_component" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/rdfifo.v" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Info: Elaborated megafunction instantiation \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/rdfifo.v" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Info: Instantiated megafunction \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K " "Info: Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5,RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Info: Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Info: Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Info: Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Info: Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Info: Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Info: Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../src/sdram_vga_ip/sdram_ip/rdfifo.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/rdfifo.v" 87 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nen1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dcfifo_nen1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nen1 " "Info: Found entity 1: dcfifo_nen1" {  } { { "db/dcfifo_nen1.tdf" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_nen1.tdf" 42 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nen1 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated " "Info: Elaborating entity \"dcfifo_nen1\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_d98.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_d98.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_d98 " "Info: Found entity 1: alt_synch_pipe_d98" {  } { { "db/alt_synch_pipe_d98.tdf" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/alt_synch_pipe_d98.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_d98 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_d98:rs_dgwp " "Info: Elaborating entity \"alt_synch_pipe_d98\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_d98:rs_dgwp\"" {  } { { "db/dcfifo_nen1.tdf" "rs_dgwp" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_nen1.tdf" 75 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Info: Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Info: Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_nen1.tdf" "ws_dgrp" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_nen1.tdf" 78 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Info: Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe4 " "Info: Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe4\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe4" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdbank_switch sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch " "Info: Elaborating entity \"sdbank_switch\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\"" {  } { { "../src/sdram_vga_ip/sdram_vga_top.v" "u_sdbank_switch" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_vga_top.v" 123 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_top sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top " "Info: Elaborating entity \"lcd_top\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top\"" {  } { { "../src/sdram_vga_ip/sdram_vga_top.v" "u_lcd_top" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_vga_top.v" 167 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top\|lcd_driver:u_lcd_driver " "Info: Elaborating entity \"lcd_driver\" for hierarchy \"sdram_vga_top:u_sdram_vga_top\|lcd_top:u_lcd_top\|lcd_driver:u_lcd_driver\"" {  } { { "../src/sdram_vga_ip/lcd_ip/lcd_top.v" "u_lcd_driver" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/lcd_ip/lcd_top.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "Info: 1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Info: Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 0 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "" 0 -1}  } {  } 0 0 "1 design partition requires Analysis and Synthesis" 0 0 "" 0 -1}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "Info: No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 0 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Info: Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 0 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../src/sdram_vga_ip/sdram_ip/sdram_cmd.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdram_cmd.v" 71 -1 0 } } { "../src/cmos_i2c_ov7670/I2C_Controller.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/I2C_Controller.v" 38 -1 0 } } { "db/dcfifo_nen1.tdf" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_nen1.tdf" 60 2 0 } } { "db/dcfifo_nen1.tdf" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_nen1.tdf" 64 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/a_graycounter_577.tdf" 32 2 0 } } { "../src/sdram_vga_ip/sdram_ip/sdbank_switch.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_vga_ip/sdram_ip/sdbank_switch.v" 98 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/a_graycounter_1lc.tdf" 32 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/a_graycounter_577.tdf" 45 2 0 } } { "../src/cmos_i2c_ov7670/I2C_Controller.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/I2C_Controller.v" 71 -1 0 } } { "../src/cmos_i2c_ov7670/I2C_Controller.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/I2C_Controller.v" 70 -1 0 } } { "../src/cmos_i2c_ov7670/I2C_Controller.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/I2C_Controller.v" 37 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/a_graycounter_1lc.tdf" 45 2 0 } } { "db/dcfifo_4en1.tdf" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_4en1.tdf" 58 2 0 } } { "db/dcfifo_4en1.tdf" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/dev/db/dcfifo_4en1.tdf" 62 2 0 } } { "../src/cmos_i2c_ov7670/CMOS_Capture.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/cmos_i2c_ov7670/CMOS_Capture.v" 69 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S_DQM\[0\] GND " "Warning (13410): Pin \"S_DQM\[0\]\" is stuck at GND" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "S_DQM\[1\] GND " "Warning (13410): Pin \"S_DQM\[1\]\" is stuck at GND" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "S_A\[12\] GND " "Warning (13410): Pin \"S_A\[12\]\" is stuck at GND" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Warning (13410): Pin \"LED\[0\]\" is stuck at GND" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Warning (13410): Pin \"LED\[1\]\" is stuck at GND" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Warning (13410): Pin \"LED\[2\]\" is stuck at GND" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Warning (13410): Pin \"LED\[3\]\" is stuck at GND" {  } { { "../src/sdram_ov7670_vga.v" "" { Text "E:/Project/AX301/verilog/sdram_ov7670_rgb_vga_640480/sdram_ov7670_rgb_vga_640480/src/sdram_ov7670_vga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 16 " "Info: 16 registers lost all their fanouts during netlist optimizations. The first 16 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe10a\[9\] " "Info: Register \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|dffpipe_oe9:ws_bwp\|dffe10a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|dffpipe_oe9:ws_brp\|dffe10a\[9\] " "Info: Register \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_nen1:auto_generated\|dffpipe_oe9:ws_brp\|dffe10a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe10a\[9\] " "Info: Register \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|dffpipe_oe9:rs_bwp\|dffe10a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|dffpipe_oe9:rs_brp\|dffe10a\[9\] " "Info: Register \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|dcfifo_ctrl:u_dcfifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_4en1:auto_generated\|dffpipe_oe9:rs_brp\|dffe10a\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read~2 " "Info: Register \"sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read~3 " "Info: Register \"sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_read~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write~2 " "Info: Register \"sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write~3 " "Info: Register \"sdram_vga_top:u_sdram_vga_top\|sdbank_switch:u_sdbank_switch\|state_write~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|work_state_r~4 " "Info: Register \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|work_state_r~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|work_state_r~5 " "Info: Register \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|work_state_r~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|work_state_r~6 " "Info: Register \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|work_state_r~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|work_state_r~7 " "Info: Register \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|work_state_r~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|init_state_r~5 " "Info: Register \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|init_state_r~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|init_state_r~6 " "Info: Register \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|init_state_r~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|init_state_r~7 " "Info: Register \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|init_state_r~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|init_state_r~8 " "Info: Register \"sdram_vga_top:u_sdram_vga_top\|sdram_2fifo_top:u_sdram_2fifo_top\|sdram_top:u_sdramtop\|sdram_ctrl:module_001\|init_state_r~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1266 " "Info: Implemented 1266 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Info: Implemented 47 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Info: Implemented 17 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1157 " "Info: Implemented 1157 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Info: Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 25 13:55:07 2015 " "Info: Processing ended: Wed Mar 25 13:55:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
