{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1460512960475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1460512960476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 12 22:02:40 2016 " "Processing started: Tue Apr 12 22:02:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1460512960476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460512960476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CNN -c CNN " "Command: quartus_map --read_settings_files=on --write_settings_files=off CNN -c CNN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460512960476 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1460512960765 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "CNN.qsys " "Elaborating Qsys system entity \"CNN.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460512974351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.12.22:03:00 Progress: Loading Embedded-Systems/CNN.qsys " "2016.04.12.22:03:00 Progress: Loading Embedded-Systems/CNN.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460512980448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.12.22:03:00 Progress: Reading input file " "2016.04.12.22:03:00 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460512980968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.12.22:03:01 Progress: Adding clk_0 \[clock_source 15.1\] " "2016.04.12.22:03:01 Progress: Adding clk_0 \[clock_source 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460512981120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.12.22:03:02 Progress: Parameterizing module clk_0 " "2016.04.12.22:03:02 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460512982430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.12.22:03:02 Progress: Adding mem_if_ddr3_emif_0 \[altera_mem_if_ddr3_emif 15.1\] " "2016.04.12.22:03:02 Progress: Adding mem_if_ddr3_emif_0 \[altera_mem_if_ddr3_emif 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460512982435 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.12.22:03:03 Progress: Parameterizing module mem_if_ddr3_emif_0 " "2016.04.12.22:03:03 Progress: Parameterizing module mem_if_ddr3_emif_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460512983501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.12.22:03:03 Progress: Building connections " "2016.04.12.22:03:03 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460512983530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.12.22:03:03 Progress: Parameterizing connections " "2016.04.12.22:03:03 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460512983560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.12.22:03:03 Progress: Validating " "2016.04.12.22:03:03 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460512983561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.12.22:03:10 Progress: Done reading input file " "2016.04.12.22:03:10 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460512990752 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "CNN.mem_if_ddr3_emif_0: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors " "CNN.mem_if_ddr3_emif_0: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460512992851 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "CNN.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported " "CNN.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460512992851 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "CNN.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.status must be exported, or connected to a matching conduit. " "CNN.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.status must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460512992852 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "CNN.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.pll_sharing must be exported, or connected to a matching conduit. " "CNN.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.pll_sharing must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460512992853 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "CNN.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.avl_0 must be connected to an Avalon-MM master " "CNN.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.avl_0 must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460512992853 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "CNN.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.global_reset must be connected to a reset source " "CNN.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.global_reset must be connected to a reset source" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460512992854 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "CNN.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.soft_reset must be connected to a reset source " "CNN.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.soft_reset must be connected to a reset source" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460512992854 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "CNN.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.mp_cmd_reset_n_0 must be connected to a reset source " "CNN.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.mp_cmd_reset_n_0 must be connected to a reset source" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460512992855 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "CNN.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.mp_rfifo_reset_n_0 must be connected to a reset source " "CNN.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.mp_rfifo_reset_n_0 must be connected to a reset source" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460512992855 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "CNN.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.mp_wfifo_reset_n_0 must be connected to a reset source " "CNN.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.mp_wfifo_reset_n_0 must be connected to a reset source" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460512992855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CNN: Generating CNN \"CNN\" for QUARTUS_SYNTH " "CNN: Generating CNN \"CNN\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460512994244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_ddr3_emif_0: \"CNN\" instantiated altera_mem_if_ddr3_emif \"mem_if_ddr3_emif_0\" " "Mem_if_ddr3_emif_0: \"CNN\" instantiated altera_mem_if_ddr3_emif \"mem_if_ddr3_emif_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513000302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_pll \"pll0\" " "Pll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_pll \"pll0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513000662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Generating clock pair generator " "P0: Generating clock pair generator" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513000663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Generating CNN_mem_if_ddr3_emif_0_p0_altdqdqs " "P0: Generating CNN_mem_if_ddr3_emif_0_p0_altdqdqs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513001981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513022592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: ***************************** " "P0: *****************************" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513022592 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513022593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Remember to run the CNN_mem_if_ddr3_emif_0_p0_pin_assignments.tcl " "P0: Remember to run the CNN_mem_if_ddr3_emif_0_p0_pin_assignments.tcl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513022593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: script after running Synthesis and before Fitting. " "P0: script after running Synthesis and before Fitting." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513022594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513022595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: ***************************** " "P0: *****************************" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513022595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513022595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\" " "P0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513022597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0: Generating Qsys sequencer system " "S0: Generating Qsys sequencer system" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513038509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0: QSYS sequencer system generated successfully " "S0: QSYS sequencer system generated successfully" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513067466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_qseq \"s0\" " "S0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_qseq \"s0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513077432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dmaster: \"mem_if_ddr3_emif_0\" instantiated altera_jtag_avalon_master \"dmaster\" " "Dmaster: \"mem_if_ddr3_emif_0\" instantiated altera_jtag_avalon_master \"dmaster\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513077601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "C0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_hard_memory_controller \"c0\" " "C0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_hard_memory_controller \"c0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513077605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Oct0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_oct \"oct0\" " "Oct0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_oct \"oct0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513077608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_dll \"dll0\" " "Dll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_dll \"dll0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513077610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"mem_if_ddr3_emif_0\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"mem_if_ddr3_emif_0\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513077738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"dmaster\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"dmaster\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513077742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"dmaster\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"dmaster\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513077749 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"dmaster\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"dmaster\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513077753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"dmaster\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"dmaster\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513077754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"dmaster\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"dmaster\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513077754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"dmaster\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"dmaster\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513077755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"dmaster\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"dmaster\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513077760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"dmaster\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"dmaster\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513077763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"dmaster\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"dmaster\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513077765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dmaster_master_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"dmaster_master_translator\" " "Dmaster_master_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"dmaster_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513077766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0_seq_debug_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"s0_seq_debug_translator\" " "S0_seq_debug_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"s0_seq_debug_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513077768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CNN: Done \"CNN\" with 21 modules, 102 files " "CNN: Done \"CNN\" with 21 modules, 102 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513077768 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "CNN.qsys " "Finished elaborating Qsys system entity \"CNN.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460513079473 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "temp.qsys " "Elaborating Qsys system entity \"temp.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460513079480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.12.22:04:45 Progress: Loading Embedded-Systems/temp.qsys " "2016.04.12.22:04:45 Progress: Loading Embedded-Systems/temp.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513085820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.12.22:04:46 Progress: Reading input file " "2016.04.12.22:04:46 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513086329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.12.22:04:46 Progress: Adding clk_0 \[clock_source 15.1\] " "2016.04.12.22:04:46 Progress: Adding clk_0 \[clock_source 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513086474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.12.22:04:47 Progress: Parameterizing module clk_0 " "2016.04.12.22:04:47 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513087872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.12.22:04:47 Progress: Adding mem_if_ddr3_emif_0 \[altera_mem_if_ddr3_emif 15.1\] " "2016.04.12.22:04:47 Progress: Adding mem_if_ddr3_emif_0 \[altera_mem_if_ddr3_emif 15.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513087875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.12.22:04:49 Progress: Parameterizing module mem_if_ddr3_emif_0 " "2016.04.12.22:04:49 Progress: Parameterizing module mem_if_ddr3_emif_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513089133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.12.22:04:49 Progress: Building connections " "2016.04.12.22:04:49 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513089163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.12.22:04:49 Progress: Parameterizing connections " "2016.04.12.22:04:49 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513089201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.12.22:04:49 Progress: Validating " "2016.04.12.22:04:49 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513089202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.04.12.22:04:54 Progress: Done reading input file " "2016.04.12.22:04:54 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513094689 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Temp.mem_if_ddr3_emif_0: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors " "Temp.mem_if_ddr3_emif_0: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513096663 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Temp.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported " "Temp.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513096664 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Temp.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.status must be exported, or connected to a matching conduit. " "Temp.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.status must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513096664 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Temp.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.pll_sharing must be exported, or connected to a matching conduit. " "Temp.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.pll_sharing must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513096665 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Temp.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.avl must be connected to an Avalon-MM master " "Temp.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.avl must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513096665 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Temp.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.global_reset must be connected to a reset source " "Temp.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.global_reset must be connected to a reset source" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513096665 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Temp.mem_if_ddr3_emif_0.afi_reset: Reset loop between mem_if_ddr3_emif_0.afi_reset and mem_if_ddr3_emif_0.soft_reset " "Temp.mem_if_ddr3_emif_0.afi_reset: Reset loop between mem_if_ddr3_emif_0.afi_reset and mem_if_ddr3_emif_0.soft_reset" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513096666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Temp: Generating temp \"temp\" for QUARTUS_SYNTH " "Temp: Generating temp \"temp\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513098102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mem_if_ddr3_emif_0: \"temp\" instantiated altera_mem_if_ddr3_emif \"mem_if_ddr3_emif_0\" " "Mem_if_ddr3_emif_0: \"temp\" instantiated altera_mem_if_ddr3_emif \"mem_if_ddr3_emif_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513102193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"temp\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"temp\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513102213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_pll \"pll0\" " "Pll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_pll \"pll0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513102673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Generating clock pair generator " "P0: Generating clock pair generator" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513102675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Generating temp_mem_if_ddr3_emif_0_p0_altdqdqs " "P0: Generating temp_mem_if_ddr3_emif_0_p0_altdqdqs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513105183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513115803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: ***************************** " "P0: *****************************" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513115803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513115804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Remember to run the temp_mem_if_ddr3_emif_0_p0_pin_assignments.tcl " "P0: Remember to run the temp_mem_if_ddr3_emif_0_p0_pin_assignments.tcl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513115804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: script after running Synthesis and before Fitting. " "P0: script after running Synthesis and before Fitting." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513115805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513115805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: ***************************** " "P0: *****************************" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513115806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0:  " "P0: " {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513115806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_phy_core \"p0\" " "P0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_phy_core \"p0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513115808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "M0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_afi_mux \"m0\" " "M0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_afi_mux \"m0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513115812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0: Generating Qsys sequencer system " "S0: Generating Qsys sequencer system" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513125610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0: QSYS sequencer system generated successfully " "S0: QSYS sequencer system generated successfully" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513143606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "S0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_qseq \"s0\" " "S0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_ddr3_qseq \"s0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513153463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "C0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_nextgen_ddr3_controller \"c0\" " "C0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_nextgen_ddr3_controller \"c0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513153645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Oct0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_oct \"oct0\" " "Oct0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_oct \"oct0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513153647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_dll \"dll0\" " "Dll0: \"mem_if_ddr3_emif_0\" instantiated altera_mem_if_dll \"dll0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513153649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ng0: \"c0\" instantiated altera_mem_if_nextgen_ddr3_controller_core \"ng0\" " "Ng0: \"c0\" instantiated altera_mem_if_nextgen_ddr3_controller_core \"ng0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513153670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "A0: \"c0\" instantiated alt_mem_ddrx_mm_st_converter \"a0\" " "A0: \"c0\" instantiated alt_mem_ddrx_mm_st_converter \"a0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513153675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Temp: Done \"temp\" with 12 modules, 144 files " "Temp: Done \"temp\" with 12 modules, 144 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513153676 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "temp.qsys " "Finished elaborating Qsys system entity \"temp.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460513155397 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endgenerate\";  expecting \"end\" backprop_pool.sv(15) " "Verilog HDL syntax error at backprop_pool.sv(15) near text: \"endgenerate\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "backprop_pool.sv" "" { Text "/home/diana/Embedded-Systems/backprop_pool.sv" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1460513161412 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "backprop_pool backprop_pool.sv(1) " "Ignored design unit \"backprop_pool\" at backprop_pool.sv(1) due to previous errors" {  } { { "backprop_pool.sv" "" { Text "/home/diana/Embedded-Systems/backprop_pool.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1460513161412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backprop_pool.sv 0 0 " "Found 0 design units, including 0 entities, in source file backprop_pool.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161413 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier backprop_content_loss.sv(8) " "Verilog HDL syntax error at backprop_content_loss.sv(8) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "backprop_content_loss.sv" "" { Text "/home/diana/Embedded-Systems/backprop_content_loss.sv" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1460513161413 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "backprop_content_loss backprop_content_loss.sv(1) " "Ignored design unit \"backprop_content_loss\" at backprop_content_loss.sv(1) due to previous errors" {  } { { "backprop_content_loss.sv" "" { Text "/home/diana/Embedded-Systems/backprop_content_loss.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1460513161414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backprop_content_loss.sv 0 0 " "Found 0 design units, including 0 entities, in source file backprop_content_loss.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backprop_relu.sv 1 1 " "Found 1 design units, including 1 entities, in source file backprop_relu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 backprop_relu " "Found entity 1: backprop_relu" {  } { { "backprop_relu.sv" "" { Text "/home/diana/Embedded-Systems/backprop_relu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv.sv 1 1 " "Found 1 design units, including 1 entities, in source file conv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 conv " "Found entity 1: conv" {  } { { "conv.sv" "" { Text "/home/diana/Embedded-Systems/conv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161417 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 NET_Controller.sv(24) " "Verilog HDL Expression warning at NET_Controller.sv(24): truncated literal to match 2 bits" {  } { { "NET_Controller.sv" "" { Text "/home/diana/Embedded-Systems/NET_Controller.sv" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1460513161418 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting \"endcase\" NET_Controller.sv(26) " "Verilog HDL syntax error at NET_Controller.sv(26) near text: \"end\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "NET_Controller.sv" "" { Text "/home/diana/Embedded-Systems/NET_Controller.sv" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1460513161418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NET_Controller.sv 0 0 " "Found 0 design units, including 0 entities, in source file NET_Controller.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reverse_mask.sv 1 1 " "Found 1 design units, including 1 entities, in source file reverse_mask.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reverse_mask " "Found entity 1: reverse_mask" {  } { { "reverse_mask.sv" "" { Text "/home/diana/Embedded-Systems/reverse_mask.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161419 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"=\";  expecting \".\", or an identifier content_loss.sv(9) " "Verilog HDL syntax error at content_loss.sv(9) near text: \"=\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "content_loss.sv" "" { Text "/home/diana/Embedded-Systems/content_loss.sv" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1460513161419 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  content_loss.sv(9) " "Verilog HDL syntax error at content_loss.sv(9) near text: \")\"; mismatched closing parenthesis . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "content_loss.sv" "" { Text "/home/diana/Embedded-Systems/content_loss.sv" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1460513161419 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "content_loss content_loss.sv(1) " "Ignored design unit \"content_loss\" at content_loss.sv(1) due to previous errors" {  } { { "content_loss.sv" "" { Text "/home/diana/Embedded-Systems/content_loss.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1460513161420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "content_loss.sv 0 0 " "Found 0 design units, including 0 entities, in source file content_loss.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161420 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endgenerate\";  expecting \"end\" avg_pool.sv(14) " "Verilog HDL syntax error at avg_pool.sv(14) near text: \"endgenerate\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "avg_pool.sv" "" { Text "/home/diana/Embedded-Systems/avg_pool.sv" 14 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1460513161420 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "avg_pool avg_pool.sv(1) " "Ignored design unit \"avg_pool\" at avg_pool.sv(1) due to previous errors" {  } { { "avg_pool.sv" "" { Text "/home/diana/Embedded-Systems/avg_pool.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1460513161420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avg_pool.sv 0 0 " "Found 0 design units, including 0 entities, in source file avg_pool.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution.sv 1 1 " "Found 1 design units, including 1 entities, in source file convolution.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution " "Found entity 1: convolution" {  } { { "convolution.sv" "" { Text "/home/diana/Embedded-Systems/convolution.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relu.sv 1 1 " "Found 1 design units, including 1 entities, in source file relu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 relu " "Found entity 1: relu" {  } { { "relu.sv" "" { Text "/home/diana/Embedded-Systems/relu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-rtl " "Found design unit 1: test-rtl" {  } { { "test.vhd" "" { Text "/home/diana/Embedded-Systems/test.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161856 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "/home/diana/Embedded-Systems/test.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/CNN.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/CNN.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNN " "Found entity 1: CNN" {  } { { "db/ip/CNN/CNN.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/CNN.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0 " "Found entity 1: CNN_mem_if_ddr3_emif_0" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_dmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_dmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_dmaster " "Found entity 1: CNN_mem_if_ddr3_emif_0_dmaster" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_dmaster.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_dmaster.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_dmaster_b2p_adapter " "Found entity 1: CNN_mem_if_ddr3_emif_0_dmaster_b2p_adapter" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_dmaster_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_dmaster_p2b_adapter " "Found entity 1: CNN_mem_if_ddr3_emif_0_dmaster_p2b_adapter" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_dmaster_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_dmaster_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_dmaster_timing_adt " "Found entity 1: CNN_mem_if_ddr3_emif_0_dmaster_timing_adt" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_dmaster_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_mm_interconnect_1 " "Found entity 1: CNN_mem_if_ddr3_emif_0_mm_interconnect_1" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_mm_interconnect_1.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_p0 " "Found entity 1: CNN_mem_if_ddr3_emif_0_p0" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads " "Found entity 1: CNN_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_p0_acv_hard_io_pads " "Found entity 1: CNN_mem_if_ddr3_emif_0_p0_acv_hard_io_pads" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_p0_acv_hard_memphy " "Found entity 1: CNN_mem_if_ddr3_emif_0_p0_acv_hard_memphy" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_p0_acv_ldc " "Found entity 1: CNN_mem_if_ddr3_emif_0_p0_acv_ldc" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_acv_ldc.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_p0_altdqdqs " "Found entity 1: CNN_mem_if_ddr3_emif_0_p0_altdqdqs" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_altdqdqs.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_p0_clock_pair_generator " "Found entity 1: CNN_mem_if_ddr3_emif_0_p0_clock_pair_generator" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_p0_generic_ddio " "Found entity 1: CNN_mem_if_ddr3_emif_0_p0_generic_ddio" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_generic_ddio.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_p0_iss_probe " "Found entity 1: CNN_mem_if_ddr3_emif_0_p0_iss_probe" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_iss_probe.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_p0_phy_csr " "Found entity 1: CNN_mem_if_ddr3_emif_0_p0_phy_csr" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_phy_csr.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_p0_reset " "Found entity 1: CNN_mem_if_ddr3_emif_0_p0_reset" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_reset.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_p0_reset_sync " "Found entity 1: CNN_mem_if_ddr3_emif_0_p0_reset_sync" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_reset_sync.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_pll0 " "Found entity 1: CNN_mem_if_ddr3_emif_0_pll0" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_pll0.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_s0 " "Found entity 1: CNN_mem_if_ddr3_emif_0_s0" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_s0_irq_mapper " "Found entity 1: CNN_mem_if_ddr3_emif_0_s0_irq_mapper" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_irq_mapper.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0 " "Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux " "Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002 " "Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux " "Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001 " "Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513161939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513161939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode " "Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161941 ""} { "Info" "ISGN_ENTITY_NAME" "2 CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router " "Found entity 2: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513161942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513161942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161943 ""} { "Info" "ISGN_ENTITY_NAME" "2 CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001 " "Found entity 2: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513161944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513161944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161945 ""} { "Info" "ISGN_ENTITY_NAME" "2 CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002 " "Found entity 2: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513161945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513161945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161946 ""} { "Info" "ISGN_ENTITY_NAME" "2 CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003 " "Found entity 2: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513161946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513161947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode " "Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161947 ""} { "Info" "ISGN_ENTITY_NAME" "2 CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004 " "Found entity 2: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513161948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513161948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode " "Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161949 ""} { "Info" "ISGN_ENTITY_NAME" "2 CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006 " "Found entity 2: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001 " "Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003 " "Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux " "Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002 " "Found entity 1: CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/CNN_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/CNN/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "db/ip/CNN/submodules/altera_avalon_mm_bridge.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/CNN/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/CNN/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161965 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/CNN/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161965 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/CNN/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161965 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/CNN/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161965 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/CNN/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161965 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/CNN/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161965 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/CNN/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/CNN/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/CNN/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/CNN/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/CNN/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/CNN/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/CNN/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/CNN/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/CNN/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/CNN/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/CNN/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/CNN/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161977 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/CNN/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161977 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/CNN/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/CNN/submodules/altera_jtag_sld_node.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/CNN/submodules/altera_jtag_streaming.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/CNN/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/CNN/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/CNN/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/CNN/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "db/ip/CNN/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161995 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "db/ip/CNN/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161995 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "db/ip/CNN/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "db/ip/CNN/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "db/ip/CNN/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "db/ip/CNN/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513161999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513161999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_mem_if_simple_avalon_mm_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_simple_avalon_mm_bridge " "Found entity 1: altera_mem_if_simple_avalon_mm_bridge" {  } { { "db/ip/CNN/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/CNN/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/CNN/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162001 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/CNN/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/CNN/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/CNN/submodules/altera_merlin_master_agent.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/CNN/submodules/altera_merlin_master_translator.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/CNN/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/CNN/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162007 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/CNN/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/CNN/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/CNN/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/CNN/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/CNN/submodules/altera_reset_controller.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/CNN/submodules/altera_reset_synchronizer.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/CNN/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "db/ip/CNN/submodules/sequencer_reg_file.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "db/ip/CNN/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "db/ip/CNN/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "db/ip/CNN/submodules/sequencer_scc_mgr.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "db/ip/CNN/submodules/sequencer_scc_reg_file.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "db/ip/CNN/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "db/ip/CNN/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "db/ip/CNN/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/CNN/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/CNN/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "db/ip/CNN/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/CNN/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/afi_mux_ddr3_ddrx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/afi_mux_ddr3_ddrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 afi_mux_ddr3_ddrx " "Found entity 1: afi_mux_ddr3_ddrx" {  } { { "db/ip/temp/submodules/afi_mux_ddr3_ddrx.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/afi_mux_ddr3_ddrx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_addr_cmd.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_addr_cmd.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_arbiter.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_arbiter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_axi_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_axi_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_axi_st_converter " "Found entity 1: alt_mem_ddrx_axi_st_converter" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_axi_st_converter.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_axi_st_converter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_buffer.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_buffer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_buffer_manager.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_buffer_manager.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_burst_gen.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_burst_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_burst_tracking.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_burst_tracking.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_cmd_gen.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_cmd_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162059 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(43) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(43): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(150) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(150): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(152) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(152): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(157) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(157): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(182) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(182): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 182 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(183) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(183): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 183 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(154) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(154): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(305) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(305): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 305 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(306) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(306): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 306 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(307) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(307): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 307 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(308) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(308): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 308 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(203) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(203): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 203 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(303) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(303): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 303 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(199) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(199): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 199 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(260) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(260): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 260 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(174) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(174): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(175) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(176) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(176): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(177) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(177): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(184) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(184): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 184 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162071 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(185) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(185): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 185 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(186) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(186): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 186 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(188) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(188): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 188 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(283) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 283 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(284) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 284 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(285) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(285): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 285 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(286) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(286): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 286 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(287) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(287): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 287 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(288) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(288): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 288 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(289) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(289): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 289 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(290) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(290): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 290 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(291) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(291): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 291 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(292) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(292): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 292 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(293) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(293): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 293 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(294) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(294): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 294 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(295) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(295): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 295 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(296) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(296): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 296 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(297) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(297): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 297 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(298) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(298): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 298 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(299) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(299): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 299 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(300) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(300): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 300 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(301) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(301): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 301 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(302) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(302): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 302 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(156) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(156): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(193) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(193): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 193 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(194) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(194): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 194 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(151) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(151): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(153) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(153): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(172) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(304) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(304): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 304 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_controller_st_top.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162074 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(63) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(63): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(64) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(64): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(68) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(68): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(69) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(69): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(70) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(70): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(71) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(71): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(72) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(72): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(73) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(73): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(74) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(74): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(75) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(75): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(76) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(76): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(79) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(79): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(80) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(80): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(81) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(81): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v" 81 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(33) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(33): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(32) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(32): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(34) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(34): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(31) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(31): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(36) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(36): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(37) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(37): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(38) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(38): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_dataid_manager.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_dataid_manager.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ddr2_odt_gen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162090 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162090 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162096 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162096 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162099 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162101 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_input_if.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_input_if.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_list.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_list.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_mm_st_converter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_odt_gen.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_odt_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_rank_timer.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_rank_timer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_rdata_path.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162123 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(114) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(114): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_sideband.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_sideband.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_tbp.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_tbp.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_timing_param.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_timing_param.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "db/ip/temp/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_ddrx_wdata_path.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_if_nextgen_ddr3_controller_core " "Found entity 1: alt_mem_if_nextgen_ddr3_controller_core" {  } { { "db/ip/temp/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/alt_mem_if_nextgen_ddr3_controller_core.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/altdq_dqs2_acv_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altdq_dqs2_acv_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_cyclonev " "Found entity 1: altdq_dqs2_acv_cyclonev" {  } { { "db/ip/temp/submodules/altdq_dqs2_acv_cyclonev.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/altdq_dqs2_acv_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/temp/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/temp/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/temp/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/temp/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "db/ip/temp/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162174 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "db/ip/temp/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162174 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "db/ip/temp/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "db/ip/temp/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "db/ip/temp/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "db/ip/temp/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/temp/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/temp/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162180 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/temp/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/temp/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/temp/submodules/altera_merlin_master_agent.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/temp/submodules/altera_merlin_master_translator.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/temp/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/temp/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/temp/submodules/altera_reset_controller.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/temp/submodules/altera_reset_synchronizer.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/rw_manager_ac_ROM_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_ac_ROM_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_no_ifdef_params " "Found entity 1: rw_manager_ac_ROM_no_ifdef_params" {  } { { "db/ip/temp/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/rw_manager_ac_ROM_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_ac_ROM_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_reg " "Found entity 1: rw_manager_ac_ROM_reg" {  } { { "db/ip/temp/submodules/rw_manager_ac_ROM_reg.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_ac_ROM_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/rw_manager_bitcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_bitcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_bitcheck " "Found entity 1: rw_manager_bitcheck" {  } { { "db/ip/temp/submodules/rw_manager_bitcheck.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_bitcheck.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162196 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RATE rate rw_manager_core.sv(76) " "Verilog HDL Declaration information at rw_manager_core.sv(76): object \"RATE\" differs only in case from object \"rate\" in the same scope" {  } { { "db/ip/temp/submodules/rw_manager_core.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_core.sv" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/rw_manager_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_core " "Found entity 1: rw_manager_core" {  } { { "db/ip/temp/submodules/rw_manager_core.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_core.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/rw_manager_data_broadcast.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_data_broadcast.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_broadcast " "Found entity 1: rw_manager_data_broadcast" {  } { { "db/ip/temp/submodules/rw_manager_data_broadcast.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_data_broadcast.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/rw_manager_data_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_data_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_decoder " "Found entity 1: rw_manager_data_decoder" {  } { { "db/ip/temp/submodules/rw_manager_data_decoder.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_data_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/rw_manager_datamux.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_datamux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_datamux " "Found entity 1: rw_manager_datamux" {  } { { "db/ip/temp/submodules/rw_manager_datamux.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_datamux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/rw_manager_ddr3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_ddr3.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ddr3 " "Found entity 1: rw_manager_ddr3" {  } { { "db/ip/temp/submodules/rw_manager_ddr3.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_ddr3.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/rw_manager_di_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_di_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer " "Found entity 1: rw_manager_di_buffer" {  } { { "db/ip/temp/submodules/rw_manager_di_buffer.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_di_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/rw_manager_di_buffer_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_di_buffer_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer_wrap " "Found entity 1: rw_manager_di_buffer_wrap" {  } { { "db/ip/temp/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_di_buffer_wrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/rw_manager_dm_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_dm_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_dm_decoder " "Found entity 1: rw_manager_dm_decoder" {  } { { "db/ip/temp/submodules/rw_manager_dm_decoder.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_dm_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/rw_manager_generic.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_generic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_generic " "Found entity 1: rw_manager_generic" {  } { { "db/ip/temp/submodules/rw_manager_generic.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_generic.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/rw_manager_inst_ROM_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_inst_ROM_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_no_ifdef_params " "Found entity 1: rw_manager_inst_ROM_no_ifdef_params" {  } { { "db/ip/temp/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/rw_manager_inst_ROM_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_inst_ROM_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_reg " "Found entity 1: rw_manager_inst_ROM_reg" {  } { { "db/ip/temp/submodules/rw_manager_inst_ROM_reg.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_inst_ROM_reg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/rw_manager_jumplogic.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_jumplogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_jumplogic " "Found entity 1: rw_manager_jumplogic" {  } { { "db/ip/temp/submodules/rw_manager_jumplogic.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_jumplogic.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/rw_manager_lfsr12.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_lfsr12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr12 " "Found entity 1: rw_manager_lfsr12" {  } { { "db/ip/temp/submodules/rw_manager_lfsr12.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_lfsr12.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/rw_manager_lfsr36.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_lfsr36.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr36 " "Found entity 1: rw_manager_lfsr36" {  } { { "db/ip/temp/submodules/rw_manager_lfsr36.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_lfsr36.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/rw_manager_lfsr72.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_lfsr72.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr72 " "Found entity 1: rw_manager_lfsr72" {  } { { "db/ip/temp/submodules/rw_manager_lfsr72.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_lfsr72.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/rw_manager_pattern_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_pattern_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_pattern_fifo " "Found entity 1: rw_manager_pattern_fifo" {  } { { "db/ip/temp/submodules/rw_manager_pattern_fifo.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_pattern_fifo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/rw_manager_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram " "Found entity 1: rw_manager_ram" {  } { { "db/ip/temp/submodules/rw_manager_ram.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_ram.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/rw_manager_ram_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_ram_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram_csr " "Found entity 1: rw_manager_ram_csr" {  } { { "db/ip/temp/submodules/rw_manager_ram_csr.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_ram_csr.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/rw_manager_read_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_read_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_read_datapath " "Found entity 1: rw_manager_read_datapath" {  } { { "db/ip/temp/submodules/rw_manager_read_datapath.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_read_datapath.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/rw_manager_write_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/rw_manager_write_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_write_decoder " "Found entity 1: rw_manager_write_decoder" {  } { { "db/ip/temp/submodules/rw_manager_write_decoder.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/rw_manager_write_decoder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/sequencer_data_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/sequencer_data_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_data_mgr " "Found entity 1: sequencer_data_mgr" {  } { { "db/ip/temp/submodules/sequencer_data_mgr.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/sequencer_data_mgr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162220 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequencer_phy_mgr.sv(398) " "Verilog HDL information at sequencer_phy_mgr.sv(398): always construct contains both blocking and non-blocking assignments" {  } { { "db/ip/temp/submodules/sequencer_phy_mgr.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/sequencer_phy_mgr.sv" 398 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1460513162222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/sequencer_phy_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/sequencer_phy_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_phy_mgr " "Found entity 1: sequencer_phy_mgr" {  } { { "db/ip/temp/submodules/sequencer_phy_mgr.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/sequencer_phy_mgr.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "db/ip/temp/submodules/sequencer_reg_file.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "db/ip/temp/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "db/ip/temp/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "db/ip/temp/submodules/sequencer_scc_mgr.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "db/ip/temp/submodules/sequencer_scc_reg_file.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "db/ip/temp/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "db/ip/temp/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "db/ip/temp/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "db/ip/temp/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0 " "Found entity 1: temp_mem_if_ddr3_emif_0" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_c0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_c0.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_c0 " "Found entity 1: temp_mem_if_ddr3_emif_0_c0" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_c0.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_c0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_p0 " "Found entity 1: temp_mem_if_ddr3_emif_0_p0" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_p0_acv_ldc " "Found entity 1: temp_mem_if_ddr3_emif_0_p0_acv_ldc" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_acv_ldc.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_p0_addr_cmd_datapath " "Found entity 1: temp_mem_if_ddr3_emif_0_p0_addr_cmd_datapath" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_addr_cmd_datapath.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_p0_addr_cmd_pads " "Found entity 1: temp_mem_if_ddr3_emif_0_p0_addr_cmd_pads" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_p0_altdqdqs " "Found entity 1: temp_mem_if_ddr3_emif_0_p0_altdqdqs" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_altdqdqs.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_p0_clock_pair_generator " "Found entity 1: temp_mem_if_ddr3_emif_0_p0_clock_pair_generator" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_core_shadow_registers.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_core_shadow_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_p0_core_shadow_registers " "Found entity 1: temp_mem_if_ddr3_emif_0_p0_core_shadow_registers" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_core_shadow_registers.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_core_shadow_registers.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_flop_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_flop_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_p0_flop_mem " "Found entity 1: temp_mem_if_ddr3_emif_0_p0_flop_mem" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_flop_mem.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_flop_mem.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_fr_cycle_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_fr_cycle_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_p0_fr_cycle_extender " "Found entity 1: temp_mem_if_ddr3_emif_0_p0_fr_cycle_extender" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_fr_cycle_extender.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_fr_cycle_extender.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_fr_cycle_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_fr_cycle_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_p0_fr_cycle_shifter " "Found entity 1: temp_mem_if_ddr3_emif_0_p0_fr_cycle_shifter" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_fr_cycle_shifter.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_fr_cycle_shifter.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_p0_iss_probe " "Found entity 1: temp_mem_if_ddr3_emif_0_p0_iss_probe" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_iss_probe.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_memphy.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_memphy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_p0_memphy " "Found entity 1: temp_mem_if_ddr3_emif_0_p0_memphy" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_memphy.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_memphy.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_new_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_new_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_p0_new_io_pads " "Found entity 1: temp_mem_if_ddr3_emif_0_p0_new_io_pads" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_new_io_pads.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_new_io_pads.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_p0_phy_csr " "Found entity 1: temp_mem_if_ddr3_emif_0_p0_phy_csr" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_phy_csr.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_read_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_read_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_p0_read_datapath " "Found entity 1: temp_mem_if_ddr3_emif_0_p0_read_datapath" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_read_datapath.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_read_datapath.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_read_valid_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_read_valid_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_p0_read_valid_selector " "Found entity 1: temp_mem_if_ddr3_emif_0_p0_read_valid_selector" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_read_valid_selector.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_read_valid_selector.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_p0_reset " "Found entity 1: temp_mem_if_ddr3_emif_0_p0_reset" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_reset.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_p0_reset_sync " "Found entity 1: temp_mem_if_ddr3_emif_0_p0_reset_sync" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_reset_sync.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_simple_ddio_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_simple_ddio_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_p0_simple_ddio_out " "Found entity 1: temp_mem_if_ddr3_emif_0_p0_simple_ddio_out" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_simple_ddio_out.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_simple_ddio_out.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_write_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_write_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_p0_write_datapath " "Found entity 1: temp_mem_if_ddr3_emif_0_p0_write_datapath" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_write_datapath.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_p0_write_datapath.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_pll0 " "Found entity 1: temp_mem_if_ddr3_emif_0_pll0" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_pll0.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_s0 " "Found entity 1: temp_mem_if_ddr3_emif_0_s0" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_s0_irq_mapper " "Found entity 1: temp_mem_if_ddr3_emif_0_s0_irq_mapper" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_irq_mapper.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0 " "Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux " "Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux " "Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162334 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162335 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode " "Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_default_decode" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162336 ""} { "Info" "ISGN_ENTITY_NAME" "2 temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router " "Found entity 2: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162336 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162338 ""} { "Info" "ISGN_ENTITY_NAME" "2 temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001 " "Found entity 2: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162339 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162340 ""} { "Info" "ISGN_ENTITY_NAME" "2 temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002 " "Found entity 2: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162340 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162341 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460513162341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005_default_decode " "Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162342 ""} { "Info" "ISGN_ENTITY_NAME" "2 temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005 " "Found entity 2: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003 " "Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux " "Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/submodules/temp_mem_if_ddr3_emif_0_s0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/temp/temp.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/temp/temp.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp " "Found entity 1: temp" {  } { { "db/ip/temp/temp.v" "" { Text "/home/diana/Embedded-Systems/db/ip/temp/temp.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460513162350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162350 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/diana/Embedded-Systems/output_files/CNN.map.smsg " "Generated suppressed messages file /home/diana/Embedded-Systems/output_files/CNN.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162475 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 16 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 16 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1285 " "Peak virtual memory: 1285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1460513162634 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 12 22:06:02 2016 " "Processing ended: Tue Apr 12 22:06:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1460513162634 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:03:22 " "Elapsed time: 00:03:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1460513162634 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:07:52 " "Total CPU time (on all processors): 00:07:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1460513162634 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1460513162634 ""}
