#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Dec  2 15:06:19 2016
# Process ID: 8077
# Current directory: /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.runs/impl_1
# Command line: vivado -log test_pound_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source test_pound_wrapper.tcl -notrace
# Log file: /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.runs/impl_1/test_pound_wrapper.vdi
# Journal file: /home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source test_pound_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 181 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/ip/test_pound_processing_system7_0_0/test_pound_processing_system7_0_0.xdc] for cell 'test_pound_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/ip/test_pound_processing_system7_0_0/test_pound_processing_system7_0_0.xdc] for cell 'test_pound_i/processing_system7_0/inst'
Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/ip/test_pound_rst_processing_system7_0_125M_0/test_pound_rst_processing_system7_0_125M_0_board.xdc] for cell 'test_pound_i/rst_processing_system7_0_125M/U0'
Finished Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/ip/test_pound_rst_processing_system7_0_125M_0/test_pound_rst_processing_system7_0_125M_0_board.xdc] for cell 'test_pound_i/rst_processing_system7_0_125M/U0'
Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/ip/test_pound_rst_processing_system7_0_125M_0/test_pound_rst_processing_system7_0_125M_0.xdc] for cell 'test_pound_i/rst_processing_system7_0_125M/U0'
Finished Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/ip/test_pound_rst_processing_system7_0_125M_0/test_pound_rst_processing_system7_0_125M_0.xdc] for cell 'test_pound_i/rst_processing_system7_0_125M/U0'
Parsing XDC File [/home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/ip/test_pound_redpitaya_adc_dac_clk_0_0/adc_dac_clk_ooc.xdc] for cell 'test_pound_i/redpitaya_adc_dac_clk_0/inst'
