OpenROAD v2.0-21872-gd51df1dea5 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 24 thread(s).
source /home/h3sun/720-noc-project/OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
suppress_message STA 1212
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   t_switch
Die area:                 ( 0 0 ) ( 19308 19308 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     1171
Number of terminals:      232
Number of snets:          2
Number of nets:           1161

[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 92.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 17471.
[INFO DRT-0033] V1 shape region query size = 25146.
[INFO DRT-0033] M2 shape region query size = 630.
[INFO DRT-0033] V2 shape region query size = 513.
[INFO DRT-0033] M3 shape region query size = 513.
[INFO DRT-0033] V3 shape region query size = 342.
[INFO DRT-0033] M4 shape region query size = 457.
[INFO DRT-0033] V4 shape region query size = 342.
[INFO DRT-0033] M5 shape region query size = 312.
[INFO DRT-0033] V5 shape region query size = 36.
[INFO DRT-0033] M6 shape region query size = 24.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 464 pins.
[INFO DRT-0081]   Complete 92 unique inst patterns.
[INFO DRT-0084]   Complete 632 groups.
#scanned instances     = 1171
#unique  instances     = 92
#stdCellGenAp          = 2037
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1760
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 3222
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:00, memory = 200.43 (MB), peak = 200.43 (MB)
global_route -congestion_report_file ./reports/asap7/bp-t-switch/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: M2
[INFO GRT-0021] Max routing layer: M7
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer M1      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M2      Track-Pitch = 0.0390  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M3      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M4      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M5      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M6      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M7      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 345
[INFO GRT-0019] Found 18 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 17

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
M1         Vertical            0             0          0.00%
M2         Horizontal      16310          9141          43.95%
M3         Vertical        18760         12936          31.04%
M4         Horizontal      13755          9550          30.57%
M5         Vertical        13755          9298          32.40%
M6         Horizontal      10010          6772          32.35%
M7         Vertical        10010          7276          27.31%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 6063
[INFO GRT-0198] Via related Steiner nodes: 145
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 7963
[INFO GRT-0112] Final usage 3D: 29349

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
M1                   0             0            0.00%             0 /  0 /  0
M2                9141          2378           26.01%             0 /  0 /  0
M3               12936          2385           18.44%             0 /  0 /  0
M4                9550           466            4.88%             0 /  0 /  0
M5                9298           231            2.48%             0 /  0 /  0
M6                6772             0            0.00%             0 /  0 /  0
M7                7276             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total            54973          5460            9.93%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 4514 um
[INFO GRT-0014] Routed nets: 1160
Perform buffer insertion and gate resizing...
repair_design -verbose
[INFO RSZ-0058] Using max wire length 162um.
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |      1176
       10 |     +0.0% |       0 |       0 |             0 |      1166
       20 |     +0.0% |       0 |       0 |             0 |      1156
       30 |     +0.0% |       0 |       0 |             0 |      1146
       40 |     +0.0% |       0 |       0 |             0 |      1136
       50 |     +0.0% |       0 |       0 |             0 |      1126
       60 |     +0.0% |       0 |       0 |             0 |      1116
       70 |     +0.0% |       0 |       0 |             0 |      1106
       80 |     +0.0% |       0 |       0 |             0 |      1096
       90 |     +0.0% |       0 |       0 |             0 |      1086
      100 |     +0.0% |       0 |       0 |             0 |      1076
      110 |     +0.0% |       0 |       0 |             0 |      1066
      120 |     +0.0% |       0 |       0 |             0 |      1056
      130 |     +0.0% |       0 |       0 |             0 |      1046
      140 |     +0.0% |       0 |       0 |             0 |      1036
      150 |     +0.0% |       0 |       0 |             0 |      1026
      160 |     +0.0% |       0 |       0 |             0 |      1016
      170 |     +0.0% |       0 |       0 |             0 |      1006
      180 |     +0.0% |       0 |       0 |             0 |       996
      190 |     +0.0% |       0 |       0 |             0 |       986
      200 |     +0.0% |       0 |       0 |             0 |       976
      210 |     +0.0% |       0 |       0 |             0 |       966
      220 |     +0.0% |       0 |       0 |             0 |       956
      230 |     +0.0% |       0 |       0 |             0 |       946
      240 |     +0.0% |       0 |       0 |             0 |       936
      250 |     +0.0% |       0 |       0 |             0 |       926
      260 |     +0.0% |       0 |       0 |             0 |       916
      270 |     +0.0% |       0 |       0 |             0 |       906
      280 |     +0.0% |       0 |       0 |             0 |       896
      290 |     +0.0% |       0 |       0 |             0 |       886
      300 |     +0.0% |       0 |       0 |             0 |       876
      310 |     +0.0% |       0 |       0 |             0 |       866
      320 |     +0.0% |       0 |       0 |             0 |       856
      330 |     +0.0% |       0 |       0 |             0 |       846
      340 |     +0.0% |       0 |       0 |             0 |       836
      350 |     +0.0% |       0 |       0 |             0 |       826
      360 |     +0.0% |       0 |       0 |             0 |       816
      370 |     +0.0% |       0 |       0 |             0 |       806
      380 |     +0.0% |       0 |       0 |             0 |       796
      390 |     +0.0% |       0 |       0 |             0 |       786
      400 |     +0.0% |       0 |       0 |             0 |       776
      410 |     +0.0% |       0 |       0 |             0 |       766
      420 |     +0.0% |       0 |       0 |             0 |       756
      430 |     +0.0% |       0 |       0 |             0 |       746
      440 |     +0.0% |       0 |       0 |             0 |       736
      450 |     +0.0% |       0 |       0 |             0 |       726
      460 |     +0.0% |       0 |       0 |             0 |       716
      470 |     +0.0% |       0 |       0 |             0 |       706
      480 |     +0.0% |       0 |       0 |             0 |       696
      490 |     +0.0% |       0 |       0 |             0 |       686
      500 |     +0.0% |       0 |       0 |             0 |       676
      510 |     +0.0% |       0 |       0 |             0 |       666
      520 |     +0.0% |       0 |       0 |             0 |       656
      530 |     +0.0% |       0 |       0 |             0 |       646
      540 |     +0.0% |       0 |       0 |             0 |       636
      550 |     +0.0% |       0 |       0 |             0 |       626
      560 |     +0.0% |       0 |       0 |             0 |       616
      570 |     +0.0% |       0 |       0 |             0 |       606
      580 |     +0.0% |       0 |       0 |             0 |       596
      590 |     +0.0% |       0 |       0 |             0 |       586
      600 |     +0.0% |       0 |       0 |             0 |       576
      610 |     +0.0% |       0 |       0 |             0 |       566
      620 |     +0.0% |       0 |       0 |             0 |       556
      630 |     +0.0% |       0 |       0 |             0 |       546
      640 |     +0.0% |       0 |       0 |             0 |       536
      650 |     +0.0% |       0 |       0 |             0 |       526
      660 |     +0.0% |       0 |       0 |             0 |       516
      670 |     +0.0% |       0 |       0 |             0 |       506
      680 |     +0.0% |       0 |       0 |             0 |       496
      690 |     +0.0% |       0 |       0 |             0 |       486
      700 |     +0.0% |       0 |       0 |             0 |       476
      710 |     +0.0% |       0 |       0 |             0 |       466
      720 |     +0.0% |       0 |       0 |             0 |       456
      730 |     +0.0% |       0 |       0 |             0 |       446
      740 |     +0.0% |       0 |       0 |             0 |       436
      750 |     +0.0% |       0 |       0 |             0 |       426
      760 |     +0.0% |       0 |       0 |             0 |       416
      770 |     +0.0% |       0 |       0 |             0 |       406
      780 |     +0.0% |       0 |       0 |             0 |       396
      790 |     +0.0% |       0 |       0 |             0 |       386
      800 |     +0.0% |       0 |       0 |             0 |       376
      810 |     +0.0% |       0 |       0 |             0 |       366
      820 |     +0.0% |       0 |       0 |             0 |       356
      830 |     +0.0% |       0 |       0 |             0 |       346
      840 |     +0.0% |       0 |       0 |             0 |       336
      850 |     +0.0% |       0 |       0 |             0 |       326
      860 |     +0.0% |       0 |       0 |             0 |       316
      870 |     +0.0% |       0 |       0 |             0 |       306
      880 |     +0.0% |       0 |       0 |             0 |       296
      890 |     +0.0% |       0 |       0 |             0 |       286
      900 |     +0.0% |       0 |       0 |             0 |       276
      910 |     +0.0% |       0 |       0 |             0 |       266
      920 |     +0.0% |       0 |       0 |             0 |       256
      930 |     +0.0% |       0 |       0 |             0 |       246
      940 |     +0.0% |       0 |       0 |             0 |       236
      950 |     +0.0% |       0 |       0 |             0 |       226
      960 |     +0.0% |       0 |       0 |             0 |       216
      970 |     +0.0% |       0 |       0 |             0 |       206
      980 |     +0.0% |       0 |       0 |             0 |       196
      990 |     +0.0% |       0 |       0 |             0 |       186
     1000 |     +0.0% |       0 |       0 |             0 |       176
     1010 |     +0.0% |       0 |       0 |             0 |       166
     1020 |     +0.0% |       0 |       0 |             0 |       156
     1030 |     +0.0% |       0 |       0 |             0 |       146
     1040 |     +0.0% |       0 |       0 |             0 |       136
     1050 |     +0.0% |       0 |       0 |             0 |       126
     1060 |     +0.0% |       0 |       0 |             0 |       116
     1070 |     +0.0% |       0 |       0 |             0 |       106
     1080 |     +0.0% |       0 |       0 |             0 |        96
     1090 |     +0.0% |       0 |       0 |             0 |        86
     1100 |     +0.0% |       0 |       0 |             0 |        76
     1110 |     +0.0% |       0 |       0 |             0 |        66
     1120 |     +0.0% |       0 |       0 |             0 |        56
     1130 |     +0.0% |       0 |       0 |             0 |        46
     1140 |     +0.0% |       0 |       0 |             0 |        36
     1150 |     +0.0% |       0 |       0 |             0 |        26
     1160 |     +0.0% |       0 |       0 |             0 |        16
     1170 |     +0.0% |       0 |       0 |             0 |         6
    final |     +0.0% |       0 |       0 |             0 |         0
---------------------------------------------------------------------
global_route -start_incremental
detailed_placement
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL            2640.2 u
legalized HPWL           2640.2 u
delta HPWL                    0 %

global_route -end_incremental -congestion_report_file ./reports/asap7/bp-t-switch/base/congestion_post_repair_design.rpt
Repair setup and hold violations...
repair_timing -verbose -setup_margin 0 -hold_margin 0 -repair_tns 100
[INFO RSZ-0100] Repair move sequence: UnbufferMove SizeMove SwapPinsMove BufferMove CloneMove SplitLoadMove 
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
global_route -start_incremental
detailed_placement
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL            2640.2 u
legalized HPWL           2640.2 u
delta HPWL                    0 %

global_route -end_incremental -congestion_report_file ./reports/asap7/bp-t-switch/base/congestion_post_repair_timing.rpt
global_route -start_incremental
global_route -end_incremental -congestion_report_file ./reports/asap7/bp-t-switch/base/congestion_post_recover_power.rpt
Repair antennas...
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 126 u^2 55% utilization.
[INFO FLW-0007] clock core_clock period 1000.000000
[INFO FLW-0008] Clock core_clock period 499.486
[INFO FLW-0009] Clock core_clock slack 474.226
[INFO FLW-0011] Path endpoint path count 245
Elapsed time: 0:03.36[h:]min:sec. CPU time: user 14.63 sys 0.58 (452%). Peak memory: 298676KB.
