;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-46
	MOV -7, <-20
	DJN -1, @-20
	JMP @2, #-7
	SUB <0, @2
	SUB @-127, 100
	SPL 0, <-54
	SUB -207, <-120
	DAT #112, #440
	SPL 0, <-54
	SPL 0, <-54
	JMZ <130, 9
	JMP <121, 103
	JMP <121, 103
	SUB @127, 106
	SLT <511, <44
	SUB #21, 3
	JMZ -110, 8
	SUB -716, <-420
	SUB -207, <-120
	JMZ <130, 9
	SLT <511, <44
	SLT <511, <44
	ADD #130, 9
	SPL <130, 9
	SPL @21, #-73
	SPL <100, 80
	ADD 210, -500
	SUB #-205, 6
	SPL 0, <-54
	SUB #130, 9
	ADD 210, -500
	SPL <-127, 100
	CMP @-724, <100
	JMP -207, @-120
	SPL -207, @-120
	SPL -500, #2
	SPL <-127, 100
	SPL <-127, 100
	JMP -500, #2
	ADD -110, 8
	SUB #130, 9
	MOV -1, <-26
	ADD -110, 8
	MOV -1, <-26
	SUB #130, 9
	SPL -110, 8
	JMN 0, #-502
	MOV -1, <-46
	JMN 0, #-502
	DJN -1, @-20
	JMP @2, #-7
	SUB <0, @2
	SUB @-127, 100
	SPL 0, <-54
	SUB -207, <-120
	DAT #112, #440
	SPL 0, <-54
	SUB -110, 8
	JMZ <130, 9
	JMP <121, 103
