\doxysection{FSMC\+\_\+\+Bank2\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_f_s_m_c___bank2___type_def}{}\label{struct_f_s_m_c___bank2___type_def}\index{FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}}


Flexible Static Memory Controller Bank2.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2___type_def_ad1eabc89a4eadb5cc6a42c1e39a39ff8}{PCR2}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2___type_def_a38ad7403e05c899dc266cf47f932cc8f}{SR2}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2___type_def_a29b2b75e74520e304e31c18cf9e4a7f8}{PMEM2}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2___type_def_a9b2c273e4b84f24efbd731bd4ba76a84}{PATT2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2___type_def_ac0433330a92f2bd04812384f63bb4a52}{RESERVED0}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_s_m_c___bank2___type_def_afebea17b3ac79d86ad59ce299ab5dd83}{ECCR2}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Static Memory Controller Bank2. 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_f_s_m_c___bank2___type_def_afebea17b3ac79d86ad59ce299ab5dd83}\label{struct_f_s_m_c___bank2___type_def_afebea17b3ac79d86ad59ce299ab5dd83} 
\index{FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}!ECCR2@{ECCR2}}
\index{ECCR2@{ECCR2}!FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ECCR2}{ECCR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FSMC\+\_\+\+Bank2\+\_\+\+Type\+Def\+::\+ECCR2}

NAND Flash ECC result registers 2, Address offset\+: 0x74 \Hypertarget{struct_f_s_m_c___bank2___type_def_a9b2c273e4b84f24efbd731bd4ba76a84}\label{struct_f_s_m_c___bank2___type_def_a9b2c273e4b84f24efbd731bd4ba76a84} 
\index{FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}!PATT2@{PATT2}}
\index{PATT2@{PATT2}!FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PATT2}{PATT2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FSMC\+\_\+\+Bank2\+\_\+\+Type\+Def\+::\+PATT2}

NAND Flash Attribute memory space timing register 2, Address offset\+: 0x6C \Hypertarget{struct_f_s_m_c___bank2___type_def_ad1eabc89a4eadb5cc6a42c1e39a39ff8}\label{struct_f_s_m_c___bank2___type_def_ad1eabc89a4eadb5cc6a42c1e39a39ff8} 
\index{FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}!PCR2@{PCR2}}
\index{PCR2@{PCR2}!FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR2}{PCR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FSMC\+\_\+\+Bank2\+\_\+\+Type\+Def\+::\+PCR2}

NAND Flash control register 2, Address offset\+: 0x60 \Hypertarget{struct_f_s_m_c___bank2___type_def_a29b2b75e74520e304e31c18cf9e4a7f8}\label{struct_f_s_m_c___bank2___type_def_a29b2b75e74520e304e31c18cf9e4a7f8} 
\index{FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}!PMEM2@{PMEM2}}
\index{PMEM2@{PMEM2}!FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PMEM2}{PMEM2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FSMC\+\_\+\+Bank2\+\_\+\+Type\+Def\+::\+PMEM2}

NAND Flash Common memory space timing register 2, Address offset\+: 0x68 \Hypertarget{struct_f_s_m_c___bank2___type_def_ac0433330a92f2bd04812384f63bb4a52}\label{struct_f_s_m_c___bank2___type_def_ac0433330a92f2bd04812384f63bb4a52} 
\index{FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t FSMC\+\_\+\+Bank2\+\_\+\+Type\+Def\+::\+RESERVED0}

Reserved, 0x70 ~\newline
 \Hypertarget{struct_f_s_m_c___bank2___type_def_a38ad7403e05c899dc266cf47f932cc8f}\label{struct_f_s_m_c___bank2___type_def_a38ad7403e05c899dc266cf47f932cc8f} 
\index{FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}!SR2@{SR2}}
\index{SR2@{SR2}!FSMC\_Bank2\_TypeDef@{FSMC\_Bank2\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR2}{SR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FSMC\+\_\+\+Bank2\+\_\+\+Type\+Def\+::\+SR2}

NAND Flash FIFO status and interrupt register 2, Address offset\+: 0x64 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/miche/\+Documents/\+Repositories/23.\+24-\/\+D-\/\+Softwareontwikkeling/\+VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\end{DoxyCompactItemize}
