#ifndef __DT_BINDINGS_DMA_JZ4760_DMA_H__
#define __DT_BINDINGS_DMA_JZ4760_DMA_H__

/*
 * Request type numbers for the JZ4760 DMA controller (written to the DRTn
 * register for the channel).
 */
#define JZ4760_DMA_AUTO		0x8
#define JZ4760_DMA_TSSI_RX	0x9
#define JZ4760_DMA_EXT_RX	0xc
#define JZ4760_DMA_UART3_TX	0xe
#define JZ4760_DMA_UART3_RX	0xf
#define JZ4760_DMA_UART2_TX	0x10
#define JZ4760_DMA_UART2_RX	0x11
#define JZ4760_DMA_UART1_TX	0x12
#define JZ4760_DMA_UART1_RX	0x13
#define JZ4760_DMA_UART0_TX	0x14
#define JZ4760_DMA_UART0_RX	0x15
#define JZ4760_DMA_SSI0_TX	0x16
#define JZ4760_DMA_SSI0_RX	0x17
#define JZ4760_DMA_AIC_TX	0x18
#define JZ4760_DMA_AIC_RX	0x19
#define JZ4760_DMA_MSC0_TX	0x1a
#define JZ4760_DMA_MSC0_RX	0x1b
#define JZ4760_DMA_TCU_RX	0x1c
#define JZ4760_DMA_SADC_RX	0x1d
#define JZ4760_DMA_MSC1_TX	0x1e
#define JZ4760_DMA_MSC1_RX	0x1f
#define JZ4760_DMA_SSI1_TX	0x20
#define JZ4760_DMA_SSI1_RX	0x21
#define JZ4760_DMA_PM_TX	0x22
#define JZ4760_DMA_PM_RX	0x23
#define JZ4760_DMA_MSC2_TX	0x24
#define JZ4760_DMA_MSC2_RX	0x25

#endif /* __DT_BINDINGS_DMA_JZ4760_DMA_H__ */
