LIBRARY IEEE;
USE  IEEE.STD_LOGIC_1164.all;
use IEEE.numeric_std.all;
USE  IEEE.STD_LOGIC_UNSIGNED.all;

entity IntegratorCLPD is
port(
 -- comparison variables
 pulse : in std_logic;
 latch : in std_logic;
 dataIn : in std_logic;
 output : out std_logic;
 loaded : out std_logic;
 
 -- count variables
 fvcIn : in std_logic;
 wordSelect : in std_logic;
 dataOut : out std_logic_vector(15 downto 0)
 
 
 );
end entity IntegratorCLPD;
architecture RTL of IntegratorCLPD is
--Signals and components go here
component Counter is
generic (N : integer);
port(
 -- comparison variables
 pulse : in std_logic;
 reset : in std_logic;
 
 data : out std_logic_vector(N-1 downto 0)
 );
end component Counter;

component ShiftRegister is
generic (N : integer);
port(
	input: in std_logic;
	latch: in std_logic;
	data : out std_logic_vector(N-1 downto 0)
 );
end component ShiftRegister;

signal compareRegister : std_logic_vector(31 downto 0);
signal cycleCount : std_logic_vector(31 downto 0);
signal fvcCount : std_logic_vector(31 downto 0);
signal fvcCountReg : std_logic_vector(31 downto 0);
signal bitCount : std_logic_vector(4 downto 0) := "00000";
signal eq : std_logic;
signal teq : std_logic;
signal rst : std_logic;

begin

  rst <= eq or latch;
  
	-- instantiate the counters
	fvcCounter : Counter generic map (N => 32) port map( pulse => fvcIn, reset => eq, data => fvcCount);
	cycleCounter : Counter generic map (N => 32) port map( pulse => pulse, reset => eq, data => cycleCount);
	shiftCounter : Counter generic map (N => 5) port map( pulse => latch, reset=>'0', data=> bitCount);
	
	-- instantiate the shift register
	shiftReg : ShiftRegister generic map (N => 32) port map( input => dataIn, latch => latch, data => compareRegister);
	
	-- integeration time latching
	intTimeSet: process(bitCount, latch) 
	begin
			
			--if( rising_edge(latch) ) then
			   -- loaded flag
		    if( bitCount = "11111" ) then
				    loaded <= '1';
		    else
				    loaded <= '0';
		    end if;
			--end if;

			
	end process;
	
	-- process to check for equality
	eqCheck: process( cycleCount, compareRegister )
	
	begin
		if( cycleCount = compareRegister ) then
			teq <= '1';
		else
			teq <= '0';
		end if;
		
	end process;
	
	-- process to latch the count register
	countLatch: process ( eq )
	
	begin
	
		if( rising_edge( eq ) ) then
			fvcCountReg <= fvcCount;
		end if;
		
	end process;

	-- process for muxing
	muxing: process( wordSelect, fvcCountReg )
	
	begin
		
		if( wordSelect = '0' ) then
			dataOut <= fvcCountReg(15 downto 0);
		else
			dataOut <= fvcCountReg(31 downto 16);
		end if;
		
	end process;
	
	-- process for eq latching
	eqLatch: process(pulse)
	
	begin
	
		if( rising_edge(pulse) ) then
			eq <= teq;
		end if;
			
	end process;
	
	-- link the eq and output
	output <= eq;
	
end architecture RTL;