<stg><name>conv1</name>


<trans_list>

<trans id="363" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="3" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="14" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="26" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2966" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="35" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2966" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="47" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="56" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="57" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="58" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="60" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3028" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="60" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3028" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="61" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="63" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="63" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="65" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="65" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="68" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="73" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="74" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %h = alloca i32 1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %conv1_biases, void @empty_23, i32 0, i32 0, void @empty_10, i32 4294967295, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_14, void @empty_3, void @empty_10, i32 16, i32 16, i32 256, i32 256, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %w1, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_13, void @empty_3, void @empty_10, i32 16, i32 16, i32 256, i32 256, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i1, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_25, void @empty_3, void @empty_10, i32 16, i32 16, i32 256, i32 256, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln24 = specmemcore void @_ssdm_op_SpecMemCore, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln24"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln24 = specmemcore void @_ssdm_op_SpecMemCore, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln24"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln24 = specmemcore void @_ssdm_op_SpecMemCore, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln24"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:8 %output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap

]]></Node>
<StgValue><ssdm name="output_ftmap_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:9 %conv1_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv1_weights

]]></Node>
<StgValue><ssdm name="conv1_weights_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap

]]></Node>
<StgValue><ssdm name="input_ftmap_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:11 %trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %conv1_weights_read, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="63">
<![CDATA[
entry:12 %sext_ln33 = sext i63 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln33"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
entry:13 %w1_addr = getelementptr i16 %w1, i64 %sext_ln33

]]></Node>
<StgValue><ssdm name="w1_addr"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:14 %store_ln29 = store i8 0, i8 %h

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
entry:15 %br_ln29 = br void %TILE_OUT

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
TILE_OUT:0 %h_4 = load i8 %h

]]></Node>
<StgValue><ssdm name="h_4"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
TILE_OUT:1 %icmp_ln29 = icmp_eq  i8 %h_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
TILE_OUT:2 %br_ln29 = br i1 %icmp_ln29, void %TILE_OUT.split, void %for.end152

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="8">
<![CDATA[
TILE_OUT.split:0 %zext_ln131 = zext i8 %h_4

]]></Node>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
TILE_OUT.split:1 %speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln29"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
TILE_OUT.split:2 %specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
TILE_OUT.split:3 %br_ln88 = br void %PAD.i

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0">
<![CDATA[
for.end152:0 %ret_ln67 = ret

]]></Node>
<StgValue><ssdm name="ret_ln67"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
PAD.i:0 %bh = phi i5 %add_ln88, void %for.inc42.i, i5 0, void %TILE_OUT.split

]]></Node>
<StgValue><ssdm name="bh"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
PAD.i:1 %phi_mul = phi i11 %add_ln88_1, void %for.inc42.i, i11 0, void %TILE_OUT.split

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
PAD.i:2 %add_ln88_1 = add i11 %phi_mul, i11 88

]]></Node>
<StgValue><ssdm name="add_ln88_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="5">
<![CDATA[
PAD.i:3 %zext_ln88 = zext i5 %bh

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
PAD.i:4 %icmp_ln88 = icmp_eq  i5 %bh, i5 23

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
PAD.i:5 %add_ln88 = add i5 %bh, i5 1

]]></Node>
<StgValue><ssdm name="add_ln88"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
PAD.i:6 %br_ln88 = br i1 %icmp_ln88, void %PAD.i.split, void %_Z20load_input_buffer_c1PA23_A263_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_ii.exit

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
PAD.i.split:2 %add_ln92 = add i6 %zext_ln88, i6 60

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="6">
<![CDATA[
PAD.i.split:3 %sext_ln92 = sext i6 %add_ln92

]]></Node>
<StgValue><ssdm name="sext_ln92"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
PAD.i.split:4 %add_ln92_1 = add i10 %sext_ln92, i10 %zext_ln131

]]></Node>
<StgValue><ssdm name="add_ln92_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
PAD.i.split:5 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln92_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
PAD.i.split:6 %icmp_ln56 = icmp_sgt  i10 %add_ln92_1, i10 254

]]></Node>
<StgValue><ssdm name="icmp_ln56"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
PAD.i.split:7 %tmp_293 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln92_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
PAD.i.split:8 %select_ln55 = select i1 %tmp_293, i10 0, i10 254

]]></Node>
<StgValue><ssdm name="select_ln55"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
PAD.i.split:9 %or_ln55 = or i1 %tmp, i1 %icmp_ln56

]]></Node>
<StgValue><ssdm name="or_ln55"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
PAD.i.split:10 %hclamp = select i1 %or_ln55, i10 %select_ln55, i10 %add_ln92_1

]]></Node>
<StgValue><ssdm name="hclamp"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
PAD.i.split:11 %shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %hclamp, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
PAD.i.split:12 %shl_ln100_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %hclamp, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln100_1"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="20" op_0_bw="12">
<![CDATA[
PAD.i.split:13 %sext_ln100_1 = sext i12 %shl_ln100_1

]]></Node>
<StgValue><ssdm name="sext_ln100_1"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
PAD.i.split:14 %sub_ln100 = sub i20 %shl_ln, i20 %sext_ln100_1

]]></Node>
<StgValue><ssdm name="sub_ln100"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="20">
<![CDATA[
PAD.i.split:15 %sext_ln100_2 = sext i20 %sub_ln100

]]></Node>
<StgValue><ssdm name="sext_ln100_2"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
PAD.i.split:16 %add_ln100 = add i64 %sext_ln100_2, i64 %input_ftmap_read

]]></Node>
<StgValue><ssdm name="add_ln100"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
PAD.i.split:17 %trunc_ln100_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln100, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln100_1"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="62">
<![CDATA[
PAD.i.split:18 %sext_ln100 = sext i62 %trunc_ln100_1

]]></Node>
<StgValue><ssdm name="sext_ln100"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
PAD.i.split:19 %i1_addr = getelementptr i32 %i1, i64 %sext_ln100

]]></Node>
<StgValue><ssdm name="i1_addr"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
PAD.i.split:23 %add_ln101 = add i64 %add_ln100, i64 1016

]]></Node>
<StgValue><ssdm name="add_ln101"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
PAD.i.split:24 %trunc_ln101_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln101, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln101_1"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="62">
<![CDATA[
PAD.i.split:25 %sext_ln101 = sext i62 %trunc_ln101_1

]]></Node>
<StgValue><ssdm name="sext_ln101"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
PAD.i.split:26 %i1_addr_1 = getelementptr i32 %i1, i64 %sext_ln101

]]></Node>
<StgValue><ssdm name="i1_addr_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="128" st_id="4" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.split:20 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="129" st_id="5" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.split:20 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.split:27 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="131" st_id="6" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.split:20 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.split:27 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="133" st_id="7" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.split:20 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.split:27 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="135" st_id="8" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.split:20 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.split:27 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="137" st_id="9" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.split:20 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.split:27 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="139" st_id="10" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.split:20 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.split:27 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="141" st_id="11" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
PAD.i.split:20 %i1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_req"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.split:27 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="143" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
PAD.i.split:21 %i1_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr

]]></Node>
<StgValue><ssdm name="i1_addr_read_1"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="32">
<![CDATA[
PAD.i.split:22 %trunc_ln100 = trunc i32 %i1_addr_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln100"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
PAD.i.split:27 %i1_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i1_addr_1, i32 1

]]></Node>
<StgValue><ssdm name="i1_load_1_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
PAD.i.split:0 %speclooptripcount_ln88 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 23, i64 23, i64 23

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln88"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
PAD.i.split:1 %specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln88"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
PAD.i.split:28 %i1_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i1_addr_1

]]></Node>
<StgValue><ssdm name="i1_addr_1_read"/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="32">
<![CDATA[
PAD.i.split:29 %trunc_ln101 = trunc i32 %i1_addr_1_read

]]></Node>
<StgValue><ssdm name="trunc_ln101"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
PAD.i.split:30 %br_ln98 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
for.inc.i:0 %p = phi i3 %add_ln98, void %for.inc.i.split, i3 0, void %PAD.i.split

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i:1 %tmp_187_cast = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %phi_mul, i32 3, i32 10

]]></Node>
<StgValue><ssdm name="tmp_187_cast"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
for.inc.i:2 %tmp_188 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_187_cast, i3 %p

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i:3 %zext_ln100 = zext i11 %tmp_188

]]></Node>
<StgValue><ssdm name="zext_ln100"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i:4 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1464 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %zext_ln100

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1464"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="3">
<![CDATA[
for.inc.i:5 %zext_ln98 = zext i3 %p

]]></Node>
<StgValue><ssdm name="zext_ln98"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i:6 %icmp_ln98 = icmp_eq  i3 %p, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln98"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.i:7 %add_ln98 = add i3 %p, i3 1

]]></Node>
<StgValue><ssdm name="add_ln98"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:8 %br_ln98 = br i1 %icmp_ln98, void %for.inc.i.split, void %for.end.i

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.split:2 %add_ln101_1 = add i9 %zext_ln98, i9 259

]]></Node>
<StgValue><ssdm name="add_ln101_1"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="13" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.split:3 %urem_ln101 = urem i9 %add_ln101_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln101"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
for.inc.i.split:8 %store_ln100 = store i24 %trunc_ln100, i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1464

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="163" st_id="15" stage="12" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.split:3 %urem_ln101 = urem i9 %add_ln101_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln101"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="164" st_id="16" stage="11" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.split:3 %urem_ln101 = urem i9 %add_ln101_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln101"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="165" st_id="17" stage="10" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.split:3 %urem_ln101 = urem i9 %add_ln101_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln101"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="166" st_id="18" stage="9" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.split:3 %urem_ln101 = urem i9 %add_ln101_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln101"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="167" st_id="19" stage="8" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.split:3 %urem_ln101 = urem i9 %add_ln101_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln101"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="168" st_id="20" stage="7" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.split:3 %urem_ln101 = urem i9 %add_ln101_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln101"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="169" st_id="21" stage="6" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.split:3 %urem_ln101 = urem i9 %add_ln101_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln101"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="170" st_id="22" stage="5" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.split:3 %urem_ln101 = urem i9 %add_ln101_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln101"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="171" st_id="23" stage="4" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.split:3 %urem_ln101 = urem i9 %add_ln101_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln101"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="172" st_id="24" stage="3" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.split:3 %urem_ln101 = urem i9 %add_ln101_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln101"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="173" st_id="25" stage="2" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.split:3 %urem_ln101 = urem i9 %add_ln101_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln101"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="174" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:0 %speclooptripcount_ln98 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln98"/></StgValue>
</operation>

<operation id="175" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:1 %specloopname_ln98 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32

]]></Node>
<StgValue><ssdm name="specloopname_ln98"/></StgValue>
</operation>

<operation id="176" st_id="26" stage="1" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.split:3 %urem_ln101 = urem i9 %add_ln101_1, i9 88

]]></Node>
<StgValue><ssdm name="urem_ln101"/></StgValue>
</operation>

<operation id="177" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="9">
<![CDATA[
for.inc.i.split:4 %zext_ln101 = zext i9 %urem_ln101

]]></Node>
<StgValue><ssdm name="zext_ln101"/></StgValue>
</operation>

<operation id="178" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i.split:5 %add_ln101_2 = add i11 %phi_mul, i11 %zext_ln101

]]></Node>
<StgValue><ssdm name="add_ln101_2"/></StgValue>
</operation>

<operation id="179" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i.split:6 %zext_ln101_1 = zext i11 %add_ln101_2

]]></Node>
<StgValue><ssdm name="zext_ln101_1"/></StgValue>
</operation>

<operation id="180" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:7 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1465 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %zext_ln101_1

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1465"/></StgValue>
</operation>

<operation id="181" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
for.inc.i.split:9 %store_ln101 = store i24 %trunc_ln101, i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1465

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="182" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:10 %br_ln98 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="183" st_id="27" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.i:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="184" st_id="28" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.i:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="185" st_id="29" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.i:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="186" st_id="30" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.i:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="187" st_id="31" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.i:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="188" st_id="32" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.i:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="189" st_id="33" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.i:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="190" st_id="34" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end.i:0 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i1_addr, i32 255

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="191" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
for.end.i:1 %br_ln105 = br void %load-store-loop.i

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="192" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
load-store-loop.i:0 %loop_index_i = phi i8 0, void %for.end.i, i8 %empty_397, void %.exit

]]></Node>
<StgValue><ssdm name="loop_index_i"/></StgValue>
</operation>

<operation id="193" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="8">
<![CDATA[
load-store-loop.i:1 %loop_index_i_cast = zext i8 %loop_index_i

]]></Node>
<StgValue><ssdm name="loop_index_i_cast"/></StgValue>
</operation>

<operation id="194" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.i:2 %exitcond2966 = icmp_eq  i8 %loop_index_i, i8 255

]]></Node>
<StgValue><ssdm name="exitcond2966"/></StgValue>
</operation>

<operation id="195" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.i:3 %empty_397 = add i8 %loop_index_i, i8 1

]]></Node>
<StgValue><ssdm name="empty_397"/></StgValue>
</operation>

<operation id="196" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop.i:4 %br_ln0 = br i1 %exitcond2966, void %load-store-loop.i.split, void %for.inc42.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="197" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.split:3 %arrayidx36612_sum_i = add i9 %loop_index_i_cast, i9 4

]]></Node>
<StgValue><ssdm name="arrayidx36612_sum_i"/></StgValue>
</operation>

<operation id="198" st_id="35" stage="13" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.split:4 %empty_399 = urem i9 %arrayidx36612_sum_i, i9 88

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>

<operation id="199" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="19" op_0_bw="9">
<![CDATA[
load-store-loop.i.split:11 %arrayidx36612_sum_i_cast = zext i9 %arrayidx36612_sum_i

]]></Node>
<StgValue><ssdm name="arrayidx36612_sum_i_cast"/></StgValue>
</operation>

<operation id="200" st_id="35" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
load-store-loop.i.split:12 %mul = mul i19 %arrayidx36612_sum_i_cast, i19 745

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="201" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2966" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="2" op_0_bw="2" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.i.split:13 %p_cast = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul, i32 16, i32 17

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="202" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2966" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
for.inc42.i:0 %br_ln88 = br void %PAD.i

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="203" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
load-store-loop.i.split:1 %i1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %i1_addr

]]></Node>
<StgValue><ssdm name="i1_addr_read"/></StgValue>
</operation>

<operation id="204" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="32">
<![CDATA[
load-store-loop.i.split:2 %empty_398 = trunc i32 %i1_addr_read

]]></Node>
<StgValue><ssdm name="empty_398"/></StgValue>
</operation>

<operation id="205" st_id="36" stage="12" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.split:4 %empty_399 = urem i9 %arrayidx36612_sum_i, i9 88

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="206" st_id="37" stage="11" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.split:4 %empty_399 = urem i9 %arrayidx36612_sum_i, i9 88

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="207" st_id="38" stage="10" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.split:4 %empty_399 = urem i9 %arrayidx36612_sum_i, i9 88

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="208" st_id="39" stage="9" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.split:4 %empty_399 = urem i9 %arrayidx36612_sum_i, i9 88

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="209" st_id="40" stage="8" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.split:4 %empty_399 = urem i9 %arrayidx36612_sum_i, i9 88

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="210" st_id="41" stage="7" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.split:4 %empty_399 = urem i9 %arrayidx36612_sum_i, i9 88

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="211" st_id="42" stage="6" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.split:4 %empty_399 = urem i9 %arrayidx36612_sum_i, i9 88

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="212" st_id="43" stage="5" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.split:4 %empty_399 = urem i9 %arrayidx36612_sum_i, i9 88

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="213" st_id="44" stage="4" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.split:4 %empty_399 = urem i9 %arrayidx36612_sum_i, i9 88

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="214" st_id="45" stage="3" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.split:4 %empty_399 = urem i9 %arrayidx36612_sum_i, i9 88

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="215" st_id="46" stage="2" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.split:4 %empty_399 = urem i9 %arrayidx36612_sum_i, i9 88

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="216" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop.i.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="217" st_id="47" stage="1" lat="13">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.split:4 %empty_399 = urem i9 %arrayidx36612_sum_i, i9 88

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>

<operation id="218" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="9">
<![CDATA[
load-store-loop.i.split:5 %p_cast4960 = zext i9 %empty_399

]]></Node>
<StgValue><ssdm name="p_cast4960"/></StgValue>
</operation>

<operation id="219" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
load-store-loop.i.split:6 %empty_400 = add i11 %phi_mul, i11 %p_cast4960

]]></Node>
<StgValue><ssdm name="empty_400"/></StgValue>
</operation>

<operation id="220" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="11">
<![CDATA[
load-store-loop.i.split:7 %p_cast4966 = zext i11 %empty_400

]]></Node>
<StgValue><ssdm name="p_cast4966"/></StgValue>
</operation>

<operation id="221" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.i.split:8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1466 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i64 0, i64 %p_cast4966

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1466"/></StgValue>
</operation>

<operation id="222" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.i.split:9 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1467 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i64 0, i64 %p_cast4966

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1467"/></StgValue>
</operation>

<operation id="223" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.i.split:10 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1468 = getelementptr i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i64 0, i64 %p_cast4966

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1468"/></StgValue>
</operation>

<operation id="224" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
load-store-loop.i.split:14 %switch_ln0 = switch i2 %p_cast, void %.case.2, i2 0, void %.case.0, i2 1, void %.case.1

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="225" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
.case.1:0 %store_ln100 = store i24 %empty_398, i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1467

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="226" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
.case.1:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="227" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
.case.0:0 %store_ln100 = store i24 %empty_398, i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1466

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="228" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
.case.0:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="229" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_cast" val="!0"/>
<literal name="p_cast" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
.case.2:0 %store_ln100 = store i24 %empty_398, i11 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1468

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="230" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_cast" val="!0"/>
<literal name="p_cast" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
.case.2:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="231" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
.exit:0 %br_ln0 = br void %load-store-loop.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="232" st_id="48" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_Z20load_input_buffer_c1PA23_A263_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_ii.exit:0 %empty_401 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr, i32 5184

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="233" st_id="49" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_Z20load_input_buffer_c1PA23_A263_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_ii.exit:0 %empty_401 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr, i32 5184

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="234" st_id="50" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_Z20load_input_buffer_c1PA23_A263_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_ii.exit:0 %empty_401 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr, i32 5184

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="235" st_id="51" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_Z20load_input_buffer_c1PA23_A263_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_ii.exit:0 %empty_401 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr, i32 5184

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="236" st_id="52" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_Z20load_input_buffer_c1PA23_A263_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_ii.exit:0 %empty_401 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr, i32 5184

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="237" st_id="53" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_Z20load_input_buffer_c1PA23_A263_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_ii.exit:0 %empty_401 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr, i32 5184

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="238" st_id="54" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_Z20load_input_buffer_c1PA23_A263_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_ii.exit:0 %empty_401 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr, i32 5184

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="239" st_id="55" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_Z20load_input_buffer_c1PA23_A263_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_ii.exit:0 %empty_401 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %w1_addr, i32 5184

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>

<operation id="240" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="18" op_0_bw="18" op_1_bw="8" op_2_bw="10">
<![CDATA[
_Z20load_input_buffer_c1PA23_A263_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_ii.exit:1 %p_shl2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %h_4, i10 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="241" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="19" op_0_bw="18">
<![CDATA[
_Z20load_input_buffer_c1PA23_A263_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_ii.exit:2 %p_shl2_cast = zext i18 %p_shl2

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="242" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
_Z20load_input_buffer_c1PA23_A263_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_ii.exit:3 %p_shl3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %h_4, i2 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="243" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="19" op_0_bw="10">
<![CDATA[
_Z20load_input_buffer_c1PA23_A263_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_ii.exit:4 %p_shl3_cast = zext i10 %p_shl3

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="244" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_Z20load_input_buffer_c1PA23_A263_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_ii.exit:5 %empty_402 = sub i19 %p_shl2_cast, i19 %p_shl3_cast

]]></Node>
<StgValue><ssdm name="empty_402"/></StgValue>
</operation>

<operation id="245" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="19">
<![CDATA[
_Z20load_input_buffer_c1PA23_A263_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_ii.exit:6 %sext_ln33_1 = sext i19 %empty_402

]]></Node>
<StgValue><ssdm name="sext_ln33_1"/></StgValue>
</operation>

<operation id="246" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
_Z20load_input_buffer_c1PA23_A263_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_ii.exit:7 %br_ln33 = br void %OUT

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="247" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
OUT:0 %indvar = phi i4 %add_ln33_1, void %for.body8.i.i.preheader, i4 0, void %_Z20load_input_buffer_c1PA23_A263_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_ii.exit

]]></Node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="248" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
OUT:1 %out = phi i7 %add_ln33, void %for.body8.i.i.preheader, i7 0, void %_Z20load_input_buffer_c1PA23_A263_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_A255_S2_ii.exit

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="249" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
OUT:2 %icmp_ln33 = icmp_eq  i4 %indvar, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="250" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
OUT:3 %add_ln33_1 = add i4 %indvar, i4 1

]]></Node>
<StgValue><ssdm name="add_ln33_1"/></StgValue>
</operation>

<operation id="251" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
OUT:4 %br_ln33 = br i1 %icmp_ln33, void %OUT.split, void %for.inc147

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="252" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="7">
<![CDATA[
OUT.split:0 %trunc_ln130 = trunc i7 %out

]]></Node>
<StgValue><ssdm name="trunc_ln130"/></StgValue>
</operation>

<operation id="253" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
OUT.split:1 %speclooptripcount_ln33 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln33"/></StgValue>
</operation>

<operation id="254" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
OUT.split:2 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="255" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
OUT.split:3 %br_ln115 = br void %IN.i

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="256" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc147:0 %add_ln29 = add i8 %h_4, i8 15

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="257" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc147:1 %store_ln29 = store i8 %add_ln29, i8 %h

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="258" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
for.inc147:2 %br_ln29 = br void %TILE_OUT

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="259" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
IN.i:0 %bout = phi i4 %add_ln115, void %for.inc23.i, i4 0, void %OUT.split

]]></Node>
<StgValue><ssdm name="bout"/></StgValue>
</operation>

<operation id="260" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
IN.i:1 %phi_mul4851 = phi i8 %add_ln115_1, void %for.inc23.i, i8 0, void %OUT.split

]]></Node>
<StgValue><ssdm name="phi_mul4851"/></StgValue>
</operation>

<operation id="261" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
IN.i:2 %phi_urem = phi i4 %select_ln115, void %for.inc23.i, i4 0, void %OUT.split

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="262" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
IN.i:3 %add_ln115_1 = add i8 %phi_mul4851, i8 22

]]></Node>
<StgValue><ssdm name="add_ln115_1"/></StgValue>
</operation>

<operation id="263" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
IN.i:4 %icmp_ln115 = icmp_eq  i4 %bout, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln115"/></StgValue>
</operation>

<operation id="264" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
IN.i:5 %add_ln115 = add i4 %bout, i4 1

]]></Node>
<StgValue><ssdm name="add_ln115"/></StgValue>
</operation>

<operation id="265" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
IN.i:6 %br_ln115 = br i1 %icmp_ln115, void %IN.i.split, void %for.body104.preheader

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="266" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
IN.i.split:0 %speclooptripcount_ln115 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln115"/></StgValue>
</operation>

<operation id="267" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
IN.i.split:1 %specloopname_ln115 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln115"/></StgValue>
</operation>

<operation id="268" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
IN.i.split:2 %tmp_294 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul4851, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="269" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="1" op_3_bw="2">
<![CDATA[
IN.i.split:3 %tmp_295 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i2, i2 %tmp_294, i1 0, i2 %tmp_294

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="270" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="5">
<![CDATA[
IN.i.split:4 %empty_403 = zext i5 %tmp_295

]]></Node>
<StgValue><ssdm name="empty_403"/></StgValue>
</operation>

<operation id="271" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="2" op_0_bw="4">
<![CDATA[
IN.i.split:5 %trunc_ln115 = trunc i4 %phi_urem

]]></Node>
<StgValue><ssdm name="trunc_ln115"/></StgValue>
</operation>

<operation id="272" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
IN.i.split:6 %br_ln117 = br void %for.body8.i

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="273" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="32" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="32">
<![CDATA[
for.body104.preheader:0 %call_ln0 = call void @conv1_Pipeline_OUT_ROW_COL, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="274" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
for.body8.i:0 %k = phi i4 %add_ln117, void %for.inc.i271, i4 0, void %IN.i.split

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="275" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="4">
<![CDATA[
for.body8.i:1 %k_cast = zext i4 %k

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="276" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.i:2 %empty_404 = add i8 %empty_403, i8 %k_cast

]]></Node>
<StgValue><ssdm name="empty_404"/></StgValue>
</operation>

<operation id="277" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.i:3 %empty_405 = shl i8 %empty_404, i8 3

]]></Node>
<StgValue><ssdm name="empty_405"/></StgValue>
</operation>

<operation id="278" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.i:4 %empty_406 = add i8 %empty_405, i8 %empty_404

]]></Node>
<StgValue><ssdm name="empty_406"/></StgValue>
</operation>

<operation id="279" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body8.i:5 %icmp_ln117 = icmp_eq  i4 %k, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln117"/></StgValue>
</operation>

<operation id="280" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body8.i:6 %add_ln117 = add i4 %k, i4 1

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="281" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.i:7 %br_ln117 = br i1 %icmp_ln117, void %for.body8.i.split, void %for.inc23.i

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>

<operation id="282" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body8.i.split:0 %speclooptripcount_ln117 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln117"/></StgValue>
</operation>

<operation id="283" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body8.i.split:1 %specloopname_ln117 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln117"/></StgValue>
</operation>

<operation id="284" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
for.body8.i.split:2 %br_ln121 = br void %load-store-loop.i269

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="285" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc23.i:0 %add_ln115_2 = add i4 %phi_urem, i4 1

]]></Node>
<StgValue><ssdm name="add_ln115_2"/></StgValue>
</operation>

<operation id="286" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc23.i:1 %icmp_ln115_1 = icmp_ult  i4 %add_ln115_2, i4 3

]]></Node>
<StgValue><ssdm name="icmp_ln115_1"/></StgValue>
</operation>

<operation id="287" st_id="58" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc23.i:2 %select_ln115 = select i1 %icmp_ln115_1, i4 %add_ln115_2, i4 0

]]></Node>
<StgValue><ssdm name="select_ln115"/></StgValue>
</operation>

<operation id="288" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln117" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
for.inc23.i:3 %br_ln115 = br void %IN.i

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="289" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
load-store-loop.i269:0 %loop_index_i268 = phi i4 0, void %for.body8.i.split, i4 %empty_408, void %.exit16

]]></Node>
<StgValue><ssdm name="loop_index_i268"/></StgValue>
</operation>

<operation id="290" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="4">
<![CDATA[
load-store-loop.i269:1 %loop_index_i268_cast4961 = zext i4 %loop_index_i268

]]></Node>
<StgValue><ssdm name="loop_index_i268_cast4961"/></StgValue>
</operation>

<operation id="291" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.i269:2 %empty_407 = add i8 %empty_406, i8 %loop_index_i268_cast4961

]]></Node>
<StgValue><ssdm name="empty_407"/></StgValue>
</operation>

<operation id="292" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop.i269:7 %exitcond3028 = icmp_eq  i4 %loop_index_i268, i4 9

]]></Node>
<StgValue><ssdm name="exitcond3028"/></StgValue>
</operation>

<operation id="293" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
load-store-loop.i269:8 %empty_408 = add i4 %loop_index_i268, i4 1

]]></Node>
<StgValue><ssdm name="empty_408"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="294" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="8">
<![CDATA[
load-store-loop.i269:3 %p_cast4968 = zext i8 %empty_407

]]></Node>
<StgValue><ssdm name="p_cast4968"/></StgValue>
</operation>

<operation id="295" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.i269:4 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1469 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i64 0, i64 %p_cast4968

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1469"/></StgValue>
</operation>

<operation id="296" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.i269:5 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1470 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i64 0, i64 %p_cast4968

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1470"/></StgValue>
</operation>

<operation id="297" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.i269:6 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1471 = getelementptr i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i64 0, i64 %p_cast4968

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1471"/></StgValue>
</operation>

<operation id="298" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop.i269:9 %br_ln0 = br i1 %exitcond3028, void %load-store-loop.i269.split, void %for.inc.i271

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="299" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3028" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop.i269.split:0 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="300" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3028" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
load-store-loop.i269.split:1 %w1_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %w1_addr

]]></Node>
<StgValue><ssdm name="w1_addr_read"/></StgValue>
</operation>

<operation id="301" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3028" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="16">
<![CDATA[
load-store-loop.i269.split:2 %empty_409 = trunc i16 %w1_addr_read

]]></Node>
<StgValue><ssdm name="empty_409"/></StgValue>
</operation>

<operation id="302" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3028" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
load-store-loop.i269.split:3 %switch_ln115 = switch i2 %trunc_ln115, void %.case.219, i2 0, void %.case.017, i2 1, void %.case.118

]]></Node>
<StgValue><ssdm name="switch_ln115"/></StgValue>
</operation>

<operation id="303" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3028" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i271:0 %br_ln117 = br void %for.body8.i

]]></Node>
<StgValue><ssdm name="br_ln117"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="304" st_id="61" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="12" op_1_bw="8">
<![CDATA[
.case.118:0 %store_ln33 = store i12 %empty_409, i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1470

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="305" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
.case.118:1 %br_ln0 = br void %.exit16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="306" st_id="61" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="12" op_1_bw="8">
<![CDATA[
.case.017:0 %store_ln33 = store i12 %empty_409, i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1469

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="307" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln115" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
.case.017:1 %br_ln0 = br void %.exit16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="308" st_id="61" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln115" val="!0"/>
<literal name="trunc_ln115" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="12" op_1_bw="8">
<![CDATA[
.case.219:0 %store_ln33 = store i12 %empty_409, i8 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1471

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="309" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln115" val="!0"/>
<literal name="trunc_ln115" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
.case.219:1 %br_ln0 = br void %.exit16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="310" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
.exit16:0 %br_ln0 = br void %load-store-loop.i269

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="311" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="32" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="32">
<![CDATA[
for.body104.preheader:0 %call_ln0 = call void @conv1_Pipeline_OUT_ROW_COL, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_5, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_4, i12 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_3, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_2, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_1, i24 %p_ZZ5conv1PA255_A255_8ap_fixedILi24ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA1_A9_A9_s, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="312" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
for.body104.preheader:1 %br_ln134 = br void %BH.i

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="313" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
BH.i:0 %bout_1 = phi i4 %add_ln134, void %for.inc48.i, i4 0, void %for.body104.preheader

]]></Node>
<StgValue><ssdm name="bout_1"/></StgValue>
</operation>

<operation id="314" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
BH.i:1 %icmp_ln134 = icmp_eq  i4 %bout_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln134"/></StgValue>
</operation>

<operation id="315" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
BH.i:2 %add_ln134 = add i4 %bout_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="316" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
BH.i:3 %br_ln134 = br i1 %icmp_ln134, void %BH.i.split, void %for.body8.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="317" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="4">
<![CDATA[
BH.i.split:4 %zext_ln134 = zext i4 %bout_1

]]></Node>
<StgValue><ssdm name="zext_ln134"/></StgValue>
</operation>

<operation id="318" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
BH.i.split:7 %empty_410 = add i6 %zext_ln134, i6 %trunc_ln130

]]></Node>
<StgValue><ssdm name="empty_410"/></StgValue>
</operation>

<operation id="319" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="6">
<![CDATA[
BH.i.split:8 %p_cast16 = zext i6 %empty_410

]]></Node>
<StgValue><ssdm name="p_cast16"/></StgValue>
</operation>

<operation id="320" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="24" op_0_bw="6">
<![CDATA[
BH.i.split:9 %p_cast8 = zext i6 %empty_410

]]></Node>
<StgValue><ssdm name="p_cast8"/></StgValue>
</operation>

<operation id="321" st_id="63" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
BH.i.split:10 %empty_411 = mul i24 %p_cast8, i24 260100

]]></Node>
<StgValue><ssdm name="empty_411"/></StgValue>
</operation>

<operation id="322" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="24">
<![CDATA[
BH.i.split:11 %p_cast17 = zext i24 %empty_411

]]></Node>
<StgValue><ssdm name="p_cast17"/></StgValue>
</operation>

<operation id="323" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BH.i.split:12 %tmp3 = add i64 %p_cast17, i64 %output_ftmap_read

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="324" st_id="63" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
BH.i.split:13 %empty_412 = add i64 %tmp3, i64 %sext_ln33_1

]]></Node>
<StgValue><ssdm name="empty_412"/></StgValue>
</operation>

<operation id="325" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
BH.i.split:14 %conv1_biases_addr = getelementptr i10 %conv1_biases, i64 0, i64 %p_cast16

]]></Node>
<StgValue><ssdm name="conv1_biases_addr"/></StgValue>
</operation>

<operation id="326" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="6">
<![CDATA[
BH.i.split:15 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="327" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
BH.i.split:17 %trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_412, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="328" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body8.i.i.preheader:0 %call_ln0 = call void @conv1_Pipeline_CLEAR_BH_BW, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="329" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body8.i.i.preheader:1 %add_ln33 = add i7 %out, i7 8

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="330" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="4">
<![CDATA[
BH.i.split:0 %zext_ln135 = zext i4 %bout_1

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="331" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="3" op_0_bw="4">
<![CDATA[
BH.i.split:1 %trunc_ln141 = trunc i4 %bout_1

]]></Node>
<StgValue><ssdm name="trunc_ln141"/></StgValue>
</operation>

<operation id="332" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
BH.i.split:2 %tmp_231_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln141, i4 0

]]></Node>
<StgValue><ssdm name="tmp_231_cast"/></StgValue>
</operation>

<operation id="333" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
BH.i.split:3 %sub_ln135 = sub i7 %tmp_231_cast, i7 %zext_ln135

]]></Node>
<StgValue><ssdm name="sub_ln135"/></StgValue>
</operation>

<operation id="334" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
BH.i.split:5 %speclooptripcount_ln134 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln134"/></StgValue>
</operation>

<operation id="335" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
BH.i.split:6 %specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln134"/></StgValue>
</operation>

<operation id="336" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="6">
<![CDATA[
BH.i.split:15 %conv1_biases_load = load i6 %conv1_biases_addr

]]></Node>
<StgValue><ssdm name="conv1_biases_load"/></StgValue>
</operation>

<operation id="337" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="30" op_0_bw="30" op_1_bw="10" op_2_bw="20">
<![CDATA[
BH.i.split:16 %shl_ln7 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i20, i10 %conv1_biases_load, i20 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="338" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="62">
<![CDATA[
BH.i.split:18 %sext_ln135 = sext i62 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln135"/></StgValue>
</operation>

<operation id="339" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
BH.i.split:19 %i2_addr = getelementptr i32 %i2, i64 %sext_ln135

]]></Node>
<StgValue><ssdm name="i2_addr"/></StgValue>
</operation>

<operation id="340" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
BH.i.split:20 %empty_413 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i2_addr, i32 3825

]]></Node>
<StgValue><ssdm name="empty_413"/></StgValue>
</operation>

<operation id="341" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0">
<![CDATA[
BH.i.split:21 %br_ln135 = br void %RELU.i

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="342" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
RELU.i:0 %bh_1 = phi i4 %add_ln135, void %RELU.i.split, i4 0, void %BH.i.split

]]></Node>
<StgValue><ssdm name="bh_1"/></StgValue>
</operation>

<operation id="343" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
RELU.i:1 %icmp_ln135 = icmp_eq  i4 %bh_1, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln135"/></StgValue>
</operation>

<operation id="344" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
RELU.i:2 %add_ln135 = add i4 %bh_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln135"/></StgValue>
</operation>

<operation id="345" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
RELU.i:3 %br_ln135 = br i1 %icmp_ln135, void %RELU.i.split, void %for.inc48.i

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>

<operation id="346" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="4">
<![CDATA[
RELU.i.split:0 %zext_ln135_1 = zext i4 %bh_1

]]></Node>
<StgValue><ssdm name="zext_ln135_1"/></StgValue>
</operation>

<operation id="347" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
RELU.i.split:1 %add_ln135_1 = add i7 %sub_ln135, i7 %zext_ln135_1

]]></Node>
<StgValue><ssdm name="add_ln135_1"/></StgValue>
</operation>

<operation id="348" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln135" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="30" op_3_bw="30" op_4_bw="32" op_5_bw="32" op_6_bw="0">
<![CDATA[
RELU.i.split:4 %call_ln135 = call void @conv1_Pipeline_RELU, i7 %add_ln135_1, i30 %shl_ln7, i30 %shl_ln7, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2

]]></Node>
<StgValue><ssdm name="call_ln135"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="349" st_id="66" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="30" op_3_bw="30" op_4_bw="32" op_5_bw="32" op_6_bw="0">
<![CDATA[
RELU.i.split:4 %call_ln135 = call void @conv1_Pipeline_RELU, i7 %add_ln135_1, i30 %shl_ln7, i30 %shl_ln7, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2

]]></Node>
<StgValue><ssdm name="call_ln135"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="350" st_id="67" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
RELU.i.split:5 %call_ln135 = call void @conv1_Pipeline_3, i32 %i2, i62 %trunc_ln3, i7 %add_ln135_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2

]]></Node>
<StgValue><ssdm name="call_ln135"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="351" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
RELU.i.split:2 %speclooptripcount_ln135 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln135"/></StgValue>
</operation>

<operation id="352" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
RELU.i.split:3 %specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln135"/></StgValue>
</operation>

<operation id="353" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="7" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
RELU.i.split:5 %call_ln135 = call void @conv1_Pipeline_3, i32 %i2, i62 %trunc_ln3, i7 %add_ln135_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2

]]></Node>
<StgValue><ssdm name="call_ln135"/></StgValue>
</operation>

<operation id="354" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
RELU.i.split:6 %br_ln135 = br void %RELU.i

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="355" st_id="69" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.inc48.i:0 %empty_414 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr

]]></Node>
<StgValue><ssdm name="empty_414"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="356" st_id="70" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.inc48.i:0 %empty_414 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr

]]></Node>
<StgValue><ssdm name="empty_414"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="357" st_id="71" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.inc48.i:0 %empty_414 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr

]]></Node>
<StgValue><ssdm name="empty_414"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="358" st_id="72" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.inc48.i:0 %empty_414 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr

]]></Node>
<StgValue><ssdm name="empty_414"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="359" st_id="73" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
for.inc48.i:0 %empty_414 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i2_addr

]]></Node>
<StgValue><ssdm name="empty_414"/></StgValue>
</operation>

<operation id="360" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
for.inc48.i:1 %br_ln134 = br void %BH.i

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="361" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body8.i.i.preheader:0 %call_ln0 = call void @conv1_Pipeline_CLEAR_BH_BW, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1, i32 %conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="362" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
for.body8.i.i.preheader:2 %br_ln33 = br void %OUT

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
