{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617256779353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617256779368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 01 16:59:39 2021 " "Processing started: Thu Apr 01 16:59:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617256779368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617256779368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exercise2 -c Exercise2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Exercise2 -c Exercise2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617256779368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617256779791 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617256779791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.v 5 5 " "Found 5 design units, including 5 entities, in source file pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyPipeline " "Found entity 1: MyPipeline" {  } { { "Pipeline.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617256787424 ""} { "Info" "ISGN_ENTITY_NAME" "2 Syn " "Found entity 2: Syn" {  } { { "Pipeline.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617256787424 ""} { "Info" "ISGN_ENTITY_NAME" "3 EdgeDetector " "Found entity 3: EdgeDetector" {  } { { "Pipeline.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617256787424 ""} { "Info" "ISGN_ENTITY_NAME" "4 MySevenSegmentDisplay " "Found entity 4: MySevenSegmentDisplay" {  } { { "Pipeline.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617256787424 ""} { "Info" "ISGN_ENTITY_NAME" "5 Pipeline " "Found entity 5: Pipeline" {  } { { "Pipeline.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617256787424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617256787424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_pipeline.v 3 3 " "Found 3 design units, including 3 entities, in source file test_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_Syn " "Found entity 1: test_Syn" {  } { { "test_Pipeline.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/test_Pipeline.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617256787424 ""} { "Info" "ISGN_ENTITY_NAME" "2 test_ED " "Found entity 2: test_ED" {  } { { "test_Pipeline.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/test_Pipeline.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617256787424 ""} { "Info" "ISGN_ENTITY_NAME" "3 test_Pipeline " "Found entity 3: test_Pipeline" {  } { { "test_Pipeline.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/test_Pipeline.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617256787424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617256787424 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pipeline " "Elaborating entity \"Pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617256787486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Syn Syn:sync " "Elaborating entity \"Syn\" for hierarchy \"Syn:sync\"" {  } { { "Pipeline.v" "sync" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617256787517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EdgeDetector EdgeDetector:enable " "Elaborating entity \"EdgeDetector\" for hierarchy \"EdgeDetector:enable\"" {  } { { "Pipeline.v" "enable" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617256787526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyPipeline MyPipeline:ppl " "Elaborating entity \"MyPipeline\" for hierarchy \"MyPipeline:ppl\"" {  } { { "Pipeline.v" "ppl" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617256787536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Pipeline.v(17) " "Verilog HDL assignment warning at Pipeline.v(17): truncated value with size 32 to match size of target (5)" {  } { { "Pipeline.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617256787536 "|Pipeline|MyPipeline:ppl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MySevenSegmentDisplay MySevenSegmentDisplay:Display4 " "Elaborating entity \"MySevenSegmentDisplay\" for hierarchy \"MySevenSegmentDisplay:Display4\"" {  } { { "Pipeline.v" "Display4" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617256787537 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MyPipeline:ppl\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MyPipeline:ppl\|Mult1\"" {  } { { "Pipeline.v" "Mult1" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1617256787709 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MyPipeline:ppl\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MyPipeline:ppl\|Mult0\"" {  } { { "Pipeline.v" "Mult0" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1617256787709 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1617256787709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyPipeline:ppl\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"MyPipeline:ppl\|lpm_mult:Mult1\"" {  } { { "Pipeline.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617256787771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyPipeline:ppl\|lpm_mult:Mult1 " "Instantiated megafunction \"MyPipeline:ppl\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617256787771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617256787771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617256787771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617256787771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617256787771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617256787771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617256787771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617256787771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617256787771 ""}  } { { "Pipeline.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617256787771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_oct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_oct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_oct " "Found entity 1: mult_oct" {  } { { "db/mult_oct.tdf" "" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/db/mult_oct.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617256787818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617256787818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyPipeline:ppl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MyPipeline:ppl\|lpm_mult:Mult0\"" {  } { { "Pipeline.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617256787834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyPipeline:ppl\|lpm_mult:Mult0 " "Instantiated megafunction \"MyPipeline:ppl\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617256787834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617256787834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617256787834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617256787834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617256787834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617256787834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617256787834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617256787834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617256787834 ""}  } { { "Pipeline.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617256787834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_u9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_u9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_u9t " "Found entity 1: mult_u9t" {  } { { "db/mult_u9t.tdf" "" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/db/mult_u9t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617256787881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617256787881 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "D0\[0\] GND " "Pin \"D0\[0\]\" is stuck at GND" {  } { { "Pipeline.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617256788021 "|Pipeline|D0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D0\[1\] GND " "Pin \"D0\[1\]\" is stuck at GND" {  } { { "Pipeline.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617256788021 "|Pipeline|D0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D0\[2\] GND " "Pin \"D0\[2\]\" is stuck at GND" {  } { { "Pipeline.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617256788021 "|Pipeline|D0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D0\[3\] GND " "Pin \"D0\[3\]\" is stuck at GND" {  } { { "Pipeline.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617256788021 "|Pipeline|D0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D0\[4\] GND " "Pin \"D0\[4\]\" is stuck at GND" {  } { { "Pipeline.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617256788021 "|Pipeline|D0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D0\[5\] GND " "Pin \"D0\[5\]\" is stuck at GND" {  } { { "Pipeline.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617256788021 "|Pipeline|D0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D0\[6\] VCC " "Pin \"D0\[6\]\" is stuck at VCC" {  } { { "Pipeline.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617256788021 "|Pipeline|D0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yy\[0\] GND " "Pin \"yy\[0\]\" is stuck at GND" {  } { { "Pipeline.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617256788021 "|Pipeline|yy[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yy\[1\] GND " "Pin \"yy\[1\]\" is stuck at GND" {  } { { "Pipeline.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617256788021 "|Pipeline|yy[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yy\[2\] GND " "Pin \"yy\[2\]\" is stuck at GND" {  } { { "Pipeline.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617256788021 "|Pipeline|yy[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yy\[3\] GND " "Pin \"yy\[3\]\" is stuck at GND" {  } { { "Pipeline.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617256788021 "|Pipeline|yy[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "yy\[5\] GND " "Pin \"yy\[5\]\" is stuck at GND" {  } { { "Pipeline.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS4/Exercise2/Pipeline.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617256788021 "|Pipeline|yy[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1617256788021 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1617256788084 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617256788412 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617256788412 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617256788459 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617256788459 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617256788459 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1617256788459 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617256788459 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617256788474 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 01 16:59:48 2021 " "Processing ended: Thu Apr 01 16:59:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617256788474 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617256788474 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617256788474 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617256788474 ""}
