
---------- Begin Simulation Statistics ----------
simSeconds                                   0.017320                       # Number of seconds simulated (Second)
simTicks                                  17320233650                       # Number of ticks simulated (Tick)
finalTick                                 17320233650                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     56.28                       # Real time elapsed on the host (Second)
hostTickRate                                307742666                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8630560                       # Number of bytes of host memory used (Byte)
simInsts                                      2317878                       # Number of instructions simulated (Count)
simOps                                        4039671                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    41182                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      71774                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                         13333                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1299051                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.560448                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.784286                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         4909789                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     2683                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        4626802                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   8832                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               872767                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1535077                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 204                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             1297732                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.565299                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.547517                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    246597     19.00%     19.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     89848      6.92%     25.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    130857     10.08%     36.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    190518     14.68%     50.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    142206     10.96%     61.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    145321     11.20%     72.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    145724     11.23%     84.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    119375      9.20%     93.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     87286      6.73%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1297732                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   99837     78.19%     78.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     78.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     78.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     78.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     78.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     78.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     78.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     78.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     78.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     78.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     78.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     14      0.01%     78.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     78.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     98      0.08%     78.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      1      0.00%     78.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    156      0.12%     78.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    33      0.03%     78.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     78.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     78.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     78.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   21      0.02%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     78.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  14615     11.45%     89.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 11679      9.15%     99.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               772      0.60%     99.64% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              455      0.36%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass        29365      0.63%      0.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       3571380     77.19%     77.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          142      0.00%     77.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         43162      0.93%     78.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd         9218      0.20%     78.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     78.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1712      0.04%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     79.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7706      0.17%     79.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     79.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        17331      0.37%     79.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp           11      0.00%     79.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        16444      0.36%     79.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        15431      0.33%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         3420      0.07%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            1      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            4      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            1      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     80.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       613539     13.26%     93.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       254343      5.50%     99.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        26662      0.58%     99.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        16930      0.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        4626802                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.561678                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              127681                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.027596                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 10446316                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 5604498                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         4455336                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    241530                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   180905                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           114804                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     4603862                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       121256                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                     36011                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             430                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            1319                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads         672034                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        287071                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        24931                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        15101                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         2694      0.52%      0.52% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return         16510      3.19%      3.72% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect        21803      4.22%      7.93% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1494      0.29%      8.22% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       438884     84.91%     93.14% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        22336      4.32%     97.46% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     97.46% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        13142      2.54%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         516863                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         2461      1.75%      1.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         3863      2.75%      4.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         9784      6.96%     11.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          861      0.61%     12.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       108400     77.16%     89.24% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         7329      5.22%     94.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     94.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         7784      5.54%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        140482                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          407      2.35%      2.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            6      0.03%      2.39% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          825      4.77%      7.15% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          274      1.58%      8.74% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        13874     80.16%     88.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          667      3.85%     92.75% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     92.75% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1255      7.25%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        17308                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          233      0.06%      0.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return        12645      3.36%      3.42% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect        12019      3.19%      6.61% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          633      0.17%      6.78% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       330481     87.81%     94.59% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        15006      3.99%     98.58% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     98.58% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         5358      1.42%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       376375                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          233      1.60%      1.60% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      1.60% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          505      3.48%      5.08% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          243      1.67%      6.75% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        11975     82.44%     89.19% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          383      2.64%     91.83% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     91.83% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1187      8.17%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        14526                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       233552     45.19%     45.19% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       261327     50.56%     95.75% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS        16509      3.19%     98.94% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         5475      1.06%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       516863                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         8532     56.44%     56.44% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         6438     42.59%     99.03% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            6      0.04%     99.07% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect          141      0.93%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        15117                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            441578                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       222548                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             17308                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           1846                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        10185                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted          7123                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               516863                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 8243                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  351054                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.679201                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            2744                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           14636                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               5475                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             9161                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         2694      0.52%      0.52% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return        16510      3.19%      3.72% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect        21803      4.22%      7.93% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1494      0.29%      8.22% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       438884     84.91%     93.14% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        22336      4.32%     97.46% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     97.46% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        13142      2.54%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       516863                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          469      0.28%      0.28% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return        16510      9.96%     10.24% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1485      0.90%     11.14% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1493      0.90%     12.04% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       131618     79.38%     91.42% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         1092      0.66%     92.07% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     92.07% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        13142      7.93%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        165809                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          825     10.01%     10.01% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     10.01% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         6751     81.90%     91.91% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          667      8.09%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         8243                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          825     10.01%     10.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     10.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         6751     81.90%     91.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          667      8.09%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         8243                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  17320233650                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        14636                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         5475                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         9161                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1529                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        16165                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                27160                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                  27155                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              14508                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                  12645                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct               12645                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          860988                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            2479                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             15859                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      1173682                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.441879                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.218574                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          265441     22.62%     22.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          255780     21.79%     44.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           78643      6.70%     51.11% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          141405     12.05%     63.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           25735      2.19%     65.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           11745      1.00%     66.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            9733      0.83%     67.18% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           99273      8.46%     75.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          285927     24.36%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      1173682                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1008                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                 12652                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass        16059      0.40%      0.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      3150068     77.98%     78.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           91      0.00%     78.38% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        39362      0.97%     79.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd         7302      0.18%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1712      0.04%     79.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6810      0.17%     79.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        13095      0.32%     80.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     80.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13632      0.34%     80.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        14046      0.35%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     80.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1562      0.04%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            1      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            2      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     80.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       535290     13.25%     94.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       206612      5.11%     99.16% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        18274      0.45%     99.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        15746      0.39%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      4039671                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        285927                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              2317878                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                4039671                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        2317878                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          4039671                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.560448                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.784286                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs             775922                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts              96469                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts           3963412                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts           553564                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts          222358                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass        16059      0.40%      0.40% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      3150068     77.98%     78.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult           91      0.00%     78.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        39362      0.97%     79.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         7302      0.18%     79.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     79.53% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1712      0.04%     79.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     79.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     79.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     79.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6810      0.17%     79.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        13095      0.32%     80.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            6      0.00%     80.07% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        13632      0.34%     80.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        14046      0.35%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.75% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1562      0.04%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            1      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            2      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            1      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     80.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead       535290     13.25%     94.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       206612      5.11%     99.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        18274      0.45%     99.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        15746      0.39%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      4039671                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       376375                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       357506                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl        18636                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       330481                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl        45661                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall        12652                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn        12645                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                   159107                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                425062                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    495370                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                201548                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  16645                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               245608                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1746                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                5163427                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  9069                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts             4590788                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           411842                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts          631365                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts         267358                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            3.533955                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        2216668                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       2066594                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         157117                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites         89310                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads       5708079                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      3540400                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs            898723                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      1738204                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          963                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             283311                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       1219415                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   36620                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  263                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2344                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                    259759                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1987                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1297732                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              4.265136                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.423912                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   390413     30.08%     30.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    50400      3.88%     33.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    48192      3.71%     37.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    61157      4.71%     42.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   123029      9.48%     51.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    35914      2.77%     54.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    64176      4.95%     59.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    47602      3.67%     63.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   476849     36.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1297732                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               3135157                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             2.413421                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             516863                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.397877                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles        57400                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     16645                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     119450                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     1747                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                4912472                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  795                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   672034                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  287071                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1541                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      1253                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                      126                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            173                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           7815                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        10643                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                18458                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  4583016                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 4570140                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   3568673                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   6064326                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.518060                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.588470                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock         213328                       # Clock period in ticks (Tick)
system.cpu.l1d.demandHits::cpu.data            746095                       # number of demand (read+write) hits (Count)
system.cpu.l1d.demandHits::total               746095                       # number of demand (read+write) hits (Count)
system.cpu.l1d.overallHits::cpu.data           746095                       # number of overall hits (Count)
system.cpu.l1d.overallHits::total              746095                       # number of overall hits (Count)
system.cpu.l1d.demandMisses::cpu.data           50888                       # number of demand (read+write) misses (Count)
system.cpu.l1d.demandMisses::total              50888                       # number of demand (read+write) misses (Count)
system.cpu.l1d.overallMisses::cpu.data          50888                       # number of overall misses (Count)
system.cpu.l1d.overallMisses::total             50888                       # number of overall misses (Count)
system.cpu.l1d.demandMissLatency::cpu.data  11296757574                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.demandMissLatency::total   11296757574                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1d.overallMissLatency::cpu.data  11296757574                       # number of overall miss ticks (Tick)
system.cpu.l1d.overallMissLatency::total  11296757574                       # number of overall miss ticks (Tick)
system.cpu.l1d.demandAccesses::cpu.data        796983                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.demandAccesses::total           796983                       # number of demand (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::cpu.data       796983                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.overallAccesses::total          796983                       # number of overall (read+write) accesses (Count)
system.cpu.l1d.demandMissRate::cpu.data      0.063851                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.demandMissRate::total         0.063851                       # miss rate for demand accesses (Ratio)
system.cpu.l1d.overallMissRate::cpu.data     0.063851                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.overallMissRate::total        0.063851                       # miss rate for overall accesses (Ratio)
system.cpu.l1d.demandAvgMissLatency::cpu.data 221992.563551                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.demandAvgMissLatency::total 221992.563551                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::cpu.data 221992.563551                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMissLatency::total 221992.563551                       # average overall miss latency ((Tick/Count))
system.cpu.l1d.blockedCycles::no_mshrs             10                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1d.blockedCauses::no_mshrs              4                       # number of times access was blocked (Count)
system.cpu.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1d.avgBlocked::no_mshrs          2.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1d.writebacks::writebacks            3920                       # number of writebacks (Count)
system.cpu.l1d.writebacks::total                 3920                       # number of writebacks (Count)
system.cpu.l1d.demandMshrHits::cpu.data         30102                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.demandMshrHits::total            30102                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1d.overallMshrHits::cpu.data        30102                       # number of overall MSHR hits (Count)
system.cpu.l1d.overallMshrHits::total           30102                       # number of overall MSHR hits (Count)
system.cpu.l1d.demandMshrMisses::cpu.data        20786                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.demandMshrMisses::total          20786                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::cpu.data        20786                       # number of overall MSHR misses (Count)
system.cpu.l1d.overallMshrMisses::total         20786                       # number of overall MSHR misses (Count)
system.cpu.l1d.demandMshrMissLatency::cpu.data   4434182476                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissLatency::total   4434182476                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::cpu.data   4434182476                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.overallMshrMissLatency::total   4434182476                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1d.demandMshrMissRate::cpu.data     0.026081                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.demandMshrMissRate::total     0.026081                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::cpu.data     0.026081                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.overallMshrMissRate::total     0.026081                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1d.demandAvgMshrMissLatency::cpu.data 213325.434235                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.demandAvgMshrMissLatency::total 213325.434235                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::cpu.data 213325.434235                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.overallAvgMshrMissLatency::total 213325.434235                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1d.replacements                     20329                       # number of replacements (Count)
system.cpu.l1d.LockedRMWReadReq.hits::cpu.data          448                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.hits::total          448                       # number of LockedRMWReadReq hits (Count)
system.cpu.l1d.LockedRMWReadReq.misses::cpu.data           56                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.misses::total           56                       # number of LockedRMWReadReq misses (Count)
system.cpu.l1d.LockedRMWReadReq.missLatency::cpu.data     11786372                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.missLatency::total     11786372                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.accesses::cpu.data          504                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.accesses::total          504                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWReadReq.missRate::cpu.data     0.111111                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.missRate::total     0.111111                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::cpu.data 210470.928571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMissLatency::total 210470.928571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.mshrMisses::cpu.data           56                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMisses::total           56                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::cpu.data     57931885                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissLatency::total     57931885                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::cpu.data     0.111111                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.mshrMissRate::total     0.111111                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::cpu.data 1034497.946429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWReadReq.avgMshrMissLatency::total 1034497.946429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.LockedRMWWriteReq.hits::cpu.data          504                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.hits::total          504                       # number of LockedRMWWriteReq hits (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::cpu.data          504                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.LockedRMWWriteReq.accesses::total          504                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.hits::cpu.data          527654                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.hits::total             527654                       # number of ReadReq hits (Count)
system.cpu.l1d.ReadReq.misses::cpu.data         47457                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.misses::total            47457                       # number of ReadReq misses (Count)
system.cpu.l1d.ReadReq.missLatency::cpu.data  10519390342                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.missLatency::total  10519390342                       # number of ReadReq miss ticks (Tick)
system.cpu.l1d.ReadReq.accesses::cpu.data       575111                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.accesses::total         575111                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1d.ReadReq.missRate::cpu.data     0.082518                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.missRate::total       0.082518                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMissLatency::cpu.data 221661.511305                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMissLatency::total 221661.511305                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.mshrHits::cpu.data        30084                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrHits::total          30084                       # number of ReadReq MSHR hits (Count)
system.cpu.l1d.ReadReq.mshrMisses::cpu.data        17373                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMisses::total        17373                       # number of ReadReq MSHR misses (Count)
system.cpu.l1d.ReadReq.mshrMissLatency::cpu.data   3705507360                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissLatency::total   3705507360                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1d.ReadReq.mshrMissRate::cpu.data     0.030208                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.mshrMissRate::total     0.030208                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1d.ReadReq.avgMshrMissLatency::cpu.data 213291.162148                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.ReadReq.avgMshrMissLatency::total 213291.162148                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.hits::cpu.data         218441                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.hits::total            218441                       # number of WriteReq hits (Count)
system.cpu.l1d.WriteReq.misses::cpu.data         3431                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.misses::total            3431                       # number of WriteReq misses (Count)
system.cpu.l1d.WriteReq.missLatency::cpu.data    777367232                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.missLatency::total    777367232                       # number of WriteReq miss ticks (Tick)
system.cpu.l1d.WriteReq.accesses::cpu.data       221872                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.accesses::total        221872                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.l1d.WriteReq.missRate::cpu.data     0.015464                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.missRate::total      0.015464                       # miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMissLatency::cpu.data 226571.621102                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMissLatency::total 226571.621102                       # average WriteReq miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.mshrHits::cpu.data           18                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrHits::total            18                       # number of WriteReq MSHR hits (Count)
system.cpu.l1d.WriteReq.mshrMisses::cpu.data         3413                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMisses::total         3413                       # number of WriteReq MSHR misses (Count)
system.cpu.l1d.WriteReq.mshrMissLatency::cpu.data    728675116                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissLatency::total    728675116                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.l1d.WriteReq.mshrMissRate::cpu.data     0.015383                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.mshrMissRate::total     0.015383                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.l1d.WriteReq.avgMshrMissLatency::cpu.data 213499.887489                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.WriteReq.avgMshrMissLatency::total 213499.887489                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.l1d.power_state.pwrStateResidencyTicks::UNDEFINED  17320233650                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1d.tags.tagsInUse              505.091426                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1d.tags.totalRefs                  767891                       # Total number of references to valid blocks. (Count)
system.cpu.l1d.tags.sampledRefs                 20841                       # Sample count of references to valid blocks. (Count)
system.cpu.l1d.tags.avgRefs                 36.845209                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1d.tags.warmupTick                 559986                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1d.tags.occupancies::cpu.data   505.091426                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1d.tags.avgOccs::cpu.data        0.986507                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.avgOccs::total           0.986507                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1d.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.l1d.tags.ageTaskId_1024::0               3                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::1              90                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::2             300                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ageTaskId_1024::3             119                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1d.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1d.tags.tagAccesses               1616823                       # Number of tag accesses (Count)
system.cpu.l1d.tags.dataAccesses              1616823                       # Number of data accesses (Count)
system.cpu.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17320233650                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.demandHits::cpu.inst            255199                       # number of demand (read+write) hits (Count)
system.cpu.l1i.demandHits::total               255199                       # number of demand (read+write) hits (Count)
system.cpu.l1i.overallHits::cpu.inst           255199                       # number of overall hits (Count)
system.cpu.l1i.overallHits::total              255199                       # number of overall hits (Count)
system.cpu.l1i.demandMisses::cpu.inst            4560                       # number of demand (read+write) misses (Count)
system.cpu.l1i.demandMisses::total               4560                       # number of demand (read+write) misses (Count)
system.cpu.l1i.overallMisses::cpu.inst           4560                       # number of overall misses (Count)
system.cpu.l1i.overallMisses::total              4560                       # number of overall misses (Count)
system.cpu.l1i.demandMissLatency::cpu.inst    920470321                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.demandMissLatency::total     920470321                       # number of demand (read+write) miss ticks (Tick)
system.cpu.l1i.overallMissLatency::cpu.inst    920470321                       # number of overall miss ticks (Tick)
system.cpu.l1i.overallMissLatency::total    920470321                       # number of overall miss ticks (Tick)
system.cpu.l1i.demandAccesses::cpu.inst        259759                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.demandAccesses::total           259759                       # number of demand (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::cpu.inst       259759                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.overallAccesses::total          259759                       # number of overall (read+write) accesses (Count)
system.cpu.l1i.demandMissRate::cpu.inst      0.017555                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.demandMissRate::total         0.017555                       # miss rate for demand accesses (Ratio)
system.cpu.l1i.overallMissRate::cpu.inst     0.017555                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.overallMissRate::total        0.017555                       # miss rate for overall accesses (Ratio)
system.cpu.l1i.demandAvgMissLatency::cpu.inst 201857.526535                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.demandAvgMissLatency::total 201857.526535                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::cpu.inst 201857.526535                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMissLatency::total 201857.526535                       # average overall miss latency ((Tick/Count))
system.cpu.l1i.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.l1i.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.cpu.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.l1i.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.l1i.demandMshrHits::cpu.inst           412                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.demandMshrHits::total              412                       # number of demand (read+write) MSHR hits (Count)
system.cpu.l1i.overallMshrHits::cpu.inst          412                       # number of overall MSHR hits (Count)
system.cpu.l1i.overallMshrHits::total             412                       # number of overall MSHR hits (Count)
system.cpu.l1i.demandMshrMisses::cpu.inst         4148                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.demandMshrMisses::total           4148                       # number of demand (read+write) MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::cpu.inst         4148                       # number of overall MSHR misses (Count)
system.cpu.l1i.overallMshrMisses::total          4148                       # number of overall MSHR misses (Count)
system.cpu.l1i.demandMshrMissLatency::cpu.inst    830005916                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissLatency::total    830005916                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::cpu.inst    830005916                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.overallMshrMissLatency::total    830005916                       # number of overall MSHR miss ticks (Tick)
system.cpu.l1i.demandMshrMissRate::cpu.inst     0.015969                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.demandMshrMissRate::total     0.015969                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::cpu.inst     0.015969                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.overallMshrMissRate::total     0.015969                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.l1i.demandAvgMshrMissLatency::cpu.inst 200097.858245                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.demandAvgMshrMissLatency::total 200097.858245                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::cpu.inst 200097.858245                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.overallAvgMshrMissLatency::total 200097.858245                       # average overall mshr miss latency ((Tick/Count))
system.cpu.l1i.replacements                      3635                       # number of replacements (Count)
system.cpu.l1i.ReadReq.hits::cpu.inst          255199                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.hits::total             255199                       # number of ReadReq hits (Count)
system.cpu.l1i.ReadReq.misses::cpu.inst          4560                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.misses::total             4560                       # number of ReadReq misses (Count)
system.cpu.l1i.ReadReq.missLatency::cpu.inst    920470321                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.missLatency::total    920470321                       # number of ReadReq miss ticks (Tick)
system.cpu.l1i.ReadReq.accesses::cpu.inst       259759                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.accesses::total         259759                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.l1i.ReadReq.missRate::cpu.inst     0.017555                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.missRate::total       0.017555                       # miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMissLatency::cpu.inst 201857.526535                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMissLatency::total 201857.526535                       # average ReadReq miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.mshrHits::cpu.inst          412                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrHits::total            412                       # number of ReadReq MSHR hits (Count)
system.cpu.l1i.ReadReq.mshrMisses::cpu.inst         4148                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMisses::total         4148                       # number of ReadReq MSHR misses (Count)
system.cpu.l1i.ReadReq.mshrMissLatency::cpu.inst    830005916                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissLatency::total    830005916                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.l1i.ReadReq.mshrMissRate::cpu.inst     0.015969                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.mshrMissRate::total     0.015969                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.l1i.ReadReq.avgMshrMissLatency::cpu.inst 200097.858245                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.ReadReq.avgMshrMissLatency::total 200097.858245                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.l1i.power_state.pwrStateResidencyTicks::UNDEFINED  17320233650                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.l1i.tags.tagsInUse              486.321544                       # Average ticks per tags in use ((Tick/Count))
system.cpu.l1i.tags.totalRefs                  259347                       # Total number of references to valid blocks. (Count)
system.cpu.l1i.tags.sampledRefs                  4148                       # Sample count of references to valid blocks. (Count)
system.cpu.l1i.tags.avgRefs                 62.523385                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.l1i.tags.warmupTick                 199995                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.l1i.tags.occupancies::cpu.inst   486.321544                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.l1i.tags.avgOccs::cpu.inst        0.949847                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.avgOccs::total           0.949847                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.l1i.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.l1i.tags.ageTaskId_1024::0              27                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::1             155                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::2             199                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::3             127                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ageTaskId_1024::4               4                       # Occupied blocks per task id, per block age (Count)
system.cpu.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.l1i.tags.tagAccesses                523666                       # Number of tag accesses (Count)
system.cpu.l1i.tags.dataAccesses               523666                       # Number of data accesses (Count)
system.cpu.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17320233650                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                       54381                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  118463                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  172                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 173                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  64713                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   13                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      2                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             553564                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.392970                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             4.194602                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 514683     92.98%     92.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                28229      5.10%     98.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 9931      1.79%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  657      0.12%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   63      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                    1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value               59                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               553564                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  631653                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  267391                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      3369                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                      3170                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17320233650                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  260049                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       707                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17320233650                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  17320233650                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  16645                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   230623                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  154373                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          13267                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    616680                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                266144                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                5072544                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 18231                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 162057                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  21032                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                   9217                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              45                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            10186344                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    18637229                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  6427926                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    219732                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               8368694                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1817582                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1057                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1033                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    802814                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          5779899                       # The number of ROB reads (Count)
system.cpu.rob.writes                         9925857                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  2317878                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    4039671                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   101                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples      3877.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      4147.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     20614.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.002619300350                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           215                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           215                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                57795                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                3643                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        24988                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        3920                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      24988                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      3920                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     227                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                     43                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.11                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.15                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  24988                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  3920                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    22106                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     2508                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      135                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     199                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     219                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     218                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     216                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     215                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     215                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     215                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     215                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     215                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     215                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     215                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     215                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     215                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     215                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     215                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     215                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     215                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     215                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          215                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      114.920930                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      78.213932                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     115.842942                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-63              87     40.47%     40.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::64-127            59     27.44%     67.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-191           32     14.88%     82.79% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::192-255           22     10.23%     93.02% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-319            7      3.26%     96.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::320-383            3      1.40%     97.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-447            2      0.93%     98.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::448-511            1      0.47%     99.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-575            1      0.47%     99.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1088-1151            1      0.47%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            215                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          215                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.944186                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.941377                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.315712                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                17      7.91%      7.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               193     89.77%     97.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 5      2.33%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            215                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                    14528                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  1599232                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                250880                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               92333165.49398859                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               14484793.05012147                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    17319820327                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      599135.89                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       265408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      1319296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks       246912                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 15323580.810932075605                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 76170796.922245904803                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 14255696.833512404934                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         4147                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        20841                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         3920                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst    122696096                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    716201124                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 401607671584                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     29586.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     34365.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 102450936.63                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       265408                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      1333824                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         1599232                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       265408                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       265408                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       250880                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       250880                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          4147                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         20841                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            24988                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         3920                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            3920                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        15323581                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        77009585                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           92333165                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     15323581                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       15323581                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     14484793                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          14484793                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     14484793                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       15323581                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       77009585                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         106817959                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 24761                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 3858                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1457                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1913                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1004                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1733                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1123                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          2137                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1553                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          2118                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1684                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          2326                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         1252                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          989                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         1619                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         1560                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1189                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1104                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           106                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           173                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           184                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           170                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           145                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           393                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           528                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           334                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           241                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           393                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          239                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          183                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          174                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          277                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          168                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          150                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                374628470                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              123805000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           838897220                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 15129.78                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            33879.78                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 9664                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                3142                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             39.03                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            81.44                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        15809                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   115.818584                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    88.178799                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   142.081948                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        11151     70.54%     70.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         3409     21.56%     92.10% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          492      3.11%     95.21% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          250      1.58%     96.79% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          136      0.86%     97.65% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           92      0.58%     98.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           68      0.43%     98.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           52      0.33%     98.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          159      1.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        15809                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            1584704                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          246912                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                91.494378                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                14.255697                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.83                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.71                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.11                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                44.75                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  17320233650                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         57848280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         30739500                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        93091320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       10612260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 1366959360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   5890512810                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy   1690537920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy     9140301450                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    527.723912                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   4338805660                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    578240000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  12403187990                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         55056540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         29255655                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        83702220                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        9526500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 1366959360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   5896872300                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1685182560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy     9126555135                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    526.930255                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   4324937535                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF    578240000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  12417056115                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  17320233650                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               21520                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          3920                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             20044                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               3469                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              3469                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          21520                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::system.mem_ctrl.port        62012                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1d.mem_side_port::total        62012                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::system.mem_ctrl.port        11930                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.l1i.mem_side_port::total        11930                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   73942                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.l1d.mem_side_port::system.mem_ctrl.port      1584704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1d.mem_side_port::total      1584704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::system.mem_ctrl.port       265408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.l1i.mem_side_port::total       265408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1850112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                1                       # Total snoops (Count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              24990                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000400                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.020000                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    24980     99.96%     99.96% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       10      0.04%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                24990                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  17320233650                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           861765122                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         1409440782                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy          282091118                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          48954                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        23966                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
