=====
SETUP
-1.222
16.401
15.179
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.540
10.639
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
11.129
12.228
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n708_s0
13.537
13.974
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s1
16.401
=====
SETUP
-1.219
9.472
8.253
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha_s0
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n1007_s2
3.789
4.821
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s19
5.630
6.662
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s16
7.472
8.098
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s15
8.440
9.472
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1
9.472
=====
SETUP
-0.955
9.208
8.253
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha_s0
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n1007_s2
3.789
4.821
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s19
5.630
6.662
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_5_s5
7.472
8.098
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n537_s16
8.109
9.208
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1
9.208
=====
SETUP
-0.678
8.931
8.253
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_cpha_s0
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n1007_s2
3.789
4.821
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s19
5.630
6.662
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n539_s16
7.472
8.098
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n538_s17
8.109
8.931
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
8.931
=====
SETUP
0.831
7.422
8.253
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.964
3.996
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
4.805
5.431
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n134_s0
6.323
7.422
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1
7.422
=====
SETUP
0.831
7.422
8.253
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.964
3.996
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
4.805
5.431
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n133_s0
6.323
7.422
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1
7.422
=====
SETUP
0.831
7.422
8.253
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.964
3.996
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
4.805
5.431
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n132_s0
6.323
7.422
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1
7.422
=====
SETUP
0.912
14.623
15.536
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.540
10.639
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
11.129
12.228
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s3
12.249
13.051
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s1
14.623
=====
SETUP
0.972
7.637
8.610
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_0_s0
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
3.290
4.316
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
4.735
5.796
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
6.233
7.294
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1
7.637
=====
SETUP
0.972
7.637
8.610
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_0_s0
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
3.290
4.316
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
4.735
5.796
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
6.233
7.294
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_1_s1
7.637
=====
SETUP
0.972
7.637
8.610
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_clksel_0_s0
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s2
3.290
4.316
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n764_s1
4.735
5.796
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s3
6.233
7.294
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_2_s1
7.637
=====
SETUP
1.161
14.018
15.179
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.540
10.639
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
11.129
12.228
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n710_s0
13.537
14.009
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_6_s1
14.018
=====
SETUP
1.268
6.985
8.253
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.964
3.996
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
4.805
5.431
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n131_s0
5.953
6.985
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1
6.985
=====
SETUP
1.295
13.884
15.179
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.540
10.639
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
11.129
12.228
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n716_s0
13.062
13.884
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_0_s1
13.884
=====
SETUP
1.295
13.884
15.179
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.540
10.639
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
11.129
12.228
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n709_s0
13.062
13.884
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_7_s1
13.884
=====
SETUP
1.304
6.949
8.253
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.964
3.996
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
4.805
5.431
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n130_s0
6.323
6.949
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1
6.949
=====
SETUP
1.304
6.949
8.253
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.964
3.996
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
4.805
5.431
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n129_s0
6.323
6.949
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1
6.949
=====
SETUP
1.313
14.223
15.536
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n_status_0_s1
8.653
9.112
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n460_s1
9.540
10.639
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n671_s0
11.129
12.228
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/MOSI_s3
12.249
13.051
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/tx_shift_data_6_s1
14.223
=====
SETUP
1.323
7.287
8.610
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.964
3.996
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
4.805
5.431
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.464
6.490
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1
7.287
=====
SETUP
1.323
7.287
8.610
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.964
3.996
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
4.805
5.431
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.464
6.490
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1
7.287
=====
SETUP
1.323
7.287
8.610
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.964
3.996
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
4.805
5.431
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.464
6.490
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1
7.287
=====
SETUP
1.323
7.287
8.610
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.964
3.996
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
4.805
5.431
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.464
6.490
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1
7.287
=====
SETUP
1.323
7.287
8.610
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.964
3.996
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
4.805
5.431
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.464
6.490
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1
7.287
=====
SETUP
1.323
7.287
8.610
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.964
3.996
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
4.805
5.431
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.464
6.490
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1
7.287
=====
SETUP
1.323
7.287
8.610
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.964
3.996
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n61_s2
4.805
5.431
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s3
5.464
6.490
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1
7.287
=====
HOLD
0.567
2.213
1.646
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_3_s0
2.213
=====
HOLD
0.567
2.213
1.646
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_5_s0
2.213
=====
HOLD
0.567
2.213
1.646
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_6_s0
2.213
=====
HOLD
0.708
2.339
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s4
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225_s7
1.967
2.339
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/read_wait_done_s4
2.339
=====
HOLD
0.708
2.339
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n476_s2
1.967
2.339
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_3_s0
2.339
=====
HOLD
0.708
2.339
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/n198_s2
1.967
2.339
CortexM3_8K_32K/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
2.339
=====
HOLD
0.709
2.340
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n416_s1
1.968
2.340
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SCLK_s1
2.340
=====
HOLD
0.710
2.341
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n225_s5
1.969
2.341
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_ACK_O_s4
2.341
=====
HOLD
0.710
2.341
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n612_s2
1.969
2.341
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_3_s1
2.341
=====
HOLD
0.710
2.341
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_0_s0
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n479_s2
1.969
2.341
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/clock_cnt_0_s0
2.341
=====
HOLD
0.711
2.342
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n615_s3
1.970
2.342
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_0_s1
2.342
=====
HOLD
0.730
2.540
1.811
clk_ibuf
0.000
0.844
cnt_2_s0
1.811
2.144
n71_s
2.146
2.540
cnt_2_s0
2.540
=====
HOLD
0.730
2.540
1.811
clk_ibuf
0.000
0.844
cnt_6_s0
1.811
2.144
n67_s
2.146
2.540
cnt_6_s0
2.540
=====
HOLD
0.730
2.540
1.811
clk_ibuf
0.000
0.844
cnt_12_s0
1.811
2.144
n61_s
2.146
2.540
cnt_12_s0
2.540
=====
HOLD
0.730
2.540
1.811
clk_ibuf
0.000
0.844
cnt_14_s0
1.811
2.144
n59_s
2.146
2.540
cnt_14_s0
2.540
=====
HOLD
0.730
2.540
1.811
clk_ibuf
0.000
0.844
cnt_24_s0
1.811
2.144
n49_s
2.146
2.540
cnt_24_s0
2.540
=====
HOLD
0.730
2.540
1.811
clk_ibuf
0.000
0.844
cnt_26_s0
1.811
2.144
n47_s
2.146
2.540
cnt_26_s0
2.540
=====
HOLD
0.730
2.540
1.811
clk_ibuf
0.000
0.844
cnt_30_s0
1.811
2.144
n43_s
2.146
2.540
cnt_30_s0
2.540
=====
HOLD
0.731
2.542
1.811
clk_ibuf
0.000
0.844
cnt_8_s0
1.811
2.144
n65_s
2.148
2.542
cnt_8_s0
2.542
=====
HOLD
0.731
2.542
1.811
clk_ibuf
0.000
0.844
cnt_18_s0
1.811
2.144
n55_s
2.148
2.542
cnt_18_s0
2.542
=====
HOLD
0.731
2.542
1.811
clk_ibuf
0.000
0.844
cnt_20_s0
1.811
2.144
n53_s
2.148
2.542
cnt_20_s0
2.542
=====
HOLD
0.824
2.470
1.646
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_10_s0
2.470
=====
HOLD
0.832
2.478
1.646
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/reg_rd_s0
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/SPI_DAT_O_8_s0
2.478
=====
HOLD
0.853
2.663
1.811
clk_ibuf
0.000
0.844
cnt_1_s0
1.811
2.144
n72_s
2.146
2.663
cnt_1_s0
2.663
=====
HOLD
0.893
2.524
1.631
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1
1.631
1.964
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/n611_s2
1.968
2.524
CortexM3_8K_32K/Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/data_cnt_4_s1
2.524
