{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79829,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79993,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00170814,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000962808,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 7.24382e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000962808,
	"finish__design__instance__count__class:macro": 6,
	"finish__design__instance__area__class:macro": 3.92647e+06,
	"finish__design__instance__count__class:fill_cell": 748982,
	"finish__design__instance__area__class:fill_cell": 5.70689e+06,
	"finish__design__instance__count__class:tap_cell": 91120,
	"finish__design__instance__area__class:tap_cell": 114009,
	"finish__design__instance__count__class:antenna_cell": 2973,
	"finish__design__instance__area__class:antenna_cell": 7439.64,
	"finish__design__instance__count__class:clock_buffer": 2281,
	"finish__design__instance__area__class:clock_buffer": 51171.6,
	"finish__design__instance__count__class:timing_repair_buffer": 13827,
	"finish__design__instance__area__class:timing_repair_buffer": 143481,
	"finish__design__instance__count__class:inverter": 1613,
	"finish__design__instance__area__class:inverter": 9763.11,
	"finish__design__instance__count__class:clock_inverter": 1225,
	"finish__design__instance__area__class:clock_inverter": 14677.8,
	"finish__design__instance__count__class:sequential_cell": 10257,
	"finish__design__instance__area__class:sequential_cell": 268755,
	"finish__design__instance__count__class:multi_input_combinational_cell": 47613,
	"finish__design__instance__area__class:multi_input_combinational_cell": 462377,
	"finish__design__instance__count": 919897,
	"finish__design__instance__area": 1.0705e+07,
	"finish__timing__setup__tns": -196.353,
	"finish__timing__hold__tns": -0.150976,
	"finish__timing__setup__ws": -1.47176,
	"finish__timing__hold__ws": -0.0724469,
	"finish__clock__skew__setup": 1.39167,
	"finish__clock__skew__hold": 1.54191,
	"finish__timing__drv__max_slew_limit": -0.372785,
	"finish__timing__drv__max_slew": 60,
	"finish__timing__drv__max_cap_limit": -1.39495,
	"finish__timing__drv__max_cap": 110,
	"finish__timing__drv__max_fanout_limit": 10,
	"finish__timing__drv__max_fanout": 277,
	"finish__timing__drv__setup_violation_count": 298,
	"finish__timing__drv__hold_violation_count": 7,
	"finish__power__internal__total": 0.0946321,
	"finish__power__switching__total": 0.098827,
	"finish__power__leakage__total": 3.44884e-07,
	"finish__power__total": 0.193459,
	"finish__design__io": 141,
	"finish__design__die__area": 1.09022e+07,
	"finish__design__core__area": 1.07618e+07,
	"finish__design__instance__count": 170915,
	"finish__design__instance__area": 4.99815e+06,
	"finish__design__instance__count__stdcell": 170909,
	"finish__design__instance__area__stdcell": 1.07168e+06,
	"finish__design__instance__count__macros": 6,
	"finish__design__instance__area__macros": 3.92647e+06,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.464433,
	"finish__design__instance__utilization__stdcell": 0.156784,
	"finish__design__rows": 2660,
	"finish__design__rows:unithd": 2660,
	"finish__design__sites": 5417648,
	"finish__design__sites:unithd": 5417648,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}