<div id="pf2b5" class="pf w0 h0" data-page-no="2b5"><div class="pc pc2b5 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg2b5.png"/><div class="t m0 x2f h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">I2C<span class="ff7">x</span><span class="ws0">_C1 field descriptions (continued)</span></div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x83 h7 yff6 ff2 fs4 fc0 sc0 ls0 ws0">Selects the direction of master and slave transfers. In master mode this bit must be set according to the</div><div class="t m0 x83 h7 y13d9 ff2 fs4 fc0 sc0 ls0 ws0">type of transfer required. Therefore, for address cycles, this bit is always set. When addressed as a slave</div><div class="t m0 x83 h7 y1bb6 ff2 fs4 fc0 sc0 ls0 ws0">this bit must be set by software according to the SRW bit in the status register.</div><div class="t m0 x83 h7 y13b6 ff2 fs4 fc0 sc0 ls0 ws319">0 Receive</div><div class="t m0 x83 h7 y2a15 ff2 fs4 fc0 sc0 ls0 ws319">1 Transmit</div><div class="t m0 x97 h7 y1742 ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x95 h7 y1ffc ff2 fs4 fc0 sc0 ls0">TXAK</div><div class="t m0 x83 h7 y1742 ff2 fs4 fc0 sc0 ls0 ws0">Transmit Acknowledge Enable</div><div class="t m0 x83 h7 y21a3 ff2 fs4 fc0 sc0 ls0 ws0">Specifies the value driven onto the SDA during data acknowledge cycles for both master and slave</div><div class="t m0 x83 h7 yf8d ff2 fs4 fc0 sc0 ls0 ws0">receivers. The value of the FACK bit affects NACK/ACK generation.</div><div class="t m0 x83 h10 y1fd8 ff1 fs4 fc0 sc0 ls0 ws212">NOTE: <span class="ff2 ws0">SCL is held low until TXAK is written.</span></div><div class="t m0 x83 h7 y3cdf ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>An acknowledge signal is sent to the bus on the following receiving byte (if FACK is cleared) or the</div><div class="t m0 x5 h7 y3ce0 ff2 fs4 fc0 sc0 ls0 ws0">current receiving byte (if FACK is set).</div><div class="t m0 x83 h7 y1bbf ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>No acknowledge signal is sent to the bus on the following receiving data byte (if FACK is cleared) or</div><div class="t m0 x5 h7 y1147 ff2 fs4 fc0 sc0 ls0 ws0">the current receiving data byte (if FACK is set).</div><div class="t m0 x97 h7 y290d ff2 fs4 fc0 sc0 ls0">2</div><div class="t m0 x95 h7 y1bc1 ff2 fs4 fc0 sc0 ls0">RSTA</div><div class="t m0 x83 h7 y290d ff2 fs4 fc0 sc0 ls0 ws0">Repeat START</div><div class="t m0 x83 h7 y290e ff2 fs4 fc0 sc0 ls0 ws0">Writing a one to this bit generates a repeated START condition provided it is the current master. This bit</div><div class="t m0 x83 h7 y1bc3 ff2 fs4 fc0 sc0 ls0 ws0">will always be read as zero. Attempting a repeat at the wrong time results in loss of arbitration.</div><div class="t m0 x97 h7 y290f ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x34 h7 y25b3 ff2 fs4 fc0 sc0 ls0">WUEN</div><div class="t m0 x83 h7 y290f ff2 fs4 fc0 sc0 ls0 ws0">Wakeup Enable</div><div class="t m0 x83 h7 y3ce1 ff2 fs4 fc0 sc0 ls0 ws0">The I2C module can wake the MCU from low power mode with no peripheral bus running when slave</div><div class="t m0 x83 h7 y114d ff2 fs4 fc0 sc0 ls0 ws0">address matching occurs.</div><div class="t m0 x83 h7 y114f ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Normal operation. No interrupt generated when address matching in low power mode.</div><div class="t m0 x83 h7 y3ce2 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Enables the wakeup function in low power mode.</div><div class="t m0 x97 h7 y3ce3 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x60 h7 y3ce4 ff2 fs4 fc0 sc0 ls0">DMAEN</div><div class="t m0 x83 h7 y3ce3 ff2 fs4 fc0 sc0 ls0 ws0">DMA Enable</div><div class="t m0 x83 h7 y1b6f ff2 fs4 fc0 sc0 ls0 ws0">The DMAEN bit enables or disables the DMA function.</div><div class="t m0 x83 h7 y1b70 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>All DMA signalling disabled.</div><div class="t m0 x83 h7 y3ce5 ff2 fs4 fc0 sc0 ls1f4">1<span class="ls0 ws0 v18">DMA transfer is enabled and the following conditions trigger the DMA request:</span></div><div class="t m0 x8 h7 y3ce6 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>While FACK = 0, a data byte is received, either address or data is transmitted. (ACK/NACK</div><div class="t m0 x4 h7 y3ce7 ff2 fs4 fc0 sc0 ls0">automatic)</div><div class="t m0 x8 h7 y3ce8 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>While FACK = 0, the first byte received matches the A1 register or is general call address.</div><div class="t m0 x5 h7 y3ce9 ff2 fs4 fc0 sc0 ls0 ws0">If any address matching occurs, IAAS and TCF are set. If the direction of transfer is known from</div><div class="t m0 x5 h7 y3cea ff2 fs4 fc0 sc0 ls0 ws0">master to slave, then it is not required to check the SRW. With this assumption, DMA can also be</div><div class="t m0 x5 h7 y3ceb ff2 fs4 fc0 sc0 ls0 ws0">used in this case. In other cases, if the master reads data from the slave, then it is required to rewrite</div><div class="t m0 x5 h7 y3cec ff2 fs4 fc0 sc0 ls0 ws0">the C1 register operation. With this assumption, DMA cannot be used.</div><div class="t m0 x5 h7 y3ced ff2 fs4 fc0 sc0 ls0 ws0">When FACK = 1, an address or a data byte is transmitted.</div><div class="t m0 x122 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 38 Inter-Integrated Circuit (I2C)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>693</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
