-- -------------------------------------------------------------
-- 
-- File Name: D:\Documents\DVBS2\DVBS2\src\transmitter\xilinx_files\hdlsrc\transmitter\bb_shaping1.vhd
-- Created: 2021-02-07 18:26:58
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: bb_shaping1
-- Source Path: transmitter/tran_dut/bb_shaping1
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY bb_shaping1 IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb_1_1_1                         :   IN    std_logic;
        inphase                           :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En15
        quadrature                        :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En15
        i_filtered                        :   OUT   std_logic_vector(44 DOWNTO 0);  -- sfix45_En31
        q_filtered                        :   OUT   std_logic_vector(44 DOWNTO 0)  -- sfix45_En31
        );
END bb_shaping1;


ARCHITECTURE rtl OF bb_shaping1 IS

  -- Component Declarations
  COMPONENT FIR_Interpolation
    PORT( clk                             :   IN    std_logic;
          enb_1_1_1                       :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          FIR_Interpolation_in            :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En15
          FIR_Interpolation_out           :   OUT   std_logic_vector(44 DOWNTO 0)  -- sfix45_En31
          );
  END COMPONENT;

  COMPONENT FIR_Interpolation1
    PORT( clk                             :   IN    std_logic;
          enb_1_1_1                       :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          FIR_Interpolation1_in           :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En15
          FIR_Interpolation1_out          :   OUT   std_logic_vector(44 DOWNTO 0)  -- sfix45_En31
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : FIR_Interpolation
    USE ENTITY work.FIR_Interpolation(rtl);

  FOR ALL : FIR_Interpolation1
    USE ENTITY work.FIR_Interpolation1(rtl);

  -- Signals
  SIGNAL FIR_Interpolation_out1           : std_logic_vector(44 DOWNTO 0);  -- ufix45
  SIGNAL FIR_Interpolation1_out1          : std_logic_vector(44 DOWNTO 0);  -- ufix45

BEGIN
  u_FIR_Interpolation : FIR_Interpolation
    PORT MAP( clk => clk,
              enb_1_1_1 => enb_1_1_1,
              reset_x => reset_x,
              FIR_Interpolation_in => inphase,  -- sfix25_En15
              FIR_Interpolation_out => FIR_Interpolation_out1  -- sfix45_En31
              );

  u_FIR_Interpolation1 : FIR_Interpolation1
    PORT MAP( clk => clk,
              enb_1_1_1 => enb_1_1_1,
              reset_x => reset_x,
              FIR_Interpolation1_in => quadrature,  -- sfix25_En15
              FIR_Interpolation1_out => FIR_Interpolation1_out1  -- sfix45_En31
              );

  i_filtered <= FIR_Interpolation_out1;

  q_filtered <= FIR_Interpolation1_out1;

END rtl;

