---
title: CV
icon: fas fa-address-card
order: 1

# The cv page
# v2.0
# https://github.com/cotes2020/jekyll-theme-chirpy
# Â© 2017-2019 Cotes Chung
# MIT License
---

## Experience
- Analog Devices, Inc - Digital Test Engineer (May, 2020 - Present)
  - Develop digital tests such as functional patterns, memory BIST, and scan tests for high speed converters using Java, C, and System Verilog
  - Work with designers to plan and perform pre-silicon DFT tasks such as optimizing scan test speed and determining test coverage
- Analog Devices, Inc - Test Engineer (Feb, 2017 - May, 2020)
  - Wrote test automation script in Python and VBA for high speed DAC/ADC/Serdes chips
  - Analyzed test data using MATLAB and Python for design specs and qual
  - Designed evaluation board using Cadence for serdes test chips
- Oracle - Hardware Engineer (Aug, 2016 - Jan, 2017)
  - Tested and analyzed the signal integrity and functionality of multi-core, multi-thread SPARC processor-based server systems from relatively simple backplanes to highly complicated mother boards (JTAG, I2C, NC-SI, etc)

## Education
- University of California, Los Angeles - Pursuing Master's degree in Electrical Engineering 
  - **Courses** Digital Speech Processing, Information Teory, Communications Network, Machine Learning
  - **Graduation** Expected June, 2021
- Brown University - Bachelor's degree in Electrical Engineering 
  - **Courses** Computer Architecture, Mixed-Signal Electronic Design, Digital Systems Design
  - **Graduation** May, 2016
  - Tau Beta Pi 
  
## Skills
- Coding
  - Python, Java, System Verilog, C
- Tools 
  - Cadence, Advantest 93K, Linux 
