Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/sam-admin/Desktop/iith/Module-2/sampractrice/intell/Create_System_with_Platform_Designer/IPD17_1/Lab1/sm_transfer_system.qsys --block-symbol-file --output-directory=/home/sam-admin/Desktop/iith/Module-2/sampractrice/intell/Create_System_with_Platform_Designer/IPD17_1/Lab1/sm_transfer_system --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading Lab1/sm_transfer_system.qsys
Progress: Reading input file
Progress: Adding J2A_master [altera_jtag_avalon_master 22.1]
Progress: Parameterizing module J2A_master
Progress: Adding av_sm_master [avalon_state_machine_master 2.0]
Progress: Parameterizing module av_sm_master
Progress: Adding button_switch [button_switch_pio 1.0]
Progress: Parameterizing module button_switch
Progress: Adding clk [clock_source 22.1]
Progress: Parameterizing module clk
Progress: Adding dma_source_to_ssram [altera_avalon_dma 22.1]
Progress: Parameterizing module dma_source_to_ssram
Progress: Adding dma_ssram_to_led [altera_avalon_dma 22.1]
Progress: Parameterizing module dma_ssram_to_led
Progress: Adding ext_mem_bus [altera_tristate_conduit_bridge 22.1]
Progress: Parameterizing module ext_mem_bus
Progress: Adding led_fifo [altera_avalon_fifo 22.1]
Progress: Parameterizing module led_fifo
Progress: Adding led_out [avalon_st_mm_flasher 1.0]
Progress: Parameterizing module led_out
Progress: Adding pll [altera_pll 22.1]
Progress: Parameterizing module pll
Progress: Adding reset_debounce [reset_debounce 1.0]
Progress: Parameterizing module reset_debounce
Progress: Adding source [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module source
Progress: Adding sram_controller [altera_generic_tristate_controller 22.1]
Progress: Parameterizing module sram_controller
Progress: Adding test_mem [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module test_mem
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sm_transfer_system.dma_source_to_ssram: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: sm_transfer_system.dma_ssram_to_led: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: sm_transfer_system.led_fifo: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: sm_transfer_system.pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Warning: sm_transfer_system.pll: Able to implement PLL - Actual settings differ from Requested settings
Warning: sm_transfer_system.reset_debounce.button_debounce_in: No synchronous edges, but has associated clock
Warning: sm_transfer_system.reset_debounce.button_qual: Associated reset sinks not declared
Warning: sm_transfer_system.reset_debounce.button_qual_n: Associated reset sinks not declared
Warning: sm_transfer_system.sram_controller: Properties (isMemoryDevice) have been set on interface uas - in composed mode these are ignored
Info: sm_transfer_system.led_fifo.out/led_out.ledfifo: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Warning: sm_transfer_system.pll: pll.locked must be exported, or connected to a matching conduit.
Warning: sm_transfer_system.dma_source_to_ssram: Interrupt sender dma_source_to_ssram.irq is not connected to an interrupt receiver
Warning: sm_transfer_system.dma_ssram_to_led: Interrupt sender dma_ssram_to_led.irq is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/sam-admin/Desktop/iith/Module-2/sampractrice/intell/Create_System_with_Platform_Designer/IPD17_1/Lab1/sm_transfer_system.qsys --synthesis=VERILOG --output-directory=/home/sam-admin/Desktop/iith/Module-2/sampractrice/intell/Create_System_with_Platform_Designer/IPD17_1/Lab1/sm_transfer_system/synthesis --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading Lab1/sm_transfer_system.qsys
Progress: Reading input file
Progress: Adding J2A_master [altera_jtag_avalon_master 22.1]
Progress: Parameterizing module J2A_master
Progress: Adding av_sm_master [avalon_state_machine_master 2.0]
Progress: Parameterizing module av_sm_master
Progress: Adding button_switch [button_switch_pio 1.0]
Progress: Parameterizing module button_switch
Progress: Adding clk [clock_source 22.1]
Progress: Parameterizing module clk
Progress: Adding dma_source_to_ssram [altera_avalon_dma 22.1]
Progress: Parameterizing module dma_source_to_ssram
Progress: Adding dma_ssram_to_led [altera_avalon_dma 22.1]
Progress: Parameterizing module dma_ssram_to_led
Progress: Adding ext_mem_bus [altera_tristate_conduit_bridge 22.1]
Progress: Parameterizing module ext_mem_bus
Progress: Adding led_fifo [altera_avalon_fifo 22.1]
Progress: Parameterizing module led_fifo
Progress: Adding led_out [avalon_st_mm_flasher 1.0]
Progress: Parameterizing module led_out
Progress: Adding pll [altera_pll 22.1]
Progress: Parameterizing module pll
Progress: Adding reset_debounce [reset_debounce 1.0]
Progress: Parameterizing module reset_debounce
Progress: Adding source [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module source
Progress: Adding sram_controller [altera_generic_tristate_controller 22.1]
Progress: Parameterizing module sram_controller
Progress: Adding test_mem [altera_avalon_onchip_memory2 22.1]
Progress: Parameterizing module test_mem
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sm_transfer_system.dma_source_to_ssram: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: sm_transfer_system.dma_ssram_to_led: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: sm_transfer_system.led_fifo: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: sm_transfer_system.pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Warning: sm_transfer_system.pll: Able to implement PLL - Actual settings differ from Requested settings
Warning: sm_transfer_system.reset_debounce.button_debounce_in: No synchronous edges, but has associated clock
Warning: sm_transfer_system.reset_debounce.button_qual: Associated reset sinks not declared
Warning: sm_transfer_system.reset_debounce.button_qual_n: Associated reset sinks not declared
Warning: sm_transfer_system.sram_controller: Properties (isMemoryDevice) have been set on interface uas - in composed mode these are ignored
Info: sm_transfer_system.led_fifo.out/led_out.ledfifo: Ready latency is 1 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Warning: sm_transfer_system.pll: pll.locked must be exported, or connected to a matching conduit.
Warning: sm_transfer_system.dma_source_to_ssram: Interrupt sender dma_source_to_ssram.irq is not connected to an interrupt receiver
Warning: sm_transfer_system.dma_ssram_to_led: Interrupt sender dma_ssram_to_led.irq is not connected to an interrupt receiver
Info: sm_transfer_system: Generating sm_transfer_system "sm_transfer_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master dma_source_to_ssram.read_master and slave source.s1 because the master has address signal 13 bit wide, but the slave is 11 bit wide.
Info: Interconnect is inserted between master dma_source_to_ssram.read_master and slave source.s1 because the master has read_n signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master dma_source_to_ssram.read_master and slave source.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master dma_source_to_ssram.read_master and slave source.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: J2A_master: "sm_transfer_system" instantiated altera_jtag_avalon_master "J2A_master"
Info: av_sm_master: Starting Avalon State Machine Generation
Info: av_sm_master: Temporary fileLocation: /tmp/alt9621_205354631028618776.dir/0002_av_sm_master_gen/avalon_state_machine_master
Error: Error starting the process ([/home/sam-admin/intelFPGA_lite/22.1std/quartus/bin64/perl/bin/perl.exe, mk_avalon_state_machine_master.pl, file=/tmp/alt9621_205354631028618776.dir/0002_av_sm_master_gen/avalon_state_machine_master, entityname=avalon_state_machine_master, av_commands=idle; write 00 FF; write 00 FF;  write 00 F3;  write 00 FC;  read 1040;  testbit 0 0;  read 1040;  testbit 0 1;  write 00 F1;  write 00 F2;  write 00 F4;  write 00 F8; write 40 00; write 44 00; write 48 00; write 4C 40; write 58 8C; read  40;  testbit 0 1;  write 00 FA;  write 00 F5; read  1040;  testbit 0 0;  read  1040;  testbit 0 1;  write 00 F1;  write 00 F2;  write 00 F4;  write 00 F8; write 20 00; write 24 00; write 28 00; write 2C 40; write 38 28C; read  20;  testbit 0 1; write 20 00; write 24 00; write 28 10000; write 2C 40; write 38 8C; read  20;  testbit 0 1;  read  1040;  testbit 1 0;  read  1040;  testbit 1 1;  write 00 F8;  write 00 F4;  write 00 F2;  write 00 F1; loop 0]): Cannot run program "/home/sam-admin/intelFPGA_lite/22.1std/quartus/bin64/perl/bin/perl.exe" (in directory "/home/sam-admin/Desktop/iith/Module-2/sampractrice/intell/Create_System_with_Platform_Designer/IPD17_1/Lab1/ip/avalon_state_machine_master"): error=2, No such file or directory      while executing "__altera__safe_exec /home/sam-admin/intelFPGA_lite/22.1std/quartus/bin64/perl/bin/perl.exe mk_avalon_state_machine_master.pl file=/tmp/alt9621_2053546..."     ("uplevel" body line 1)     invoked from within "uplevel 1 [list __altera__safe_exec {*}$args]"     (procedure "exec" line 2)     invoked from within "exec $perl/perl.exe mk_avalon_state_machine_master.pl file=$fileLocation  entityname=$entityName  av_commands=$inst_param"     (procedure "fileset_callback_procedure" line 13)     invoked from within "fileset_callback_procedure avalon_state_machine_master"
Info: av_sm_master: "sm_transfer_system" instantiated avalon_state_machine_master "av_sm_master"
Error: Generation stopped, 26 or more modules remaining
Info: sm_transfer_system: Done "sm_transfer_system" with 27 modules, 2 files
Error: qsys-generate failed with exit code 1: 2 Errors, 8 Warnings
Info: Finished: Create HDL design files for synthesis
