/*
 * This file is part of the coreboot project.
 *
 * Copyright (C) 2018 Intel Corporation.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.See the
 * GNU General Public License for more details.
 */

#ifndef _GPIO_LNV_IQ1X0MS1_H
#define _GPIO_LNV_IQ1X0MS1_H

#include <soc/gpe.h>
#include <soc/gpio.h>

#define  IQ1X0MS1_PAD_DW0_DW1_CFG(val, config0, config1) \
		_PAD_CFG_STRUCT(val, config0, config1)


/* BIOS Flash Write Protect */
//#define GPIO_PCH_WP		GPP_C23

// ifndef __ACPI__ needed here? x11ssh has it, h110m-dvs not....

#ifndef __ACPI__
static const struct pad_config gpio_table[] = {
	/* GPIO Group GPP_A */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A0,  0x84000502, 0x00000018), /* RCIN# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A1,  0x84000402, 0x00003019), /* LAD0 */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A2,  0x84000402, 0x0000301a), /* LAD1 */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A3,  0x84000402, 0x0000301b), /* LAD2 */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A4,  0x84000402, 0x0000301c), /* LAD3 */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A5,  0x84000600, 0x0000001d), /* LFRAME# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A6,  0x84000402, 0x0000001e), /* SERIRQ */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A7,  0x84000502, 0x0000001f), /* PIRQA# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A8,  0x84000500, 0x00000020), /* CLKRUN# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A9,  0x84000600, 0x00001021), /* CLKOUT_LPC0 */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A10, 0x84000600, 0x00001022), /* CLKOUT_LPC1 */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A11, 0x84000502, 0x00000023), /* PME# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A12, 0x84000502, 0x00000024), /* BM_BUSY# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A13, 0x44000600, 0x00000025), /* SUSWARN#/SUSPWRDNACK */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A14, 0x44000600, 0x00000026), /* SUS_STAT# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A15, 0x44000502, 0x00003027), /* SUS_ACK# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A16, 0x44000200, 0x00003028), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A17, 0x84000201, 0x00000029), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A18, 0x84000200, 0x0000002a), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A19, 0x44000200, 0x0000302b), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A20, 0x84000200, 0x0000002c), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A21, 0x84000100, 0x0000002d), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A22, 0x84000102, 0x0000002e), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A23, 0x84000102, 0x0000002f), /* GPIO */

	/* GPIO Group GPP_B */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_B0,  0x84000200, 0x00000030), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_B1,  0x84000200, 0x00000031), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_B2,  0x84000502, 0x00000032), /* VRALERT# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_B3,  0x84000200, 0x00000033), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_B4,  0x84000200, 0x00000034), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_B5,  0x84000102, 0x00000035), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_B6,  0x84000200, 0x00000036), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_B7,  0x84000100, 0x00000037), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_B8,  0x84000102, 0x00000038), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_B9,  0x84000500, 0x00000039), /* SRCCLKREQ4# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_B10, 0x44000702, 0x0000003a), /* SRCCLKREQ5# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_B11, 0x84000200, 0x0000003b), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_B12, 0x44000600, 0x0000003c), /* SLP_S0# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_B13, 0x44000600, 0x0000003d), /* PLTRST# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_B14, 0x84060600, 0x0000103e), /* SPKR */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_B15, 0x84000201, 0x0000003f), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_B16, 0x84000102, 0x00000040), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_B17, 0x84000200, 0x00000041), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_B18, 0x84000500, 0x00000042), /* GSPIO_MOSI */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_B19, 0x84000200, 0x00000043), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_B20, 0x84060102, 0x00000044), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_B21, 0x84000200, 0x00000045), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_B22, 0x84000500, 0x00000046), /* GSPI1_MOSI */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_B23, 0x84060500, 0x00001047), /* SML1ALERT# */

	/* GPIO Group GPP_C */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_C0,  0x44000502, 0x00000048), /* SMBCLK */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_C1,  0x44000502, 0x00000049), /* SMBDATA */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_C2,  0x44000502, 0x0000004a), /* SMBALERT# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_C3,  0x44000502, 0x0000004b), /* SML0CLK */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_C4,  0x44000502, 0x0000004c), /* SML0DATA */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_C5,  0x84000500, 0x0000004d), /* SML0ALERT# */
	//IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_C6,  0xffffffff, 0xffffffff), /* RESERVED */
	//IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_C7,  0xffffffff, 0xffffffff), /* RESERVED */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_C8,  0x84000102, 0x00000050), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_C9,  0x84000200, 0x00000051), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_C10, 0x84000200, 0x00000052), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_C11, 0x84000102, 0x00000053), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_C12, 0x84000201, 0x00000054), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_C13, 0x84000201, 0x00000055), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_C14, 0x84000102, 0x00000056), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_C15, 0x84000201, 0x00000057), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_C16, 0x84000200, 0x00000058), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_C17, 0x84000200, 0x00000059), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_C18, 0x84000200, 0x0000005a), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_C19, 0x84000200, 0x0000005b), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_C20, 0x84000200, 0x0000005c), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_C21, 0x84000200, 0x0000005d), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_C22, 0x84060200, 0x0000005e), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_C23, 0x84060200, 0x0000005f), /* GPIO */

	/* GPIO Group GPP_D */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_D0,  0x84060200, 0x00000060), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_D1,  0x84000201, 0x00000061), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_D2,  0x84060500, 0x00000062), /* n/a */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_D3,  0x84060500, 0x00000063), /* n/a */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_D4,  0x04060201, 0x00000064), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_D5,  0x04000200, 0x00000065), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_D6,  0x04000200, 0x00000066), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_D7,  0x04000200, 0x00000067), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_D8,  0x04000200, 0x00000068), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_D9,  0x04000200, 0x00000069), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_D10, 0x04000200, 0x0000006a), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_D11, 0x84000102, 0x0000006b), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_D12, 0x84000102, 0x0000006c), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_D13, 0x84000102, 0x0000006d), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_D14, 0x84000102, 0x0000006e), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_D15, 0x84000102, 0x0000006f), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_D16, 0x84000200, 0x00000070), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_D17, 0x84000102, 0x00000071), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_D18, 0x84000102, 0x00000072), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_D19, 0x84000200, 0x00000073), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_D20, 0x84000200, 0x00000074), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_D21, 0x84000200, 0x00000075), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_D22, 0x84000200, 0x00000076), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_D23, 0x84000200, 0x00000077), /* GPIO */

	/* GPIO Group GPP_E */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_E0,  0x84060200, 0x00003018), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_E1,  0x84060200, 0x00003019), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_E2,  0x84060200, 0x0000301a), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_E3,  0x84060201, 0x0000001b), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_E4,  0x84060201, 0x0000001c), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_E5,  0x80880102, 0x0000001d), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_E6,  0x84060200, 0x0000001e), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_E7,  0x84060200, 0x0000001f), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_E8,  0x84000600, 0x00000020), /* SATA_LED# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_E9,  0x44000502, 0x00000021), /* USB_OC0# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_E10, 0x44000502, 0x00000022), /* USB_OC1# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_E11, 0x44000502, 0x00000023), /* USB_OC2# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_E12, 0x44000502, 0x00000024), /* USB_OC3# */

	/* GPIO Group GPP_F */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_F0,  0x84000200, 0x00000025), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_F1,  0x84000600, 0x00000026), /* SATAXPCIE4 */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_F2,  0x84000600, 0x00000027), /* SATAXPCIE5 */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_F3,  0x84000200, 0x00000028), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_F4,  0x84000200, 0x00000029), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_F5,  0x02080500, 0x0000002a), /* SATA_DEVSLP3 */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_F6,  0x44000102, 0x0000002b), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_F7,  0x42080200, 0x0000002c), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_F8,  0x84000200, 0x0000002d), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_F9,  0x84000102, 0x0000002e), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_F10, 0x80100600, 0x0000002f), /* SATA_SCLOCK */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_F11, 0x84000600, 0x00000030), /* SATA_SLOAD */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_F12, 0x80100600, 0x00000031), /* SATA_SDATAOUT1 */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_F13, 0x80100600, 0x00000032), /* SATA_SDATAOUT2 */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_F14, 0x40100100, 0x00000033), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_F15, 0x44000502, 0x00000034), /* USB_OC4# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_F16, 0x44000502, 0x00000035), /* USB_OC5# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_F17, 0x44000502, 0x00000036), /* USB_OC6# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_F18, 0x84000502, 0x00000037), /* USB_OC7# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_F19, 0x84000200, 0x00000038), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_F20, 0x84000200, 0x00000039), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_F21, 0x84000200, 0x0000003a), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_F22, 0x84000201, 0x0000003b), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_F23, 0x84000200, 0x0000003c), /* GPIO */

	/* GPIO Group GPP_G */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_G0,  0x84000100, 0x0000003d), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_G1,  0x84000100, 0x0000003e), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_G2,  0x84000201, 0x0000003f), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_G3,  0x84000201, 0x00000040), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_G4,  0x84000200, 0x00000041), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_G5,  0x84000200, 0x00000042), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_G6,  0x84000200, 0x00000043), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_G7,  0x84000200, 0x00000044), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_G8,  0x84000200, 0x00000045), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_G9,  0x84000200, 0x00000046), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_G10, 0x84000200, 0x00000047), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_G11, 0x84000201, 0x00000048), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_G12, 0x84000100, 0x00000049), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_G13, 0x84000100, 0x0000004a), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_G14, 0x84000100, 0x0000004b), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_G15, 0x84000102, 0x0000004c), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_G16, 0x84000100, 0x0000004d), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_G17, 0x84000102, 0x0000004e), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_G18, 0x80100201, 0x0000004f), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_G19, 0x84800102, 0x00000050), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_G20, 0x84000102, 0x00000051), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_G21, 0x84000102, 0x00000052), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_G22, 0x84000102, 0x00000053), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_G23, 0x84000201, 0x00000054), /* GPIO */

	/* GPIO Group GPP_H */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_H0,  0x84000102, 0x00000055), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_H1,  0x04000201, 0x00000056), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_H2,  0x84000102, 0x00000057), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_H3,  0x84000102, 0x00000058), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_H4,  0x84000200, 0x00000059), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_H5,  0x84000200, 0x0000005a), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_H6,  0x84000200, 0x0000005b), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_H7,  0x84000200, 0x0000005c), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_H8,  0x84000200, 0x0000005d), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_H9,  0x84000200, 0x0000005e), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_H10, 0x84000201, 0x0000005f), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_H11, 0x84000201, 0x00000060), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_H12, 0x84000200, 0x00000061), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_H13, 0x84000200, 0x00000062), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_H14, 0x84000200, 0x00000063), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_H15, 0x84000201, 0x00000064), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_H16, 0x84000200, 0x00000065), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_H17, 0x84000200, 0x00000066), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_H18, 0x84000201, 0x00000067), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_H19, 0x84000200, 0x00000068), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_H20, 0x84000200, 0x00000069), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_H21, 0x84000200, 0x0000006a), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_H22, 0x84000200, 0x0000006b), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_H23, 0x84000200, 0x0000006c), /* GPIO */

	/* GPIO Group GPP_I */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_I0,  0x84060500, 0x0000006d), /* DDPB_HPD0 */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_I1,  0x84060500, 0x0000006e), /* DDPC_HPD1 */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_I2,  0x84060500, 0x0000006f), /* DDPD_HPD2 */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_I3,  0x84060100, 0x00000070), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_I4,  0x84000100, 0x00000071), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_I5,  0x84000200, 0x00000072), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_I6,  0x84000102, 0x00001073), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_I7,  0x84000500, 0x00000074), /* DDPC_CTRLCLK */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_I8,  0x84000500, 0x00001075), /* DDPC_CTRLDATA */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_I9,  0x84000500, 0x00000076), /* DDPD_CTRLCLK */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_I10, 0x84000500, 0x00001077), /* DDPD_CTRLDATA */

	/* GPIO Group GPD */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPD0,    0x84000502, 0x00000018), /* BATLOW# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPD1,    0x04000602, 0x00000019), /* ACPRESENT */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPD2,    0x00080502, 0x0000101a), /* LAN_WAKE# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPD3,    0x04000502, 0x0000301b), /* PWRBTN# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPD4,    0x04000600, 0x0000001c), /* SLP_S3# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPD5,    0x04000600, 0x0000001d), /* SLP_S4# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPD6,    0x04000600, 0x0000001e), /* SLP_A# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPD7,    0x04000200, 0x0000001f), /* GPIO */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPD8,    0x04000600, 0x00000020), /* SUSCLK */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPD9,    0x04000600, 0x00000021), /* SLP_WLAN# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPD10,   0x04000600, 0x00000022), /* SLP_S5# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPD11,   0x04000600, 0x00000023), /* LANPHYPC */
};

/* Early pad configuration in romstage. */
static const struct pad_config early_gpio_table[] = {
	/* GPIO Group GPP_A */
	/* LPC */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A0,  0x84000502, 0x00000018), /* RCIN# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A1,  0x84000402, 0x00003019), /* LAD0 */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A2,  0x84000402, 0x0000301a), /* LAD1 */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A3,  0x84000402, 0x0000301b), /* LAD2 */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A4,  0x84000402, 0x0000301c), /* LAD3 */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A5,  0x84000600, 0x0000001d), /* LFRAME# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A6,  0x84000402, 0x0000001e), /* SERIRQ */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A7,  0x84000502, 0x0000001f), /* PIRQA# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A8,  0x84000500, 0x00000020), /* CLKRUN# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A9,  0x84000600, 0x00001021), /* CLKOUT_LPC0 */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A10, 0x84000600, 0x00001022), /* CLKOUT_LPC1 */
	/* SUS */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A13, 0x44000600, 0x00000025), /* SUSWARN#/SUSPWRDNACK */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A14, 0x44000600, 0x00000026), /* SUS_STAT# */
	IQ1X0MS1_PAD_DW0_DW1_CFG(GPP_A15, 0x44000502, 0x00003027), /* SUS_ACK# */
};
#endif /* __ACPI__ */

#endif /* _GPIO_LNV_IQ1X0MS1_H */
