<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: HPCA 2003</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/hpca/hpca2003">9. HPCA 2003:
Anaheim, California, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/hpca/hpca2003">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/hpca/hpca2003">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/hpca/hpca2003">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/hpca/hpca2003">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/hpca/index.html">back to HPCA</a></p>


<ul>
</ul>




<h2>Keynote Speaker</h2>
 

<ul>
</ul>



<h2>Multithreading</h2>
 

<ul>
<li id="AlameldeenW03"><a href="http://dblp.dagstuhl.de/pers/hc/a/Alameldeen:Alaa_R=">Alaa R. Alameldeen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wood:David_A=">David A. Wood</a>:<br /><b>Variability in Architectural Simulations of Multi-Threaded Workloads.</b> 7-18<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183520"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/AlameldeenW03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/AlameldeenW03.xml">XML</a></small></small></li>
<li id="RedstoneEL03"><a href="http://dblp.dagstuhl.de/pers/hc/r/Redstone:Joshua">Joshua Redstone</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eggers:Susan_J=">Susan J. Eggers</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Levy:Henry_M=">Henry M. Levy</a>:<br /><b>Mini-Threads: Increasing TLP on Small-Scale SMT Processors.</b> 19-30<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183521"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/RedstoneEL03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/RedstoneEL03.xml">XML</a></small></small></li>
<li id="El-MoursyA03"><a href="http://dblp.dagstuhl.de/pers/hc/e/El=Moursy:Ali">Ali El-Moursy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Albonesi:David_H=">David H. Albonesi</a>:<br /><b>Front-End Policies for Improved Issue Efficiency in SMT Processors.</b> 31-40<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183522"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/El-MoursyA03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/El-MoursyA03.xml">XML</a></small></small></li>
</ul>



<h2>Branch Prediction</h2>
 

<ul>
<li id="Jimenez03"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jim=eacute=nez:Daniel_A=">Daniel A. Jim&#233;nez</a>:<br /><b>Reconsidering Complex Branch Predictors.</b> 43-52<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183523"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/Jimenez03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/Jimenez03.xml">XML</a></small></small></li>
<li id="SimonCF03"><a href="http://dblp.dagstuhl.de/pers/hc/s/Simon:Beth">Beth Simon</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Calder:Brad">Brad Calder</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Ferrante:Jeanne">Jeanne Ferrante</a>:<br /><b>Incorporating Predicate Information into Branch Predictors.</b> 53-64<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183524"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/SimonCF03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/SimonCF03.xml">XML</a></small></small></li>
<li id="ChenDA03"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Lei">Lei Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dropsho:Steve">Steve Dropsho</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Albonesi:David_H=">David H. Albonesi</a>:<br /><b>Dynamic Data Dependence Tracking and its Application to Branch Prediction.</b> 65-76<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183525"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ChenDA03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ChenDA03.xml">XML</a></small></small></li>
</ul>



<h2>Power Efficient Designs</h2>
 

<ul>
<li id="JosephBM03"><a href="http://dblp.dagstuhl.de/pers/hc/j/Joseph:Russ">Russ Joseph</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brooks:David_M=">David M. Brooks</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martonosi:Margaret">Margaret Martonosi</a>:<br /><b>Control Techniques to Eliminate Voltage Emergencies in High Performance Processors.</b> 79-90<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183526"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/JosephBM03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/JosephBM03.xml">XML</a></small></small></li>
<li id="ShangPJ03"><a href="http://dblp.dagstuhl.de/pers/hc/s/Shang:Li">Li Shang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Peh:Li=Shiuan">Li-Shiuan Peh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jha:Niraj_K=">Niraj K. Jha</a>:<br /><b>Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks.</b> 91-102<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183527"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ShangPJ03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ShangPJ03.xml">XML</a></small></small></li>
<li id="AragonGG03"><a href="http://dblp.dagstuhl.de/pers/hc/a/Arag=oacute=n:Juan_L=">Juan L. Arag&#243;n</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Jos=eacute=">Jos&#233; Gonz&#225;lez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>:<br /><b>Power-Aware Control Speculation through Selective Throttling.</b> 103-112<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183528"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/AragonGG03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/AragonGG03.xml">XML</a></small></small></li>
<li id="LiBCVR03"><a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Hai">Hai Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bhunia:Swarup">Swarup Bhunia</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Yiran">Yiran Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykumar:T=_N=">T. N. Vijaykumar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Roy:Kaushik">Kaushik Roy</a>:<br /><b>Deterministic Clock Gating for Microprocessor Power Reduction.</b> 113-122<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183529"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/LiBCVR03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/LiBCVR03.xml">XML</a></small></small></li>
</ul>



<h2>Keynote Speaker</h2>
 

<ul>
</ul>



<h2>Superscalars</h2>
 

<ul>
<li id="MutluSWP03"><a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stark:Jared">Jared Stark</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wilkerson:Chris">Chris Wilkerson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patt:Yale_N=">Yale N. Patt</a>:<br /><b>Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-Order Processors.</b> 129-140<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183532"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/MutluSWP03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/MutluSWP03.xml">XML</a></small></small></li>
<li id="SakamotoKIAUMK03"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sakamoto:Mariko">Mariko Sakamoto</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Katsuno:Akira">Akira Katsuno</a>, <a href="http://dblp.dagstuhl.de/pers/hc/i/Inoue:Aiichiro">Aiichiro Inoue</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Asakawa:Takeo">Takeo Asakawa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/u/Ueno:Haruhiko">Haruhiko Ueno</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Morita:Kuniki">Kuniki Morita</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kimura:Yasunori">Yasunori Kimura</a>:<br /><b>Microarchitecture and Performance Analysis of a SPARC-V9 Microprocessor for Enterprise Server Systems.</b> 141-152<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183533"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/SakamotoKIAUMK03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/SakamotoKIAUMK03.xml">XML</a></small></small></li>
<li id="KhailanyDRKOT03"><a href="http://dblp.dagstuhl.de/pers/hc/k/Khailany:Brucek">Brucek Khailany</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dally:William_J=">William J. Dally</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rixner:Scott">Scott Rixner</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kapasi:Ujval_J=">Ujval J. Kapasi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Owens:John_D=">John D. Owens</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Towles:Brian">Brian Towles</a>:<br /><b>Exploring the VLSI Scalability of Stream Processors.</b> 153-164<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183534"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KhailanyDRKOT03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KhailanyDRKOT03.xml">XML</a></small></small></li>
<li id="SlechtaCFFMQSPL03"><a href="http://dblp.dagstuhl.de/pers/hc/s/Slechta:Brian">Brian Slechta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Crowe:David">David Crowe</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fahs:Brian">Brian Fahs</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fertig:Michael">Michael Fertig</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Muthler:Gregory_A=">Gregory A. Muthler</a>, <a href="http://dblp.dagstuhl.de/pers/hc/q/Quek:Justin">Justin Quek</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Spadini:Francesco">Francesco Spadini</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Patel:Sanjay_J=">Sanjay J. Patel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lumetta:Steven">Steven Lumetta</a>:<br /><b>Dynamic Optimization of Micro-Operations.</b> 165-176<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183535"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/SlechtaCFFMQSPL03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/SlechtaCFFMQSPL03.xml">XML</a></small></small></li>
</ul>



<h2>Multiprocessor Systems</h2>
 

<ul>
<li id="IbrahimBR03"><a href="http://dblp.dagstuhl.de/pers/hc/i/Ibrahim:Khaled_Z=">Khaled Z. Ibrahim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Byrd:Gregory_T=">Gregory T. Byrd</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rotenberg:Eric">Eric Rotenberg</a>:<br /><b>Slipstream Execution Mode for CMP-Based Multiprocessors.</b> 179-190<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183536"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/IbrahimBR03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/IbrahimBR03.xml">XML</a></small></small></li>
<li id="GarzaranPLVRT03"><a href="http://dblp.dagstuhl.de/pers/hc/g/Garzar=aacute=n:Mar=iacute=a_Jes=uacute=s">Mar&#237;a Jes&#250;s Garzar&#225;n</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Prvulovic:Milos">Milos Prvulovic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Llaber=iacute=a:Jos=eacute=_Mar=iacute=a">Jos&#233; Mar&#237;a Llaber&#237;a</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vi=ntilde=als:V=iacute=ctor">V&#237;ctor Vi&#241;als</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rauchwerger:Lawrence">Lawrence Rauchwerger</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>Tradeoffs in Buffering Memory State for Thread-Level Speculation in Multiprocessors.</b> 191-202<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183537"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/GarzaranPLVRT03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/GarzaranPLVRT03.xml">XML</a></small></small></li>
<li id="ChristodoulopoulouAB03"><a href="http://dblp.dagstuhl.de/pers/hc/c/Christodoulopoulou:Rosalia">Rosalia Christodoulopoulou</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Azimi:Reza">Reza Azimi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bilas:Angelos">Angelos Bilas</a>:<br /><b>Dynamic Data Replication: An Approach to Providing Fault-Tolerant Shared Memory Clusters.</b> 203-214<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183538"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/ChristodoulopoulouAB03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/ChristodoulopoulouAB03.xml">XML</a></small></small></li>
</ul>



<h2>Memory and Communication Performance</h2>
 

<ul>
<li id="KarlssonMHW03"><a href="http://dblp.dagstuhl.de/pers/hc/k/Karlsson:Martin">Martin Karlsson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Moore:Kevin_E=">Kevin E. Moore</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hagersten:Erik">Erik Hagersten</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wood:David_A=">David A. Wood</a>:<br /><b>Memory System Behavior of Java-Based Middleware.</b> 217-228<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183540"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KarlssonMHW03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KarlssonMHW03.xml">XML</a></small></small></li>
<li id="NagarajaKBMN03"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nagaraja:Kiran">Kiran Nagaraja</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Krishnan:Neeraj">Neeraj Krishnan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bianchini:Ricardo">Ricardo Bianchini</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martin:Richard_P=">Richard P. Martin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nguyen:Thu_D=">Thu D. Nguyen</a>:<br /><b>Evaluating the Impact of Communication Architecture on the Performability of Cluster-Based Services.</b> 229-240<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183541"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/NagarajaKBMN03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/NagarajaKBMN03.xml">XML</a></small></small></li>
<li id="RadovicH03"><a href="http://dblp.dagstuhl.de/pers/hc/r/Radovic:Zoran">Zoran Radovic</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hagersten:Erik">Erik Hagersten</a>:<br /><b>Hierarchical Backoff Locks for Nonuniform Communication Architectures.</b> 241-252<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183542"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/RadovicH03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/RadovicH03.xml">XML</a></small></small></li>
<li id="KimYDYD03"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim_0001:Eun_Jung">Eun Jung Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yum:Ki_Hwan">Ki Hwan Yum</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Chita_R=">Chita R. Das</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yousif:Mazin_S=">Mazin S. Yousif</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Duato:Jos=eacute=">Jos&#233; Duato</a>:<br /><b>Performance Enhancement Techniques for InfiniBand? Architecture.</b> 253-262<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183543"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KimYDYD03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KimYDYD03.xml">XML</a></small></small></li>
</ul>



<h2>Keynote Speake</h2>
 

<ul>
</ul>



<h2>Profiling and Simulation Support</h2>
 

<ul>
<li id="NarayanasamySSCV03"><a href="http://dblp.dagstuhl.de/pers/hc/n/Narayanasamy:Satish">Satish Narayanasamy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sherwood:Timothy">Timothy Sherwood</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sair:Suleyman">Suleyman Sair</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Calder:Brad">Brad Calder</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Varghese:George">George Varghese</a>:<br /><b>Catching Accurate Profiles in Hardwar.</b> 269-280<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183545"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/NarayanasamySSCV03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/NarayanasamySSCV03.xml">XML</a></small></small></li>
<li id="YiLH03"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yi:Joshua_J=">Joshua J. Yi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lilja:David_J=">David J. Lilja</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hawkins:Douglas_M=">Douglas M. Hawkins</a>:<br /><b>A Statistically Rigorous Approach for Improving Simulation Methodology.</b> 281-291<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183546"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/YiLH03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/YiLH03.xml">XML</a></small></small></li>
</ul>



<h2>Caching and Prefetching</h2>
 

<ul>
<li id="GassendSCDD03"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gassend:Blaise">Blaise Gassend</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Suh:G=_Edward">G. Edward Suh</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Clarke:Dwaine_E=">Dwaine E. Clarke</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dijk:Marten_van">Marten van Dijk</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Devadas:Srinivas">Srinivas Devadas</a>:<br /><b>Caches and Hash Trees for Efficient Memory Integrity Verification.</b> 295-306<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183547"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/GassendSCDD03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/GassendSCDD03.xml">XML</a></small></small></li>
<li id="MemikRM03"><a href="http://dblp.dagstuhl.de/pers/hc/m/Memik:Gokhan">Gokhan Memik</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Reinman:Glenn">Glenn Reinman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mangione=Smith:William_H=">William H. Mangione-Smith</a>:<br /><b>Just Say No: Benefits of Early Cache Miss Determinatio.</b> 307-316<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183548"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/MemikRM03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/MemikRM03.xml">XML</a></small></small></li>
<li id="HuMK03"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hu:Zhigang">Zhigang Hu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Martonosi:Margaret">Margaret Martonosi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kaxiras:Stefanos">Stefanos Kaxiras</a>:<br /><b>TCP: Tag Correlating Prefetchers.</b> 317-326<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183549"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/HuMK03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/HuMK03.xml">XML</a></small></small></li>
<li id="JeongD03"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jeong:Jaeheon">Jaeheon Jeong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dubois:Michel">Michel Dubois</a>:<br /><b>Cost-Sensitive Cache Replacement Algorithms.</b> 327-337<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183550"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/JeongD03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/JeongD03.xml">XML</a></small></small></li>
</ul>



<h2>Networks and Communication</h2>
 

<ul>
<li id="TaylorLAA03"><a href="http://dblp.dagstuhl.de/pers/hc/t/Taylor:Michael_Bedford">Michael Bedford Taylor</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Walter">Walter Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Amarasinghe:Saman_P=">Saman P. Amarasinghe</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Agarwal:Anant">Anant Agarwal</a>:<br /><b>Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned Architecture.</b> 341-353<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183551"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/TaylorLAA03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/TaylorLAA03.xml">XML</a></small></small></li>
<li id="TerechkoTGEC03"><a href="http://dblp.dagstuhl.de/pers/hc/t/Terechko:Andrei">Andrei Terechko</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Thenaff:Erwan_Le">Erwan Le Thenaff</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Garg:Manish">Manish Garg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eijndhoven:Jos_T=_J=_van">Jos T. J. van Eijndhoven</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Corporaal:Henk">Henk Corporaal</a>:<br /><b>Inter-Cluster Communication Models for Clustered VLIW Processors.</b> 354-364<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183552"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/TerechkoTGEC03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/TerechkoTGEC03.xml">XML</a></small></small></li>
<li id="HaoH03"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hao:Ming">Ming Hao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Heinrich:Mark">Mark Heinrich</a>:<br /><b>Active I/O Switches in System Area Networks.</b> 365-376<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183553"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/HaoH03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/HaoH03.xml">XML</a></small></small></li>
<li id="HoP03"><a href="http://dblp.dagstuhl.de/pers/hc/h/Ho:Wai_Hong">Wai Hong Ho</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pinkston:Timothy_Mark">Timothy Mark Pinkston</a>:<br /><b>A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns.</b> 377-388<br /><small><a href="http://dx.doi.org/10.1109/HPCA.2003.1183554"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/HoP03.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/HoP03.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
