#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x64bb2d5d2490 .scope module, "tb_pipeline" "tb_pipeline" 2 2;
 .timescale -9 -12;
v0x64bb2d5ff870_0 .var "clk", 0 0;
v0x64bb2d5ff930_0 .net "data_1", 7 0, L_0x64bb2d5c8a60;  1 drivers
v0x64bb2d5ff9d0_0 .net "data_2", 7 0, L_0x64bb2d5fff50;  1 drivers
v0x64bb2d5ffaa0_0 .net "data_3", 7 0, L_0x64bb2d600010;  1 drivers
v0x64bb2d5ffb70_0 .net "data_4", 7 0, L_0x64bb2d6000d0;  1 drivers
v0x64bb2d5ffc10_0 .var "data_i", 7 0;
v0x64bb2d5ffce0_0 .var "flush", 0 0;
v0x64bb2d5ffdb0_0 .var "rst", 0 0;
v0x64bb2d5ffe80_0 .var "stall", 0 0;
S_0x64bb2d5d2620 .scope module, "dut" "pipeline_reg" 2 18, 3 2 0, S_0x64bb2d5d2490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "stall";
    .port_info 4 /INPUT 8 "data_i";
    .port_info 5 /OUTPUT 8 "data_1";
    .port_info 6 /OUTPUT 8 "data_2";
    .port_info 7 /OUTPUT 8 "data_3";
    .port_info 8 /OUTPUT 8 "data_4";
L_0x64bb2d5c8a60 .functor BUFZ 8, v0x64bb2d5fede0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x64bb2d5fff50 .functor BUFZ 8, v0x64bb2d5fef80_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x64bb2d600010 .functor BUFZ 8, v0x64bb2d5ff190_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x64bb2d6000d0 .functor BUFZ 8, v0x64bb2d5ff350_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x64bb2d5c8d10_0 .net "clk", 0 0, v0x64bb2d5ff870_0;  1 drivers
v0x64bb2d5fed00_0 .net "data_1", 7 0, L_0x64bb2d5c8a60;  alias, 1 drivers
v0x64bb2d5fede0_0 .var "data_1_reg", 7 0;
v0x64bb2d5feea0_0 .net "data_2", 7 0, L_0x64bb2d5fff50;  alias, 1 drivers
v0x64bb2d5fef80_0 .var "data_2_reg", 7 0;
v0x64bb2d5ff0b0_0 .net "data_3", 7 0, L_0x64bb2d600010;  alias, 1 drivers
v0x64bb2d5ff190_0 .var "data_3_reg", 7 0;
v0x64bb2d5ff270_0 .net "data_4", 7 0, L_0x64bb2d6000d0;  alias, 1 drivers
v0x64bb2d5ff350_0 .var "data_4_reg", 7 0;
v0x64bb2d5ff430_0 .net "data_i", 7 0, v0x64bb2d5ffc10_0;  1 drivers
v0x64bb2d5ff510_0 .net "flush", 0 0, v0x64bb2d5ffce0_0;  1 drivers
v0x64bb2d5ff5d0_0 .net "rst", 0 0, v0x64bb2d5ffdb0_0;  1 drivers
v0x64bb2d5ff690_0 .net "stall", 0 0, v0x64bb2d5ffe80_0;  1 drivers
E_0x64bb2d5cd530 .event posedge, v0x64bb2d5ff5d0_0, v0x64bb2d5c8d10_0;
    .scope S_0x64bb2d5d2620;
T_0 ;
    %wait E_0x64bb2d5cd530;
    %load/vec4 v0x64bb2d5ff5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x64bb2d5fede0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x64bb2d5fef80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x64bb2d5ff190_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x64bb2d5ff350_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x64bb2d5ff510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x64bb2d5fede0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x64bb2d5fef80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x64bb2d5ff190_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x64bb2d5ff350_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x64bb2d5ff690_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x64bb2d5ff430_0;
    %assign/vec4 v0x64bb2d5fede0_0, 0;
    %load/vec4 v0x64bb2d5fede0_0;
    %assign/vec4 v0x64bb2d5fef80_0, 0;
    %load/vec4 v0x64bb2d5fef80_0;
    %assign/vec4 v0x64bb2d5ff190_0, 0;
    %load/vec4 v0x64bb2d5ff190_0;
    %assign/vec4 v0x64bb2d5ff350_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x64bb2d5d2490;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64bb2d5ff870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64bb2d5ffdb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64bb2d5ffce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64bb2d5ffe80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x64bb2d5ffc10_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x64bb2d5d2490;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x64bb2d5ff870_0;
    %inv;
    %store/vec4 v0x64bb2d5ff870_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x64bb2d5d2490;
T_3 ;
    %vpi_call 2 31 "$dumpfile", "tb_pipeline.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x64bb2d5d2490 {0 0 0};
    %vpi_call 2 33 "$display", "===test pipeline===" {0 0 0};
    %vpi_call 2 34 "$display", "=== testbench   ===" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x64bb2d5d2490;
T_4 ;
    %vpi_call 2 38 "$display", "[%0t] rst = %0b flush = %0b stall = %0b data_i = %08x data_1 = %08x data_2 = %08x data_3 = %08x data_4 = %08x", $time, v0x64bb2d5ffdb0_0, v0x64bb2d5ffce0_0, v0x64bb2d5ffe80_0, v0x64bb2d5ffc10_0, v0x64bb2d5ff930_0, v0x64bb2d5ff9d0_0, v0x64bb2d5ffaa0_0, v0x64bb2d5ffb70_0 {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64bb2d5ffdb0_0, 0, 1;
    %pushi/vec4 68, 0, 8;
    %store/vec4 v0x64bb2d5ffc10_0, 0, 8;
    %vpi_call 2 40 "$display", "[%0t] rst = %0b flush = %0b stall = %0b data_i = %08x data_1 = %08x data_2 = %08x data_3 = %08x data_4 = %08x", $time, v0x64bb2d5ffdb0_0, v0x64bb2d5ffce0_0, v0x64bb2d5ffe80_0, v0x64bb2d5ffc10_0, v0x64bb2d5ff930_0, v0x64bb2d5ff9d0_0, v0x64bb2d5ffaa0_0, v0x64bb2d5ffb70_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 51, 0, 8;
    %store/vec4 v0x64bb2d5ffc10_0, 0, 8;
    %vpi_call 2 42 "$display", "[%0t] rst = %0b flush = %0b stall = %0b data_i = %08x data_1 = %08x data_2 = %08x data_3 = %08x data_4 = %08x", $time, v0x64bb2d5ffdb0_0, v0x64bb2d5ffce0_0, v0x64bb2d5ffe80_0, v0x64bb2d5ffc10_0, v0x64bb2d5ff930_0, v0x64bb2d5ff9d0_0, v0x64bb2d5ffaa0_0, v0x64bb2d5ffb70_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 34, 0, 8;
    %store/vec4 v0x64bb2d5ffc10_0, 0, 8;
    %vpi_call 2 44 "$display", "[%0t] rst = %0b flush = %0b stall = %0b data_i = %08x data_1 = %08x data_2 = %08x data_3 = %08x data_4 = %08x", $time, v0x64bb2d5ffdb0_0, v0x64bb2d5ffce0_0, v0x64bb2d5ffe80_0, v0x64bb2d5ffc10_0, v0x64bb2d5ff930_0, v0x64bb2d5ff9d0_0, v0x64bb2d5ffaa0_0, v0x64bb2d5ffb70_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0x64bb2d5ffc10_0, 0, 8;
    %vpi_call 2 46 "$display", "[%0t] rst = %0b flush = %0b stall = %0b data_i = %08x data_1 = %08x data_2 = %08x data_3 = %08x data_4 = %08x", $time, v0x64bb2d5ffdb0_0, v0x64bb2d5ffce0_0, v0x64bb2d5ffe80_0, v0x64bb2d5ffc10_0, v0x64bb2d5ff930_0, v0x64bb2d5ff9d0_0, v0x64bb2d5ffaa0_0, v0x64bb2d5ffb70_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x64bb2d5ffc10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64bb2d5ffce0_0, 0, 1;
    %vpi_call 2 48 "$display", "[%0t] rst = %0b flush = %0b stall = %0b data_i = %08x data_1 = %08x data_2 = %08x data_3 = %08x data_4 = %08x", $time, v0x64bb2d5ffdb0_0, v0x64bb2d5ffce0_0, v0x64bb2d5ffe80_0, v0x64bb2d5ffc10_0, v0x64bb2d5ff930_0, v0x64bb2d5ff9d0_0, v0x64bb2d5ffaa0_0, v0x64bb2d5ffb70_0 {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x64bb2d5ffc10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64bb2d5ffce0_0, 0, 1;
    %vpi_call 2 50 "$display", "[%0t] rst = %0b flush = %0b stall = %0b data_i = %08x data_1 = %08x data_2 = %08x data_3 = %08x data_4 = %08x", $time, v0x64bb2d5ffdb0_0, v0x64bb2d5ffce0_0, v0x64bb2d5ffe80_0, v0x64bb2d5ffc10_0, v0x64bb2d5ff930_0, v0x64bb2d5ff9d0_0, v0x64bb2d5ffaa0_0, v0x64bb2d5ffb70_0 {0 0 0};
    %delay 30000, 0;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0x64bb2d5ffc10_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x64bb2d5ffe80_0, 0, 1;
    %vpi_call 2 52 "$display", "[%0t] rst = %0b flush = %0b stall = %0b data_i = %08x data_1 = %08x data_2 = %08x data_3 = %08x data_4 = %08x", $time, v0x64bb2d5ffdb0_0, v0x64bb2d5ffce0_0, v0x64bb2d5ffe80_0, v0x64bb2d5ffc10_0, v0x64bb2d5ff930_0, v0x64bb2d5ff9d0_0, v0x64bb2d5ffaa0_0, v0x64bb2d5ffb70_0 {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0x64bb2d5ffc10_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x64bb2d5ffe80_0, 0, 1;
    %vpi_call 2 54 "$display", "[%0t] rst = %0b flush = %0b stall = %0b data_i = %08x data_1 = %08x data_2 = %08x data_3 = %08x data_4 = %08x", $time, v0x64bb2d5ffdb0_0, v0x64bb2d5ffce0_0, v0x64bb2d5ffe80_0, v0x64bb2d5ffc10_0, v0x64bb2d5ff930_0, v0x64bb2d5ff9d0_0, v0x64bb2d5ffaa0_0, v0x64bb2d5ffb70_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0x64bb2d5ffc10_0, 0, 8;
    %vpi_call 2 56 "$display", "[%0t] rst = %0b flush = %0b stall = %0b data_i = %08x data_1 = %08x data_2 = %08x data_3 = %08x data_4 = %08x", $time, v0x64bb2d5ffdb0_0, v0x64bb2d5ffce0_0, v0x64bb2d5ffe80_0, v0x64bb2d5ffc10_0, v0x64bb2d5ff930_0, v0x64bb2d5ff9d0_0, v0x64bb2d5ffaa0_0, v0x64bb2d5ffb70_0 {0 0 0};
    %delay 40000, 0;
    %vpi_call 2 58 "$display", "[%0t] rst = %0b flush = %0b stall = %0b data_i = %08x data_1 = %08x data_2 = %08x data_3 = %08x data_4 = %08x", $time, v0x64bb2d5ffdb0_0, v0x64bb2d5ffce0_0, v0x64bb2d5ffe80_0, v0x64bb2d5ffc10_0, v0x64bb2d5ff930_0, v0x64bb2d5ff9d0_0, v0x64bb2d5ffaa0_0, v0x64bb2d5ffb70_0 {0 0 0};
    %vpi_call 2 59 "$display", "=== test finish ===" {0 0 0};
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_pipeline.v";
    "pipeline_test.v";
