# Full_adder
I have design Full adder circuit using Verilog at gate level modeling
