/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] _00_;
  wire [5:0] _01_;
  wire [3:0] _02_;
  wire [14:0] _03_;
  wire [11:0] _04_;
  wire [4:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_11z;
  wire [21:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [13:0] celloutsig_0_21z;
  wire [7:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_28z;
  wire [11:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire [9:0] celloutsig_0_32z;
  wire [8:0] celloutsig_0_36z;
  wire [21:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_41z;
  wire [2:0] celloutsig_0_42z;
  wire [2:0] celloutsig_0_4z;
  wire [18:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [22:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [24:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [21:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_7z;
  wire [21:0] celloutsig_1_8z;
  wire [19:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = celloutsig_0_18z[9:1] + _00_;
  assign celloutsig_1_5z = { in_data[114:96], celloutsig_1_4z } + { celloutsig_1_0z[21:3], celloutsig_1_4z };
  assign celloutsig_1_7z = celloutsig_1_2z[8:4] + celloutsig_1_5z[10:6];
  assign celloutsig_0_5z = { celloutsig_0_3z[9:1], celloutsig_0_0z, celloutsig_0_0z } + { in_data[20:9], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_8z = celloutsig_1_0z[22:1] + celloutsig_1_5z;
  assign celloutsig_1_9z = { in_data[123:107], celloutsig_1_4z } + { celloutsig_1_2z[3], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_10z = celloutsig_1_0z[16:14] + celloutsig_1_9z[14:12];
  assign celloutsig_1_15z = { celloutsig_1_9z[15:0], celloutsig_1_1z, celloutsig_1_11z } + { celloutsig_1_4z[2:1], celloutsig_1_0z };
  assign celloutsig_1_17z = celloutsig_1_15z[17:14] + { celloutsig_1_2z[3], celloutsig_1_11z };
  assign celloutsig_0_6z = { celloutsig_0_2z[9], celloutsig_0_4z } + celloutsig_0_1z;
  assign celloutsig_1_19z = celloutsig_1_2z[9:1] + { celloutsig_1_9z[19:16], celloutsig_1_7z };
  assign celloutsig_0_11z = { in_data[8:7], celloutsig_0_6z } + _01_;
  assign celloutsig_0_1z = celloutsig_0_0z[4:1] + celloutsig_0_0z[3:0];
  assign celloutsig_0_15z = celloutsig_0_2z[6:4] + celloutsig_0_6z[2:0];
  assign celloutsig_0_20z = celloutsig_0_5z[17:14] + celloutsig_0_3z[11:8];
  assign celloutsig_0_21z = { celloutsig_0_5z[18:9], celloutsig_0_1z } + { celloutsig_0_4z[0], celloutsig_0_18z, celloutsig_0_15z };
  assign celloutsig_0_2z = { in_data[36:33], celloutsig_0_1z, celloutsig_0_1z } + { celloutsig_0_1z[2:0], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_26z = in_data[34:27] + { celloutsig_0_13z[5:2], celloutsig_0_6z };
  assign celloutsig_0_28z = _02_ + celloutsig_0_21z[6:3];
  reg [14:0] _24_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _24_ <= 15'h0000;
    else _24_ <= { in_data[31:30], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z };
  assign { _03_[14:13], _02_, _01_, _03_[2:0] } = _24_;
  reg [11:0] _25_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _25_ <= 12'h000;
    else _25_ <= celloutsig_0_21z[12:1];
  assign { _00_, _04_[2:0] } = _25_;
  assign celloutsig_0_0z = in_data[95:91] & in_data[49:45];
  assign celloutsig_0_3z = { celloutsig_0_2z[8:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } & { in_data[87:71], celloutsig_0_0z };
  assign celloutsig_0_32z = celloutsig_0_3z[17:8] & celloutsig_0_3z[10:1];
  assign celloutsig_0_4z = celloutsig_0_3z[11:9] & celloutsig_0_0z[4:2];
  assign celloutsig_0_41z = celloutsig_0_30z & celloutsig_0_36z[8:3];
  assign celloutsig_0_42z = celloutsig_0_32z[2:0] & celloutsig_0_26z[5:3];
  assign celloutsig_1_0z = in_data[148:126] & in_data[186:164];
  assign celloutsig_1_1z = celloutsig_1_0z[13:8] & in_data[109:104];
  assign celloutsig_1_2z = celloutsig_1_0z[13:4] & in_data[170:161];
  assign celloutsig_1_3z = in_data[164:162] & in_data[134:132];
  assign celloutsig_1_4z = celloutsig_1_0z[19:17] & in_data[114:112];
  assign celloutsig_1_11z = celloutsig_1_0z[15:13] & celloutsig_1_7z[4:2];
  assign celloutsig_1_18z = { celloutsig_1_8z[15:12], celloutsig_1_10z } & { celloutsig_1_17z, celloutsig_1_3z };
  assign celloutsig_0_7z = { in_data[49:48], celloutsig_0_6z } & celloutsig_0_5z[8:3];
  assign celloutsig_0_13z = { celloutsig_0_3z[14:5], celloutsig_0_7z, celloutsig_0_7z } & { in_data[24:17], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_17z = celloutsig_0_7z[4:1] & celloutsig_0_13z[9:6];
  assign celloutsig_0_18z = { celloutsig_0_3z[20:15], celloutsig_0_17z } & { celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_30z = { celloutsig_0_20z[3:2], celloutsig_0_28z } & { celloutsig_0_28z[1:0], celloutsig_0_1z };
  assign _03_[12:3] = { _02_, _01_ };
  assign _04_[11:3] = _00_;
  assign { out_data[134:128], out_data[104:96], out_data[37:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
