TimeQuest Timing Analyzer report for serialshift
Sat Dec  6 17:24:23 2014
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Clock'
 12. Slow Model Setup: 'clock_generator:inst30|clock_divider_1024:inst101|inst10'
 13. Slow Model Setup: 'clock_generator:inst30|clock_divider_1024:inst102|inst10'
 14. Slow Model Setup: 'clock_generator:inst30|inst7'
 15. Slow Model Hold: 'Clock'
 16. Slow Model Hold: 'clock_generator:inst30|clock_divider_1024:inst102|inst10'
 17. Slow Model Hold: 'clock_generator:inst30|clock_divider_1024:inst101|inst10'
 18. Slow Model Hold: 'clock_generator:inst30|inst7'
 19. Slow Model Minimum Pulse Width: 'Clock'
 20. Slow Model Minimum Pulse Width: 'clock_generator:inst30|clock_divider_1024:inst101|inst10'
 21. Slow Model Minimum Pulse Width: 'clock_generator:inst30|inst7'
 22. Slow Model Minimum Pulse Width: 'clock_generator:inst30|clock_divider_1024:inst102|inst10'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'Clock'
 33. Fast Model Setup: 'clock_generator:inst30|clock_divider_1024:inst101|inst10'
 34. Fast Model Setup: 'clock_generator:inst30|clock_divider_1024:inst102|inst10'
 35. Fast Model Setup: 'clock_generator:inst30|inst7'
 36. Fast Model Hold: 'Clock'
 37. Fast Model Hold: 'clock_generator:inst30|clock_divider_1024:inst102|inst10'
 38. Fast Model Hold: 'clock_generator:inst30|clock_divider_1024:inst101|inst10'
 39. Fast Model Hold: 'clock_generator:inst30|inst7'
 40. Fast Model Minimum Pulse Width: 'Clock'
 41. Fast Model Minimum Pulse Width: 'clock_generator:inst30|clock_divider_1024:inst101|inst10'
 42. Fast Model Minimum Pulse Width: 'clock_generator:inst30|inst7'
 43. Fast Model Minimum Pulse Width: 'clock_generator:inst30|clock_divider_1024:inst102|inst10'
 44. Setup Times
 45. Hold Times
 46. Clock to Output Times
 47. Minimum Clock to Output Times
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Setup Transfers
 54. Hold Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths
 58. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; serialshift                                                      ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C50F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------+
; Clock Name                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                      ;
+----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------+
; Clock                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock }                                                    ;
; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst30|clock_divider_1024:inst101|inst10 } ;
; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst30|clock_divider_1024:inst102|inst10 } ;
; clock_generator:inst30|inst7                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:inst30|inst7 }                             ;
+----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                 ;
+------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; 568.83 MHz ; 420.17 MHz      ; Clock                                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 573.72 MHz ; 500.0 MHz       ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; limit due to high minimum pulse width violation (tch)         ;
; 691.56 MHz ; 500.0 MHz       ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; limit due to high minimum pulse width violation (tch)         ;
; 1324.5 MHz ; 500.0 MHz       ; clock_generator:inst30|inst7                             ; limit due to high minimum pulse width violation (tch)         ;
+------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                          ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; -0.758 ; -3.882        ;
; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; -0.743 ; -4.026        ;
; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; -0.446 ; -1.588        ;
; clock_generator:inst30|inst7                             ; 0.245  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                           ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; -2.628 ; -2.628        ;
; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; -2.272 ; -2.272        ;
; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; -2.250 ; -2.250        ;
; clock_generator:inst30|inst7                             ; 0.517  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                            ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; -1.380 ; -11.380       ;
; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; -0.500 ; -10.000       ;
; clock_generator:inst30|inst7                             ; -0.500 ; -8.000        ;
; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; -0.500 ; -7.000        ;
+----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock'                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -0.758 ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.794      ;
; -0.754 ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.790      ;
; -0.704 ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.740      ;
; -0.703 ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.739      ;
; -0.618 ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.654      ;
; -0.593 ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.629      ;
; -0.576 ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.612      ;
; -0.491 ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.527      ;
; -0.491 ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.527      ;
; -0.491 ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.527      ;
; -0.490 ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.526      ;
; -0.488 ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.524      ;
; -0.486 ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.522      ;
; -0.467 ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.503      ;
; -0.451 ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.487      ;
; -0.437 ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.473      ;
; -0.437 ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.473      ;
; -0.437 ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.473      ;
; -0.436 ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.472      ;
; -0.434 ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.470      ;
; -0.433 ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.469      ;
; -0.432 ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.468      ;
; -0.326 ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.362      ;
; -0.326 ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.362      ;
; -0.326 ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.362      ;
; -0.325 ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.361      ;
; -0.323 ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.359      ;
; -0.309 ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.345      ;
; -0.244 ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.280      ;
; -0.244 ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.280      ;
; -0.242 ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.278      ;
; -0.230 ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.266      ;
; -0.230 ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.266      ;
; -0.230 ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.266      ;
; -0.184 ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.220      ;
; -0.184 ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.220      ;
; -0.184 ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.220      ;
; -0.183 ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.219      ;
; -0.181 ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.217      ;
; -0.091 ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.127      ;
; -0.041 ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.077      ;
; -0.038 ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 1.074      ;
; 0.040  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.996      ;
; 0.040  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.996      ;
; 0.043  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.993      ;
; 0.379  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.657      ;
; 2.898  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock       ; 0.500        ; 2.769      ; 0.657      ;
; 3.398  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock       ; 1.000        ; 2.769      ; 0.657      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:inst30|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.743 ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.779      ;
; -0.714 ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.750      ;
; -0.706 ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.742      ;
; -0.641 ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.677      ;
; -0.576 ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.612      ;
; -0.567 ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.603      ;
; -0.530 ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.566      ;
; -0.490 ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.526      ;
; -0.490 ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.526      ;
; -0.489 ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.525      ;
; -0.484 ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.520      ;
; -0.484 ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.520      ;
; -0.483 ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.519      ;
; -0.462 ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.498      ;
; -0.462 ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.498      ;
; -0.461 ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.497      ;
; -0.461 ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.497      ;
; -0.457 ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.493      ;
; -0.456 ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.492      ;
; -0.456 ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.492      ;
; -0.455 ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.491      ;
; -0.350 ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.386      ;
; -0.350 ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.386      ;
; -0.349 ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.385      ;
; -0.344 ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.380      ;
; -0.344 ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.380      ;
; -0.343 ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.379      ;
; -0.250 ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.286      ;
; -0.250 ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.286      ;
; -0.247 ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.283      ;
; -0.221 ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.257      ;
; -0.220 ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.256      ;
; -0.220 ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.256      ;
; -0.218 ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.254      ;
; -0.208 ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.244      ;
; -0.203 ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.239      ;
; -0.203 ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.239      ;
; -0.202 ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.238      ;
; -0.197 ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.233      ;
; -0.197 ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.233      ;
; -0.196 ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.232      ;
; -0.052 ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.088      ;
; 0.041  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.995      ;
; 0.042  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.994      ;
; 0.045  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.991      ;
; 0.379  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 2.520  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.500        ; 2.391      ; 0.657      ;
; 3.020  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 2.391      ; 0.657      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:inst30|clock_divider_1024:inst102|inst10'                                                                                                                                                        ;
+--------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -0.446 ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst6 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.482      ;
; -0.446 ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst7 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.482      ;
; -0.440 ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst5 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.476      ;
; -0.429 ; clock_generator:inst30|inst2 ; clock_generator:inst30|inst6 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.465      ;
; -0.429 ; clock_generator:inst30|inst2 ; clock_generator:inst30|inst7 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.465      ;
; -0.423 ; clock_generator:inst30|inst2 ; clock_generator:inst30|inst5 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.459      ;
; -0.315 ; clock_generator:inst30|inst3 ; clock_generator:inst30|inst6 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.351      ;
; -0.315 ; clock_generator:inst30|inst3 ; clock_generator:inst30|inst7 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.351      ;
; -0.309 ; clock_generator:inst30|inst3 ; clock_generator:inst30|inst5 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.345      ;
; -0.208 ; clock_generator:inst30|inst3 ; clock_generator:inst30|inst4 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.244      ;
; -0.154 ; clock_generator:inst30|inst4 ; clock_generator:inst30|inst6 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.190      ;
; -0.154 ; clock_generator:inst30|inst4 ; clock_generator:inst30|inst7 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.190      ;
; -0.148 ; clock_generator:inst30|inst4 ; clock_generator:inst30|inst5 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.184      ;
; -0.057 ; clock_generator:inst30|inst6 ; clock_generator:inst30|inst7 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.093      ;
; -0.048 ; clock_generator:inst30|inst2 ; clock_generator:inst30|inst3 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.084      ;
; -0.048 ; clock_generator:inst30|inst5 ; clock_generator:inst30|inst6 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.084      ;
; -0.048 ; clock_generator:inst30|inst5 ; clock_generator:inst30|inst7 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.084      ;
; -0.048 ; clock_generator:inst30|inst2 ; clock_generator:inst30|inst4 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.084      ;
; 0.043  ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst2 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.993      ;
; 0.044  ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst4 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.992      ;
; 0.044  ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst3 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.992      ;
; 0.379  ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst1 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst30|inst6 ; clock_generator:inst30|inst6 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst30|inst5 ; clock_generator:inst30|inst5 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst30|inst4 ; clock_generator:inst30|inst4 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst30|inst3 ; clock_generator:inst30|inst3 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; clock_generator:inst30|inst2 ; clock_generator:inst30|inst2 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 2.542  ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7                             ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.500        ; 2.413      ; 0.657      ;
; 3.042  ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7                             ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 2.413      ; 0.657      ;
+--------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_generator:inst30|inst7'                                                                                   ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; 0.245 ; inst3     ; inst4   ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 1.000        ; 0.000      ; 0.791      ;
; 0.247 ; inst2     ; inst3   ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 1.000        ; 0.000      ; 0.789      ;
; 0.248 ; inst28    ; inst6   ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 1.000        ; 0.000      ; 0.788      ;
; 0.250 ; inst1     ; inst2   ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 1.000        ; 0.000      ; 0.786      ;
; 0.250 ; inst4     ; inst5   ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 1.000        ; 0.000      ; 0.786      ;
; 0.253 ; inst      ; inst1   ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 1.000        ; 0.000      ; 0.783      ;
; 0.253 ; inst5     ; inst28  ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 1.000        ; 0.000      ; 0.783      ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock'                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -2.628 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock       ; 0.000        ; 2.769      ; 0.657      ;
; -2.128 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock       ; -0.500       ; 2.769      ; 0.657      ;
; 0.391  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.727  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.993      ;
; 0.730  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.996      ;
; 0.730  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.996      ;
; 0.808  ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.074      ;
; 0.811  ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.077      ;
; 0.861  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.127      ;
; 0.951  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.217      ;
; 0.953  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.219      ;
; 0.954  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.220      ;
; 0.954  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.220      ;
; 0.954  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.220      ;
; 1.000  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.266      ;
; 1.000  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.266      ;
; 1.000  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.266      ;
; 1.012  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.278      ;
; 1.014  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.280      ;
; 1.014  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.280      ;
; 1.079  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.345      ;
; 1.093  ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.359      ;
; 1.095  ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.361      ;
; 1.096  ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.362      ;
; 1.096  ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.362      ;
; 1.096  ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.362      ;
; 1.202  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.468      ;
; 1.203  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.469      ;
; 1.204  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.470      ;
; 1.206  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.472      ;
; 1.207  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.473      ;
; 1.207  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.473      ;
; 1.207  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.473      ;
; 1.221  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.487      ;
; 1.237  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.503      ;
; 1.256  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.522      ;
; 1.258  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.524      ;
; 1.260  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.526      ;
; 1.261  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.527      ;
; 1.261  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.527      ;
; 1.261  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.527      ;
; 1.346  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.612      ;
; 1.363  ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.629      ;
; 1.388  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.654      ;
; 1.473  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.739      ;
; 1.474  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.740      ;
; 1.524  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.790      ;
; 1.528  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 1.794      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:inst30|clock_divider_1024:inst102|inst10'                                                                                                                                                         ;
+--------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.272 ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7                             ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 2.413      ; 0.657      ;
; -1.772 ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7                             ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; -0.500       ; 2.413      ; 0.657      ;
; 0.391  ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst1 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst30|inst2 ; clock_generator:inst30|inst2 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst30|inst3 ; clock_generator:inst30|inst3 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst30|inst4 ; clock_generator:inst30|inst4 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst30|inst5 ; clock_generator:inst30|inst5 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst30|inst6 ; clock_generator:inst30|inst6 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.726  ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst3 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.992      ;
; 0.726  ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst4 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.992      ;
; 0.727  ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst2 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.993      ;
; 0.818  ; clock_generator:inst30|inst5 ; clock_generator:inst30|inst7 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.084      ;
; 0.818  ; clock_generator:inst30|inst2 ; clock_generator:inst30|inst3 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.084      ;
; 0.818  ; clock_generator:inst30|inst2 ; clock_generator:inst30|inst4 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.084      ;
; 0.818  ; clock_generator:inst30|inst5 ; clock_generator:inst30|inst6 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.084      ;
; 0.827  ; clock_generator:inst30|inst6 ; clock_generator:inst30|inst7 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.093      ;
; 0.918  ; clock_generator:inst30|inst4 ; clock_generator:inst30|inst5 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.184      ;
; 0.924  ; clock_generator:inst30|inst4 ; clock_generator:inst30|inst6 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.190      ;
; 0.924  ; clock_generator:inst30|inst4 ; clock_generator:inst30|inst7 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.190      ;
; 0.978  ; clock_generator:inst30|inst3 ; clock_generator:inst30|inst4 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.244      ;
; 1.079  ; clock_generator:inst30|inst3 ; clock_generator:inst30|inst5 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.345      ;
; 1.085  ; clock_generator:inst30|inst3 ; clock_generator:inst30|inst6 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.351      ;
; 1.085  ; clock_generator:inst30|inst3 ; clock_generator:inst30|inst7 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.351      ;
; 1.193  ; clock_generator:inst30|inst2 ; clock_generator:inst30|inst5 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.459      ;
; 1.199  ; clock_generator:inst30|inst2 ; clock_generator:inst30|inst6 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.465      ;
; 1.199  ; clock_generator:inst30|inst2 ; clock_generator:inst30|inst7 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.465      ;
; 1.210  ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst5 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.476      ;
; 1.216  ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst6 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.482      ;
; 1.216  ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst7 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.482      ;
+--------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:inst30|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -2.250 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 2.391      ; 0.657      ;
; -1.750 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; -0.500       ; 2.391      ; 0.657      ;
; 0.391  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.725  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.991      ;
; 0.728  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.994      ;
; 0.729  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.995      ;
; 0.822  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.088      ;
; 0.966  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.232      ;
; 0.967  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.233      ;
; 0.967  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.233      ;
; 0.972  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.238      ;
; 0.973  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.239      ;
; 0.973  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.239      ;
; 0.978  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.244      ;
; 0.988  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.254      ;
; 0.990  ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.256      ;
; 0.990  ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.256      ;
; 0.991  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.257      ;
; 1.017  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.283      ;
; 1.020  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.286      ;
; 1.020  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.286      ;
; 1.113  ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.379      ;
; 1.114  ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.380      ;
; 1.114  ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.380      ;
; 1.119  ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.385      ;
; 1.120  ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.386      ;
; 1.120  ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.386      ;
; 1.225  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.491      ;
; 1.226  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.492      ;
; 1.226  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.492      ;
; 1.227  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.493      ;
; 1.231  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.497      ;
; 1.231  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.497      ;
; 1.232  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.498      ;
; 1.232  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.498      ;
; 1.253  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.519      ;
; 1.254  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.520      ;
; 1.254  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.520      ;
; 1.259  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.525      ;
; 1.260  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.526      ;
; 1.300  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.566      ;
; 1.337  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.603      ;
; 1.346  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.612      ;
; 1.411  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.677      ;
; 1.476  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.742      ;
; 1.484  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.750      ;
; 1.513  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.779      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_generator:inst30|inst7'                                                                                    ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; 0.517 ; inst      ; inst1   ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; inst5     ; inst28  ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 0.000        ; 0.000      ; 0.783      ;
; 0.520 ; inst1     ; inst2   ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; inst4     ; inst5   ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 0.000        ; 0.000      ; 0.786      ;
; 0.522 ; inst28    ; inst6   ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; inst2     ; inst3   ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 0.000        ; 0.000      ; 0.789      ;
; 0.525 ; inst3     ; inst4   ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 0.000        ; 0.000      ; 0.791      ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock'                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; Clock ; Rise       ; Clock                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock|combout                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock|combout                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~clkctrl|inclk[0]                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~clkctrl|inclk[0]                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~clkctrl|outclk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~clkctrl|outclk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst30|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst30|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst30|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst30|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst30|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst30|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst30|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst30|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst30|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst30|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst30|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst30|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst30|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst30|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst30|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst30|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst30|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst30|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst30|inst101|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst30|inst101|inst9|clk                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:inst30|clock_divider_1024:inst101|inst10'                                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst9|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:inst30|inst7'                                                                        ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst1                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst1                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst2                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst2                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst28                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst28                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst3                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst3                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst4                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst4                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst5                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst5                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst6                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst6                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst1|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst1|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst28|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst28|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst2|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst2|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst30|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst30|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst30|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst30|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst30|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst30|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst3|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst3|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst4|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst4|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst5|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst5|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst6|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst6|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst|clk                      ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_generator:inst30|clock_divider_1024:inst102|inst10'                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst7           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst7           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst7|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst7|clk                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; D1        ; clock_generator:inst30|inst7 ; 3.651  ; 3.651  ; Rise       ; clock_generator:inst30|inst7 ;
; D2        ; clock_generator:inst30|inst7 ; 3.793  ; 3.793  ; Rise       ; clock_generator:inst30|inst7 ;
; D3        ; clock_generator:inst30|inst7 ; 3.561  ; 3.561  ; Rise       ; clock_generator:inst30|inst7 ;
; D4        ; clock_generator:inst30|inst7 ; 3.580  ; 3.580  ; Rise       ; clock_generator:inst30|inst7 ;
; D5        ; clock_generator:inst30|inst7 ; 3.776  ; 3.776  ; Rise       ; clock_generator:inst30|inst7 ;
; D6        ; clock_generator:inst30|inst7 ; 3.557  ; 3.557  ; Rise       ; clock_generator:inst30|inst7 ;
; D7        ; clock_generator:inst30|inst7 ; 3.563  ; 3.563  ; Rise       ; clock_generator:inst30|inst7 ;
; D8        ; clock_generator:inst30|inst7 ; -0.233 ; -0.233 ; Rise       ; clock_generator:inst30|inst7 ;
; w         ; clock_generator:inst30|inst7 ; -0.052 ; -0.052 ; Rise       ; clock_generator:inst30|inst7 ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; D1        ; clock_generator:inst30|inst7 ; -3.421 ; -3.421 ; Rise       ; clock_generator:inst30|inst7 ;
; D2        ; clock_generator:inst30|inst7 ; -3.563 ; -3.563 ; Rise       ; clock_generator:inst30|inst7 ;
; D3        ; clock_generator:inst30|inst7 ; -3.331 ; -3.331 ; Rise       ; clock_generator:inst30|inst7 ;
; D4        ; clock_generator:inst30|inst7 ; -3.350 ; -3.350 ; Rise       ; clock_generator:inst30|inst7 ;
; D5        ; clock_generator:inst30|inst7 ; -3.546 ; -3.546 ; Rise       ; clock_generator:inst30|inst7 ;
; D6        ; clock_generator:inst30|inst7 ; -3.327 ; -3.327 ; Rise       ; clock_generator:inst30|inst7 ;
; D7        ; clock_generator:inst30|inst7 ; -3.333 ; -3.333 ; Rise       ; clock_generator:inst30|inst7 ;
; D8        ; clock_generator:inst30|inst7 ; 0.463  ; 0.463  ; Rise       ; clock_generator:inst30|inst7 ;
; w         ; clock_generator:inst30|inst7 ; 0.287  ; 0.287  ; Rise       ; clock_generator:inst30|inst7 ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; s         ; clock_generator:inst30|inst7 ; 6.288 ; 6.288 ; Rise       ; clock_generator:inst30|inst7 ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; s         ; clock_generator:inst30|inst7 ; 6.288 ; 6.288 ; Rise       ; clock_generator:inst30|inst7 ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+----------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                         ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; 0.188 ; 0.000         ;
; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.218 ; 0.000         ;
; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.327 ; 0.000         ;
; clock_generator:inst30|inst7                             ; 0.637 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                           ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; -1.651 ; -1.651        ;
; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; -1.416 ; -1.416        ;
; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; -1.388 ; -1.388        ;
; clock_generator:inst30|inst7                             ; 0.237  ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                            ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; -1.380 ; -11.380       ;
; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; -0.500 ; -10.000       ;
; clock_generator:inst30|inst7                             ; -0.500 ; -8.000        ;
; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; -0.500 ; -7.000        ;
+----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock'                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.188 ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.844      ;
; 0.213 ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.819      ;
; 0.216 ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.816      ;
; 0.235 ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.797      ;
; 0.260 ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.772      ;
; 0.277 ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.755      ;
; 0.296 ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.736      ;
; 0.299 ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.733      ;
; 0.299 ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.733      ;
; 0.299 ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.733      ;
; 0.300 ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.732      ;
; 0.301 ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.731      ;
; 0.319 ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.713      ;
; 0.324 ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.708      ;
; 0.324 ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.708      ;
; 0.324 ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.708      ;
; 0.325 ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.707      ;
; 0.326 ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.706      ;
; 0.327 ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.705      ;
; 0.331 ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.701      ;
; 0.343 ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.689      ;
; 0.352 ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.680      ;
; 0.371 ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.661      ;
; 0.371 ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.661      ;
; 0.371 ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.661      ;
; 0.372 ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.660      ;
; 0.373 ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.659      ;
; 0.410 ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.622      ;
; 0.427 ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.605      ;
; 0.429 ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.603      ;
; 0.430 ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.602      ;
; 0.431 ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.601      ;
; 0.432 ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.600      ;
; 0.432 ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.600      ;
; 0.454 ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.578      ;
; 0.454 ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.578      ;
; 0.454 ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.578      ;
; 0.455 ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.577      ;
; 0.456 ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.576      ;
; 0.491 ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.541      ;
; 0.512 ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.520      ;
; 0.515 ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.517      ;
; 0.544 ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.488      ;
; 0.544 ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.488      ;
; 0.547 ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.485      ;
; 0.665 ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; Clock                                                    ; Clock       ; 1.000        ; 0.000      ; 0.367      ;
; 2.031 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock       ; 0.500        ; 1.725      ; 0.367      ;
; 2.531 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock       ; 1.000        ; 1.725      ; 0.367      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:inst30|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.218 ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.814      ;
; 0.231 ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.801      ;
; 0.233 ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.799      ;
; 0.262 ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.770      ;
; 0.282 ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.750      ;
; 0.297 ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.735      ;
; 0.297 ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.735      ;
; 0.299 ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.733      ;
; 0.299 ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.733      ;
; 0.300 ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.732      ;
; 0.303 ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.729      ;
; 0.303 ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.729      ;
; 0.305 ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.727      ;
; 0.315 ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.717      ;
; 0.315 ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.717      ;
; 0.316 ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.716      ;
; 0.316 ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.716      ;
; 0.318 ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.714      ;
; 0.319 ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.713      ;
; 0.319 ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.713      ;
; 0.321 ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.711      ;
; 0.357 ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.675      ;
; 0.357 ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.675      ;
; 0.358 ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.674      ;
; 0.361 ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.671      ;
; 0.361 ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.671      ;
; 0.363 ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.669      ;
; 0.424 ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.608      ;
; 0.426 ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.606      ;
; 0.426 ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.606      ;
; 0.432 ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.600      ;
; 0.434 ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.598      ;
; 0.435 ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.597      ;
; 0.437 ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.595      ;
; 0.442 ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.590      ;
; 0.443 ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.589      ;
; 0.443 ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.589      ;
; 0.444 ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.588      ;
; 0.447 ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.585      ;
; 0.447 ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.585      ;
; 0.449 ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.583      ;
; 0.508 ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.524      ;
; 0.546 ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.486      ;
; 0.546 ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.486      ;
; 0.547 ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.485      ;
; 0.665 ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 1.768 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.500        ; 1.462      ; 0.367      ;
; 2.268 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1.000        ; 1.462      ; 0.367      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:inst30|clock_divider_1024:inst102|inst10'                                                                                                                                                       ;
+-------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.327 ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst6 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.705      ;
; 0.328 ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst7 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.704      ;
; 0.331 ; clock_generator:inst30|inst2 ; clock_generator:inst30|inst6 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.701      ;
; 0.332 ; clock_generator:inst30|inst2 ; clock_generator:inst30|inst7 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.700      ;
; 0.333 ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst5 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.699      ;
; 0.337 ; clock_generator:inst30|inst2 ; clock_generator:inst30|inst5 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.695      ;
; 0.379 ; clock_generator:inst30|inst3 ; clock_generator:inst30|inst6 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.653      ;
; 0.380 ; clock_generator:inst30|inst3 ; clock_generator:inst30|inst7 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.652      ;
; 0.385 ; clock_generator:inst30|inst3 ; clock_generator:inst30|inst5 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.647      ;
; 0.440 ; clock_generator:inst30|inst3 ; clock_generator:inst30|inst4 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.592      ;
; 0.469 ; clock_generator:inst30|inst4 ; clock_generator:inst30|inst6 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.563      ;
; 0.470 ; clock_generator:inst30|inst4 ; clock_generator:inst30|inst7 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.562      ;
; 0.475 ; clock_generator:inst30|inst4 ; clock_generator:inst30|inst5 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.557      ;
; 0.507 ; clock_generator:inst30|inst5 ; clock_generator:inst30|inst6 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.525      ;
; 0.508 ; clock_generator:inst30|inst5 ; clock_generator:inst30|inst7 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.524      ;
; 0.510 ; clock_generator:inst30|inst2 ; clock_generator:inst30|inst3 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.522      ;
; 0.510 ; clock_generator:inst30|inst2 ; clock_generator:inst30|inst4 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.522      ;
; 0.513 ; clock_generator:inst30|inst6 ; clock_generator:inst30|inst7 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.519      ;
; 0.546 ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst2 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.486      ;
; 0.546 ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst4 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.486      ;
; 0.547 ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst3 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.485      ;
; 0.665 ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst1 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst30|inst6 ; clock_generator:inst30|inst6 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst30|inst5 ; clock_generator:inst30|inst5 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst30|inst4 ; clock_generator:inst30|inst4 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst30|inst3 ; clock_generator:inst30|inst3 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; clock_generator:inst30|inst2 ; clock_generator:inst30|inst2 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 1.796 ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7                             ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.500        ; 1.490      ; 0.367      ;
; 2.296 ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7                             ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1.000        ; 1.490      ; 0.367      ;
+-------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_generator:inst30|inst7'                                                                                   ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; 0.637 ; inst3     ; inst4   ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 1.000        ; 0.000      ; 0.395      ;
; 0.639 ; inst2     ; inst3   ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 1.000        ; 0.000      ; 0.393      ;
; 0.640 ; inst28    ; inst6   ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 1.000        ; 0.000      ; 0.392      ;
; 0.641 ; inst1     ; inst2   ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 1.000        ; 0.000      ; 0.391      ;
; 0.641 ; inst4     ; inst5   ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 1.000        ; 0.000      ; 0.391      ;
; 0.642 ; inst5     ; inst28  ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 1.000        ; 0.000      ; 0.390      ;
; 0.643 ; inst      ; inst1   ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 1.000        ; 0.000      ; 0.389      ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock'                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+
; -1.651 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock       ; 0.000        ; 1.725      ; 0.367      ;
; -1.151 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock       ; -0.500       ; 1.725      ; 0.367      ;
; 0.215  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.333  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.485      ;
; 0.336  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.488      ;
; 0.336  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.488      ;
; 0.365  ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.517      ;
; 0.368  ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.520      ;
; 0.389  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.541      ;
; 0.424  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.576      ;
; 0.425  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.577      ;
; 0.426  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.578      ;
; 0.426  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.578      ;
; 0.426  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.578      ;
; 0.448  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.600      ;
; 0.448  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.600      ;
; 0.449  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.601      ;
; 0.450  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.602      ;
; 0.451  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.603      ;
; 0.453  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.605      ;
; 0.470  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.622      ;
; 0.507  ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.659      ;
; 0.508  ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.660      ;
; 0.509  ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.661      ;
; 0.528  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.680      ;
; 0.537  ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.689      ;
; 0.549  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.701      ;
; 0.553  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.705      ;
; 0.554  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.706      ;
; 0.555  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.707      ;
; 0.556  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.708      ;
; 0.556  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.708      ;
; 0.556  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.708      ;
; 0.561  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.713      ;
; 0.579  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.580  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.732      ;
; 0.581  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.733      ;
; 0.584  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.736      ;
; 0.603  ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.755      ;
; 0.620  ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.772      ;
; 0.645  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.797      ;
; 0.664  ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.816      ;
; 0.667  ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.819      ;
; 0.692  ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ; Clock                                                    ; Clock       ; 0.000        ; 0.000      ; 0.844      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:inst30|clock_divider_1024:inst102|inst10'                                                                                                                                                         ;
+--------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.416 ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7                             ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 1.490      ; 0.367      ;
; -0.916 ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7                             ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; -0.500       ; 1.490      ; 0.367      ;
; 0.215  ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst1 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst30|inst2 ; clock_generator:inst30|inst2 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst30|inst3 ; clock_generator:inst30|inst3 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst30|inst4 ; clock_generator:inst30|inst4 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst30|inst5 ; clock_generator:inst30|inst5 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst30|inst6 ; clock_generator:inst30|inst6 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.333  ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst3 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.485      ;
; 0.334  ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst2 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.486      ;
; 0.334  ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst4 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.486      ;
; 0.367  ; clock_generator:inst30|inst6 ; clock_generator:inst30|inst7 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.519      ;
; 0.370  ; clock_generator:inst30|inst2 ; clock_generator:inst30|inst3 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; clock_generator:inst30|inst2 ; clock_generator:inst30|inst4 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.522      ;
; 0.372  ; clock_generator:inst30|inst5 ; clock_generator:inst30|inst7 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; clock_generator:inst30|inst5 ; clock_generator:inst30|inst6 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.525      ;
; 0.405  ; clock_generator:inst30|inst4 ; clock_generator:inst30|inst5 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.557      ;
; 0.410  ; clock_generator:inst30|inst4 ; clock_generator:inst30|inst7 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.562      ;
; 0.411  ; clock_generator:inst30|inst4 ; clock_generator:inst30|inst6 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.563      ;
; 0.440  ; clock_generator:inst30|inst3 ; clock_generator:inst30|inst4 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.592      ;
; 0.495  ; clock_generator:inst30|inst3 ; clock_generator:inst30|inst5 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.647      ;
; 0.500  ; clock_generator:inst30|inst3 ; clock_generator:inst30|inst7 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.652      ;
; 0.501  ; clock_generator:inst30|inst3 ; clock_generator:inst30|inst6 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.653      ;
; 0.543  ; clock_generator:inst30|inst2 ; clock_generator:inst30|inst5 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.695      ;
; 0.547  ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst5 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.699      ;
; 0.548  ; clock_generator:inst30|inst2 ; clock_generator:inst30|inst7 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.700      ;
; 0.549  ; clock_generator:inst30|inst2 ; clock_generator:inst30|inst6 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.701      ;
; 0.552  ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst7 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.704      ;
; 0.553  ; clock_generator:inst30|inst1 ; clock_generator:inst30|inst6 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.705      ;
+--------+------------------------------+------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:inst30|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -1.388 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 1.462      ; 0.367      ;
; -0.888 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; -0.500       ; 1.462      ; 0.367      ;
; 0.215  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.333  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.485      ;
; 0.334  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.486      ;
; 0.334  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.486      ;
; 0.372  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.524      ;
; 0.431  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.583      ;
; 0.433  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.585      ;
; 0.433  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.585      ;
; 0.436  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.588      ;
; 0.437  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.589      ;
; 0.437  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.589      ;
; 0.438  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.590      ;
; 0.443  ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.595      ;
; 0.445  ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.597      ;
; 0.446  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.598      ;
; 0.448  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.600      ;
; 0.454  ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.606      ;
; 0.454  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.606      ;
; 0.456  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.608      ;
; 0.517  ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.669      ;
; 0.519  ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.671      ;
; 0.519  ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.671      ;
; 0.522  ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.674      ;
; 0.523  ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.675      ;
; 0.523  ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.675      ;
; 0.559  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.711      ;
; 0.561  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.713      ;
; 0.561  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.713      ;
; 0.562  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.714      ;
; 0.564  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.716      ;
; 0.564  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.716      ;
; 0.565  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.717      ;
; 0.565  ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.717      ;
; 0.575  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.727      ;
; 0.577  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.729      ;
; 0.577  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.729      ;
; 0.580  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.732      ;
; 0.581  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.733      ;
; 0.583  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.735      ;
; 0.583  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.735      ;
; 0.598  ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.750      ;
; 0.618  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.770      ;
; 0.647  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.799      ;
; 0.649  ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.801      ;
; 0.662  ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.814      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_generator:inst30|inst7'                                                                                    ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; 0.237 ; inst      ; inst1   ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; inst5     ; inst28  ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; inst1     ; inst2   ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; inst4     ; inst5   ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; inst28    ; inst6   ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; inst2     ; inst3   ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; inst3     ; inst4   ; clock_generator:inst30|inst7 ; clock_generator:inst30|inst7 ; 0.000        ; 0.000      ; 0.395      ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock'                                                                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; Clock ; Rise       ; Clock                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clock ; Rise       ; clock_generator:inst30|clock_divider_1024:inst101|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock|combout                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock|combout                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~clkctrl|inclk[0]                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~clkctrl|inclk[0]                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; Clock~clkctrl|outclk                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; Clock~clkctrl|outclk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst30|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst30|inst101|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst30|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst30|inst101|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst30|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst30|inst101|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst30|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst30|inst101|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst30|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst30|inst101|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst30|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst30|inst101|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst30|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst30|inst101|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst30|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst30|inst101|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst30|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst30|inst101|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock ; Rise       ; inst30|inst101|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock ; Rise       ; inst30|inst101|inst9|clk                                 ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:inst30|clock_divider_1024:inst101|inst10'                                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; clock_generator:inst30|clock_divider_1024:inst102|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst101|inst10|regout                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst101|inst10~clkctrl|inclk[0]                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst101|inst10~clkctrl|outclk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst10|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst1|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst2|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst3|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst4|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst5|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst6|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst7|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst8|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst9|clk                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Rise       ; inst30|inst102|inst9|clk                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:inst30|inst7'                                                                        ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst1                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst1                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst2                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst2                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst28                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst28                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst3                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst3                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst4                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst4                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst5                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst5                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst6                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst6                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst1|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst1|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst28|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst28|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst2|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst2|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst30|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst30|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst30|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst30|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst30|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst30|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst3|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst3|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst4|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst4|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst5|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst5|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst6|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst6|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|inst7 ; Rise       ; inst|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|inst7 ; Rise       ; inst|clk                      ;
+--------+--------------+----------------+------------------+------------------------------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_generator:inst30|clock_divider_1024:inst102|inst10'                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst1           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst2           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst3           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst4           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst5           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst6           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst7           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; clock_generator:inst30|inst7           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst7|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; Rise       ; inst30|inst7|clk                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; D1        ; clock_generator:inst30|inst7 ; 1.974  ; 1.974  ; Rise       ; clock_generator:inst30|inst7 ;
; D2        ; clock_generator:inst30|inst7 ; 2.034  ; 2.034  ; Rise       ; clock_generator:inst30|inst7 ;
; D3        ; clock_generator:inst30|inst7 ; 1.931  ; 1.931  ; Rise       ; clock_generator:inst30|inst7 ;
; D4        ; clock_generator:inst30|inst7 ; 1.955  ; 1.955  ; Rise       ; clock_generator:inst30|inst7 ;
; D5        ; clock_generator:inst30|inst7 ; 2.035  ; 2.035  ; Rise       ; clock_generator:inst30|inst7 ;
; D6        ; clock_generator:inst30|inst7 ; 1.931  ; 1.931  ; Rise       ; clock_generator:inst30|inst7 ;
; D7        ; clock_generator:inst30|inst7 ; 1.931  ; 1.931  ; Rise       ; clock_generator:inst30|inst7 ;
; D8        ; clock_generator:inst30|inst7 ; -0.418 ; -0.418 ; Rise       ; clock_generator:inst30|inst7 ;
; w         ; clock_generator:inst30|inst7 ; -0.316 ; -0.316 ; Rise       ; clock_generator:inst30|inst7 ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; D1        ; clock_generator:inst30|inst7 ; -1.854 ; -1.854 ; Rise       ; clock_generator:inst30|inst7 ;
; D2        ; clock_generator:inst30|inst7 ; -1.914 ; -1.914 ; Rise       ; clock_generator:inst30|inst7 ;
; D3        ; clock_generator:inst30|inst7 ; -1.811 ; -1.811 ; Rise       ; clock_generator:inst30|inst7 ;
; D4        ; clock_generator:inst30|inst7 ; -1.835 ; -1.835 ; Rise       ; clock_generator:inst30|inst7 ;
; D5        ; clock_generator:inst30|inst7 ; -1.915 ; -1.915 ; Rise       ; clock_generator:inst30|inst7 ;
; D6        ; clock_generator:inst30|inst7 ; -1.811 ; -1.811 ; Rise       ; clock_generator:inst30|inst7 ;
; D7        ; clock_generator:inst30|inst7 ; -1.811 ; -1.811 ; Rise       ; clock_generator:inst30|inst7 ;
; D8        ; clock_generator:inst30|inst7 ; 0.538  ; 0.538  ; Rise       ; clock_generator:inst30|inst7 ;
; w         ; clock_generator:inst30|inst7 ; 0.442  ; 0.442  ; Rise       ; clock_generator:inst30|inst7 ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; s         ; clock_generator:inst30|inst7 ; 3.556 ; 3.556 ; Rise       ; clock_generator:inst30|inst7 ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; s         ; clock_generator:inst30|inst7 ; 3.556 ; 3.556 ; Rise       ; clock_generator:inst30|inst7 ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                    ;
+-----------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                          ; -0.758 ; -2.628 ; N/A      ; N/A     ; -1.380              ;
;  Clock                                                    ; -0.758 ; -2.628 ; N/A      ; N/A     ; -1.380              ;
;  clock_generator:inst30|clock_divider_1024:inst101|inst10 ; -0.743 ; -2.250 ; N/A      ; N/A     ; -0.500              ;
;  clock_generator:inst30|clock_divider_1024:inst102|inst10 ; -0.446 ; -2.272 ; N/A      ; N/A     ; -0.500              ;
;  clock_generator:inst30|inst7                             ; 0.245  ; 0.237  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                           ; -9.496 ; -7.15  ; 0.0      ; 0.0     ; -36.38              ;
;  Clock                                                    ; -3.882 ; -2.628 ; N/A      ; N/A     ; -11.380             ;
;  clock_generator:inst30|clock_divider_1024:inst101|inst10 ; -4.026 ; -2.250 ; N/A      ; N/A     ; -10.000             ;
;  clock_generator:inst30|clock_divider_1024:inst102|inst10 ; -1.588 ; -2.272 ; N/A      ; N/A     ; -7.000              ;
;  clock_generator:inst30|inst7                             ; 0.000  ; 0.000  ; N/A      ; N/A     ; -8.000              ;
+-----------------------------------------------------------+--------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                            ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; D1        ; clock_generator:inst30|inst7 ; 3.651  ; 3.651  ; Rise       ; clock_generator:inst30|inst7 ;
; D2        ; clock_generator:inst30|inst7 ; 3.793  ; 3.793  ; Rise       ; clock_generator:inst30|inst7 ;
; D3        ; clock_generator:inst30|inst7 ; 3.561  ; 3.561  ; Rise       ; clock_generator:inst30|inst7 ;
; D4        ; clock_generator:inst30|inst7 ; 3.580  ; 3.580  ; Rise       ; clock_generator:inst30|inst7 ;
; D5        ; clock_generator:inst30|inst7 ; 3.776  ; 3.776  ; Rise       ; clock_generator:inst30|inst7 ;
; D6        ; clock_generator:inst30|inst7 ; 3.557  ; 3.557  ; Rise       ; clock_generator:inst30|inst7 ;
; D7        ; clock_generator:inst30|inst7 ; 3.563  ; 3.563  ; Rise       ; clock_generator:inst30|inst7 ;
; D8        ; clock_generator:inst30|inst7 ; -0.233 ; -0.233 ; Rise       ; clock_generator:inst30|inst7 ;
; w         ; clock_generator:inst30|inst7 ; -0.052 ; -0.052 ; Rise       ; clock_generator:inst30|inst7 ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; D1        ; clock_generator:inst30|inst7 ; -1.854 ; -1.854 ; Rise       ; clock_generator:inst30|inst7 ;
; D2        ; clock_generator:inst30|inst7 ; -1.914 ; -1.914 ; Rise       ; clock_generator:inst30|inst7 ;
; D3        ; clock_generator:inst30|inst7 ; -1.811 ; -1.811 ; Rise       ; clock_generator:inst30|inst7 ;
; D4        ; clock_generator:inst30|inst7 ; -1.835 ; -1.835 ; Rise       ; clock_generator:inst30|inst7 ;
; D5        ; clock_generator:inst30|inst7 ; -1.915 ; -1.915 ; Rise       ; clock_generator:inst30|inst7 ;
; D6        ; clock_generator:inst30|inst7 ; -1.811 ; -1.811 ; Rise       ; clock_generator:inst30|inst7 ;
; D7        ; clock_generator:inst30|inst7 ; -1.811 ; -1.811 ; Rise       ; clock_generator:inst30|inst7 ;
; D8        ; clock_generator:inst30|inst7 ; 0.538  ; 0.538  ; Rise       ; clock_generator:inst30|inst7 ;
; w         ; clock_generator:inst30|inst7 ; 0.442  ; 0.442  ; Rise       ; clock_generator:inst30|inst7 ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; s         ; clock_generator:inst30|inst7 ; 6.288 ; 6.288 ; Rise       ; clock_generator:inst30|inst7 ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; s         ; clock_generator:inst30|inst7 ; 3.556 ; 3.556 ; Rise       ; clock_generator:inst30|inst7 ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; Clock                                                    ; Clock                                                    ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; clock_generator:inst30|inst7                             ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst30|inst7                             ; clock_generator:inst30|inst7                             ; 7        ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; Clock                                                    ; Clock                                                    ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; Clock                                                    ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; clock_generator:inst30|inst7                             ; clock_generator:inst30|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:inst30|inst7                             ; clock_generator:inst30|inst7                             ; 7        ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 15    ; 15   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sat Dec  6 17:24:20 2014
Info: Command: quartus_sta serialshift -c serialshift
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'serialshift.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_generator:inst30|inst7 clock_generator:inst30|inst7
    Info (332105): create_clock -period 1.000 -name clock_generator:inst30|clock_divider_1024:inst102|inst10 clock_generator:inst30|clock_divider_1024:inst102|inst10
    Info (332105): create_clock -period 1.000 -name clock_generator:inst30|clock_divider_1024:inst101|inst10 clock_generator:inst30|clock_divider_1024:inst101|inst10
    Info (332105): create_clock -period 1.000 -name Clock Clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.758
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.758        -3.882 Clock 
    Info (332119):    -0.743        -4.026 clock_generator:inst30|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.446        -1.588 clock_generator:inst30|clock_divider_1024:inst102|inst10 
    Info (332119):     0.245         0.000 clock_generator:inst30|inst7 
Info (332146): Worst-case hold slack is -2.628
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.628        -2.628 Clock 
    Info (332119):    -2.272        -2.272 clock_generator:inst30|clock_divider_1024:inst102|inst10 
    Info (332119):    -2.250        -2.250 clock_generator:inst30|clock_divider_1024:inst101|inst10 
    Info (332119):     0.517         0.000 clock_generator:inst30|inst7 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -11.380 Clock 
    Info (332119):    -0.500       -10.000 clock_generator:inst30|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.500        -8.000 clock_generator:inst30|inst7 
    Info (332119):    -0.500        -7.000 clock_generator:inst30|clock_divider_1024:inst102|inst10 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 0.188
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.188         0.000 Clock 
    Info (332119):     0.218         0.000 clock_generator:inst30|clock_divider_1024:inst101|inst10 
    Info (332119):     0.327         0.000 clock_generator:inst30|clock_divider_1024:inst102|inst10 
    Info (332119):     0.637         0.000 clock_generator:inst30|inst7 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.651
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.651        -1.651 Clock 
    Info (332119):    -1.416        -1.416 clock_generator:inst30|clock_divider_1024:inst102|inst10 
    Info (332119):    -1.388        -1.388 clock_generator:inst30|clock_divider_1024:inst101|inst10 
    Info (332119):     0.237         0.000 clock_generator:inst30|inst7 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -11.380 Clock 
    Info (332119):    -0.500       -10.000 clock_generator:inst30|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.500        -8.000 clock_generator:inst30|inst7 
    Info (332119):    -0.500        -7.000 clock_generator:inst30|clock_divider_1024:inst102|inst10 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 588 megabytes
    Info: Processing ended: Sat Dec  6 17:24:23 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


