Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Nov 16 16:04:57 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   128 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              15 |           15 |
| Yes          | No                    | No                     |              47 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              56 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------+--------------------------+------------------+----------------+--------------+
|     Clock Signal     |       Enable Signal      |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------------+--------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | DA_SDIN_i_1_n_0          |                          |                1 |              1 |         1.00 |
| ~strobe_BUFG         |                          | LED[3]_i_1_n_0           |                1 |              1 |         1.00 |
| ~strobe_BUFG         |                          | LED[5]_i_1_n_0           |                1 |              1 |         1.00 |
| ~strobe_BUFG         |                          | LED[7]_i_1_n_0           |                1 |              1 |         1.00 |
| ~strobe_BUFG         |                          | LED0                     |                1 |              1 |         1.00 |
| ~strobe_BUFG         |                          | LED[13]_i_1_n_0          |                1 |              1 |         1.00 |
| ~strobe_BUFG         |                          | LED[2]_i_1_n_0           |                1 |              1 |         1.00 |
| ~strobe_BUFG         |                          | LED[4]_i_1_n_0           |                1 |              1 |         1.00 |
| ~strobe_BUFG         |                          | LED[12]_i_1_n_0          |                1 |              1 |         1.00 |
| ~strobe_BUFG         |                          | LED[14]_i_1_n_0          |                1 |              1 |         1.00 |
| ~strobe_BUFG         |                          | LED[10]_i_1_n_0          |                1 |              1 |         1.00 |
| ~strobe_BUFG         |                          | LED[9]_i_1_n_0           |                1 |              1 |         1.00 |
| ~strobe_BUFG         |                          | LED[6]_i_1_n_0           |                1 |              1 |         1.00 |
| ~strobe_BUFG         |                          | LED[1]_i_1_n_0           |                1 |              1 |         1.00 |
| ~strobe_BUFG         |                          | LED[11]_i_1_n_0          |                1 |              1 |         1.00 |
| ~strobe_BUFG         |                          | LED[8]_i_1_n_0           |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | shift_counter[7]_i_2_n_0 | shift_counter[7]_i_1_n_0 |                2 |              8 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                          |                          |                7 |             17 |         2.43 |
| ~strobe_BUFG         |                          |                          |                6 |             17 |         2.83 |
|  CLK100MHZ_IBUF_BUFG | out_left[23]_i_1_n_0     |                          |                7 |             23 |         3.29 |
|  CLK100MHZ_IBUF_BUFG | out_right[23]            |                          |                5 |             23 |         4.60 |
|  CLK100MHZ_IBUF_BUFG | in_left                  | in_right[23]_i_1_n_0     |                7 |             24 |         3.43 |
|  CLK100MHZ_IBUF_BUFG | in_right                 | in_right[23]_i_1_n_0     |                8 |             24 |         3.00 |
+----------------------+--------------------------+--------------------------+------------------+----------------+--------------+


