<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: PostRASchedulerList.cpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('PostRASchedulerList_8cpp_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">PostRASchedulerList.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="PostRASchedulerList_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===----- SchedulePostRAList.cpp - list scheduler ------------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This implements a top-down list scheduler, using standard algorithms.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// The basic approach uses a priority queue of available nodes to schedule.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// One at a time, nodes are taken from the priority queue (thus in priority</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">// order), checked for legality to schedule, and emitted if legal.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">// Nodes may not be legal to schedule either due to structural hazards (e.g.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">// pipeline or resource constraints) or because an input to the instruction has</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// not completed execution.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="PostRASchedulerList_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   21</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;post-RA-sched&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CodeGen_2Passes_8h.html">llvm/CodeGen/Passes.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AggressiveAntiDepBreaker_8h.html">AggressiveAntiDepBreaker.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AntiDepBreaker_8h.html">AntiDepBreaker.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CriticalAntiDepBreaker_8h.html">CriticalAntiDepBreaker.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Statistic_8h.html">llvm/ADT/Statistic.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AliasAnalysis_8h.html">llvm/Analysis/AliasAnalysis.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LatencyPriorityQueue_8h.html">llvm/CodeGen/LatencyPriorityQueue.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineDominators_8h.html">llvm/CodeGen/MachineDominators.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineLoopInfo_8h.html">llvm/CodeGen/MachineLoopInfo.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterClassInfo_8h.html">llvm/CodeGen/RegisterClassInfo.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleDAGInstrs_8h.html">llvm/CodeGen/ScheduleDAGInstrs.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ScheduleHazardRecognizer_8h.html">llvm/CodeGen/ScheduleHazardRecognizer.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SchedulerRegistry_8h.html">llvm/CodeGen/SchedulerRegistry.h</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CommandLine_8h.html">llvm/Support/CommandLine.h</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/Target/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/Target/TargetLowering.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Target_2TargetMachine_8h.html">llvm/Target/TargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/Target/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/Target/TargetSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<a class="code" href="PostRASchedulerList_8cpp.html#af1f1c480a90e5a48a64e9e6112d73dca">STATISTIC</a>(NumNoops, <span class="stringliteral">&quot;Number of noops inserted&quot;</span>);</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<a class="code" href="PostRASchedulerList_8cpp.html#af1f1c480a90e5a48a64e9e6112d73dca">STATISTIC</a>(NumStalls, <span class="stringliteral">&quot;Number of pipeline stalls&quot;</span>);</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<a class="code" href="PostRASchedulerList_8cpp.html#af1f1c480a90e5a48a64e9e6112d73dca">STATISTIC</a>(NumFixedAnti, <span class="stringliteral">&quot;Number of fixed anti-dependencies&quot;</span>);</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">// Post-RA scheduling is enabled with</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">// TargetSubtargetInfo.enablePostRAScheduler(). This flag can be used to</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">// override the target.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<a class="code" href="PostRASchedulerList_8cpp.html#a12efa4193f9f394aec1f6dabfed77f36">EnablePostRAScheduler</a>(<span class="stringliteral">&quot;post-RA-scheduler&quot;</span>,</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                       <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable scheduling after register allocation&quot;</span>),</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                       <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;std::string&gt;</a></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<a class="code" href="PostRASchedulerList_8cpp.html#aa550cf4527925ca6a49af6704f162ab1">EnableAntiDepBreaking</a>(<span class="stringliteral">&quot;break-anti-dependencies&quot;</span>,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                      <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Break post-RA scheduling anti-dependencies: &quot;</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                               <span class="stringliteral">&quot;\&quot;critical\&quot;, \&quot;all\&quot;, or \&quot;none\&quot;&quot;</span>),</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                      <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="stringliteral">&quot;none&quot;</span>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">// If DebugDiv &gt; 0 then only schedule MBB with (ID % DebugDiv) == DebugMod</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;int&gt;</a></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<a class="code" href="PostRASchedulerList_8cpp.html#a4243faebec772df598787264a035537b">DebugDiv</a>(<span class="stringliteral">&quot;postra-sched-debugdiv&quot;</span>,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                      <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Debug control MBBs that are scheduled&quot;</span>),</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                      <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(0), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;int&gt;</a></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<a class="code" href="PostRASchedulerList_8cpp.html#a7c713d76b67000f864839a56d17fd11f">DebugMod</a>(<span class="stringliteral">&quot;postra-sched-debugmod&quot;</span>,</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                      <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Debug control MBBs that are scheduled&quot;</span>),</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                      <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(0), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classllvm_1_1AntiDepBreaker.html#a62b3e7d42a2252e086686b7512437404">   78</a></span>&#160;<a class="code" href="classllvm_1_1AntiDepBreaker.html#a62b3e7d42a2252e086686b7512437404">AntiDepBreaker::~AntiDepBreaker</a>() { }</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keyword">class </span>PostRAScheduler : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <a class="code" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> RegClassInfo;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">ID</a>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    PostRAScheduler() : <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(ID) {}</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keywordtype">void</span> getAnalysisUsage(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU)<span class="keyword"> const </span>{</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;      AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#af11a6ebf7ab3c388234cb6d5378439a3">setPreservesCFG</a>();</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;      AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a>&gt;();</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;      AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a>&gt;();</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;      AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a>&gt;();</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;      AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">addPreserved</a>&lt;<a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a>&gt;();</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;      AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">addRequired</a>&lt;<a class="code" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a>&gt;();</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">addPreserved</a>&lt;<a class="code" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a>&gt;();</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      <a class="code" href="classllvm_1_1MachineFunctionPass.html#aa1eece37d175f86a6f4808c0c167f13b">MachineFunctionPass::getAnalysisUsage</a>(AU);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    }</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn);</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  };</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">PostRAScheduler::ID</a> = 0;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keyword">class </span>SchedulePostRATDList : <span class="keyword">public</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> {<span class="comment"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">    /// AvailableQueue - The priority queue to use for the available SUnits.</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">    ///</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1LatencyPriorityQueue.html">LatencyPriorityQueue</a> AvailableQueue;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">    /// PendingQueue - This contains all of the instructions whose operands have</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">    /// been issued, but their results are not ready yet (due to the latency of</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">    /// the operation).  Once the operands becomes available, the instruction is</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">    /// added to the AvailableQueue.</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"></span>    std::vector&lt;SUnit*&gt; PendingQueue;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">    /// HazardRec - The hazard recognizer to use.</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *HazardRec;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">    /// AntiDepBreak - Anti-dependence breaking object, or NULL if none</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1AntiDepBreaker.html">AntiDepBreaker</a> *AntiDepBreak;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">    /// AA - AliasAnalysis for making memory reference queries.</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">    /// LiveRegs - true if the register is live.</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> LiveRegs;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">    /// The schedule. Null SUnit*&#39;s represent noop instructions.</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"></span>    std::vector&lt;SUnit*&gt; <a class="code" href="ObjCARCOpts_8cpp.html#a7c6cee88be47642de240c7ed39a34ed3">Sequence</a>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">    /// The index in BB of RegionEnd.</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">    ///</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">    /// This is the instruction number from the top of the current block, not</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">    /// the SlotIndex. It is only used by the AntiDepBreaker.</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> EndIndex;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    SchedulePostRATDList(</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;      <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> &amp;MLI, <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> &amp;MDT,</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;      <a class="code" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA, <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a>&amp;,</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a6188e0150c59966ad45e9e3b0c952622">TargetSubtargetInfo::AntiDepBreakMode</a> AntiDepMode,</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;const TargetRegisterClass*&gt;</a> &amp;CriticalPathRCs);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    ~SchedulePostRATDList();</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">    /// startBlock - Initialize register live-range state for scheduling in</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">    /// this block.</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">    ///</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> startBlock(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="comment">// Set the index of RegionEnd within the current BB.</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="keywordtype">void</span> setEndIndex(<span class="keywordtype">unsigned</span> EndIdx) { EndIndex = EndIdx; }</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">    /// Initialize the scheduler state for the next scheduling region.</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> enterRegion(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="Target_2X86_2README_8txt.html#ac9423a63151469d95755528cceb322fb">bb</a>,</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                             <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1sys_1_1path.html#a33706aab89e700b8f79e1fa6f4f0e3ee">begin</a>,</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                             <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">end</a>,</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                             <span class="keywordtype">unsigned</span> regioninstrs);</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">    /// Notify that the scheduler has finished scheduling the current region.</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> exitRegion();</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">    /// Schedule - Schedule the instruction range using list scheduling.</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">    ///</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> schedule();</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordtype">void</span> EmitSchedule();</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">    /// Observe - Update liveness information to account for the current</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">    /// instruction, which will not be scheduled.</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">    ///</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AntiDepBreaker.html#acf6dbda1c66e6c83fdb0a490b49ac761">Observe</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, <span class="keywordtype">unsigned</span> Count);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">    /// finishBlock - Clean up register live-range state.</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">    ///</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> finishBlock();</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">    /// FixupKills - Fix register kill flags that have been made</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">    /// invalid due to scheduling</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">    ///</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> FixupKills(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keyword">private</span>:</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="keywordtype">void</span> ReleaseSucc(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="code" href="classllvm_1_1SDep.html">SDep</a> *SuccEdge);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordtype">void</span> ReleaseSuccessors(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <span class="keywordtype">void</span> ScheduleNodeTopDown(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> CurCycle);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <span class="keywordtype">void</span> ListScheduleTopDown();</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="keywordtype">void</span> StartBlockForKills(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="comment">// ToggleKillFlag - Toggle a register operand kill flag. Other</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="comment">// adjustments may be made to the instruction if necessary. Return</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="comment">// true if the operand has been deleted, false if not.</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordtype">bool</span> ToggleKillFlag(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO);</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <span class="keywordtype">void</span> dumpSchedule() <span class="keyword">const</span>;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  };</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;}</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="namespacellvm.html#a3f5fd09bcdb3ea958016747ab1e9f4f7">  198</a></span>&#160;<span class="keywordtype">char</span> &amp;<a class="code" href="namespacellvm.html#a3f5fd09bcdb3ea958016747ab1e9f4f7">llvm::PostRASchedulerID</a> = <a class="code" href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">PostRAScheduler::ID</a>;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="PostRASchedulerList_8cpp.html#a4f71434d73a91928dc99d09889790b39">  200</a></span>&#160;<a class="code" href="PostRASchedulerList_8cpp.html#a4f71434d73a91928dc99d09889790b39">INITIALIZE_PASS</a>(PostRAScheduler, <span class="stringliteral">&quot;post-RA-sched&quot;</span>,</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                <span class="stringliteral">&quot;Post RA top-down list latency scheduler&quot;</span>, <span class="keyword">false</span>, <span class="keyword">false</span>)</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;SchedulePostRATDList::SchedulePostRATDList(</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> &amp;MLI, <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> &amp;MDT,</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <a class="code" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA, const <a class="code" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> &amp;RCI,</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a>::AntiDepBreakMode AntiDepMode,</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt;const <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>*&gt; &amp;CriticalPathRCs)</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  : <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a>(MF, MLI, MDT, <span class="comment">/*IsPostRA=*/</span><a class="code" href="namespacetrue.html">true</a>), AA(AA),</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    LiveRegs(TRI-&gt;getNumRegs()), EndIndex(0)</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;{</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="code" href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">TM</a> = MF.getTarget();</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *InstrItins = TM.<a class="code" href="classllvm_1_1TargetMachine.html#a69d6715752707a83ec4cbecff60b5359">getInstrItineraryData</a>();</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  HazardRec =</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    TM.<a class="code" href="classllvm_1_1TargetMachine.html#ac13d0f6f2c915757013b101ef6e8afbc">getInstrInfo</a>()-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#af838e603b174909a5a50461a21801f1b">CreateTargetPostRAHazardRecognizer</a>(InstrItins, <span class="keyword">this</span>);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  assert((AntiDepMode == <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a6188e0150c59966ad45e9e3b0c952622a512200fabfb2bcc1d599648df72626c0">TargetSubtargetInfo::ANTIDEP_NONE</a> ||</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;          <a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a>.tracksLiveness()) &amp;&amp;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;         <span class="stringliteral">&quot;Live-ins must be accurate for anti-dependency breaking&quot;</span>);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  AntiDepBreak =</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    ((AntiDepMode == <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a6188e0150c59966ad45e9e3b0c952622a85cc3a78f880a3c2c4773e592e70e5c9">TargetSubtargetInfo::ANTIDEP_ALL</a>) ?</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;     (<a class="code" href="classllvm_1_1AntiDepBreaker.html">AntiDepBreaker</a> *)<span class="keyword">new</span> <a class="code" href="classllvm_1_1AggressiveAntiDepBreaker.html">AggressiveAntiDepBreaker</a>(MF, RCI, CriticalPathRCs) :</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;     ((AntiDepMode == <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a6188e0150c59966ad45e9e3b0c952622a6b38e744346871dab87b036209f01c20">TargetSubtargetInfo::ANTIDEP_CRITICAL</a>) ?</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;      (<a class="code" href="classllvm_1_1AntiDepBreaker.html">AntiDepBreaker</a> *)<span class="keyword">new</span> <a class="code" href="classllvm_1_1CriticalAntiDepBreaker.html">CriticalAntiDepBreaker</a>(MF, RCI) : NULL));</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;}</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;SchedulePostRATDList::~SchedulePostRATDList() {</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keyword">delete</span> HazardRec;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="keyword">delete</span> AntiDepBreak;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;}</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/// Initialize state associated with the next scheduling region.</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> SchedulePostRATDList::enterRegion(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="Target_2X86_2README_8txt.html#ac9423a63151469d95755528cceb322fb">bb</a>,</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;                 <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1sys_1_1path.html#a33706aab89e700b8f79e1fa6f4f0e3ee">begin</a>,</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                 <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">end</a>,</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                 <span class="keywordtype">unsigned</span> regioninstrs) {</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae8727d434d20639d563849891f5ca1e1">ScheduleDAGInstrs::enterRegion</a>(bb, begin, end, regioninstrs);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <a class="code" href="ObjCARCOpts_8cpp.html#a7c6cee88be47642de240c7ed39a34ed3">Sequence</a>.clear();</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;}</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">/// Print the schedule before exiting the region.</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> SchedulePostRATDList::exitRegion() {</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <a class="code" href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>({</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** Final schedule ***\n&quot;</span>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;      dumpSchedule();</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    });</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">ScheduleDAGInstrs::exitRegion</a>();</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;}</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">/// dumpSchedule - dump the scheduled Sequence.</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> SchedulePostRATDList::dumpSchedule()<span class="keyword"> const </span>{</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, e = <a class="code" href="ObjCARCOpts_8cpp.html#a7c6cee88be47642de240c7ed39a34ed3">Sequence</a>.size(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != e; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>++) {</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = <a class="code" href="ObjCARCOpts_8cpp.html#a7c6cee88be47642de240c7ed39a34ed3">Sequence</a>[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>])</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      SU-&gt;dump(<span class="keyword">this</span>);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;**** NOOP ****\n&quot;</span>;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  }</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;}</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="keywordtype">bool</span> PostRAScheduler::runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn) {</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a> = Fn.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#ac13d0f6f2c915757013b101ef6e8afbc">getInstrInfo</a>();</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <a class="code" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> &amp;MLI = getAnalysis&lt;MachineLoopInfo&gt;();</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> &amp;MDT = getAnalysis&lt;MachineDominatorTree&gt;();</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <a class="code" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA = &amp;getAnalysis&lt;AliasAnalysis&gt;();</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <a class="code" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a> *PassConfig = &amp;getAnalysis&lt;TargetPassConfig&gt;();</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  RegClassInfo.runOnMachineFunction(Fn);</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="comment">// Check for explicit enable/disable of post-ra scheduling.</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a6188e0150c59966ad45e9e3b0c952622">TargetSubtargetInfo::AntiDepBreakMode</a> AntiDepMode =</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a6188e0150c59966ad45e9e3b0c952622a512200fabfb2bcc1d599648df72626c0">TargetSubtargetInfo::ANTIDEP_NONE</a>;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;const TargetRegisterClass*, 4&gt;</a> CriticalPathRCs;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="PostRASchedulerList_8cpp.html#a12efa4193f9f394aec1f6dabfed77f36">EnablePostRAScheduler</a>.getPosition() &gt; 0) {</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="PostRASchedulerList_8cpp.html#a12efa4193f9f394aec1f6dabfed77f36">EnablePostRAScheduler</a>)</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="comment">// Check that post-RA scheduling is enabled for this target.</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="comment">// This may upgrade the AntiDepMode.</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;<a class="code" href="namespacellvm_1_1A64DB.html#a6fce8157775f3ec93f326b52b0f1e0f5a4916e736d6b7cc68359b39d5eb50f6db">ST</a> = Fn.<a class="code" href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">getTarget</a>().<a class="code" href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a>&gt;();</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="keywordflow">if</span> (!ST.<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a9f56e0e018c47c0a03e8a80e13d66964">enablePostRAScheduler</a>(PassConfig-&gt;getOptLevel(), AntiDepMode,</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;                                  CriticalPathRCs))</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  }</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="comment">// Check for antidep breaking override...</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="PostRASchedulerList_8cpp.html#aa550cf4527925ca6a49af6704f162ab1">EnableAntiDepBreaking</a>.getPosition() &gt; 0) {</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    AntiDepMode = (<a class="code" href="PostRASchedulerList_8cpp.html#aa550cf4527925ca6a49af6704f162ab1">EnableAntiDepBreaking</a> == <span class="stringliteral">&quot;all&quot;</span>)</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;      ? <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a6188e0150c59966ad45e9e3b0c952622a85cc3a78f880a3c2c4773e592e70e5c9">TargetSubtargetInfo::ANTIDEP_ALL</a></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;      : ((<a class="code" href="PostRASchedulerList_8cpp.html#aa550cf4527925ca6a49af6704f162ab1">EnableAntiDepBreaking</a> == <span class="stringliteral">&quot;critical&quot;</span>)</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;         ? <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a6188e0150c59966ad45e9e3b0c952622a6b38e744346871dab87b036209f01c20">TargetSubtargetInfo::ANTIDEP_CRITICAL</a></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;         : <a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a6188e0150c59966ad45e9e3b0c952622a512200fabfb2bcc1d599648df72626c0">TargetSubtargetInfo::ANTIDEP_NONE</a>);</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  }</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <a class="code" href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;PostRAScheduler\n&quot;</span>);</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  SchedulePostRATDList <a class="code" href="MachineScheduler_8cpp.html#a127ed1a56215acb4c76dcbb1e8aad935">Scheduler</a>(Fn, MLI, MDT, AA, RegClassInfo, AntiDepMode,</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                                 CriticalPathRCs);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="comment">// Loop over all of the basic blocks</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> MBB = Fn.<a class="code" href="classllvm_1_1MachineFunction.html#ab0789854909cf47f640a85fa2bac29c7">begin</a>(), MBBe = Fn.<a class="code" href="classllvm_1_1MachineFunction.html#a9d017af749f76484cb9aec9ff6e4330c">end</a>();</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;       MBB != MBBe; ++MBB) {</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="comment">// If DebugDiv &gt; 0 then only schedule MBB with (ID % DebugDiv) == DebugMod</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="PostRASchedulerList_8cpp.html#a4243faebec772df598787264a035537b">DebugDiv</a> &gt; 0) {</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;      <span class="keyword">static</span> <span class="keywordtype">int</span> bbcnt = 0;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;      <span class="keywordflow">if</span> (bbcnt++ % <a class="code" href="PostRASchedulerList_8cpp.html#a4243faebec772df598787264a035537b">DebugDiv</a> != <a class="code" href="PostRASchedulerList_8cpp.html#a7c713d76b67000f864839a56d17fd11f">DebugMod</a>)</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;      <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** DEBUG scheduling &quot;</span> &lt;&lt; Fn.<a class="code" href="classllvm_1_1MachineFunction.html#ae215c5c2aecd18c4e68a94187d9cdbf1">getName</a>()</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;             &lt;&lt; <span class="stringliteral">&quot;:BB#&quot;</span> &lt;&lt; MBB-&gt;getNumber() &lt;&lt; <span class="stringliteral">&quot; ***\n&quot;</span>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    }</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="comment">// Initialize register live-range state for scheduling in this block.</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    Scheduler.startBlock(MBB);</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="comment">// Schedule each sequence of instructions not interrupted by a label</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="comment">// or anything else that effectively needs to shut down scheduling.</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> Current = MBB-&gt;end();</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="keywordtype">unsigned</span> Count = MBB-&gt;size(), CurrentCount = Count;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Current; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != MBB-&gt;begin(); ) {</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a> = <a class="code" href="namespacellvm.html#a7923e3e207de8bc1d0d6a5091316ddde">llvm::prior</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;      --Count;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;      <span class="comment">// Calls are not scheduling boundaries before register allocation, but</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;      <span class="comment">// post-ra we don&#39;t gain anything by scheduling across calls since we</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;      <span class="comment">// don&#39;t need to worry about register pressure.</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;      <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ac4de5f228c299d7c4b7de72a4a6dd28c">isCall</a>() || <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;<a class="code" href="classllvm_1_1HexagonInstrInfo.html#ae79db2ede34abca7ab77465557478273">isSchedulingBoundary</a>(MI, MBB, Fn)) {</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        Scheduler.enterRegion(MBB, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, Current, CurrentCount - Count);</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        Scheduler.setEndIndex(CurrentCount);</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        Scheduler.schedule();</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        Scheduler.exitRegion();</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        Scheduler.EmitSchedule();</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        Current = <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        CurrentCount = Count;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        Scheduler.Observe(MI, CurrentCount);</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;      }</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;      <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;      <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a944a1a1574cf3b42c917bd8442b5399f">isBundle</a>())</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        Count -= MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#afdf08c85952b6d8f2ee659781bd7179e">getBundleSize</a>();</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    }</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    assert(Count == 0 &amp;&amp; <span class="stringliteral">&quot;Instruction count mismatch!&quot;</span>);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    assert((MBB-&gt;begin() == Current || CurrentCount != 0) &amp;&amp;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;           <span class="stringliteral">&quot;Instruction count mismatch!&quot;</span>);</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    Scheduler.enterRegion(MBB, MBB-&gt;begin(), Current, CurrentCount);</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    Scheduler.setEndIndex(CurrentCount);</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    Scheduler.schedule();</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    Scheduler.exitRegion();</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    Scheduler.EmitSchedule();</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="comment">// Clean up register live-range state.</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    Scheduler.finishBlock();</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="comment">// Update register kills</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    Scheduler.FixupKills(MBB);</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  }</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;}</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">/// StartBlock - Initialize register live-range state for scheduling in</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">/// this block.</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> SchedulePostRATDList::startBlock(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>) {</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="comment">// Call the superclass.</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a2822215b7634783aece96ef695a72f1d">ScheduleDAGInstrs::startBlock</a>(BB);</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="comment">// Reset the hazard recognizer and anti-dep breaker.</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  HazardRec-&gt;Reset();</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keywordflow">if</span> (AntiDepBreak != NULL)</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    AntiDepBreak-&gt;StartBlock(BB);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;}</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">/// Schedule - Schedule the instruction range using list scheduling.</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> SchedulePostRATDList::schedule() {</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="comment">// Build the scheduling graph.</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  buildSchedGraph(AA);</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="keywordflow">if</span> (AntiDepBreak != NULL) {</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="keywordtype">unsigned</span> Broken =</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;      AntiDepBreak-&gt;BreakAntiDependencies(SUnits, RegionBegin, RegionEnd,</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;                                          EndIndex, DbgValues);</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <span class="keywordflow">if</span> (Broken != 0) {</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;      <span class="comment">// We made changes. Update the dependency graph.</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;      <span class="comment">// Theoretically we could update the graph in place:</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;      <span class="comment">// When a live range is changed to use a different register, remove</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;      <span class="comment">// the def&#39;s anti-dependence *and* output-dependence edges due to</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;      <span class="comment">// that register, and add new anti-dependence and output-dependence</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;      <span class="comment">// edges based on the next live range of the register.</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;      <a class="code" href="classllvm_1_1ScheduleDAG.html#a20e10e20ded7655f844479a648aa0c66">ScheduleDAG::clearDAG</a>();</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;      buildSchedGraph(AA);</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;      NumFixedAnti += Broken;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    }</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  }</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <a class="code" href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;********** List Scheduling **********\n&quot;</span>);</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <a class="code" href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> su = 0, e = SUnits.size(); su != e; ++su)</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;          SUnits[su].dumpAll(<span class="keyword">this</span>));</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  AvailableQueue.initNodes(SUnits);</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  ListScheduleTopDown();</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  AvailableQueue.releaseState();</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;}</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">/// Observe - Update liveness information to account for the current</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">/// instruction, which will not be scheduled.</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> SchedulePostRATDList::Observe(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, <span class="keywordtype">unsigned</span> Count) {</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <span class="keywordflow">if</span> (AntiDepBreak != NULL)</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    AntiDepBreak-&gt;Observe(MI, Count, EndIndex);</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;}</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">/// FinishBlock - Clean up register live-range state.</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> SchedulePostRATDList::finishBlock() {</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="keywordflow">if</span> (AntiDepBreak != NULL)</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    AntiDepBreak-&gt;FinishBlock();</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <span class="comment">// Call the superclass.</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a1f9a4461e2c9ac06b97f55554f836d66">ScheduleDAGInstrs::finishBlock</a>();</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;}</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">/// StartBlockForKills - Initialize register live-range state for updating kills</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> SchedulePostRATDList::StartBlockForKills(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB) {</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <span class="comment">// Start with no live registers.</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  LiveRegs.reset();</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <span class="comment">// Examine the live-in regs of all successors.</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html#aefba5f2af370add1bc8aaceedf7878ef">MachineBasicBlock::succ_iterator</a> SI = BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">succ_begin</a>(),</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;       SE = BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3ddd708642d60c1661992ff8ba1b215d">succ_end</a>(); SI != SE; ++SI) {</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html#a7bab64c02d740522f94f5f45959a22fc">MachineBasicBlock::livein_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = (*SI)-&gt;livein_begin(),</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;         E = (*SI)-&gt;livein_end(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;      <span class="comment">// Repeat, for reg and all subregs.</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> SubRegs(Reg, TRI, <span class="comment">/*IncludeSelf=*/</span><span class="keyword">true</span>);</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;           SubRegs.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>(); ++SubRegs)</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        LiveRegs.set(*SubRegs);</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;    }</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  }</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;}</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="keywordtype">bool</span> SchedulePostRATDList::ToggleKillFlag(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;                                          <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) {</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <span class="comment">// Setting kill flag...</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">isKill</a>()) {</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    MO.<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  }</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="comment">// If MO itself is live, clear the kill flag...</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="keywordflow">if</span> (LiveRegs.test(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())) {</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    MO.<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">false</span>);</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  }</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="comment">// If any subreg of MO is live, then create an imp-def for that</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="comment">// subreg and keep MO marked as killed.</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  MO.<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">false</span>);</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="keywordtype">bool</span> AllDead = <span class="keyword">true</span>;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SuperReg = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB(MF, MI);</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> SubRegs(SuperReg, TRI); SubRegs.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>(); ++SubRegs) {</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="keywordflow">if</span> (LiveRegs.test(*SubRegs)) {</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;      MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(*SubRegs, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;      AllDead = <span class="keyword">false</span>;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    }</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  }</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <span class="keywordflow">if</span>(AllDead)</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    MO.<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">true</span>);</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;}</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">/// FixupKills - Fix the register kill flags, they may have been made</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">/// incorrect by instruction reordering.</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> SchedulePostRATDList::FixupKills(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) {</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <a class="code" href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Fixup kills for BB#&quot;</span> &lt;&lt; MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a6acda287e5c19ffb173b0bf8f1dd9c5e">getNumber</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> killedRegs(TRI-&gt;getNumRegs());</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  StartBlockForKills(MBB);</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <span class="comment">// Examine block from end to start...</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <span class="keywordtype">unsigned</span> Count = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a15f8f9567157c31ce83e5ccfab8cb8be">size</a>();</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(), E = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;       <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; --Count) {</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI = --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1e1d26226c627cf3dcf3c191b85e7d7d">isDebugValue</a>())</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <span class="comment">// Update liveness.  Registers that are defed but not used in this</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="comment">// instruction are now dead. Mark register and all subregs as they</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    <span class="comment">// are completely defined.</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, e = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;      <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a2c5eddfba64e7a44deba1b5a0d45a017">isRegMask</a>())</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        LiveRegs.clearBitsNotInMask(MO.<a class="code" href="classllvm_1_1MachineOperand.html#a5192a9fe4d860e2b97d4457fe4b1a036">getRegMask</a>());</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;      <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>()) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;      <span class="keywordflow">if</span> (Reg == 0) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;      <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">isDef</a>()) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;      <span class="comment">// Ignore two-addr defs.</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;      <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ab1d4c079cb5cd4b7c55376ce972f7e79">isRegTiedToUseOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;      <span class="comment">// Repeat for reg and all subregs.</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> SubRegs(Reg, TRI, <span class="comment">/*IncludeSelf=*/</span><span class="keyword">true</span>);</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;           SubRegs.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>(); ++SubRegs)</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;        LiveRegs.reset(*SubRegs);</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    }</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <span class="comment">// Examine all used registers and set/clear kill flag. When a</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <span class="comment">// register is used multiple times we only set the kill flag on</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <span class="comment">// the first use. Don&#39;t set kill flags on undef operands.</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    killedRegs.reset();</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, e = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;      <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() || !MO.<a class="code" href="classllvm_1_1MachineOperand.html#a57bf9ee7219097ff0f98da23a3b3b782">isUse</a>() || MO.<a class="code" href="classllvm_1_1MachineOperand.html#afbf853e3a0de950e9116ffb9929ceebd">isUndef</a>()) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;      <span class="keywordflow">if</span> ((Reg == 0) || <a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a>.isReserved(Reg)) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;      <span class="keywordtype">bool</span> kill = <span class="keyword">false</span>;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;      <span class="keywordflow">if</span> (!killedRegs.test(Reg)) {</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        kill = <span class="keyword">true</span>;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;        <span class="comment">// A register is not killed if any subregs are live...</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> SubRegs(Reg, TRI); SubRegs.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>(); ++SubRegs) {</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;          <span class="keywordflow">if</span> (LiveRegs.test(*SubRegs)) {</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;            kill = <span class="keyword">false</span>;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;          }</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;        }</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;        <span class="comment">// If subreg is not live, then register is killed if it became</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;        <span class="comment">// live in this instruction</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;        <span class="keywordflow">if</span> (kill)</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;          kill = !LiveRegs.test(Reg);</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;      }</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;      <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">isKill</a>() != kill) {</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;        <a class="code" href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Fixing &quot;</span> &lt;&lt; MO &lt;&lt; <span class="stringliteral">&quot; in &quot;</span>);</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;        <span class="comment">// Warning: ToggleKillFlag may invalidate MO.</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;        ToggleKillFlag(MI, MO);</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;        <a class="code" href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a2e753175906811d492e9003d8872bfbe">dump</a>());</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;      }</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;      killedRegs.set(Reg);</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    }</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="comment">// Mark any used register (that is not using undef) and subregs as</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <span class="comment">// now live...</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, e = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;      <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() || !MO.<a class="code" href="classllvm_1_1MachineOperand.html#a57bf9ee7219097ff0f98da23a3b3b782">isUse</a>() || MO.<a class="code" href="classllvm_1_1MachineOperand.html#afbf853e3a0de950e9116ffb9929ceebd">isUndef</a>()) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;      <span class="keywordflow">if</span> ((Reg == 0) || <a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a>.isReserved(Reg)) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> SubRegs(Reg, TRI, <span class="comment">/*IncludeSelf=*/</span><span class="keyword">true</span>);</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;           SubRegs.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>(); ++SubRegs)</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;        LiveRegs.set(*SubRegs);</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    }</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  }</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;}</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">//  Top-Down Scheduling</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">/// ReleaseSucc - Decrement the NumPredsLeft count of a successor. Add it to</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">/// the PendingQueue if the count reaches zero.</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> SchedulePostRATDList::ReleaseSucc(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="code" href="classllvm_1_1SDep.html">SDep</a> *SuccEdge) {</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SuccSU = SuccEdge-&gt;<a class="code" href="classllvm_1_1SDep.html#a0d3253aa89a8b7441f8401f1b6609811">getSUnit</a>();</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  <span class="keywordflow">if</span> (SuccEdge-&gt;<a class="code" href="classllvm_1_1SDep.html#ac087b1f634a3e5738ed056c68dbd1b00">isWeak</a>()) {</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    --SuccSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ab9e02660290b9557b547b57870133467">WeakPredsLeft</a>;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  }</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <span class="keywordflow">if</span> (SuccSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a94f78042fbba3ea4cd1004353daa46aa">NumPredsLeft</a> == 0) {</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** Scheduling failed! ***\n&quot;</span>;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    SuccSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ac28b1882619718b4c6efb97899b845a1">dump</a>(<span class="keyword">this</span>);</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; has been released too many times!\n&quot;</span>;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(0);</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  }</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  --SuccSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a94f78042fbba3ea4cd1004353daa46aa">NumPredsLeft</a>;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  <span class="comment">// Standard scheduler algorithms will recompute the depth of the successor</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <span class="comment">// here as such:</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <span class="comment">//   SuccSU-&gt;setDepthToAtLeast(SU-&gt;getDepth() + SuccEdge-&gt;getLatency());</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <span class="comment">// However, we lazily compute node depth instead. Note that</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <span class="comment">// ScheduleNodeTopDown has already updated the depth of this node which causes</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <span class="comment">// all descendents to be marked dirty. Setting the successor depth explicitly</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <span class="comment">// here would cause depth to be recomputed for all its ancestors. If the</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  <span class="comment">// successor is not yet ready (because of a transitively redundant edge) then</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <span class="comment">// this causes depth computation to be quadratic in the size of the DAG.</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <span class="comment">// If all the node&#39;s predecessors are scheduled, this node is ready</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <span class="comment">// to be scheduled. Ignore the special ExitSU node.</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="keywordflow">if</span> (SuccSU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a94f78042fbba3ea4cd1004353daa46aa">NumPredsLeft</a> == 0 &amp;&amp; SuccSU != &amp;ExitSU)</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    PendingQueue.push_back(SuccSU);</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;}</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">/// ReleaseSuccessors - Call ReleaseSucc on each of SU&#39;s successors.</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> SchedulePostRATDList::ReleaseSuccessors(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU) {</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classT.html">SUnit::succ_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>.begin(), E = SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">Succs</a>.end();</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;       <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    ReleaseSucc(SU, &amp;*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  }</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;}</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">/// ScheduleNodeTopDown - Add the node to the schedule. Decrement the pending</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">/// count of its successors. If a successor pending count is zero, add it to</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">/// the Available queue.</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> SchedulePostRATDList::ScheduleNodeTopDown(<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> CurCycle) {</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <a class="code" href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** Scheduling [&quot;</span> &lt;&lt; CurCycle &lt;&lt; <span class="stringliteral">&quot;]: &quot;</span>);</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <a class="code" href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ac28b1882619718b4c6efb97899b845a1">dump</a>(<span class="keyword">this</span>));</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <a class="code" href="ObjCARCOpts_8cpp.html#a7c6cee88be47642de240c7ed39a34ed3">Sequence</a>.push_back(SU);</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  assert(CurCycle &gt;= SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3047721a8d33c2de8a261d2fecb340a6">getDepth</a>() &amp;&amp;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;         <span class="stringliteral">&quot;Node scheduled above its depth!&quot;</span>);</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#af14dce27a63c0eb062c23c0ba436249c">setDepthToAtLeast</a>(CurCycle);</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  ReleaseSuccessors(SU);</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  AvailableQueue.scheduledNode(SU);</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;}</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">/// ListScheduleTopDown - The main loop of list scheduling for top-down</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">/// schedulers.</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> SchedulePostRATDList::ListScheduleTopDown() {</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <span class="keywordtype">unsigned</span> CurCycle = 0;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <span class="comment">// We&#39;re scheduling top-down but we&#39;re visiting the regions in</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  <span class="comment">// bottom-up order, so we don&#39;t know the hazards at the start of a</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <span class="comment">// region. So assume no hazards (this should usually be ok as most</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;  <span class="comment">// blocks are a single region).</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  HazardRec-&gt;Reset();</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <span class="comment">// Release any successors of the special Entry node.</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  ReleaseSuccessors(&amp;EntrySU);</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <span class="comment">// Add all leaves to Available queue.</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, e = SUnits.size(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    <span class="comment">// It is available if it has no predecessors.</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <span class="keywordflow">if</span> (!SUnits[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].NumPredsLeft &amp;&amp; !SUnits[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].<a class="code" href="namespacellvm_1_1zlib.html#a81a6bbe4257503424e6626c33d33b686">isAvailable</a>) {</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;      AvailableQueue.push(&amp;SUnits[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]);</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;      SUnits[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].isAvailable = <span class="keyword">true</span>;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    }</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  }</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  <span class="comment">// In any cycle where we can&#39;t schedule any instructions, we must</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <span class="comment">// stall or emit a noop, depending on the target.</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <span class="keywordtype">bool</span> CycleHasInsts = <span class="keyword">false</span>;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <span class="comment">// While Available queue is not empty, grab the node with the highest</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <span class="comment">// priority. If it is not ready put it back.  Schedule the node.</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  std::vector&lt;SUnit*&gt; NotReady;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <a class="code" href="ObjCARCOpts_8cpp.html#a7c6cee88be47642de240c7ed39a34ed3">Sequence</a>.reserve(SUnits.size());</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <span class="keywordflow">while</span> (!AvailableQueue.empty() || !PendingQueue.empty()) {</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;    <span class="comment">// Check to see if any of the pending instructions are ready to issue.  If</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <span class="comment">// so, add them to the available queue.</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    <span class="keywordtype">unsigned</span> MinDepth = ~0u;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, e = PendingQueue.size(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;      <span class="keywordflow">if</span> (PendingQueue[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]-&gt;getDepth() &lt;= CurCycle) {</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;        AvailableQueue.push(PendingQueue[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]);</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;        PendingQueue[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]-&gt;isAvailable = <span class="keyword">true</span>;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;        PendingQueue[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] = PendingQueue.back();</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;        PendingQueue.pop_back();</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;        --<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>; --e;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PendingQueue[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]-&gt;getDepth() &lt; MinDepth)</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;        MinDepth = PendingQueue[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>]-&gt;getDepth();</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    }</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    <a class="code" href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;\n*** Examining Available\n&quot;</span>; AvailableQueue.dump(<span class="keyword">this</span>));</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *FoundSUnit = 0;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    <span class="keywordtype">bool</span> HasNoopHazards = <span class="keyword">false</span>;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    <span class="keywordflow">while</span> (!AvailableQueue.empty()) {</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;      <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *CurSUnit = AvailableQueue.pop();</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;      <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html#a9bec0e329b12bbc503d08db497d43267">ScheduleHazardRecognizer::HazardType</a> HT =</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;        HazardRec-&gt;getHazardType(CurSUnit, 0<span class="comment">/*no stalls*/</span>);</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;      <span class="keywordflow">if</span> (HT == <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html#a9bec0e329b12bbc503d08db497d43267a4e42ac50bfd060349e49904842121cf1">ScheduleHazardRecognizer::NoHazard</a>) {</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;        FoundSUnit = CurSUnit;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;      }</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;      <span class="comment">// Remember if this is a noop hazard.</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;      HasNoopHazards |= HT == <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html#a9bec0e329b12bbc503d08db497d43267a578b582cca14a34e75b2afc3a1cd00a5">ScheduleHazardRecognizer::NoopHazard</a>;</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;      NotReady.push_back(CurSUnit);</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    }</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <span class="comment">// Add the nodes that aren&#39;t ready back onto the available list.</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="keywordflow">if</span> (!NotReady.empty()) {</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;      AvailableQueue.push_all(NotReady);</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;      NotReady.clear();</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    }</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    <span class="comment">// If we found a node to schedule...</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    <span class="keywordflow">if</span> (FoundSUnit) {</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;      <span class="comment">// ... schedule the node...</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;      ScheduleNodeTopDown(FoundSUnit, CurCycle);</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;      HazardRec-&gt;EmitInstruction(FoundSUnit);</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;      CycleHasInsts = <span class="keyword">true</span>;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;      <span class="keywordflow">if</span> (HazardRec-&gt;atIssueLimit()) {</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;        <a class="code" href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** Max instructions per cycle &quot;</span> &lt;&lt; CurCycle &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;        HazardRec-&gt;AdvanceCycle();</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;        ++CurCycle;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;        CycleHasInsts = <span class="keyword">false</span>;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;      }</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;      <span class="keywordflow">if</span> (CycleHasInsts) {</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;        <a class="code" href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** Finished cycle &quot;</span> &lt;&lt; CurCycle &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;        HazardRec-&gt;AdvanceCycle();</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!HasNoopHazards) {</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;        <span class="comment">// Otherwise, we have a pipeline stall, but no other problem,</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;        <span class="comment">// just advance the current cycle and try again.</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;        <a class="code" href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** Stall in cycle &quot;</span> &lt;&lt; CurCycle &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;        HazardRec-&gt;AdvanceCycle();</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;        ++NumStalls;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;        <span class="comment">// Otherwise, we have no instructions to issue and we have instructions</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;        <span class="comment">// that will fault if we don&#39;t do this right.  This is the case for</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;        <span class="comment">// processors without pipeline interlocks and other cases.</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;        <a class="code" href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** Emitting noop in cycle &quot;</span> &lt;&lt; CurCycle &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;        HazardRec-&gt;EmitNoop();</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;        <a class="code" href="ObjCARCOpts_8cpp.html#a7c6cee88be47642de240c7ed39a34ed3">Sequence</a>.push_back(0);   <span class="comment">// NULL here means noop</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;        ++NumNoops;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;      }</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;      ++CurCycle;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;      CycleHasInsts = <span class="keyword">false</span>;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    }</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  }</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <span class="keywordtype">unsigned</span> ScheduledNodes = VerifyScheduledDAG(<span class="comment">/*isBottomUp=*/</span><span class="keyword">false</span>);</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <span class="keywordtype">unsigned</span> Noops = 0;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, e = <a class="code" href="ObjCARCOpts_8cpp.html#a7c6cee88be47642de240c7ed39a34ed3">Sequence</a>.size(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="ObjCARCOpts_8cpp.html#a7c6cee88be47642de240c7ed39a34ed3">Sequence</a>[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>])</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;      ++Noops;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  assert(<a class="code" href="ObjCARCOpts_8cpp.html#a7c6cee88be47642de240c7ed39a34ed3">Sequence</a>.size() - Noops == ScheduledNodes &amp;&amp;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;         <span class="stringliteral">&quot;The number of nodes scheduled doesn&#39;t match the expected number!&quot;</span>);</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#endif // NDEBUG</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;}</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">// EmitSchedule - Emit the machine code in scheduled order.</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="keywordtype">void</span> SchedulePostRATDList::EmitSchedule() {</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  RegionBegin = RegionEnd;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <span class="comment">// If first instruction was a DBG_VALUE then put it back.</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  <span class="keywordflow">if</span> (FirstDbgValue)</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">splice</a>(RegionEnd, BB, FirstDbgValue);</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <span class="comment">// Then re-insert them according to the given schedule.</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, e = <a class="code" href="ObjCARCOpts_8cpp.html#a7c6cee88be47642de240c7ed39a34ed3">Sequence</a>.size(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != e; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>++) {</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = <a class="code" href="ObjCARCOpts_8cpp.html#a7c6cee88be47642de240c7ed39a34ed3">Sequence</a>[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>])</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;      BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">splice</a>(RegionEnd, BB, SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#adb119d63d924841b0523d67dfdd1bf61">getInstr</a>());</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;      <span class="comment">// Null SUnit* is a noop.</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;      <a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>-&gt;insertNoop(*BB, RegionEnd);</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    <span class="comment">// Update the Begin iterator, as the first instruction in the block</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    <span class="comment">// may have been scheduled later.</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    <span class="keywordflow">if</span> (i == 0)</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;      RegionBegin = <a class="code" href="namespacellvm.html#a7923e3e207de8bc1d0d6a5091316ddde">prior</a>(RegionEnd);</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  }</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  <span class="comment">// Reinsert any remaining debug_values.</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <span class="keywordflow">for</span> (std::vector&lt;std::pair&lt;MachineInstr *, MachineInstr *&gt; &gt;::iterator</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;         DI = DbgValues.end(), <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da2c6497f6ed5314c6fcd9ab88c9528543">DE</a> = DbgValues.begin(); DI != <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da2c6497f6ed5314c6fcd9ab88c9528543">DE</a>; --DI) {</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    std::pair&lt;MachineInstr *, MachineInstr *&gt; <a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a> = *<a class="code" href="namespacellvm.html#a7923e3e207de8bc1d0d6a5091316ddde">prior</a>(DI);</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *DbgValue = P.first;</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> OrigPrivMI = P.second;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;    BB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">splice</a>(++OrigPrivMI, BB, DbgValue);</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  }</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  DbgValues.clear();</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  FirstDbgValue = NULL;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;}</div><div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a6188e0150c59966ad45e9e3b0c952622a512200fabfb2bcc1d599648df72626c0"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a6188e0150c59966ad45e9e3b0c952622a512200fabfb2bcc1d599648df72626c0">llvm::TargetSubtargetInfo::ANTIDEP_NONE</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00045">TargetSubtargetInfo.h:45</a></div></div>
<div class="ttc" id="TargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="LatencyPriorityQueue_8h_html"><div class="ttname"><a href="LatencyPriorityQueue_8h.html">LatencyPriorityQueue.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1sys_1_1path_html_a214ec2f04ffd92636ed4bd2717607a1d"><div class="ttname"><a href="namespacellvm_1_1sys_1_1path.html#a214ec2f04ffd92636ed4bd2717607a1d">llvm::sys::path::end</a></div><div class="ttdeci">const_iterator end(StringRef path)</div><div class="ttdoc">Get end iterator over path. </div><div class="ttdef"><b>Definition:</b> <a href="Path_8cpp_source.html#l00181">Path.cpp:181</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a1f9a4461e2c9ac06b97f55554f836d66"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a1f9a4461e2c9ac06b97f55554f836d66">llvm::ScheduleDAGInstrs::finishBlock</a></div><div class="ttdeci">virtual void finishBlock()</div><div class="ttdoc">finishBlock - Clean up after scheduling in the given block. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00171">ScheduleDAGInstrs.cpp:171</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_a884f90190bca4bd354f2d5c91c264028"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#a884f90190bca4bd354f2d5c91c264028">llvm::AnalysisUsage::addPreserved</a></div><div class="ttdeci">AnalysisUsage &amp; addPreserved()</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00081">PassAnalysisSupport.h:81</a></div></div>
<div class="ttc" id="ScheduleDAGInstrs_8h_html"><div class="ttname"><a href="ScheduleDAGInstrs_8h.html">ScheduleDAGInstrs.h</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_abccd358b92366e5284e7e674e86b241f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00217">MCRegisterInfo.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a9d017af749f76484cb9aec9ff6e4330c"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a9d017af749f76484cb9aec9ff6e4330c">llvm::MachineFunction::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00317">MachineFunction.h:317</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a6acda287e5c19ffb173b0bf8f1dd9c5e"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a6acda287e5c19ffb173b0bf8f1dd9c5e">llvm::MachineBasicBlock::getNumber</a></div><div class="ttdeci">int getNumber() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00615">MachineBasicBlock.h:615</a></div></div>
<div class="ttc" id="Target_2X86_2README_8txt_html_ac9423a63151469d95755528cceb322fb"><div class="ttname"><a href="Target_2X86_2README_8txt.html#ac9423a63151469d95755528cceb322fb">bb</a></div><div class="ttdeci">&lt; i1 &gt; br i1 label label bb bb</div><div class="ttdef"><b>Definition:</b> <a href="Target_2X86_2README_8txt_source.html#l01139">Target/X86/README.txt:1139</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab0789854909cf47f640a85fa2bac29c7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab0789854909cf47f640a85fa2bac29c7">llvm::MachineFunction::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00315">MachineFunction.h:315</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a6188e0150c59966ad45e9e3b0c952622"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a6188e0150c59966ad45e9e3b0c952622">llvm::TargetSubtargetInfo::AntiDepBreakMode</a></div><div class="ttdeci">AntiDepBreakMode</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00045">TargetSubtargetInfo.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a9a3c050e4bfe8d0d09d74c979f5bb121a68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00060">SystemZISelLowering.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a7bab64c02d740522f94f5f45959a22fc"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a7bab64c02d740522f94f5f45959a22fc">llvm::MachineBasicBlock::livein_iterator</a></div><div class="ttdeci">std::vector&lt; unsigned &gt;::const_iterator livein_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00314">MachineBasicBlock.h:314</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_adb119d63d924841b0523d67dfdd1bf61"><div class="ttname"><a href="classllvm_1_1SUnit.html#adb119d63d924841b0523d67dfdd1bf61">llvm::SUnit::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00386">ScheduleDAG.h:386</a></div></div>
<div class="ttc" id="README-SSE_8txt_html_a63d206a063eefcdf8c318ded97b65020"><div class="ttname"><a href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a></div><div class="ttdeci">This currently compiles esp xmm0 movsd esp eax eax esp ret We should use not the dag combiner This is because dagcombine2 needs to be able to see through the X86ISD::Wrapper which DAGCombine can t really do The code for turning x load into a single vector load is target independent and should be moved to the dag combiner The code for turning x load into a vector load can only handle a direct load from a global or a direct load from the stack It should be generalized to handle any load from P</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00427">README-SSE.txt:427</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a3ddd708642d60c1661992ff8ba1b215d"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a3ddd708642d60c1661992ff8ba1b215d">llvm::MachineBasicBlock::succ_end</a></div><div class="ttdeci">succ_iterator succ_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00278">MachineBasicBlock.h:278</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_af838e603b174909a5a50461a21801f1b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af838e603b174909a5a50461a21801f1b">llvm::TargetInstrInfo::CreateTargetPostRAHazardRecognizer</a></div><div class="ttdeci">virtual ScheduleHazardRecognizer * CreateTargetPostRAHazardRecognizer(const InstrItineraryData *, const ScheduleDAG *DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00605">TargetInstrInfo.cpp:605</a></div></div>
<div class="ttc" id="Target_2TargetMachine_8h_html"><div class="ttname"><a href="Target_2TargetMachine_8h.html">TargetMachine.h</a></div></div>
<div class="ttc" id="SchedulerRegistry_8h_html"><div class="ttname"><a href="SchedulerRegistry_8h.html">SchedulerRegistry.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1sys_1_1path_html_a33706aab89e700b8f79e1fa6f4f0e3ee"><div class="ttname"><a href="namespacellvm_1_1sys_1_1path.html#a33706aab89e700b8f79e1fa6f4f0e3ee">llvm::sys::path::begin</a></div><div class="ttdeci">const_iterator begin(StringRef path)</div><div class="ttdoc">Get begin iterator over path. </div><div class="ttdef"><b>Definition:</b> <a href="Path_8cpp_source.html#l00173">Path.cpp:173</a></div></div>
<div class="ttc" id="PostRASchedulerList_8cpp_html_a4243faebec772df598787264a035537b"><div class="ttname"><a href="PostRASchedulerList_8cpp.html#a4243faebec772df598787264a035537b">DebugDiv</a></div><div class="ttdeci">static cl::opt&lt; int &gt; DebugDiv(&quot;postra-sched-debugdiv&quot;, cl::desc(&quot;Debug control MBBs that are scheduled&quot;), cl::init(0), cl::Hidden)</div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00238">MachineBasicBlock.h:238</a></div></div>
<div class="ttc" id="Statistic_8h_html"><div class="ttname"><a href="Statistic_8h.html">Statistic.h</a></div></div>
<div class="ttc" id="RegisterClassInfo_8h_html"><div class="ttname"><a href="RegisterClassInfo_8h.html">RegisterClassInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a079b254e749130fbe5d740f314ca92daa833922eca2ad0eab70573ba1f5fba9af"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa833922eca2ad0eab70573ba1f5fba9af">llvm::RegState::ImplicitDefine</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00040">MachineInstrBuilder.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a2822215b7634783aece96ef695a72f1d"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a2822215b7634783aece96ef695a72f1d">llvm::ScheduleDAGInstrs::startBlock</a></div><div class="ttdeci">virtual void startBlock(MachineBasicBlock *BB)</div><div class="ttdoc">startBlock - Prepare to perform scheduling in the given block. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00167">ScheduleDAGInstrs.cpp:167</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00109">CommandLine.h:109</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a546839a5c4bcf9f9450967155f48de41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a></div><div class="ttdeci">Reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00428">X86DisassemblerDecoder.h:428</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a8c201d7a769bda1cd75d8d6788123068"><div class="ttname"><a href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">llvm::SUnit::isScheduled</a></div><div class="ttdeci">bool isScheduled</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00291">ScheduleDAG.h:291</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_ae5c60fd282ee894c87ea02c3f0fcb6d0"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#ae5c60fd282ee894c87ea02c3f0fcb6d0">llvm::AnalysisUsage::addRequired</a></div><div class="ttdeci">AnalysisUsage &amp; addRequired()</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00055">PassAnalysisSupport.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_afdf08c85952b6d8f2ee659781bd7179e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#afdf08c85952b6d8f2ee659781bd7179e">llvm::MachineInstr::getBundleSize</a></div><div class="ttdeci">unsigned getBundleSize() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00989">MachineInstr.cpp:989</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8h_source.html#l00032">MachineFunctionPass.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_ac087b1f634a3e5738ed056c68dbd1b00"><div class="ttname"><a href="classllvm_1_1SDep.html#ac087b1f634a3e5738ed056c68dbd1b00">llvm::SDep::isWeak</a></div><div class="ttdeci">bool isWeak() const </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00198">ScheduleDAG.h:198</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00115">HexagonCopyToCombine.cpp:115</a></div></div>
<div class="ttc" id="classllvm_1_1AntiDepBreaker_html"><div class="ttname"><a href="classllvm_1_1AntiDepBreaker.html">llvm::AntiDepBreaker</a></div><div class="ttdef"><b>Definition:</b> <a href="AntiDepBreaker_8h_source.html#l00031">AntiDepBreaker.h:31</a></div></div>
<div class="ttc" id="PostRASchedulerList_8cpp_html_a12efa4193f9f394aec1f6dabfed77f36"><div class="ttname"><a href="PostRASchedulerList_8cpp.html#a12efa4193f9f394aec1f6dabfed77f36">EnablePostRAScheduler</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnablePostRAScheduler(&quot;post-RA-scheduler&quot;, cl::desc(&quot;Enable scheduling after register allocation&quot;), cl::init(false), cl::Hidden)</div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="ErrorHandling_8h_source.html#l00103">ErrorHandling.h:103</a></div></div>
<div class="ttc" id="PostRASchedulerList_8cpp_html_a4f71434d73a91928dc99d09889790b39"><div class="ttname"><a href="PostRASchedulerList_8cpp.html#a4f71434d73a91928dc99d09889790b39">INITIALIZE_PASS</a></div><div class="ttdeci">INITIALIZE_PASS(PostRAScheduler,&quot;post-RA-sched&quot;,&quot;Post RA top-down list latency scheduler&quot;, false, false) SchedulePostRATDList</div><div class="ttdef"><b>Definition:</b> <a href="PostRASchedulerList_8cpp_source.html#l00200">PostRASchedulerList.cpp:200</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00035">APInt.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00224">MachineOperand.h:224</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="BitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_aefba5f2af370add1bc8aaceedf7878ef"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#aefba5f2af370add1bc8aaceedf7878ef">llvm::MachineBasicBlock::succ_iterator</a></div><div class="ttdeci">std::vector&lt; MachineBasicBlock * &gt;::iterator succ_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00249">MachineBasicBlock.h:249</a></div></div>
<div class="ttc" id="classllvm_1_1AliasAnalysis_html"><div class="ttname"><a href="classllvm_1_1AliasAnalysis.html">llvm::AliasAnalysis</a></div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l00056">AliasAnalysis.h:56</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html"><div class="ttname"><a href="ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_afbf853e3a0de950e9116ffb9929ceebd"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#afbf853e3a0de950e9116ffb9929ceebd">llvm::MachineOperand::isUndef</a></div><div class="ttdeci">bool isUndef() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00294">MachineOperand.h:294</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a4f861731fc6dbfdccc05af5968d98974"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a4f861731fc6dbfdccc05af5968d98974">llvm::CallingConv::ID</a></div><div class="ttdeci">ID</div><div class="ttdoc">LLVM Calling Convention Representation. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00026">CallingConv.h:26</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a69d6715752707a83ec4cbecff60b5359"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a69d6715752707a83ec4cbecff60b5359">llvm::TargetMachine::getInstrItineraryData</a></div><div class="ttdeci">virtual const InstrItineraryData * getInstrItineraryData() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00155">Target/TargetMachine.h:155</a></div></div>
<div class="ttc" id="classllvm_1_1TargetPassConfig_html"><div class="ttname"><a href="classllvm_1_1TargetPassConfig.html">llvm::TargetPassConfig</a></div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2Passes_8h_source.html#l00087">CodeGen/Passes.h:87</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7b5fe96d88954efc855e6c466207e535"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00265">MachineInstr.h:265</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa21b508be8c212bdb0b28d734ab0ddb8"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00289">MachineOperand.h:289</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00027">BitVector.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1HexagonInstrInfo_html_ae79db2ede34abca7ab77465557478273"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ae79db2ede34abca7ab77465557478273">llvm::HexagonInstrInfo::isSchedulingBoundary</a></div><div class="ttdeci">virtual bool isSchedulingBoundary(const MachineInstr *MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l01644">HexagonInstrInfo.cpp:1644</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00111">MCInstrItineraries.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a94f78042fbba3ea4cd1004353daa46aa"><div class="ttname"><a href="classllvm_1_1SUnit.html#a94f78042fbba3ea4cd1004353daa46aa">llvm::SUnit::NumPredsLeft</a></div><div class="ttdeci">unsigned NumPredsLeft</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00275">ScheduleDAG.h:275</a></div></div>
<div class="ttc" id="ObjCARCOpts_8cpp_html_a7c6cee88be47642de240c7ed39a34ed3"><div class="ttname"><a href="ObjCARCOpts_8cpp.html#a7c6cee88be47642de240c7ed39a34ed3">Sequence</a></div><div class="ttdeci">Sequence</div><div class="ttdoc">A sequence of states that a pointer may go through in which an objc_retain and objc_release are actua...</div><div class="ttdef"><b>Definition:</b> <a href="ObjCARCOpts_8cpp_source.html#l00279">ObjCARCOpts.cpp:279</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ae8727d434d20639d563849891f5ca1e1"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ae8727d434d20639d563849891f5ca1e1">llvm::ScheduleDAGInstrs::enterRegion</a></div><div class="ttdeci">virtual void enterRegion(MachineBasicBlock *bb, MachineBasicBlock::iterator begin, MachineBasicBlock::iterator end, unsigned regioninstrs)</div><div class="ttdoc">Initialize the scheduler state for the next scheduling region. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00180">ScheduleDAGInstrs.cpp:180</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleHazardRecognizer_html_a9bec0e329b12bbc503d08db497d43267"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html#a9bec0e329b12bbc503d08db497d43267">llvm::ScheduleHazardRecognizer::HazardType</a></div><div class="ttdeci">HazardType</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00037">ScheduleHazardRecognizer.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00047">TargetInstrInfo.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1e1d26226c627cf3dcf3c191b85e7d7d"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1e1d26226c627cf3dcf3c191b85e7d7d">llvm::MachineInstr::isDebugValue</a></div><div class="ttdeci">bool isDebugValue() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00639">MachineInstr.h:639</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_af14dce27a63c0eb062c23c0ba436249c"><div class="ttname"><a href="classllvm_1_1SUnit.html#af14dce27a63c0eb062c23c0ba436249c">llvm::SUnit::setDepthToAtLeast</a></div><div class="ttdeci">void setDepthToAtLeast(unsigned NewDepth)</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8cpp_source.html#l00213">ScheduleDAG.cpp:213</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a944a1a1574cf3b42c917bd8442b5399f"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a944a1a1574cf3b42c917bd8442b5399f">llvm::MachineInstr::isBundle</a></div><div class="ttdeci">bool isBundle() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00666">MachineInstr.h:666</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html"><div class="ttname"><a href="classllvm_1_1SDep.html">llvm::SDep</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00045">ScheduleDAG.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="AntiDepBreaker_8h_html"><div class="ttname"><a href="AntiDepBreaker_8h.html">AntiDepBreaker.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64DB_html_a6fce8157775f3ec93f326b52b0f1e0f5a4916e736d6b7cc68359b39d5eb50f6db"><div class="ttname"><a href="namespacellvm_1_1A64DB.html#a6fce8157775f3ec93f326b52b0f1e0f5a4916e736d6b7cc68359b39d5eb50f6db">llvm::A64DB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00178">AArch64BaseInfo.h:178</a></div></div>
<div class="ttc" id="namespacellvm_1_1zlib_html_a81a6bbe4257503424e6626c33d33b686"><div class="ttname"><a href="namespacellvm_1_1zlib.html#a81a6bbe4257503424e6626c33d33b686">llvm::zlib::isAvailable</a></div><div class="ttdeci">bool isAvailable()</div><div class="ttdef"><b>Definition:</b> <a href="Compression_8cpp_source.html#l00049">Compression.cpp:49</a></div></div>
<div class="ttc" id="CommandLine_8h_html"><div class="ttname"><a href="CommandLine_8h.html">CommandLine.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00314">CommandLine.h:314</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleHazardRecognizer_html_a9bec0e329b12bbc503d08db497d43267a578b582cca14a34e75b2afc3a1cd00a5"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html#a9bec0e329b12bbc503d08db497d43267a578b582cca14a34e75b2afc3a1cd00a5">llvm::ScheduleHazardRecognizer::NoopHazard</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00040">ScheduleHazardRecognizer.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a20e10e20ded7655f844479a648aa0c66"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a20e10e20ded7655f844479a648aa0c66">llvm::ScheduleDAG::clearDAG</a></div><div class="ttdeci">void clearDAG()</div><div class="ttdoc">clearDAG - clear the DAG state (between regions). </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8cpp_source.html#l00050">ScheduleDAG.cpp:50</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html">llvm::ScheduleHazardRecognizer</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00025">ScheduleHazardRecognizer.h:25</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00267">MachineInstr.h:267</a></div></div>
<div class="ttc" id="structllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00286">CommandLine.h:286</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html">llvm::AnalysisUsage</a></div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00037">PassAnalysisSupport.h:37</a></div></div>
<div class="ttc" id="CriticalAntiDepBreaker_8h_html"><div class="ttname"><a href="CriticalAntiDepBreaker_8h.html">CriticalAntiDepBreaker.h</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_abc5a5c32ac78a99ee2633dbbeec20397"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">llvm::ScheduleDAGInstrs::exitRegion</a></div><div class="ttdeci">virtual void exitRegion()</div><div class="ttdoc">Notify that the scheduler has finished scheduling the current region. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00192">ScheduleDAGInstrs.cpp:192</a></div></div>
<div class="ttc" id="PostRASchedulerList_8cpp_html_af1f1c480a90e5a48a64e9e6112d73dca"><div class="ttname"><a href="PostRASchedulerList_8cpp.html#af1f1c480a90e5a48a64e9e6112d73dca">STATISTIC</a></div><div class="ttdeci">STATISTIC(NumNoops,&quot;Number of noops inserted&quot;)</div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a6188e0150c59966ad45e9e3b0c952622a6b38e744346871dab87b036209f01c20"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a6188e0150c59966ad45e9e3b0c952622a6b38e744346871dab87b036209f01c20">llvm::TargetSubtargetInfo::ANTIDEP_CRITICAL</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00045">TargetSubtargetInfo.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a6321b189ea8fd5058663f8a87d6c23e9"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">llvm::MachineBasicBlock::succ_begin</a></div><div class="ttdeci">succ_iterator succ_begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00276">MachineBasicBlock.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSubRegIterator.html">llvm::MCSubRegIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00441">MCRegisterInfo.h:441</a></div></div>
<div class="ttc" id="classT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterClassInfo_html"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html">llvm::RegisterClassInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8h_source.html#l00027">RegisterClassInfo.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1LatencyPriorityQueue_html"><div class="ttname"><a href="classllvm_1_1LatencyPriorityQueue.html">llvm::LatencyPriorityQueue</a></div><div class="ttdef"><b>Definition:</b> <a href="LatencyPriorityQueue_8h_source.html#l00032">LatencyPriorityQueue.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8a82683fccdef8a5ef772ef03277aee7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">llvm::MachineOperand::setIsKill</a></div><div class="ttdeci">void setIsKill(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00367">MachineOperand.h:367</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2c5eddfba64e7a44deba1b5a0d45a017"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2c5eddfba64e7a44deba1b5a0d45a017">llvm::MachineOperand::isRegMask</a></div><div class="ttdeci">bool isRegMask() const </div><div class="ttdoc">isRegMask - Tests if this is a MO_RegisterMask operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00248">MachineOperand.h:248</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ab9e02660290b9557b547b57870133467"><div class="ttname"><a href="classllvm_1_1SUnit.html#ab9e02660290b9557b547b57870133467">llvm::SUnit::WeakPredsLeft</a></div><div class="ttdeci">unsigned WeakPredsLeft</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00277">ScheduleDAG.h:277</a></div></div>
<div class="ttc" id="namespacellvm_html_a3f5fd09bcdb3ea958016747ab1e9f4f7"><div class="ttname"><a href="namespacellvm.html#a3f5fd09bcdb3ea958016747ab1e9f4f7">llvm::PostRASchedulerID</a></div><div class="ttdeci">char &amp; PostRASchedulerID</div><div class="ttdef"><b>Definition:</b> <a href="PostRASchedulerList_8cpp_source.html#l00198">PostRASchedulerList.cpp:198</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_ac13d0f6f2c915757013b101ef6e8afbc"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#ac13d0f6f2c915757013b101ef6e8afbc">llvm::TargetMachine::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00119">Target/TargetMachine.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a5af2fed99951774b6a14d30ec6e73792"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">llvm::TargetMachine::getSubtarget</a></div><div class="ttdeci">const STC &amp; getSubtarget() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00132">Target/TargetMachine.h:132</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a5192a9fe4d860e2b97d4457fe4b1a036"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a5192a9fe4d860e2b97d4457fe4b1a036">llvm::MachineOperand::getRegMask</a></div><div class="ttdeci">const uint32_t * getRegMask() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00474">MachineOperand.h:474</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00029">Target/README.txt:29</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00880">SmallVector.h:880</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleHazardRecognizer_html_a9bec0e329b12bbc503d08db497d43267a4e42ac50bfd060349e49904842121cf1"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html#a9bec0e329b12bbc503d08db497d43267a4e42ac50bfd060349e49904842121cf1">llvm::ScheduleHazardRecognizer::NoHazard</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00038">ScheduleHazardRecognizer.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8de7d5cf38939044471c6ee60a01a3df"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00274">MachineOperand.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1AggressiveAntiDepBreaker_html"><div class="ttname"><a href="classllvm_1_1AggressiveAntiDepBreaker.html">llvm::AggressiveAntiDepBreaker</a></div><div class="ttdoc">Class AggressiveAntiDepBreaker. </div><div class="ttdef"><b>Definition:</b> <a href="AggressiveAntiDepBreaker_8h_source.html#l00117">AggressiveAntiDepBreaker.h:117</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_af11a6ebf7ab3c388234cb6d5378439a3"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#af11a6ebf7ab3c388234cb6d5378439a3">llvm::AnalysisUsage::setPreservesCFG</a></div><div class="ttdeci">void setPreservesCFG()</div><div class="ttdef"><b>Definition:</b> <a href="Pass_8cpp_source.html#l00249">Pass.cpp:249</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a6188e0150c59966ad45e9e3b0c952622a85cc3a78f880a3c2c4773e592e70e5c9"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a6188e0150c59966ad45e9e3b0c952622a85cc3a78f880a3c2c4773e592e70e5c9">llvm::TargetSubtargetInfo::ANTIDEP_ALL</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00045">TargetSubtargetInfo.h:45</a></div></div>
<div class="ttc" id="PostRASchedulerList_8cpp_html_aa550cf4527925ca6a49af6704f162ab1"><div class="ttname"><a href="PostRASchedulerList_8cpp.html#aa550cf4527925ca6a49af6704f162ab1">EnableAntiDepBreaking</a></div><div class="ttdeci">static cl::opt&lt; std::string &gt; EnableAntiDepBreaking(&quot;break-anti-dependencies&quot;, cl::desc(&quot;Break post-RA scheduling anti-dependencies: &quot;&quot;\&quot;critical\&quot;, \&quot;all\&quot;, or \&quot;none\&quot;&quot;), cl::init(&quot;none&quot;), cl::Hidden)</div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs - Return a circular-buffered debug stream. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00101">Debug.cpp:101</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a2e753175906811d492e9003d8872bfbe"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a2e753175906811d492e9003d8872bfbe">llvm::MachineInstr::dump</a></div><div class="ttdeci">void dump() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01380">MachineInstr.cpp:1380</a></div></div>
<div class="ttc" id="CodeGen_2README_8txt_html_a09776db24cf586ec9f1e18f3bae14099"><div class="ttname"><a href="CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a></div><div class="ttdeci">Common register allocation spilling lr str ldr sxth r3 ldr mla r4 can lr mov lr str ldr sxth r3 mla r4 and then merge mul and lr str ldr sxth r3 mla r4 It also increase the likelihood the store may become dead bb27 Successors according to LLVM BB</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2README_8txt_source.html#l00036">CodeGen/README.txt:36</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a0d3253aa89a8b7441f8401f1b6609811"><div class="ttname"><a href="classllvm_1_1SDep.html#a0d3253aa89a8b7441f8401f1b6609811">llvm::SDep::getSUnit</a></div><div class="ttdeci">SUnit * getSUnit() const </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00160">ScheduleDAG.h:160</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a3047721a8d33c2de8a261d2fecb340a6"><div class="ttname"><a href="classllvm_1_1SUnit.html#a3047721a8d33c2de8a261d2fecb340a6">llvm::SUnit::getDepth</a></div><div class="ttdeci">unsigned getDepth() const </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00403">ScheduleDAG.h:403</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00037">TargetSubtargetInfo.h:37</a></div></div>
<div class="ttc" id="PostRASchedulerList_8cpp_html_a7c713d76b67000f864839a56d17fd11f"><div class="ttname"><a href="PostRASchedulerList_8cpp.html#a7c713d76b67000f864839a56d17fd11f">DebugMod</a></div><div class="ttdeci">static cl::opt&lt; int &gt; DebugMod(&quot;postra-sched-debugmod&quot;, cl::desc(&quot;Debug control MBBs that are scheduled&quot;), cl::init(0), cl::Hidden)</div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00076">ScheduleDAGInstrs.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00050">MachineInstr.h:50</a></div></div>
<div class="ttc" id="AliasAnalysis_8h_html"><div class="ttname"><a href="AliasAnalysis_8h.html">AliasAnalysis.h</a></div></div>
<div class="ttc" id="ScheduleHazardRecognizer_8h_html"><div class="ttname"><a href="ScheduleHazardRecognizer_8h.html">ScheduleHazardRecognizer.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a9f56e0e018c47c0a03e8a80e13d66964"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a9f56e0e018c47c0a03e8a80e13d66964">llvm::TargetSubtargetInfo::enablePostRAScheduler</a></div><div class="ttdeci">virtual bool enablePostRAScheduler(CodeGenOpt::Level OptLevel, AntiDepBreakMode &amp;Mode, RegClassVector &amp;CriticalPathRCs) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8cpp_source.html#l00045">TargetSubtargetInfo.cpp:45</a></div></div>
<div class="ttc" id="classllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l01149">CommandLine.h:1149</a></div></div>
<div class="ttc" id="classllvm_1_1AntiDepBreaker_html_a62b3e7d42a2252e086686b7512437404"><div class="ttname"><a href="classllvm_1_1AntiDepBreaker.html#a62b3e7d42a2252e086686b7512437404">llvm::AntiDepBreaker::~AntiDepBreaker</a></div><div class="ttdeci">virtual ~AntiDepBreaker()</div><div class="ttdef"><b>Definition:</b> <a href="PostRASchedulerList_8cpp_source.html#l00078">PostRASchedulerList.cpp:78</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_adf0023bdc4f05a7849c35b1c859580d8"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#adf0023bdc4f05a7849c35b1c859580d8">llvm::MachineBasicBlock::splice</a></div><div class="ttdeci">void splice(iterator Where, MachineBasicBlock *Other, iterator From)</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00539">MachineBasicBlock.h:539</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html_aa1eece37d175f86a6f4808c0c167f13b"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html#aa1eece37d175f86a6f4808c0c167f13b">llvm::MachineFunctionPass::getAnalysisUsage</a></div><div class="ttdeci">virtual void getAnalysisUsage(AnalysisUsage &amp;AU) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8cpp_source.html#l00036">MachineFunctionPass.cpp:36</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a57bf9ee7219097ff0f98da23a3b3b782"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a57bf9ee7219097ff0f98da23a3b3b782">llvm::MachineOperand::isUse</a></div><div class="ttdeci">bool isUse() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00269">MachineOperand.h:269</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da2c6497f6ed5314c6fcd9ab88c9528543"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da2c6497f6ed5314c6fcd9ab88c9528543">llvm::X86II::DE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00332">X86BaseInfo.h:332</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac4de5f228c299d7c4b7de72a4a6dd28c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac4de5f228c299d7c4b7de72a4a6dd28c">llvm::MachineInstr::isCall</a></div><div class="ttdeci">bool isCall(QueryType Type=AnyInBundle) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00349">MachineInstr.h:349</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a6745c3bfdfc5b0643b078b96df2db252"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a6745c3bfdfc5b0643b078b96df2db252">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const TargetMachine &amp; getTarget() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00163">MachineFunction.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00236">MachineBasicBlock.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00259">MachineOperand.h:259</a></div></div>
<div class="ttc" id="AggressiveAntiDepBreaker_8h_html"><div class="ttname"><a href="AggressiveAntiDepBreaker_8h.html">AggressiveAntiDepBreaker.h</a></div></div>
<div class="ttc" id="namespacetrue_html"><div class="ttname"><a href="namespacetrue.html">true</a></div><div class="ttdef"><b>Definition:</b> <a href="DominanceFrontier_8cpp_source.html#l00024">DominanceFrontier.cpp:24</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a15f8f9567157c31ce83e5ccfab8cb8be"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a15f8f9567157c31ce83e5ccfab8cb8be">llvm::MachineBasicBlock::size</a></div><div class="ttdeci">unsigned size() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00219">MachineBasicBlock.h:219</a></div></div>
<div class="ttc" id="classllvm_1_1CriticalAntiDepBreaker_html"><div class="ttname"><a href="classllvm_1_1CriticalAntiDepBreaker.html">llvm::CriticalAntiDepBreaker</a></div><div class="ttdef"><b>Definition:</b> <a href="CriticalAntiDepBreaker_8h_source.html#l00034">CriticalAntiDepBreaker.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_aab4a86c51e6b126c9c6ef58dbb574431"><div class="ttname"><a href="classllvm_1_1SUnit.html#aab4a86c51e6b126c9c6ef58dbb574431">llvm::SUnit::Succs</a></div><div class="ttdeci">SmallVector&lt; SDep, 4 &gt; Succs</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00264">ScheduleDAG.h:264</a></div></div>
<div class="ttc" id="MachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">llvm::A64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00035">AArch64BaseInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1AntiDepBreaker_html_acf6dbda1c66e6c83fdb0a490b49ac761"><div class="ttname"><a href="classllvm_1_1AntiDepBreaker.html#acf6dbda1c66e6c83fdb0a490b49ac761">llvm::AntiDepBreaker::Observe</a></div><div class="ttdeci">virtual void Observe(MachineInstr *MI, unsigned Count, unsigned InsertPosIndex)=0</div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a340712de3e78fec11c338735cab17df7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">llvm::MachineFunction::iterator</a></div><div class="ttdeci">BasicBlockListType::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00303">MachineFunction.h:303</a></div></div>
<div class="ttc" id="namespacellvm_html_a7923e3e207de8bc1d0d6a5091316ddde"><div class="ttname"><a href="namespacellvm.html#a7923e3e207de8bc1d0d6a5091316ddde">llvm::prior</a></div><div class="ttdeci">ItTy prior(ItTy it, Dist n)</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00167">STLExtras.h:167</a></div></div>
<div class="ttc" id="Debug_8h_html_aef41e8aaf4c60819b30faf396cdf4978"><div class="ttname"><a href="Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a></div><div class="ttdeci">#define DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00097">Debug.h:97</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00061">Target/TargetMachine.h:61</a></div></div>
<div class="ttc" id="MachineScheduler_8cpp_html_a127ed1a56215acb4c76dcbb1e8aad935"><div class="ttname"><a href="MachineScheduler_8cpp.html#a127ed1a56215acb4c76dcbb1e8aad935">Scheduler</a></div><div class="ttdeci">Machine Instruction Scheduler</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00123">MachineScheduler.cpp:123</a></div></div>
<div class="ttc" id="MCModuleYAML_8cpp_html_a5e410df3f6875c5af4a7f2be284f235d"><div class="ttname"><a href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a></div><div class="ttdeci">const MCRegisterInfo &amp; MRI</div><div class="ttdef"><b>Definition:</b> <a href="MCModuleYAML_8cpp_source.html#l00056">MCModuleYAML.cpp:56</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="MachineDominators_8h_html"><div class="ttname"><a href="MachineDominators_8h.html">MachineDominators.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ae215c5c2aecd18c4e68a94187d9cdbf1"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ae215c5c2aecd18c4e68a94187d9cdbf1">llvm::MachineFunction::getName</a></div><div class="ttdeci">StringRef getName() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00317">MachineFunction.cpp:317</a></div></div>
<div class="ttc" id="classllvm_1_1MachineLoopInfo_html"><div class="ttname"><a href="classllvm_1_1MachineLoopInfo.html">llvm::MachineLoopInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineLoopInfo_8h_source.html#l00072">MachineLoopInfo.h:72</a></div></div>
<div class="ttc" id="CodeGen_2Passes_8h_html"><div class="ttname"><a href="CodeGen_2Passes_8h.html">Passes.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ab1d4c079cb5cd4b7c55376ce972f7e79"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab1d4c079cb5cd4b7c55376ce972f7e79">llvm::MachineInstr::isRegTiedToUseOperand</a></div><div class="ttdeci">bool isRegTiedToUseOperand(unsigned DefOpIdx, unsigned *UseOpIdx=0) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00850">MachineInstr.h:850</a></div></div>
<div class="ttc" id="classllvm_1_1MachineDominatorTree_html"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html">llvm::MachineDominatorTree</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineDominators_8h_source.html#l00040">MachineDominators.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ac28b1882619718b4c6efb97899b845a1"><div class="ttname"><a href="classllvm_1_1SUnit.html#ac28b1882619718b4c6efb97899b845a1">llvm::SUnit::dump</a></div><div class="ttdeci">void dump(const ScheduleDAG *G) const </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8cpp_source.html#l00316">ScheduleDAG.cpp:316</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">SUnit - Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00249">ScheduleDAG.h:249</a></div></div>
<div class="ttc" id="TargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div></div>
<div class="ttc" id="MachineLoopInfo_8h_html"><div class="ttname"><a href="MachineLoopInfo_8h.html">MachineLoopInfo.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:00:43 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
