
*** Running vivado
    with args -log fifo_generator_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_generator_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fifo_generator_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 252.840 ; gain = 43.223
Starting RTL Elaboration : Time (s): cpu = 00:01:06 ; elapsed = 00:01:25 . Memory (MB): peak = 356.336 ; gain = 146.719
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/img_proc_full/jpeg.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (27#1) [c:/Users/yy/Desktop/to_be_sped_up/v2/temp532/img_proc_full/jpeg.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:04:21 ; elapsed = 00:04:45 . Memory (MB): peak = 567.754 ; gain = 358.137
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:22 ; elapsed = 00:04:46 . Memory (MB): peak = 567.754 ; gain = 358.137
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 654.984 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:05:04 ; elapsed = 00:05:37 . Memory (MB): peak = 654.984 ; gain = 445.367
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:04 ; elapsed = 00:05:37 . Memory (MB): peak = 654.984 ; gain = 445.367
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:05:04 ; elapsed = 00:05:37 . Memory (MB): peak = 654.984 ; gain = 445.367
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:05:07 ; elapsed = 00:05:40 . Memory (MB): peak = 654.984 ; gain = 445.367
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:10 ; elapsed = 00:05:44 . Memory (MB): peak = 654.984 ; gain = 445.367
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:57 ; elapsed = 00:06:31 . Memory (MB): peak = 660.848 ; gain = 451.230
Finished Timing Optimization : Time (s): cpu = 00:05:58 ; elapsed = 00:06:33 . Memory (MB): peak = 674.156 ; gain = 464.539
Finished Technology Mapping : Time (s): cpu = 00:05:59 ; elapsed = 00:06:33 . Memory (MB): peak = 682.477 ; gain = 472.859
Finished IO Insertion : Time (s): cpu = 00:06:02 ; elapsed = 00:06:36 . Memory (MB): peak = 682.477 ; gain = 472.859
Finished Renaming Generated Instances : Time (s): cpu = 00:06:02 ; elapsed = 00:06:36 . Memory (MB): peak = 682.477 ; gain = 472.859
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:02 ; elapsed = 00:06:36 . Memory (MB): peak = 682.477 ; gain = 472.859
Finished Renaming Generated Ports : Time (s): cpu = 00:06:02 ; elapsed = 00:06:36 . Memory (MB): peak = 682.477 ; gain = 472.859
Finished Handling Custom Attributes : Time (s): cpu = 00:06:02 ; elapsed = 00:06:36 . Memory (MB): peak = 682.477 ; gain = 472.859
Finished Renaming Generated Nets : Time (s): cpu = 00:06:02 ; elapsed = 00:06:36 . Memory (MB): peak = 682.477 ; gain = 472.859

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     3|
|2     |LUT1     |     2|
|3     |LUT2     |    42|
|4     |LUT3     |     9|
|5     |LUT4     |    30|
|6     |LUT5     |    11|
|7     |LUT6     |    10|
|8     |MUXCY    |    20|
|9     |RAMB36E1 |     1|
|10    |FDCE     |   128|
|11    |FDPE     |    23|
|12    |FDRE     |     4|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:06:02 ; elapsed = 00:06:36 . Memory (MB): peak = 682.477 ; gain = 472.859
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1095.105 ; gain = 398.906
synth_design: Time (s): cpu = 00:05:45 ; elapsed = 00:06:05 . Memory (MB): peak = 1095.113 ; gain = 818.898
