module axi4_ctrl #(
	parameter 	C_ID_LEN      = 8			, 
			C_DATA_LEN    	  = 256			, 
			C_DATA_SIZE   	  = 4			, 	//	C_DATA_LEN=8:0, 16:1, 32:2, 64:3, 128:4, 256:5, 512:6, 1024:7

			C_BURST_LEN   	  = 16			,
				  
			C_STRB_LEN    	  = C_DATA_LEN / 8			, 
			C_ADDR_INC    	  = C_BURST_LEN * C_STRB_LEN,
				  
			C_BASE_ADDR   	  = 32'h00000000, 	//	Start at 0x00000000 by default
			C_BUF_SIZE    	  = 22			, 	//	Allocate 2^22 bytes (4MB) by default. The module takes 4*4MB by default. 
			C_RD_END_ADDR 	  = 1280 * 720	,  	// 这里是400*400
				  
			C_W_WIDTH     	  = 32			,   // 这里外部都是8	
			C_R_WIDTH     	  = 8				// 这里外部都是8
)(	
    input  wire                 			axi_clk         ,
    input  wire                 			axi_reset       ,

    output       [C_ID_LEN-1:0]     		axi_awid        ,
    output       [31:0]      				axi_awaddr      ,
    output       [7 :0]      				axi_awlen       ,
    output       [2 :0]      				axi_awsize      ,
    output       [1 :0]      				axi_awburst     ,
    output                   				axi_awlock      ,
    output       [3 :0]      				axi_awcache     ,
    output       [2 :0]      				axi_awprot      ,
    output       [3 :0]      				axi_awqos       ,
    output reg                  			axi_awvalid     ,
    input  wire                 			axi_awready     ,

    output       [C_DATA_LEN-1:0]   		axi_wdata       ,
    output       [C_STRB_LEN-1:0]   		axi_wstrb       ,
    output                  				axi_wlast       ,
    output reg                  			axi_wvalid      ,
    input  wire                 			axi_wready      ,

    input  wire  [C_ID_LEN-1:0]  			axi_bid         ,
    input  wire  [ 1:0]      				axi_bresp       ,
    input  wire                 			axi_bvalid      ,
    output                   				axi_bready      ,

    output       [C_ID_LEN-1:0]     		axi_arid        ,
    output       [31:0]     				axi_araddr      ,
    output       [7 :0]     				axi_arlen       ,
    output       [2 :0]     				axi_arsize      ,
    output       [1 :0]     				axi_arburst     ,
    output                  				axi_arlock      ,
    output       [3 :0]     				axi_arcache     ,
    output       [2 :0]     				axi_arprot      ,
    output       [3 :0]     				axi_arqos       ,
    output reg                  			axi_arvalid     ,
    input  wire                 			axi_arready     ,

    input  wire  [C_ID_LEN-1:0]  			axi_rid         ,
    input  wire  [C_DATA_LEN-1:0]			axi_rdata       ,
    input  wire  [1 :0]     				axi_rresp       ,
    input  wire                				axi_rlast       ,
    input  wire                				axi_rvalid      ,
    output                   				axi_rready      ,

    input  wire                				wframe_pclk     ,
    input  wire                				wframe_vsync    ,		//	Writter VSync. Flush on falling edge. Connect to EOF. 
    input  wire                				wframe_data_en  ,
    input  wire  [C_W_WIDTH-1:0] 	     	wframe_data     ,

    input  wire                 			rframe_pclk     ,
    input  wire                 			rframe_vsync    ,		//	Reader VSync. Flush on falling edge. Connect to ~EOF. 
    input  wire                 			rframe_data_en  ,
    output wire  [C_R_WIDTH-1:0] 		    rframe_data     ,
    
    output 		 [31:0] 					tp_o
);
	
	initial begin
		axi_awvalid <= 0; 
		axi_wvalid <= 0; 
		axi_arvalid <= 0; 
	end

	assign axi_awid    = {C_ID_LEN{1'b0}};
	assign axi_awlen   = C_BURST_LEN - 1'b1;
	assign axi_awsize  = C_DATA_SIZE;
	assign axi_awburst = 2'b01;	//	INCR
	assign axi_awlock  = 1'b0;
	assign axi_awcache = 0;
	assign axi_awprot  = 3'b0;
	assign axi_awqos   = 4'b0;
	assign axi_wstrb   = 32'hFFFFFFFF;
	assign axi_bready  = 1; 
	    
	assign axi_arid    = {C_ID_LEN{1'b0}};
	assign axi_arlen   = C_BURST_LEN - 1'b1;
	assign axi_arsize  = C_DATA_SIZE;
	assign axi_arburst = 2'b01;	//	INCR
	assign axi_arlock  = 1'b0;
	assign axi_arcache = 0;
	assign axi_arprot  = 3'b0;
	assign axi_arqos   = 4'b0;
	assign axi_rready  = 1; 

	////////////////////////////////////////////////////////////////
	//	R/W Schedule
	reg	[1:0] 	rc_wframe_index;
	reg	[1:0] 	rc_rframe_index;

	//	Use 4 data buffers to simplify control. 
	wire 	[1:0] 	w_wframe_index_p1 = rc_wframe_index + 1; 
	wire 	[1:0] 	w_wframe_index_next = (w_wframe_index_p1 == rc_rframe_index) ? rc_wframe_index + 2 : rc_wframe_index + 1; 

	reg 	[1:0] 	r_wframe_index_last = 0; 
	
	reg 			r_wframe_inc = 0, r_rframe_inc = 0; 

	always @(posedge axi_clk) begin
		if(axi_reset) begin
			rc_wframe_index <= 2'b0;
			rc_rframe_index <= 2'd2;
			r_wframe_index_last <= 0; 
			
		end else begin
			rc_wframe_index <= rc_wframe_index; 
			rc_rframe_index <= rc_rframe_index; 
			
			//	When wfifo_rd_rst_busy_neg, write pointer increments. When rfifo_wr_rst_busy_neg, read pointer increments. 
			case ({r_rframe_inc, r_wframe_inc})
				2'b01: begin
						//	Write increment only. 
						rc_wframe_index <= w_wframe_index_next; 	//	Use 4 buffers. 
						r_wframe_index_last <= rc_wframe_index; 
					end
				2'b10: begin
						//	Use r_wframe_index_last. 
						rc_rframe_index <= r_wframe_index_last; 
					end
				2'b11: begin
						//	Update write & read pointer simutaneously. 
						rc_wframe_index <= w_wframe_index_next; 	//	Use 4 buffers. 
						rc_rframe_index <= rc_wframe_index; 		
					end
			endcase
			
		end
	end
	

	////////////////////////////////////////////////////////////////
	//	AXI Writter
	wire 				w_wfifo_pempty, w_wfifo_empty; 
	wire 				w_wfifo_ren; 
	wire 	[C_DATA_LEN-1:0] 	w_wfifo_rdata; 

	//	On EOF when ~empty, flush the last data then reset FIFO. 
	reg 	[3:0] 	rs_w = 0; 
	wire 	[3:0] 	ws_w_idle = 0; 
	wire 	[3:0] 	ws_w_wdata = 1; 
	wire 	[3:0] 	ws_w_winc = 2; 
	wire 	[3:0] 	ws_w_eof = 3; 

	//	Write Pointer. Burst bytes is always C_ADDR_INC. 
	reg 	[C_BUF_SIZE-1:0] 	rc_w_ptr = 0; 
	reg 	[0:0] 		rc_w_eof = 0; 
	reg 				r_w_rst = 1; 
	
	//	Burst Control
	reg 	[7:0] 	rc_burst = 0; 	//	Compare to C_BURST_LEN - 1. 
	
	//	EOF Monitor. 
	reg 	[1:0] 	r_wframe_sync = 0; 	
	reg 			r_weof_pending = 0; 

	always @(posedge axi_clk or posedge axi_reset) begin
		if(axi_reset) begin
			rs_w <= 0; 
			rc_w_ptr <= 0; 
			rc_w_eof <= 0; 
			r_w_rst <= 1; 
			axi_awvalid <= 0; 
			axi_wvalid <= 0; 
			r_wframe_sync <= 0; 
			r_weof_pending <= 0; 
			r_wframe_inc <= 0; 
			
		end else begin
			rc_w_eof <= 0; 
			r_wframe_inc <= 0; 
			
			//	Raise EOF on falling edge of VSYNC. 
			r_wframe_sync <= {r_wframe_sync, wframe_vsync}; 
			if(r_wframe_sync == 2'b10) begin
				r_weof_pending <= 1; 
			end else begin
			end
			
			if(axi_awready) begin
				axi_awvalid <= 0; 
			end else begin
			end
			
			case (rs_w)
				ws_w_idle: begin
						rc_burst <= 0; 
						r_w_rst <= 0; 
						
						if(~w_wfifo_pempty) begin
							axi_awvalid <= 1; 
							axi_wvalid <= 1; 
							rs_w <= ws_w_wdata; 
						
						end else if(r_weof_pending && (~w_wfifo_empty)) begin
							//	There's some data in the FIFO. write last. 
							axi_awvalid <= 1; 
							axi_wvalid <= 1; 
							rs_w <= ws_w_wdata; 
							
						end else if(r_weof_pending) begin
							//	EOF. Reset FIFO. Increment write pointer. 
							r_w_rst <= 1; 
							r_wframe_inc <= 1; 
							rs_w <= ws_w_eof; 
							
						end else begin
						end
					end
					
				ws_w_eof: begin
						//	Wait for some cycles to release reset. 
						r_weof_pending <= 0; 
						rc_w_ptr <= 0; 
						
						rc_w_eof <= rc_w_eof + 1; 
						if(&rc_w_eof)
							rs_w <= ws_w_idle; 
						else begin
						end
					end
					
				ws_w_wdata: begin
						rc_burst <= rc_burst + axi_wready; 
						
						//	On last transaction terminate write. 
						if(axi_wlast && axi_wready) begin
							axi_wvalid <= 0; 
							rs_w <= ws_w_winc; 
						end else begin
						end
					end
					
				ws_w_winc: begin
						rc_w_ptr <= rc_w_ptr + C_ADDR_INC; 
						rs_w <= ws_w_idle; 
					end
			endcase
		end
	end
	assign axi_awaddr = C_BASE_ADDR + {rc_wframe_index, rc_w_ptr}; 
	assign axi_wdata = w_wfifo_rdata; 
	assign axi_wlast = (rc_burst >= C_BURST_LEN - 1); 
	
	assign w_wfifo_ren = axi_wvalid && axi_wready;  // 握手成功开始读fifo
	
	
	assign tp_o[1:0] = {rs_w[1:0]}; 
	assign tp_o[2] = axi_wvalid; 
	assign tp_o[3] = wframe_data_en; 
	
	//C_DATA_LEN 是256bit
	reg 	[C_DATA_LEN-1:0] 		r_wfifo_wdata = 0; 
	wire 	[C_DATA_LEN-1:0] 		w_wfifo_wdata = {wframe_data, r_wfifo_wdata[C_DATA_LEN-1:C_W_WIDTH]};  //将wframe_data填充到w_wfifo_wdata高位
	
	//WFIFO_CNT_SIZE = 5
	localparam WFIFO_CNT_SIZE = (C_W_WIDTH == 8) ? 5 : ((C_W_WIDTH == 16) ? 4 : ((C_W_WIDTH == 32) ? 3 : 2)); 
	reg 	[WFIFO_CNT_SIZE-1:0] 	rc_wfifo_we = 0; 
	
	always @(posedge wframe_pclk) begin
		//	Assume Lsb first. Shift in when wframe_data_en. 
		if(wframe_data_en) begin    //这里的wframe_data_en是能是行信号 也就是说来像素数据信息就启动写使能，并且将数据存入r_wfifo_wdata中了
			r_wfifo_wdata <= w_wfifo_wdata; 
		end else begin
		end
		
		if(r_w_rst) begin
			rc_wfifo_we <= 0; 
		end else begin  //因为FIFO写入是需要256bit位，但是单个bayer是8bit 所以要写入32次
			rc_wfifo_we <= rc_wfifo_we + wframe_data_en; 
		end
	end
	
	W0_FIFO_256 u_W0_FIFO_256 
	(
		.wr_clk 		(wframe_pclk 	),  // 下面的wr_en是意味着写入32次后是能写操作
		.wr_en 			(wframe_data_en && (&rc_wfifo_we)), // 这里(&rc_wfifo_we) 是按位与的意思，也就是说如果rc_wfifo_we所有位相与得到的结果
		.din 			(w_wfifo_wdata 	), 
		.rst			(r_w_rst		), 
		.full			(				), 
		.prog_full	 	( 				),	
		
		.rd_clk 		(axi_clk 		),
		.rd_en 			(w_wfifo_ren 	),
		.dout 			(w_wfifo_rdata 	),
		//.rd_rst		(r_w_rst), 
		.empty 			(w_wfifo_empty	),		//	Empty triggers EOF non-full burst write. 
		.prog_empty		(w_wfifo_pempty	)		//	AEmpty triggers full burst write. 
	);
	
reg                             rframe_vsync_dly;
// 这里场信号延迟一个周期
always @(posedge rframe_pclk)
begin
    if(axi_reset == 1'b1)
        rframe_vsync_dly <= 1'b0;
    else
        rframe_vsync_dly <= rframe_vsync;
end

wire                            rframe_vsync_neg;
assign rframe_vsync_neg =  rframe_vsync_dly & ~rframe_vsync;

reg             [4:0]           rfifo_cnt;

always @(posedge rframe_pclk)
begin
    if(axi_reset == 1'b1)
        rfifo_cnt <= 5'h1f;
    else
    begin
        if(rframe_vsync_neg == 1'b1)  // 这里如果检测到场信号下降沿就意味着一帧数据读完，重新对读计数进行置位
            rfifo_cnt <= 5'h1f;
        else if(rfifo_cnt > 5'd0) // 读数据递减
            rfifo_cnt <= rfifo_cnt - 1'b1;
        else
            rfifo_cnt <= 5'b0;
    end
end

reg                             rfifo_rst;

always @(posedge rframe_pclk)
begin
    if(axi_reset == 1'b1)
        rfifo_rst <= 1'b1;
    else
    begin
        if(rfifo_cnt == 5'b0) // 刚开始rfifo_cnt应该一直是0 此时不需要复位
            rfifo_rst <= 1'b0;
        else
            rfifo_rst <= 1'b1; // 数据在写的时候一直在复位读fifo
    end
end

wire 						w_rfifo_rst = axi_reset || rfifo_rst; // 这里fifo复位时axi复位和rfifo_rst复位相或
reg                     	rfifo_wenb;
reg    [C_DATA_LEN-1:0] 	rfifo_wdata;  //256bit位宽
wire   [ 9:0]          		rfifo_wcnt;
wire 						rfifo_wfull; 
wire                    	rfifo_wr_rst_busy;
wire 						w_rfifo_aempty; 
wire 						w_rfifo_empty; 
wire 						w_rframe_data_en_gen; 
wire    [255:0] 			w_rframe_data_gen;  //读出也是256位宽
R0_FIFO_256 u_R0_FIFO_256 
(
	.wr_clk			(axi_clk		), // 读出的数据再次写入
	.rst	 		(w_rfifo_rst	), // 这里是使用同步复位了
	.wr_en			(rfifo_wenb		),
	.din			(rfifo_wdata	),
	.full 			(				), 
	.prog_full		(rfifo_wfull	),
	
	.rd_clk			(rframe_pclk	),
	//.rd_rst		(w_rfifo_rst), 
	.rd_en			(w_rframe_data_en_gen	),
	.dout			(w_rframe_data_gen		),
	.empty			(w_rfifo_empty	),
	.prog_empty		(w_rfifo_aempty	)
);
		
reg r_rfifo_rst = 0; 
always @(posedge axi_clk)
begin
	r_rfifo_rst <= w_rfifo_rst; 
end
reg r_rfifo_rst_rclk = 0; 
always @(posedge rframe_pclk)
begin
	r_rfifo_rst_rclk <= w_rfifo_rst; 
end
	
	
	//	The FIFO must be FWFT type. Load data on first cycle. 
	localparam RFIFO_CNT_SIZE = (C_R_WIDTH == 8) ? 5 : ((C_R_WIDTH == 16) ? 4 : ((C_R_WIDTH == 32) ? 3 : 2));  // 这里RFIFO_CNT_SIZE = 5
	reg 	[RFIFO_CNT_SIZE-1:0] 	rc_rfifo_rd = 0; 
	always @(posedge rframe_pclk or posedge r_rfifo_rst_rclk) begin
		if(r_rfifo_rst_rclk) begin
			rc_rfifo_rd <= 0; 
		end else begin
			rc_rfifo_rd <= rc_rfifo_rd + rframe_data_en; // 一旦开始读数，就自加
		end
	end
	
	//	将读FIFO中数据导出
	assign w_rframe_data_en_gen = rframe_data_en && (rc_rfifo_rd == 0);  // 当读是能时候才并且fifo读出计数是0时候开始读fifo
	reg 	[255:0] 	r_rframe_data_gen = 0; 
	always @(posedge rframe_pclk) begin // 将读fifo中256数据转移r_rframe_data_gen
		if(w_rframe_data_en_gen) begin
			r_rframe_data_gen <= w_rframe_data_gen; 
		end else if(rframe_data_en) begin
			r_rframe_data_gen <= r_rframe_data_gen >> C_R_WIDTH; 
		end else begin
		end
	end
	assign rframe_data = r_rframe_data_gen;  // 这么看应该是取低八位给rframe_data，这么进行移位传输数据可能会导致数据不对，但是观察原理图中并未有错

//assign tp_o[7:0] = {w_rfifo_empty, rfifo_wfull, rframe_data_en, rfifo_wenb, rfifo_rst, axi_reset, rframe_pclk, axi_clk}; 

reg             [15:0]               rfifo_wr_rst_busy_dly = 2'b0;
always @(posedge axi_clk or posedge r_rfifo_rst)
begin
    if(r_rfifo_rst == 1'b1)
        rfifo_wr_rst_busy_dly <= 0;
    else
        rfifo_wr_rst_busy_dly <= {rfifo_wr_rst_busy_dly,1'b1};
end

wire                                rfifo_wr_rst_busy_neg;
assign rfifo_wr_rst_busy_neg = (rfifo_wr_rst_busy_dly[1:0] == 2'b01) ? 1'b1 : 1'b0;

reg             [4:0]               read_ddr_delay_cnt;

always @(posedge axi_clk or posedge r_rfifo_rst)
begin
    if(r_rfifo_rst == 1'b1)
        read_ddr_delay_cnt <= 5'b0;
    else
    begin
        if(rfifo_wr_rst_busy_neg == 1'b1)
            read_ddr_delay_cnt <= 5'd31;
        else if(read_ddr_delay_cnt > 5'b0)
            read_ddr_delay_cnt <= read_ddr_delay_cnt - 1'b1;
        else
            read_ddr_delay_cnt <= 5'b0;
    end
end

always @(posedge axi_clk or posedge axi_reset) begin
	if(axi_reset)
		r_rframe_inc <= 0; 
	else
		r_rframe_inc <= rfifo_wr_rst_busy_neg; 
end


wire                                read_ddr_init_flag;
assign read_ddr_init_flag = (read_ddr_delay_cnt == 5'd1) ? 1'b1 : 1'b0;

//----------------------------------------------------------------------




//----------------------------------------------------------------------
localparam S_READ_IDLE = 2'd0;
localparam S_READ_ADDR = 2'd1;
localparam S_READ_DATA = 2'd2;

reg             [ 1:0]          rd_state;
reg             [ 8:0]          rdata_cnt;
reg             [C_BUF_SIZE-1:0]          araddr;
reg 					r_rd_pend = 0; 


always @(posedge axi_clk or posedge r_rfifo_rst)
begin
    if(r_rfifo_rst) begin
        rd_state <= S_READ_IDLE;
	  axi_arvalid <= 0; 
	  r_rd_pend <= 0; 
    end else
    begin
	
	if(axi_arready) begin
		axi_arvalid <= 0; 
	end else begin
	end
	if(axi_rvalid && axi_rlast) begin
		 r_rd_pend <= 0; 
	end else begin
	end
	
        case(rd_state)
            S_READ_IDLE : 
            begin
			//	Continue if RFIFO ~Full. 
                if(rfifo_wr_rst_busy_dly[15] && (araddr < C_RD_END_ADDR)&&(~rfifo_wfull)) begin	//	rfifo_wcnt < 10'd256))
                    rd_state <= S_READ_ADDR;
                end else
                    rd_state <= S_READ_IDLE;
            end
		
            S_READ_ADDR : 
            begin
				axi_arvalid <= 1; 
				r_rd_pend <= 1; 
                rd_state <= S_READ_DATA;
            end
            S_READ_DATA : 
            begin
			//	Return when ~arvalid && ~rd_pend. 
			if((~axi_arvalid) && (~r_rd_pend))
                //if((axi_rvalid == 1'b1)&&(axi_rready == 1'b1)&&(rdata_cnt == C_BURST_LEN))
                    rd_state <= S_READ_IDLE;
                else
                    rd_state <= S_READ_DATA;
            end
            default : 
            begin
                rd_state <= S_READ_IDLE;
            end
        endcase
    end
end

always @(posedge axi_clk or posedge r_rfifo_rst)
begin
    if(r_rfifo_rst == 1'b1)
        araddr <= 0;
    else
    begin
        if((axi_arvalid == 1'b1)&&(axi_arready == 1'b1))
            araddr <= araddr + C_ADDR_INC;
        else
            araddr <= araddr;
    end
end

assign axi_araddr = C_BASE_ADDR + {rc_rframe_index, araddr};


reg             [8:0]           rdata_cnt_dly;

always @(posedge axi_clk)
begin
    rdata_cnt_dly <= rdata_cnt;
end

always @(*)
begin
    if(rd_state == S_READ_DATA)
        begin
        if((axi_rvalid == 1'b1)&&(axi_rready == 1'b1))
            rdata_cnt = rdata_cnt_dly + 1'b1;
        else
            rdata_cnt = rdata_cnt_dly;
        end
    else
        rdata_cnt = 9'b0;
end

assign axi_rready = 1; 

always @(posedge axi_clk)
begin
    if(axi_reset == 1'b1)
        rfifo_wenb <= 1'b0;
    else
    begin
        if((axi_rvalid == 1'b1)&&(axi_rready == 1'b1))
            rfifo_wenb <= 1'b1;
        else
            rfifo_wenb <= 1'b0;
    end
end

always @(posedge axi_clk)
begin
    rfifo_wdata <= axi_rdata;
end

endmodule
s
