
*** Running vivado
    with args -log LDPC_decoder_6_4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LDPC_decoder_6_4.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source LDPC_decoder_6_4.tcl -notrace
Command: synth_design -top LDPC_decoder_6_4 -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11724 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 573.250 ; gain = 243.414
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LDPC_decoder_6_4' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:24]
INFO: [Synth 8-3491] module 'StochasticStreamCreator' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/StochasticStreamCreator.vhd:8' bound to instance 'SSC1' of component 'StochasticStreamCreator' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:75]
INFO: [Synth 8-638] synthesizing module 'StochasticStreamCreator' [C:/Users/User/project_5/project_5.srcs/sources_1/new/StochasticStreamCreator.vhd:18]
INFO: [Synth 8-3491] module 'LFSR' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/LFSR.vhd:6' bound to instance 'RandomGenerator' of component 'LFSR' [C:/Users/User/project_5/project_5.srcs/sources_1/new/StochasticStreamCreator.vhd:39]
INFO: [Synth 8-638] synthesizing module 'LFSR' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LFSR.vhd:16]
WARNING: [Synth 8-614] signal 'enabled' is read in the process but is not in the sensitivity list [C:/Users/User/project_5/project_5.srcs/sources_1/new/LFSR.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'LFSR' (1#1) [C:/Users/User/project_5/project_5.srcs/sources_1/new/LFSR.vhd:16]
INFO: [Synth 8-3491] module 'Comparator' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/Comparator.vhd:6' bound to instance 'Pi_RandomNumComparator' of component 'Comparator' [C:/Users/User/project_5/project_5.srcs/sources_1/new/StochasticStreamCreator.vhd:45]
INFO: [Synth 8-638] synthesizing module 'Comparator' [C:/Users/User/project_5/project_5.srcs/sources_1/new/Comparator.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Comparator' (2#1) [C:/Users/User/project_5/project_5.srcs/sources_1/new/Comparator.vhd:14]
WARNING: [Synth 8-614] signal 'output_of_lfsr' is read in the process but is not in the sensitivity list [C:/Users/User/project_5/project_5.srcs/sources_1/new/StochasticStreamCreator.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'StochasticStreamCreator' (3#1) [C:/Users/User/project_5/project_5.srcs/sources_1/new/StochasticStreamCreator.vhd:18]
INFO: [Synth 8-3491] module 'StochasticStreamCreator' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/StochasticStreamCreator.vhd:8' bound to instance 'SSC2' of component 'StochasticStreamCreator' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:83]
INFO: [Synth 8-3491] module 'StochasticStreamCreator' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/StochasticStreamCreator.vhd:8' bound to instance 'SSC3' of component 'StochasticStreamCreator' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:91]
INFO: [Synth 8-3491] module 'StochasticStreamCreator' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/StochasticStreamCreator.vhd:8' bound to instance 'SSC4' of component 'StochasticStreamCreator' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:99]
INFO: [Synth 8-3491] module 'StochasticStreamCreator' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/StochasticStreamCreator.vhd:8' bound to instance 'SSC5' of component 'StochasticStreamCreator' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:107]
INFO: [Synth 8-3491] module 'StochasticStreamCreator' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/StochasticStreamCreator.vhd:8' bound to instance 'SSC6' of component 'StochasticStreamCreator' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:115]
INFO: [Synth 8-3491] module 'VariableNode' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/VariableNode.vhd:6' bound to instance 'VN1_PN1' of component 'VariableNode' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:124]
INFO: [Synth 8-638] synthesizing module 'VariableNode' [C:/Users/User/project_5/project_5.srcs/sources_1/new/VariableNode.vhd:16]
INFO: [Synth 8-3491] module 'LFSR' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/LFSR.vhd:6' bound to instance 'DRE' of component 'LFSR' [C:/Users/User/project_5/project_5.srcs/sources_1/new/VariableNode.vhd:48]
INFO: [Synth 8-3491] module 'EM' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/EM.vhd:7' bound to instance 'EdgeMemory' of component 'EM' [C:/Users/User/project_5/project_5.srcs/sources_1/new/VariableNode.vhd:55]
INFO: [Synth 8-638] synthesizing module 'EM' [C:/Users/User/project_5/project_5.srcs/sources_1/new/EM.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'EM' (4#1) [C:/Users/User/project_5/project_5.srcs/sources_1/new/EM.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'VariableNode' (5#1) [C:/Users/User/project_5/project_5.srcs/sources_1/new/VariableNode.vhd:16]
INFO: [Synth 8-3491] module 'VariableNode' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/VariableNode.vhd:6' bound to instance 'VN1_PN2' of component 'VariableNode' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:132]
INFO: [Synth 8-3491] module 'VariableNode' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/VariableNode.vhd:6' bound to instance 'VN2_PN3' of component 'VariableNode' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:140]
INFO: [Synth 8-3491] module 'VariableNode' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/VariableNode.vhd:6' bound to instance 'VN2_PN4' of component 'VariableNode' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:148]
INFO: [Synth 8-3491] module 'VariableNode' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/VariableNode.vhd:6' bound to instance 'VN3_PN1' of component 'VariableNode' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:156]
INFO: [Synth 8-3491] module 'VariableNode' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/VariableNode.vhd:6' bound to instance 'VN3_PN2' of component 'VariableNode' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:164]
INFO: [Synth 8-3491] module 'VariableNode' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/VariableNode.vhd:6' bound to instance 'VN4_PN3' of component 'VariableNode' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:172]
INFO: [Synth 8-3491] module 'VariableNode' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/VariableNode.vhd:6' bound to instance 'VN4_PN4' of component 'VariableNode' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:180]
INFO: [Synth 8-3491] module 'VariableNode' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/VariableNode.vhd:6' bound to instance 'VN5_PN1' of component 'VariableNode' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:188]
INFO: [Synth 8-3491] module 'VariableNode' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/VariableNode.vhd:6' bound to instance 'VN5_PN2' of component 'VariableNode' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:196]
INFO: [Synth 8-3491] module 'VariableNode' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/VariableNode.vhd:6' bound to instance 'VN6_PN3' of component 'VariableNode' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:204]
INFO: [Synth 8-3491] module 'VariableNode' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/VariableNode.vhd:6' bound to instance 'VN6_PN4' of component 'VariableNode' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:212]
INFO: [Synth 8-3491] module 'ParityNode' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/ParityNode.vhd:6' bound to instance 'PN1' of component 'ParityNode' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:221]
INFO: [Synth 8-638] synthesizing module 'ParityNode' [C:/Users/User/project_5/project_5.srcs/sources_1/new/ParityNode.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ParityNode' (6#1) [C:/Users/User/project_5/project_5.srcs/sources_1/new/ParityNode.vhd:13]
INFO: [Synth 8-3491] module 'ParityNode' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/ParityNode.vhd:6' bound to instance 'PN2' of component 'ParityNode' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:226]
INFO: [Synth 8-3491] module 'ParityNode' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/ParityNode.vhd:6' bound to instance 'PN3' of component 'ParityNode' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:231]
INFO: [Synth 8-3491] module 'ParityNode' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/ParityNode.vhd:6' bound to instance 'PN4' of component 'ParityNode' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:236]
INFO: [Synth 8-3491] module 'UpDownSatCounter' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/UpDownSatCounter.vhd:8' bound to instance 'UDSCnt1' of component 'UpDownSatCounter' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:242]
INFO: [Synth 8-638] synthesizing module 'UpDownSatCounter' [C:/Users/User/project_5/project_5.srcs/sources_1/new/UpDownSatCounter.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'UpDownSatCounter' (7#1) [C:/Users/User/project_5/project_5.srcs/sources_1/new/UpDownSatCounter.vhd:16]
INFO: [Synth 8-3491] module 'UpDownSatCounter' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/UpDownSatCounter.vhd:8' bound to instance 'UDSCnt2' of component 'UpDownSatCounter' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:248]
INFO: [Synth 8-3491] module 'UpDownSatCounter' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/UpDownSatCounter.vhd:8' bound to instance 'UDSCnt3' of component 'UpDownSatCounter' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:254]
INFO: [Synth 8-3491] module 'UpDownSatCounter' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/UpDownSatCounter.vhd:8' bound to instance 'UDSCnt4' of component 'UpDownSatCounter' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:260]
INFO: [Synth 8-3491] module 'UpDownSatCounter' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/UpDownSatCounter.vhd:8' bound to instance 'UDSCnt5' of component 'UpDownSatCounter' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:266]
INFO: [Synth 8-3491] module 'UpDownSatCounter' declared at 'C:/Users/User/project_5/project_5.srcs/sources_1/new/UpDownSatCounter.vhd:8' bound to instance 'UDSCnt6' of component 'UpDownSatCounter' [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:272]
INFO: [Synth 8-256] done synthesizing module 'LDPC_decoder_6_4' (8#1) [C:/Users/User/project_5/project_5.srcs/sources_1/new/LDPC_decoder_6_4.vhd:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 646.145 ; gain = 316.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 646.145 ; gain = 316.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 646.145 ; gain = 316.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 646.145 ; gain = 316.309
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'PN1' (ParityNode) to 'PN2'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 27    
	   3 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 18    
	               10 Bit    Registers := 36    
	                7 Bit    Registers := 12    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 6     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LDPC_decoder_6_4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module Comparator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module StochasticStreamCreator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module EM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module VariableNode 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module ParityNode 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module UpDownSatCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'VN1_PN2/DRE/random_num_reg' and it is trimmed from '10' to '5' bits. [C:/Users/User/project_5/project_5.srcs/sources_1/new/LFSR.vhd:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'VN1_PN1/DRE/random_num_reg' and it is trimmed from '10' to '5' bits. [C:/Users/User/project_5/project_5.srcs/sources_1/new/LFSR.vhd:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'SSC1/RandomGenerator/random_num_reg' and it is trimmed from '10' to '7' bits. [C:/Users/User/project_5/project_5.srcs/sources_1/new/LFSR.vhd:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'VN2_PN4/DRE/random_num_reg' and it is trimmed from '10' to '5' bits. [C:/Users/User/project_5/project_5.srcs/sources_1/new/LFSR.vhd:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'VN2_PN3/DRE/random_num_reg' and it is trimmed from '10' to '5' bits. [C:/Users/User/project_5/project_5.srcs/sources_1/new/LFSR.vhd:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'SSC2/RandomGenerator/random_num_reg' and it is trimmed from '10' to '7' bits. [C:/Users/User/project_5/project_5.srcs/sources_1/new/LFSR.vhd:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'VN6_PN4/DRE/random_num_reg' and it is trimmed from '10' to '5' bits. [C:/Users/User/project_5/project_5.srcs/sources_1/new/LFSR.vhd:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'VN6_PN3/DRE/random_num_reg' and it is trimmed from '10' to '5' bits. [C:/Users/User/project_5/project_5.srcs/sources_1/new/LFSR.vhd:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'VN3_PN2/DRE/random_num_reg' and it is trimmed from '10' to '5' bits. [C:/Users/User/project_5/project_5.srcs/sources_1/new/LFSR.vhd:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'VN3_PN1/DRE/random_num_reg' and it is trimmed from '10' to '5' bits. [C:/Users/User/project_5/project_5.srcs/sources_1/new/LFSR.vhd:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'SSC3/RandomGenerator/random_num_reg' and it is trimmed from '10' to '7' bits. [C:/Users/User/project_5/project_5.srcs/sources_1/new/LFSR.vhd:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'VN4_PN4/DRE/random_num_reg' and it is trimmed from '10' to '5' bits. [C:/Users/User/project_5/project_5.srcs/sources_1/new/LFSR.vhd:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'VN4_PN3/DRE/random_num_reg' and it is trimmed from '10' to '5' bits. [C:/Users/User/project_5/project_5.srcs/sources_1/new/LFSR.vhd:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'SSC4/RandomGenerator/random_num_reg' and it is trimmed from '10' to '7' bits. [C:/Users/User/project_5/project_5.srcs/sources_1/new/LFSR.vhd:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'VN5_PN2/DRE/random_num_reg' and it is trimmed from '10' to '5' bits. [C:/Users/User/project_5/project_5.srcs/sources_1/new/LFSR.vhd:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'VN5_PN1/DRE/random_num_reg' and it is trimmed from '10' to '5' bits. [C:/Users/User/project_5/project_5.srcs/sources_1/new/LFSR.vhd:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'SSC5/RandomGenerator/random_num_reg' and it is trimmed from '10' to '7' bits. [C:/Users/User/project_5/project_5.srcs/sources_1/new/LFSR.vhd:35]
WARNING: [Synth 8-3936] Found unconnected internal register 'SSC6/RandomGenerator/random_num_reg' and it is trimmed from '10' to '7' bits. [C:/Users/User/project_5/project_5.srcs/sources_1/new/LFSR.vhd:35]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UDSCnt1/plusOp_inferred /\UDSCnt1/counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UDSCnt2/plusOp_inferred /\UDSCnt2/counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UDSCnt3/plusOp_inferred /\UDSCnt3/counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UDSCnt4/plusOp_inferred /\UDSCnt4/counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UDSCnt5/plusOp_inferred /\UDSCnt5/counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UDSCnt6/plusOp_inferred /\UDSCnt6/counter_reg[1] )
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[32]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[32]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[31]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[31]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[30]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[30]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[29]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[29]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[28]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[28]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[27]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[27]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[26]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[26]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[25]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[25]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[24]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[24]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[23]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[23]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[22]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[22]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[21]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[21]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[20]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[20]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[19]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[19]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[18]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[18]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[17]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[17]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[16]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[16]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[15]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[15]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[14]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[14]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[13]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[13]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[12]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[12]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[11]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[11]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[10]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[10]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[9]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[9]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[8]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[8]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[7]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[7]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[6]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[6]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[5]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[5]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[4]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[4]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[3]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[3]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[2]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[2]'
INFO: [Synth 8-3886] merging instance 'VN1_PN2/EdgeMemory/d_reg[1]' (FDE) to 'VN1_PN1/EdgeMemory/d_reg[1]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[32]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[32]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[31]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[31]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[30]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[30]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[29]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[29]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[28]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[28]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[27]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[27]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[26]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[26]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[25]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[25]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[24]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[24]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[23]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[23]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[22]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[22]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[21]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[21]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[20]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[20]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[19]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[19]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[18]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[18]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[17]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[17]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[16]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[16]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[15]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[15]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[14]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[14]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[13]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[13]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[12]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[12]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[11]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[11]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[10]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[10]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[9]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[9]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[8]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[8]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[7]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[7]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[6]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[6]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[5]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[5]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[4]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[4]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[3]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[3]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[2]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[2]'
INFO: [Synth 8-3886] merging instance 'VN3_PN2/EdgeMemory/d_reg[1]' (FDE) to 'VN3_PN1/EdgeMemory/d_reg[1]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[32]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[32]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[31]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[31]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[30]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[30]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[29]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[29]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[28]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[28]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[27]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[27]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[26]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[26]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[25]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[25]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[24]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[24]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[23]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[23]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[22]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[22]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[21]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[21]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[20]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[20]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[19]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[19]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[18]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[18]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[17]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[17]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[16]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[16]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[15]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[15]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[14]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[14]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[13]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[13]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[12]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[12]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[11]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[11]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[10]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[10]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[9]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[9]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[8]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[8]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[7]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[7]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[6]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[6]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[5]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[5]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[4]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[4]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[3]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[3]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[2]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[2]'
INFO: [Synth 8-3886] merging instance 'VN5_PN2/EdgeMemory/d_reg[1]' (FDE) to 'VN5_PN1/EdgeMemory/d_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 795.512 ; gain = 465.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 802.289 ; gain = 472.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 802.473 ; gain = 472.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 802.473 ; gain = 472.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 802.473 ; gain = 472.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 802.473 ; gain = 472.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 802.473 ; gain = 472.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 802.473 ; gain = 472.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 802.473 ; gain = 472.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    54|
|3     |LUT1   |     1|
|4     |LUT2   |    76|
|5     |LUT3   |   150|
|6     |LUT4   |   103|
|7     |LUT5   |    42|
|8     |LUT6   |   102|
|9     |MUXF7  |    48|
|10    |MUXF8  |    24|
|11    |FDRE   |   878|
|12    |FDSE   |    50|
|13    |IBUF   |   105|
|14    |OBUF   |     7|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+--------------------------+------+
|      |Instance                   |Module                    |Cells |
+------+---------------------------+--------------------------+------+
|1     |top                        |                          |  1641|
|2     |  PN1                      |ParityNode                |    20|
|3     |  PN3                      |ParityNode_0              |    14|
|4     |  PN4                      |ParityNode_1              |    15|
|5     |  SSC1                     |StochasticStreamCreator   |   102|
|6     |    Pi_RandomNumComparator |Comparator_54             |    11|
|7     |    RandomGenerator        |LFSR_55                   |    27|
|8     |  SSC2                     |StochasticStreamCreator_2 |   103|
|9     |    Pi_RandomNumComparator |Comparator_52             |    12|
|10    |    RandomGenerator        |LFSR_53                   |    27|
|11    |  SSC3                     |StochasticStreamCreator_3 |   102|
|12    |    Pi_RandomNumComparator |Comparator_50             |    11|
|13    |    RandomGenerator        |LFSR_51                   |    27|
|14    |  SSC4                     |StochasticStreamCreator_4 |   104|
|15    |    Pi_RandomNumComparator |Comparator_48             |    12|
|16    |    RandomGenerator        |LFSR_49                   |    28|
|17    |  SSC5                     |StochasticStreamCreator_5 |   102|
|18    |    Pi_RandomNumComparator |Comparator_46             |    11|
|19    |    RandomGenerator        |LFSR_47                   |    27|
|20    |  SSC6                     |StochasticStreamCreator_6 |   103|
|21    |    Pi_RandomNumComparator |Comparator                |    12|
|22    |    RandomGenerator        |LFSR_45                   |    27|
|23    |  UDSCnt1                  |UpDownSatCounter          |     8|
|24    |  UDSCnt2                  |UpDownSatCounter_7        |     8|
|25    |  UDSCnt3                  |UpDownSatCounter_8        |     8|
|26    |  UDSCnt4                  |UpDownSatCounter_9        |     8|
|27    |  UDSCnt5                  |UpDownSatCounter_10       |     8|
|28    |  UDSCnt6                  |UpDownSatCounter_11       |     8|
|29    |  VN1_PN1                  |VariableNode              |    74|
|30    |    DRE                    |LFSR_43                   |    25|
|31    |    EdgeMemory             |EM_44                     |    48|
|32    |  VN1_PN2                  |VariableNode_12           |    42|
|33    |    DRE                    |LFSR_41                   |    25|
|34    |    EdgeMemory             |EM_42                     |    16|
|35    |  VN2_PN3                  |VariableNode_13           |    75|
|36    |    DRE                    |LFSR_39                   |    25|
|37    |    EdgeMemory             |EM_40                     |    48|
|38    |  VN2_PN4                  |VariableNode_14           |    75|
|39    |    DRE                    |LFSR_37                   |    25|
|40    |    EdgeMemory             |EM_38                     |    48|
|41    |  VN3_PN1                  |VariableNode_15           |    84|
|42    |    DRE                    |LFSR_35                   |    35|
|43    |    EdgeMemory             |EM_36                     |    48|
|44    |  VN3_PN2                  |VariableNode_16           |    42|
|45    |    DRE                    |LFSR_33                   |    25|
|46    |    EdgeMemory             |EM_34                     |    16|
|47    |  VN4_PN3                  |VariableNode_17           |    75|
|48    |    DRE                    |LFSR_31                   |    25|
|49    |    EdgeMemory             |EM_32                     |    48|
|50    |  VN4_PN4                  |VariableNode_18           |    75|
|51    |    DRE                    |LFSR_29                   |    25|
|52    |    EdgeMemory             |EM_30                     |    48|
|53    |  VN5_PN1                  |VariableNode_19           |    74|
|54    |    DRE                    |LFSR_27                   |    25|
|55    |    EdgeMemory             |EM_28                     |    48|
|56    |  VN5_PN2                  |VariableNode_20           |    42|
|57    |    DRE                    |LFSR_25                   |    25|
|58    |    EdgeMemory             |EM_26                     |    16|
|59    |  VN6_PN3                  |VariableNode_21           |    75|
|60    |    DRE                    |LFSR_23                   |    25|
|61    |    EdgeMemory             |EM_24                     |    48|
|62    |  VN6_PN4                  |VariableNode_22           |    75|
|63    |    DRE                    |LFSR                      |    25|
|64    |    EdgeMemory             |EM                        |    48|
+------+---------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 802.473 ; gain = 472.637
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 802.473 ; gain = 472.637
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 802.473 ; gain = 472.637
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 814.520 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 126 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 915.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
160 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 915.820 ; gain = 610.816
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 915.820 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/project_5/project_5.runs/synth_1/LDPC_decoder_6_4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LDPC_decoder_6_4_utilization_synth.rpt -pb LDPC_decoder_6_4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 13 23:14:59 2020...
