module counter_4bit (
    input clk,
    input rst,
    output reg [3:0] count
);
    always @(posedge clk or posedge rst) begin
        if (rst) begin
            count <= 4'b0000;
        end else begin
            count <= count - 1'b1; // Increment on every clock
        end
    end
endmodule
