{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574801736571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574801736571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 15:55:36 2019 " "Processing started: Tue Nov 26 15:55:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574801736571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1574801736571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pdm_to_pcm -c pdm_to_pcm " "Command: quartus_sta pdm_to_pcm -c pdm_to_pcm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1574801736571 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1574801736598 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1574801736715 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1574801736715 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574801736741 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574801736741 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_csi1 " "Entity dcfifo_csi1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_7v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_7v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574801736957 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_6v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_6v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574801736957 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1574801736957 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1574801736957 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "pdm_to_pcm.sdc " "Synopsys Design Constraints File file not found: 'pdm_to_pcm.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1574801736977 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1574801736978 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574801736980 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fifo_rdclk fifo_rdclk " "create_clock -period 1.000 -name fifo_rdclk fifo_rdclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574801736980 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name gen_ACC_clk:gpc\|outclk gen_ACC_clk:gpc\|outclk " "create_clock -period 1.000 -name gen_ACC_clk:gpc\|outclk gen_ACC_clk:gpc\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574801736980 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pdm_clk_gen pdm_clk_gen " "create_clock -period 1.000 -name pdm_clk_gen pdm_clk_gen" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1574801736980 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574801736980 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1574801736997 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574801736998 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1574801736999 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574801737006 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1574801737025 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574801737036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.769 " "Worst-case setup slack is -8.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801737037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801737037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.769            -301.302 clk  " "   -8.769            -301.302 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801737037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.181           -1437.943 pdm_clk_gen  " "   -5.181           -1437.943 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801737037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.829           -2160.846 fifo_rdclk  " "   -3.829           -2160.846 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801737037 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.643           -1823.450 gen_ACC_clk:gpc\|outclk  " "   -3.643           -1823.450 gen_ACC_clk:gpc\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801737037 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574801737037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.303 " "Worst-case hold slack is 0.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801737046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801737046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 gen_ACC_clk:gpc\|outclk  " "    0.303               0.000 gen_ACC_clk:gpc\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801737046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 fifo_rdclk  " "    0.316               0.000 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801737046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clk  " "    0.341               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801737046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 pdm_clk_gen  " "    0.486               0.000 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801737046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574801737046 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574801737047 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574801737048 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.901 " "Worst-case minimum pulse width slack is -3.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801737049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801737049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901           -2178.850 fifo_rdclk  " "   -3.901           -2178.850 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801737049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901           -1891.100 gen_ACC_clk:gpc\|outclk  " "   -3.901           -1891.100 gen_ACC_clk:gpc\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801737049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -806.631 pdm_clk_gen  " "   -3.901            -806.631 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801737049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -90.733 clk  " "   -3.000             -90.733 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801737049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574801737049 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 425 synchronizer chains. " "Report Metastability: Found 425 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574801737088 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574801737088 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574801737092 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574801737111 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574801737855 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574801737970 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574801737995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.333 " "Worst-case setup slack is -8.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801737996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801737996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.333            -284.841 clk  " "   -8.333            -284.841 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801737996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.761           -1321.112 pdm_clk_gen  " "   -4.761           -1321.112 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801737996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.640           -2006.856 fifo_rdclk  " "   -3.640           -2006.856 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801737996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.364           -1693.732 gen_ACC_clk:gpc\|outclk  " "   -3.364           -1693.732 gen_ACC_clk:gpc\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801737996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574801737996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.273 " "Worst-case hold slack is 0.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.273               0.000 gen_ACC_clk:gpc\|outclk  " "    0.273               0.000 gen_ACC_clk:gpc\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 fifo_rdclk  " "    0.285               0.000 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 clk  " "    0.305               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 pdm_clk_gen  " "    0.435               0.000 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574801738005 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574801738005 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574801738006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.901 " "Worst-case minimum pulse width slack is -3.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901           -2178.850 fifo_rdclk  " "   -3.901           -2178.850 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901           -1891.100 gen_ACC_clk:gpc\|outclk  " "   -3.901           -1891.100 gen_ACC_clk:gpc\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.901            -806.631 pdm_clk_gen  " "   -3.901            -806.631 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -90.733 clk  " "   -3.000             -90.733 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574801738008 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 425 synchronizer chains. " "Report Metastability: Found 425 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574801738044 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574801738044 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574801738047 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574801738214 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574801738223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.878 " "Worst-case setup slack is -2.878" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.878             -88.311 clk  " "   -2.878             -88.311 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.555            -328.728 pdm_clk_gen  " "   -1.555            -328.728 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.973            -390.331 fifo_rdclk  " "   -0.973            -390.331 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.899            -296.665 gen_ACC_clk:gpc\|outclk  " "   -0.899            -296.665 gen_ACC_clk:gpc\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574801738223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.100 " "Worst-case hold slack is 0.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 fifo_rdclk  " "    0.100               0.000 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102               0.000 gen_ACC_clk:gpc\|outclk  " "    0.102               0.000 gen_ACC_clk:gpc\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 clk  " "    0.143               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 pdm_clk_gen  " "    0.152               0.000 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574801738232 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574801738233 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574801738233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -64.145 clk  " "   -3.000             -64.145 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -1150.000 gen_ACC_clk:gpc\|outclk  " "   -1.000           -1150.000 gen_ACC_clk:gpc\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -1100.000 fifo_rdclk  " "   -1.000           -1100.000 fifo_rdclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -497.000 pdm_clk_gen  " "   -1.000            -497.000 pdm_clk_gen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574801738235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574801738235 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 425 synchronizer chains. " "Report Metastability: Found 425 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574801738271 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574801738271 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574801738778 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574801738779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "943 " "Peak virtual memory: 943 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574801738807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 15:55:38 2019 " "Processing ended: Tue Nov 26 15:55:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574801738807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574801738807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574801738807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574801738807 ""}
