{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1634240468664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1634240468666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 14 15:41:08 2021 " "Processing started: Thu Oct 14 15:41:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1634240468666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1634240468666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog CombinedASU1 -c CombinedASU1 --vector_source=/home/student1/zzuberi/coe328/Lab3/Lab/PartA/CombinedASU1.vwf --testbench_file=./simulation/qsim/CombinedASU1.vt " "Command: quartus_eda --gen_testbench --check_outputs=on --tool=modelsim_oem --format=verilog CombinedASU1 -c CombinedASU1 --vector_source=/home/student1/zzuberi/coe328/Lab3/Lab/PartA/CombinedASU1.vwf --testbench_file=./simulation/qsim/CombinedASU1.vt" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1634240468667 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "display\[7\] " "Can't find port \"display\[7\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1634240468973 ""}
{ "Warning" "WTBO_NODE_NOT_IN_DESIGN" "neg_display\[7\] " "Can't find port \"neg_display\[7\]\" in design" {  } {  } 0 201007 "Can't find port \"%1!s!\" in design" 0 0 "Quartus II" 0 -1 1634240468973 ""}
{ "Info" "ITBO_DONE_VT_GENERATION" "./simulation/qsim/CombinedASU1.vt " "Generated Verilog Test Bench File ./simulation/qsim/CombinedASU1.vt for simulation" {  } {  } 0 201000 "Generated Verilog Test Bench File %1!s! for simulation" 0 0 "Quartus II" 0 -1 1634240469000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1634240469159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 14 15:41:09 2021 " "Processing ended: Thu Oct 14 15:41:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1634240469159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1634240469159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1634240469159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1634240469159 ""}
