

================================================================
== Vitis HLS Report for 'backward_fcc'
================================================================
* Date:           Thu Dec  9 03:02:14 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        backward_fcc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_16_1   |        ?|        ?|        19|          1|          1|      ?|       yes|
        |- VITIS_LOOP_23_3   |        2|        ?|     2 ~ ?|          -|          -|  1 ~ ?|        no|
        | + VITIS_LOOP_24_4  |        6|        ?|         7|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_30_5   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19
  * Pipeline-1: initiation interval (II) = 1, depth = 7
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 65
* Pipeline : 3
  Pipeline-0 : II = 1, D = 19, States = { 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
  Pipeline-1 : II = 1, D = 7, States = { 39 40 41 42 43 44 45 }
  Pipeline-2 : II = 1, D = 3, States = { 58 59 60 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 29 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 10 
29 --> 65 30 
30 --> 51 31 50 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 46 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 39 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 30 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 61 59 
59 --> 60 
60 --> 58 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.07>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%ydim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydim" [backward_fcc/backprop.cpp:1]   --->   Operation 66 'read' 'ydim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (1.00ns)   --->   "%xdim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdim" [backward_fcc/backprop.cpp:1]   --->   Operation 67 'read' 'xdim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 68 [1/1] (1.00ns)   --->   "%dw_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dw" [backward_fcc/backprop.cpp:1]   --->   Operation 68 'read' 'dw_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 69 [1/1] (1.00ns)   --->   "%db_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %db" [backward_fcc/backprop.cpp:1]   --->   Operation 69 'read' 'db_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 70 [1/1] (1.00ns)   --->   "%dy_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dy" [backward_fcc/backprop.cpp:1]   --->   Operation 70 'read' 'dy_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%dx_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dx" [backward_fcc/backprop.cpp:1]   --->   Operation 71 'read' 'dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (1.00ns)   --->   "%w_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %w" [backward_fcc/backprop.cpp:1]   --->   Operation 72 'read' 'w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 73 [1/1] (1.00ns)   --->   "%x_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x" [backward_fcc/backprop.cpp:1]   --->   Operation 73 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 74 [1/1] (2.55ns)   --->   "%add_ln16 = add i32 %ydim_read, i32 4294967295" [backward_fcc/backprop.cpp:16]   --->   Operation 74 'add' 'add_ln16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add_ln16, i2 0" [backward_fcc/backprop.cpp:16]   --->   Operation 75 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_cast1 = sext i34 %tmp" [backward_fcc/backprop.cpp:16]   --->   Operation 76 'sext' 'p_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (3.52ns)   --->   "%empty = add i64 %p_cast1, i64 %dy_read" [backward_fcc/backprop.cpp:16]   --->   Operation 77 'add' 'empty' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty, i32 2, i32 63" [backward_fcc/backprop.cpp:18]   --->   Operation 78 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i62 %trunc_ln" [backward_fcc/backprop.cpp:18]   --->   Operation 79 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln18" [backward_fcc/backprop.cpp:18]   --->   Operation 80 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 81 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 81 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 82 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 82 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 83 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 83 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 84 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 84 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 85 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 85 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 86 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 86 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 87 [2/2] (6.91ns)   --->   "%mul_le = mul i32 %add_ln16, i32 %xdim_read" [backward_fcc/backprop.cpp:16]   --->   Operation 87 'mul' 'mul_le' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 88 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_19"   --->   Operation 89 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_4, i32 0, i32 0, void @empty_11, i32 0, i32 100, void @empty_14, void @empty_10, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_18, void @empty, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_1, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %w, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_18, void @empty_2, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %w, void @empty_1, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_18, void @empty_3, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_1, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_18, void @empty_20, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_1, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dx, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_18, void @empty_21, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dx, void @empty_1, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dy, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_18, void @empty_5, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dy, void @empty_1, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %db, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_18, void @empty_6, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %db, void @empty_1, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dw, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_18, void @empty_7, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dw, void @empty_1, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdim"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_18, void @empty_13, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_1, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydim"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_18, void @empty_15, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_1, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_18, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (2.47ns)   --->   "%icmp_ln16 = icmp_sgt  i32 %xdim_read, i32 0" [backward_fcc/backprop.cpp:16]   --->   Operation 115 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (2.47ns)   --->   "%cmp114 = icmp_sgt  i32 %ydim_read, i32 0" [backward_fcc/backprop.cpp:1]   --->   Operation 116 'icmp' 'cmp114' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/2] (6.91ns)   --->   "%mul_le = mul i32 %add_ln16, i32 %xdim_read" [backward_fcc/backprop.cpp:16]   --->   Operation 117 'mul' 'mul_le' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln16 = sext i32 %mul_le" [backward_fcc/backprop.cpp:16]   --->   Operation 118 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [backward_fcc/backprop.cpp:18]   --->   Operation 119 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i32 %gmem_addr_read" [backward_fcc/backprop.cpp:18]   --->   Operation 120 'bitcast' 'bitcast_ln18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (1.58ns)   --->   "%br_ln16 = br void" [backward_fcc/backprop.cpp:16]   --->   Operation 121 'br' 'br_ln16' <Predicate = true> <Delay = 1.58>

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%i = phi i32 %add_ln16_1, void %._crit_edge18, i32 0, void %.lr.ph22" [backward_fcc/backprop.cpp:18]   --->   Operation 122 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (2.55ns)   --->   "%add_ln16_1 = add i32 %i, i32 1" [backward_fcc/backprop.cpp:16]   --->   Operation 123 'add' 'add_ln16_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 124 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (2.47ns)   --->   "%icmp_ln16_1 = icmp_eq  i32 %i, i32 %xdim_read" [backward_fcc/backprop.cpp:16]   --->   Operation 125 'icmp' 'icmp_ln16_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16_1, void %.split10, void %._crit_edge23.loopexit" [backward_fcc/backprop.cpp:16]   --->   Operation 126 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%i_cast = zext i32 %i" [backward_fcc/backprop.cpp:18]   --->   Operation 127 'zext' 'i_cast' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [backward_fcc/backprop.cpp:16]   --->   Operation 128 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %i, i2 0" [backward_fcc/backprop.cpp:18]   --->   Operation 129 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%p_cast2 = zext i34 %tmp_1" [backward_fcc/backprop.cpp:18]   --->   Operation 130 'zext' 'p_cast2' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (3.52ns)   --->   "%empty_26 = add i64 %p_cast2, i64 %dx_read" [backward_fcc/backprop.cpp:18]   --->   Operation 131 'add' 'empty_26' <Predicate = (!icmp_ln16_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %cmp114, void %._crit_edge18, void %._crit_edge18.loopexit" [backward_fcc/backprop.cpp:17]   --->   Operation 132 'br' 'br_ln17' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (2.55ns)   --->   "%add_ln18 = add i34 %i_cast, i34 %sext_ln16" [backward_fcc/backprop.cpp:18]   --->   Operation 133 'add' 'add_ln18' <Predicate = (!icmp_ln16_1 & cmp114)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i34.i2, i34 %add_ln18, i2 0" [backward_fcc/backprop.cpp:18]   --->   Operation 134 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln16_1 & cmp114)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i36 %tmp_2" [backward_fcc/backprop.cpp:18]   --->   Operation 135 'sext' 'sext_ln18_1' <Predicate = (!icmp_ln16_1 & cmp114)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (3.52ns)   --->   "%add_ln18_1 = add i64 %sext_ln18_1, i64 %w_read" [backward_fcc/backprop.cpp:18]   --->   Operation 136 'add' 'add_ln18_1' <Predicate = (!icmp_ln16_1 & cmp114)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln18_1, i32 2, i32 63" [backward_fcc/backprop.cpp:18]   --->   Operation 137 'partselect' 'trunc_ln18_1' <Predicate = (!icmp_ln16_1 & cmp114)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln18_2 = sext i62 %trunc_ln18_1" [backward_fcc/backprop.cpp:18]   --->   Operation 138 'sext' 'sext_ln18_2' <Predicate = (!icmp_ln16_1 & cmp114)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln18_2" [backward_fcc/backprop.cpp:18]   --->   Operation 139 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln16_1 & cmp114)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln18_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_26, i32 2, i32 63" [backward_fcc/backprop.cpp:18]   --->   Operation 140 'partselect' 'trunc_ln18_2' <Predicate = (!icmp_ln16_1 & cmp114)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln18_3 = sext i62 %trunc_ln18_2" [backward_fcc/backprop.cpp:18]   --->   Operation 141 'sext' 'sext_ln18_3' <Predicate = (!icmp_ln16_1 & cmp114)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln18_3" [backward_fcc/backprop.cpp:18]   --->   Operation 142 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln16_1 & cmp114)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 143 'br' 'br_ln0' <Predicate = (!icmp_ln16_1)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 144 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 144 'readreq' 'gmem_load_1_req' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 145 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 145 'readreq' 'gmem_load_1_req' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 146 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 146 'readreq' 'gmem_load_1_req' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 147 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 147 'readreq' 'gmem_load_1_req' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 148 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 148 'readreq' 'gmem_load_1_req' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 149 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 149 'readreq' 'gmem_load_1_req' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 150 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 150 'readreq' 'gmem_load_1_req' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 151 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [backward_fcc/backprop.cpp:18]   --->   Operation 151 'read' 'gmem_addr_2_read' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 5.70>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%bitcast_ln18_1 = bitcast i32 %gmem_addr_2_read" [backward_fcc/backprop.cpp:18]   --->   Operation 152 'bitcast' 'bitcast_ln18_1' <Predicate = (cmp114)> <Delay = 0.00>
ST_19 : Operation 153 [4/4] (5.70ns)   --->   "%mul4_le = fmul i32 %bitcast_ln18, i32 %bitcast_ln18_1" [backward_fcc/backprop.cpp:18]   --->   Operation 153 'fmul' 'mul4_le' <Predicate = (cmp114)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 154 [3/4] (5.70ns)   --->   "%mul4_le = fmul i32 %bitcast_ln18, i32 %bitcast_ln18_1" [backward_fcc/backprop.cpp:18]   --->   Operation 154 'fmul' 'mul4_le' <Predicate = (cmp114)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.70>
ST_21 : Operation 155 [2/4] (5.70ns)   --->   "%mul4_le = fmul i32 %bitcast_ln18, i32 %bitcast_ln18_1" [backward_fcc/backprop.cpp:18]   --->   Operation 155 'fmul' 'mul4_le' <Predicate = (cmp114)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 156 [1/4] (5.70ns)   --->   "%mul4_le = fmul i32 %bitcast_ln18, i32 %bitcast_ln18_1" [backward_fcc/backprop.cpp:18]   --->   Operation 156 'fmul' 'mul4_le' <Predicate = (cmp114)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 157 [1/1] (7.30ns)   --->   "%gmem_addr_3_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [backward_fcc/backprop.cpp:18]   --->   Operation 157 'writereq' 'gmem_addr_3_req' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 158 [1/1] (0.00ns)   --->   "%bitcast_ln18_2 = bitcast i32 %mul4_le" [backward_fcc/backprop.cpp:18]   --->   Operation 158 'bitcast' 'bitcast_ln18_2' <Predicate = (cmp114)> <Delay = 0.00>
ST_23 : Operation 159 [1/1] (7.30ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_3, i32 %bitcast_ln18_2, i4 15" [backward_fcc/backprop.cpp:18]   --->   Operation 159 'write' 'write_ln18' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 160 [5/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_3" [backward_fcc/backprop.cpp:18]   --->   Operation 160 'writeresp' 'gmem_addr_3_resp' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 161 [4/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_3" [backward_fcc/backprop.cpp:18]   --->   Operation 161 'writeresp' 'gmem_addr_3_resp' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 162 [3/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_3" [backward_fcc/backprop.cpp:18]   --->   Operation 162 'writeresp' 'gmem_addr_3_resp' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 163 [2/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_3" [backward_fcc/backprop.cpp:18]   --->   Operation 163 'writeresp' 'gmem_addr_3_resp' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 164 [1/5] (7.30ns)   --->   "%gmem_addr_3_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_3" [backward_fcc/backprop.cpp:18]   --->   Operation 164 'writeresp' 'gmem_addr_3_resp' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln16 = br void %._crit_edge18" [backward_fcc/backprop.cpp:16]   --->   Operation 165 'br' 'br_ln16' <Predicate = (cmp114)> <Delay = 0.00>

State 29 <SV = 10> <Delay = 1.58>
ST_29 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %cmp114, void %._crit_edge, void %.lr.ph11" [backward_fcc/backprop.cpp:23]   --->   Operation 166 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i32 %ydim_read" [backward_fcc/backprop.cpp:24]   --->   Operation 167 'trunc' 'trunc_ln24' <Predicate = (cmp114)> <Delay = 0.00>
ST_29 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_read, i32 2, i32 63" [backward_fcc/backprop.cpp:24]   --->   Operation 168 'partselect' 'trunc_ln1' <Predicate = (cmp114)> <Delay = 0.00>
ST_29 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i62 %trunc_ln1" [backward_fcc/backprop.cpp:24]   --->   Operation 169 'sext' 'sext_ln24' <Predicate = (cmp114)> <Delay = 0.00>
ST_29 : Operation 170 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln24" [backward_fcc/backprop.cpp:24]   --->   Operation 170 'getelementptr' 'gmem_addr_1' <Predicate = (cmp114)> <Delay = 0.00>
ST_29 : Operation 171 [1/1] (0.00ns)   --->   "%xdim_cast = zext i32 %xdim_read" [backward_fcc/backprop.cpp:1]   --->   Operation 171 'zext' 'xdim_cast' <Predicate = (cmp114)> <Delay = 0.00>
ST_29 : Operation 172 [1/1] (1.58ns)   --->   "%br_ln23 = br void" [backward_fcc/backprop.cpp:23]   --->   Operation 172 'br' 'br_ln23' <Predicate = (cmp114)> <Delay = 1.58>

State 30 <SV = 11> <Delay = 3.52>
ST_30 : Operation 173 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln23, void %._crit_edge7, i31 0, void %.lr.ph11" [backward_fcc/backprop.cpp:23]   --->   Operation 173 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 174 [1/1] (0.00ns)   --->   "%phi_mul = phi i62 %add_ln23_1, void %._crit_edge7, i62 0, void %.lr.ph11" [backward_fcc/backprop.cpp:23]   --->   Operation 174 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 175 [1/1] (2.52ns)   --->   "%add_ln23 = add i31 %i_1, i31 1" [backward_fcc/backprop.cpp:23]   --->   Operation 175 'add' 'add_ln23' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 176 [1/1] (3.46ns)   --->   "%add_ln23_1 = add i62 %phi_mul, i62 %xdim_cast" [backward_fcc/backprop.cpp:23]   --->   Operation 176 'add' 'add_ln23_1' <Predicate = true> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 177 [1/1] (2.47ns)   --->   "%icmp_ln23 = icmp_eq  i31 %i_1, i31 %trunc_ln24" [backward_fcc/backprop.cpp:23]   --->   Operation 177 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 178 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 178 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %.split8, void %.lr.ph" [backward_fcc/backprop.cpp:23]   --->   Operation 179 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [backward_fcc/backprop.cpp:23]   --->   Operation 180 'specloopname' 'specloopname_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_30 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %phi_mul, i2 0" [backward_fcc/backprop.cpp:23]   --->   Operation 181 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_30 : Operation 182 [1/1] (3.52ns)   --->   "%empty_28 = add i64 %tmp_3, i64 %dw_read" [backward_fcc/backprop.cpp:23]   --->   Operation 182 'add' 'empty_28' <Predicate = (!icmp_ln23)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i31.i2, i31 %i_1, i2 0" [backward_fcc/backprop.cpp:23]   --->   Operation 183 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_30 : Operation 184 [1/1] (0.00ns)   --->   "%p_cast5 = zext i33 %tmp_4" [backward_fcc/backprop.cpp:23]   --->   Operation 184 'zext' 'p_cast5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_30 : Operation 185 [1/1] (3.52ns)   --->   "%empty_29 = add i64 %p_cast5, i64 %dy_read" [backward_fcc/backprop.cpp:23]   --->   Operation 185 'add' 'empty_29' <Predicate = (!icmp_ln23)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln16, void %._crit_edge7, void %.lr.ph6" [backward_fcc/backprop.cpp:24]   --->   Operation 186 'br' 'br_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_30 : Operation 187 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_29, i32 2, i32 63" [backward_fcc/backprop.cpp:23]   --->   Operation 187 'partselect' 'p_cast' <Predicate = (!icmp_ln23 & icmp_ln16)> <Delay = 0.00>
ST_30 : Operation 188 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast" [backward_fcc/backprop.cpp:23]   --->   Operation 188 'sext' 'p_cast_cast' <Predicate = (!icmp_ln23 & icmp_ln16)> <Delay = 0.00>
ST_30 : Operation 189 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i32 %gmem, i64 %p_cast_cast" [backward_fcc/backprop.cpp:23]   --->   Operation 189 'getelementptr' 'gmem_addr_6' <Predicate = (!icmp_ln23 & icmp_ln16)> <Delay = 0.00>
ST_30 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_28, i32 2, i32 63" [backward_fcc/backprop.cpp:24]   --->   Operation 190 'partselect' 'trunc_ln24_1' <Predicate = (!icmp_ln23 & icmp_ln16)> <Delay = 0.00>
ST_30 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln24_1 = sext i62 %trunc_ln24_1" [backward_fcc/backprop.cpp:24]   --->   Operation 191 'sext' 'sext_ln24_1' <Predicate = (!icmp_ln23 & icmp_ln16)> <Delay = 0.00>
ST_30 : Operation 192 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i32 %gmem, i64 %sext_ln24_1" [backward_fcc/backprop.cpp:24]   --->   Operation 192 'getelementptr' 'gmem_addr_7' <Predicate = (!icmp_ln23 & icmp_ln16)> <Delay = 0.00>
ST_30 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %dy_read, i32 2, i32 63" [backward_fcc/backprop.cpp:30]   --->   Operation 193 'partselect' 'trunc_ln2' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_30 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i62 %trunc_ln2" [backward_fcc/backprop.cpp:30]   --->   Operation 194 'sext' 'sext_ln30' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_30 : Operation 195 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln30" [backward_fcc/backprop.cpp:30]   --->   Operation 195 'getelementptr' 'gmem_addr_4' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_30 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %db_read, i32 2, i32 63" [backward_fcc/backprop.cpp:30]   --->   Operation 196 'partselect' 'trunc_ln30_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_30 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i62 %trunc_ln30_1" [backward_fcc/backprop.cpp:30]   --->   Operation 197 'sext' 'sext_ln30_1' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_30 : Operation 198 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i32 %gmem, i64 %sext_ln30_1" [backward_fcc/backprop.cpp:30]   --->   Operation 198 'getelementptr' 'gmem_addr_5' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 31 <SV = 12> <Delay = 7.30>
ST_31 : Operation 199 [7/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [backward_fcc/backprop.cpp:23]   --->   Operation 199 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 200 [1/1] (7.30ns)   --->   "%empty_32 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_7, i32 %xdim_read" [backward_fcc/backprop.cpp:24]   --->   Operation 200 'writereq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 13> <Delay = 7.30>
ST_32 : Operation 201 [6/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [backward_fcc/backprop.cpp:23]   --->   Operation 201 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 202 [7/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [backward_fcc/backprop.cpp:24]   --->   Operation 202 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 14> <Delay = 7.30>
ST_33 : Operation 203 [5/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [backward_fcc/backprop.cpp:23]   --->   Operation 203 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 204 [6/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [backward_fcc/backprop.cpp:24]   --->   Operation 204 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 15> <Delay = 7.30>
ST_34 : Operation 205 [4/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [backward_fcc/backprop.cpp:23]   --->   Operation 205 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 206 [5/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [backward_fcc/backprop.cpp:24]   --->   Operation 206 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 16> <Delay = 7.30>
ST_35 : Operation 207 [3/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [backward_fcc/backprop.cpp:23]   --->   Operation 207 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 208 [4/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [backward_fcc/backprop.cpp:24]   --->   Operation 208 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 17> <Delay = 7.30>
ST_36 : Operation 209 [2/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [backward_fcc/backprop.cpp:23]   --->   Operation 209 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 210 [3/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [backward_fcc/backprop.cpp:24]   --->   Operation 210 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 18> <Delay = 7.30>
ST_37 : Operation 211 [1/7] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_6, i32 1" [backward_fcc/backprop.cpp:23]   --->   Operation 211 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 212 [2/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [backward_fcc/backprop.cpp:24]   --->   Operation 212 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 19> <Delay = 7.30>
ST_38 : Operation 213 [1/1] (7.30ns)   --->   "%gmem_addr_6_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_6" [backward_fcc/backprop.cpp:23]   --->   Operation 213 'read' 'gmem_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 214 [1/1] (0.00ns)   --->   "%empty_30 = bitcast i32 %gmem_addr_6_read" [backward_fcc/backprop.cpp:23]   --->   Operation 214 'bitcast' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 215 [1/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %xdim_read" [backward_fcc/backprop.cpp:24]   --->   Operation 215 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 216 [1/1] (1.58ns)   --->   "%br_ln24 = br void" [backward_fcc/backprop.cpp:24]   --->   Operation 216 'br' 'br_ln24' <Predicate = true> <Delay = 1.58>

State 39 <SV = 20> <Delay = 2.52>
ST_39 : Operation 217 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln24, void %.split6, i31 0, void %.lr.ph6"   --->   Operation 217 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 218 [1/1] (2.52ns)   --->   "%add_ln24 = add i31 %j, i31 1"   --->   Operation 218 'add' 'add_ln24' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 219 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j"   --->   Operation 219 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 220 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 220 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 221 [1/1] (2.47ns)   --->   "%icmp_ln24 = icmp_eq  i32 %j_cast, i32 %xdim_read" [backward_fcc/backprop.cpp:24]   --->   Operation 221 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 222 [1/1] (0.00ns)   --->   "%empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 222 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %.split6, void %._crit_edge7.loopexit" [backward_fcc/backprop.cpp:24]   --->   Operation 223 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 40 <SV = 21> <Delay = 7.30>
ST_40 : Operation 224 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [backward_fcc/backprop.cpp:25]   --->   Operation 224 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln24)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 22> <Delay = 5.70>
ST_41 : Operation 225 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast i32 %gmem_addr_1_read" [backward_fcc/backprop.cpp:25]   --->   Operation 225 'bitcast' 'bitcast_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_41 : Operation 226 [4/4] (5.70ns)   --->   "%mul = fmul i32 %empty_30, i32 %bitcast_ln25" [backward_fcc/backprop.cpp:25]   --->   Operation 226 'fmul' 'mul' <Predicate = (!icmp_ln24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 23> <Delay = 5.70>
ST_42 : Operation 227 [3/4] (5.70ns)   --->   "%mul = fmul i32 %empty_30, i32 %bitcast_ln25" [backward_fcc/backprop.cpp:25]   --->   Operation 227 'fmul' 'mul' <Predicate = (!icmp_ln24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 24> <Delay = 5.70>
ST_43 : Operation 228 [2/4] (5.70ns)   --->   "%mul = fmul i32 %empty_30, i32 %bitcast_ln25" [backward_fcc/backprop.cpp:25]   --->   Operation 228 'fmul' 'mul' <Predicate = (!icmp_ln24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 25> <Delay = 5.70>
ST_44 : Operation 229 [1/4] (5.70ns)   --->   "%mul = fmul i32 %empty_30, i32 %bitcast_ln25" [backward_fcc/backprop.cpp:25]   --->   Operation 229 'fmul' 'mul' <Predicate = (!icmp_ln24)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 26> <Delay = 7.30>
ST_45 : Operation 230 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [backward_fcc/backprop.cpp:24]   --->   Operation 230 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_45 : Operation 231 [1/1] (0.00ns)   --->   "%bitcast_ln25_1 = bitcast i32 %mul" [backward_fcc/backprop.cpp:25]   --->   Operation 231 'bitcast' 'bitcast_ln25_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_45 : Operation 232 [1/1] (7.30ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_7, i32 %bitcast_ln25_1, i4 15" [backward_fcc/backprop.cpp:25]   --->   Operation 232 'write' 'write_ln25' <Predicate = (!icmp_ln24)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 233 'br' 'br_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 46 <SV = 21> <Delay = 7.30>
ST_46 : Operation 234 [5/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7" [backward_fcc/backprop.cpp:23]   --->   Operation 234 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 22> <Delay = 7.30>
ST_47 : Operation 235 [4/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7" [backward_fcc/backprop.cpp:23]   --->   Operation 235 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 23> <Delay = 7.30>
ST_48 : Operation 236 [3/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7" [backward_fcc/backprop.cpp:23]   --->   Operation 236 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 24> <Delay = 7.30>
ST_49 : Operation 237 [2/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7" [backward_fcc/backprop.cpp:23]   --->   Operation 237 'writeresp' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 25> <Delay = 7.30>
ST_50 : Operation 238 [1/5] (7.30ns)   --->   "%empty_34 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_7" [backward_fcc/backprop.cpp:23]   --->   Operation 238 'writeresp' 'empty_34' <Predicate = (icmp_ln16)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln23 = br void %._crit_edge7" [backward_fcc/backprop.cpp:23]   --->   Operation 239 'br' 'br_ln23' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_50 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 240 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 51 <SV = 12> <Delay = 7.30>
ST_51 : Operation 241 [7/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydim_read" [backward_fcc/backprop.cpp:30]   --->   Operation 241 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 242 [1/1] (7.30ns)   --->   "%empty_36 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_5, i32 %ydim_read" [backward_fcc/backprop.cpp:30]   --->   Operation 242 'writereq' 'empty_36' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 13> <Delay = 7.30>
ST_52 : Operation 243 [6/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydim_read" [backward_fcc/backprop.cpp:30]   --->   Operation 243 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 14> <Delay = 7.30>
ST_53 : Operation 244 [5/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydim_read" [backward_fcc/backprop.cpp:30]   --->   Operation 244 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 15> <Delay = 7.30>
ST_54 : Operation 245 [4/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydim_read" [backward_fcc/backprop.cpp:30]   --->   Operation 245 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 16> <Delay = 7.30>
ST_55 : Operation 246 [3/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydim_read" [backward_fcc/backprop.cpp:30]   --->   Operation 246 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 17> <Delay = 7.30>
ST_56 : Operation 247 [2/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydim_read" [backward_fcc/backprop.cpp:30]   --->   Operation 247 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 18> <Delay = 7.30>
ST_57 : Operation 248 [1/7] (7.30ns)   --->   "%empty_35 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_4, i32 %ydim_read" [backward_fcc/backprop.cpp:30]   --->   Operation 248 'readreq' 'empty_35' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 249 [1/1] (1.58ns)   --->   "%br_ln30 = br void" [backward_fcc/backprop.cpp:30]   --->   Operation 249 'br' 'br_ln30' <Predicate = true> <Delay = 1.58>

State 58 <SV = 19> <Delay = 2.52>
ST_58 : Operation 250 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln30, void %.split, i31 0, void %.lr.ph" [backward_fcc/backprop.cpp:30]   --->   Operation 250 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 251 [1/1] (2.52ns)   --->   "%add_ln30 = add i31 %i_2, i31 1" [backward_fcc/backprop.cpp:30]   --->   Operation 251 'add' 'add_ln30' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 252 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 252 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 253 [1/1] (2.47ns)   --->   "%icmp_ln30 = icmp_eq  i31 %i_2, i31 %trunc_ln24" [backward_fcc/backprop.cpp:30]   --->   Operation 253 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 254 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 254 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %.split, void %._crit_edge.loopexit" [backward_fcc/backprop.cpp:30]   --->   Operation 255 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 59 <SV = 20> <Delay = 7.30>
ST_59 : Operation 256 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_4" [backward_fcc/backprop.cpp:31]   --->   Operation 256 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln30)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 21> <Delay = 7.30>
ST_60 : Operation 257 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [backward_fcc/backprop.cpp:30]   --->   Operation 257 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_60 : Operation 258 [1/1] (7.30ns)   --->   "%write_ln31 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr_5, i32 %gmem_addr_4_read, i4 15" [backward_fcc/backprop.cpp:31]   --->   Operation 258 'write' 'write_ln31' <Predicate = (!icmp_ln30)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 259 'br' 'br_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 61 <SV = 20> <Delay = 7.30>
ST_61 : Operation 260 [5/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_5" [backward_fcc/backprop.cpp:33]   --->   Operation 260 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 21> <Delay = 7.30>
ST_62 : Operation 261 [4/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_5" [backward_fcc/backprop.cpp:33]   --->   Operation 261 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 22> <Delay = 7.30>
ST_63 : Operation 262 [3/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_5" [backward_fcc/backprop.cpp:33]   --->   Operation 262 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 23> <Delay = 7.30>
ST_64 : Operation 263 [2/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_5" [backward_fcc/backprop.cpp:33]   --->   Operation 263 'writeresp' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 24> <Delay = 7.30>
ST_65 : Operation 264 [1/5] (7.30ns)   --->   "%empty_38 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_5" [backward_fcc/backprop.cpp:33]   --->   Operation 264 'writeresp' 'empty_38' <Predicate = (cmp114)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln33 = br void %._crit_edge" [backward_fcc/backprop.cpp:33]   --->   Operation 265 'br' 'br_ln33' <Predicate = (cmp114)> <Delay = 0.00>
ST_65 : Operation 266 [1/1] (0.00ns)   --->   "%ret_ln33 = ret" [backward_fcc/backprop.cpp:33]   --->   Operation 266 'ret' 'ret_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.07ns
The critical path consists of the following:
	s_axi read on port 'ydim' (backward_fcc/backprop.cpp:1) [38]  (1 ns)
	'add' operation ('add_ln16', backward_fcc/backprop.cpp:16) [48]  (2.55 ns)
	'add' operation ('empty', backward_fcc/backprop.cpp:16) [51]  (3.52 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:18) [57]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:18) [57]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:18) [57]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:18) [57]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:18) [57]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:18) [57]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:18) [57]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (backward_fcc/backprop.cpp:18) [58]  (7.3 ns)

 <State 10>: 6.07ns
The critical path consists of the following:
	'phi' operation ('i', backward_fcc/backprop.cpp:18) with incoming values : ('add_ln16_1', backward_fcc/backprop.cpp:16) [62]  (0 ns)
	'add' operation ('add_ln18', backward_fcc/backprop.cpp:18) [75]  (2.55 ns)
	'add' operation ('add_ln18_1', backward_fcc/backprop.cpp:18) [78]  (3.52 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:18) [82]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:18) [82]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:18) [82]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:18) [82]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:18) [82]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:18) [82]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:18) [82]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (backward_fcc/backprop.cpp:18) [83]  (7.3 ns)

 <State 19>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul4_le', backward_fcc/backprop.cpp:18) [85]  (5.7 ns)

 <State 20>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul4_le', backward_fcc/backprop.cpp:18) [85]  (5.7 ns)

 <State 21>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul4_le', backward_fcc/backprop.cpp:18) [85]  (5.7 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:18) [90]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (backward_fcc/backprop.cpp:18) [91]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:18) [92]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:18) [92]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:18) [92]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:18) [92]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:18) [92]  (7.3 ns)

 <State 29>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', backward_fcc/backprop.cpp:23) with incoming values : ('add_ln23', backward_fcc/backprop.cpp:23) [106]  (1.59 ns)

 <State 30>: 3.52ns
The critical path consists of the following:
	'phi' operation ('i', backward_fcc/backprop.cpp:23) with incoming values : ('add_ln23', backward_fcc/backprop.cpp:23) [106]  (0 ns)
	'add' operation ('empty_29', backward_fcc/backprop.cpp:23) [119]  (3.52 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:23) [125]  (7.3 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:23) [125]  (7.3 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:23) [125]  (7.3 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:23) [125]  (7.3 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:23) [125]  (7.3 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:23) [125]  (7.3 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:23) [125]  (7.3 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (backward_fcc/backprop.cpp:23) [126]  (7.3 ns)

 <State 39>: 2.52ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('add_ln24') [135]  (0 ns)
	'add' operation ('add_ln24') [136]  (2.52 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (backward_fcc/backprop.cpp:25) [144]  (7.3 ns)

 <State 41>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', backward_fcc/backprop.cpp:25) [146]  (5.7 ns)

 <State 42>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', backward_fcc/backprop.cpp:25) [146]  (5.7 ns)

 <State 43>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', backward_fcc/backprop.cpp:25) [146]  (5.7 ns)

 <State 44>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', backward_fcc/backprop.cpp:25) [146]  (5.7 ns)

 <State 45>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (backward_fcc/backprop.cpp:25) [148]  (7.3 ns)

 <State 46>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:23) [151]  (7.3 ns)

 <State 47>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:23) [151]  (7.3 ns)

 <State 48>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:23) [151]  (7.3 ns)

 <State 49>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:23) [151]  (7.3 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:23) [151]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:30) [159]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:30) [159]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:30) [159]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:30) [159]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:30) [159]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:30) [159]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (backward_fcc/backprop.cpp:30) [159]  (7.3 ns)

 <State 58>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', backward_fcc/backprop.cpp:30) with incoming values : ('add_ln30', backward_fcc/backprop.cpp:30) [166]  (0 ns)
	'add' operation ('add_ln30', backward_fcc/backprop.cpp:30) [167]  (2.52 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (backward_fcc/backprop.cpp:31) [174]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (backward_fcc/backprop.cpp:31) [175]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:33) [178]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:33) [178]  (7.3 ns)

 <State 63>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:33) [178]  (7.3 ns)

 <State 64>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:33) [178]  (7.3 ns)

 <State 65>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (backward_fcc/backprop.cpp:33) [178]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
