# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../nexys4_ddr_accel_spi.srcs/sources_1/new/accel_spi_rw.vhd" \
"../../../../nexys4_ddr_accel_spi.srcs/sources_1/new/acl_model_v2.vhd" \
"../../../../nexys4_ddr_accel_spi.srcs/sim_1/new/accel_spi_rw_tb.vhd" \

# Do not sort compile order
nosort
