[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ParamOverloadProp/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<86> s<85> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<4> l<1:8> el<1:11>
n<> u<4> t<Module_ansi_header> p<25> c<2> s<23> l<1:1> el<1:12>
n<prim_flop> u<5> t<StringConst> p<21> s<15> l<2:4> el<2:13>
n<Width> u<6> t<StringConst> p<13> s<12> l<3:8> el<3:13>
n<22> u<7> t<IntConst> p<8> l<3:14> el<3:16>
n<> u<8> t<Primary_literal> p<9> c<7> l<3:14> el<3:16>
n<> u<9> t<Primary> p<10> c<8> l<3:14> el<3:16>
n<> u<10> t<Expression> p<11> c<9> l<3:14> el<3:16>
n<> u<11> t<Mintypmax_expression> p<12> c<10> l<3:14> el<3:16>
n<> u<12> t<Param_expression> p<13> c<11> l<3:14> el<3:16>
n<> u<13> t<Named_parameter_assignment> p<14> c<6> l<3:7> el<3:17>
n<> u<14> t<List_of_parameter_assignments> p<15> c<13> l<3:7> el<3:17>
n<> u<15> t<Parameter_value_assignment> p<21> c<14> s<20> l<2:14> el<4:5>
n<u_prim_flop> u<16> t<StringConst> p<17> l<4:6> el<4:17>
n<> u<17> t<Name_of_instance> p<20> c<16> s<19> l<4:6> el<4:17>
n<> u<18> t<Ordered_port_connection> p<19> l<4:18> el<4:18>
n<> u<19> t<List_of_port_connections> p<20> c<18> l<4:18> el<4:18>
n<> u<20> t<Hierarchical_instance> p<21> c<17> l<4:6> el<4:19>
n<> u<21> t<Module_instantiation> p<22> c<5> l<2:4> el<4:20>
n<> u<22> t<Module_or_generate_item> p<23> c<21> l<2:4> el<4:20>
n<> u<23> t<Non_port_module_item> p<25> c<22> s<24> l<2:4> el<4:20>
n<> u<24> t<ENDMODULE> p<25> l<5:1> el<5:10>
n<> u<25> t<Module_declaration> p<26> c<4> l<1:1> el<5:10>
n<> u<26> t<Description> p<85> c<25> s<84> l<1:1> el<5:10>
n<module> u<27> t<Module_keyword> p<29> s<28> l<7:1> el<7:7>
n<prim_flop> u<28> t<StringConst> p<29> l<7:8> el<7:17>
n<> u<29> t<Module_ansi_header> p<83> c<27> s<47> l<7:1> el<7:18>
n<> u<30> t<IntegerAtomType_Int> p<31> l<8:14> el<8:17>
n<> u<31> t<Data_type> p<32> c<30> l<8:14> el<8:17>
n<> u<32> t<Data_type_or_implicit> p<42> c<31> s<41> l<8:14> el<8:17>
n<Width> u<33> t<StringConst> p<40> s<39> l<8:18> el<8:23>
n<1> u<34> t<IntConst> p<35> l<8:26> el<8:27>
n<> u<35> t<Primary_literal> p<36> c<34> l<8:26> el<8:27>
n<> u<36> t<Constant_primary> p<37> c<35> l<8:26> el<8:27>
n<> u<37> t<Constant_expression> p<38> c<36> l<8:26> el<8:27>
n<> u<38> t<Constant_mintypmax_expression> p<39> c<37> l<8:26> el<8:27>
n<> u<39> t<Constant_param_expression> p<40> c<38> l<8:26> el<8:27>
n<> u<40> t<Param_assignment> p<41> c<33> l<8:18> el<8:27>
n<> u<41> t<List_of_param_assignments> p<42> c<40> l<8:18> el<8:27>
n<> u<42> t<Parameter_declaration> p<43> c<32> l<8:4> el<8:27>
n<> u<43> t<Package_or_generate_item_declaration> p<44> c<42> l<8:4> el<8:28>
n<> u<44> t<Module_or_generate_item_declaration> p<45> c<43> l<8:4> el<8:28>
n<> u<45> t<Module_common_item> p<46> c<44> l<8:4> el<8:28>
n<> u<46> t<Module_or_generate_item> p<47> c<45> l<8:4> el<8:28>
n<> u<47> t<Non_port_module_item> p<83> c<46> s<81> l<8:4> el<8:28>
n<> u<48> t<IntVec_TypeLogic> p<65> s<64> l<9:14> el<9:19>
n<Width> u<49> t<StringConst> p<50> l<9:21> el<9:26>
n<> u<50> t<Primary_literal> p<51> c<49> l<9:21> el<9:26>
n<> u<51> t<Constant_primary> p<52> c<50> l<9:21> el<9:26>
n<> u<52> t<Constant_expression> p<58> c<51> s<57> l<9:21> el<9:26>
n<1> u<53> t<IntConst> p<54> l<9:27> el<9:28>
n<> u<54> t<Primary_literal> p<55> c<53> l<9:27> el<9:28>
n<> u<55> t<Constant_primary> p<56> c<54> l<9:27> el<9:28>
n<> u<56> t<Constant_expression> p<58> c<55> l<9:27> el<9:28>
n<> u<57> t<BinOp_Minus> p<58> s<56> l<9:26> el<9:27>
n<> u<58> t<Constant_expression> p<63> c<52> s<62> l<9:21> el<9:28>
n<0> u<59> t<IntConst> p<60> l<9:29> el<9:30>
n<> u<60> t<Primary_literal> p<61> c<59> l<9:29> el<9:30>
n<> u<61> t<Constant_primary> p<62> c<60> l<9:29> el<9:30>
n<> u<62> t<Constant_expression> p<63> c<61> l<9:29> el<9:30>
n<> u<63> t<Constant_range> p<64> c<58> l<9:21> el<9:30>
n<> u<64> t<Packed_dimension> p<65> c<63> l<9:20> el<9:31>
n<> u<65> t<Data_type> p<66> c<48> l<9:14> el<9:31>
n<> u<66> t<Data_type_or_implicit> p<76> c<65> s<75> l<9:14> el<9:31>
n<ResetValue> u<67> t<StringConst> p<74> s<73> l<9:32> el<9:42>
n<Width> u<68> t<StringConst> p<69> l<9:45> el<9:50>
n<> u<69> t<Primary_literal> p<70> c<68> l<9:45> el<9:50>
n<> u<70> t<Constant_primary> p<71> c<69> l<9:45> el<9:50>
n<> u<71> t<Constant_expression> p<72> c<70> l<9:45> el<9:50>
n<> u<72> t<Constant_mintypmax_expression> p<73> c<71> l<9:45> el<9:50>
n<> u<73> t<Constant_param_expression> p<74> c<72> l<9:45> el<9:50>
n<> u<74> t<Param_assignment> p<75> c<67> l<9:32> el<9:50>
n<> u<75> t<List_of_param_assignments> p<76> c<74> l<9:32> el<9:50>
n<> u<76> t<Parameter_declaration> p<77> c<66> l<9:4> el<9:50>
n<> u<77> t<Package_or_generate_item_declaration> p<78> c<76> l<9:4> el<9:51>
n<> u<78> t<Module_or_generate_item_declaration> p<79> c<77> l<9:4> el<9:51>
n<> u<79> t<Module_common_item> p<80> c<78> l<9:4> el<9:51>
n<> u<80> t<Module_or_generate_item> p<81> c<79> l<9:4> el<9:51>
n<> u<81> t<Non_port_module_item> p<83> c<80> s<82> l<9:4> el<9:51>
n<> u<82> t<ENDMODULE> p<83> l<10:1> el<10:10>
n<> u<83> t<Module_declaration> p<84> c<29> l<7:1> el<10:10>
n<> u<84> t<Description> p<85> c<83> l<7:1> el<10:10>
n<> u<85> t<Source_text> p<86> c<26> l<1:1> el<10:10>
n<> u<86> t<Top_level_rule> c<1> l<1:1> el<12:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv:1:1: No timescale set for "top".

[WRN:PA0205] ${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv:7:1: No timescale set for "prim_flop".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv:7:1: Compile module "work@prim_flop".

[INF:CP0303] ${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              17
design                                                 1
int_typespec                                           2
logic_typespec                                         2
module_inst                                            6
operation                                              2
param_assign                                           4
parameter                                              4
range                                                  2
ref_module                                             1
ref_obj                                               12
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              17
design                                                 1
int_typespec                                           2
logic_typespec                                         2
module_inst                                            6
operation                                              2
param_assign                                           4
parameter                                              4
range                                                  2
ref_module                                             1
ref_obj                                               12
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ParamOverloadProp/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ParamOverloadProp/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ParamOverloadProp/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@prim_flop (work@prim_flop), file:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv, line:7:1, endln:10:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@prim_flop
  |vpiParameter:
  \_parameter: (work@prim_flop.Width), line:8:18, endln:8:23
    |vpiParent:
    \_module_inst: work@prim_flop (work@prim_flop), file:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv, line:7:1, endln:10:10
    |UINT:1
    |vpiTypespec:
    \_ref_obj: (work@prim_flop.Width)
      |vpiParent:
      \_parameter: (work@prim_flop.Width), line:8:18, endln:8:23
      |vpiFullName:work@prim_flop.Width
      |vpiActual:
      \_int_typespec: , line:8:14, endln:8:17
    |vpiSigned:1
    |vpiName:Width
    |vpiFullName:work@prim_flop.Width
  |vpiParameter:
  \_parameter: (work@prim_flop.ResetValue), line:9:32, endln:9:42
    |vpiParent:
    \_module_inst: work@prim_flop (work@prim_flop), file:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv, line:7:1, endln:10:10
    |vpiTypespec:
    \_ref_obj: (work@prim_flop.ResetValue)
      |vpiParent:
      \_parameter: (work@prim_flop.ResetValue), line:9:32, endln:9:42
      |vpiFullName:work@prim_flop.ResetValue
      |vpiActual:
      \_logic_typespec: , line:9:14, endln:9:31
    |vpiName:ResetValue
    |vpiFullName:work@prim_flop.ResetValue
  |vpiParamAssign:
  \_param_assign: , line:8:18, endln:8:27
    |vpiParent:
    \_module_inst: work@prim_flop (work@prim_flop), file:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv, line:7:1, endln:10:10
    |vpiRhs:
    \_constant: , line:8:26, endln:8:27
      |vpiParent:
      \_param_assign: , line:8:18, endln:8:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiTypespec:
      \_ref_obj: (work@prim_flop)
        |vpiParent:
        \_constant: , line:8:26, endln:8:27
        |vpiFullName:work@prim_flop
        |vpiActual:
        \_int_typespec: , line:8:14, endln:8:17
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@prim_flop.Width), line:8:18, endln:8:23
  |vpiParamAssign:
  \_param_assign: , line:9:32, endln:9:50
    |vpiParent:
    \_module_inst: work@prim_flop (work@prim_flop), file:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv, line:7:1, endln:10:10
    |vpiRhs:
    \_ref_obj: (work@prim_flop.Width), line:9:45, endln:9:50
      |vpiParent:
      \_param_assign: , line:9:32, endln:9:50
      |vpiName:Width
      |vpiFullName:work@prim_flop.Width
    |vpiLhs:
    \_parameter: (work@prim_flop.ResetValue), line:9:32, endln:9:42
  |vpiDefName:work@prim_flop
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiRefModule:
  \_ref_module: work@prim_flop (u_prim_flop), line:4:6, endln:4:17
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv, line:1:1, endln:5:10
    |vpiName:u_prim_flop
    |vpiDefName:work@prim_flop
    |vpiActual:
    \_module_inst: work@prim_flop (work@prim_flop), file:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv, line:7:1, endln:10:10
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv, line:1:1, endln:5:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@prim_flop (work@top.u_prim_flop), file:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv, line:2:4, endln:4:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv, line:1:1, endln:5:10
    |vpiName:u_prim_flop
    |vpiFullName:work@top.u_prim_flop
    |vpiParameter:
    \_parameter: (work@top.u_prim_flop.Width), line:8:18, endln:8:23
      |vpiParent:
      \_module_inst: work@prim_flop (work@top.u_prim_flop), file:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv, line:2:4, endln:4:20
      |UINT:1
      |vpiTypespec:
      \_ref_obj: (work@top.u_prim_flop.Width)
        |vpiParent:
        \_parameter: (work@top.u_prim_flop.Width), line:8:18, endln:8:23
        |vpiFullName:work@top.u_prim_flop.Width
        |vpiActual:
        \_int_typespec: , line:8:14, endln:8:17
      |vpiSigned:1
      |vpiName:Width
      |vpiFullName:work@top.u_prim_flop.Width
    |vpiParameter:
    \_parameter: (work@top.u_prim_flop.ResetValue), line:9:32, endln:9:42
      |vpiParent:
      \_module_inst: work@prim_flop (work@top.u_prim_flop), file:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv, line:2:4, endln:4:20
      |vpiTypespec:
      \_ref_obj: (work@top.u_prim_flop.ResetValue)
        |vpiParent:
        \_parameter: (work@top.u_prim_flop.ResetValue), line:9:32, endln:9:42
        |vpiFullName:work@top.u_prim_flop.ResetValue
        |vpiActual:
        \_logic_typespec: , line:9:14, endln:9:31
      |vpiName:ResetValue
      |vpiFullName:work@top.u_prim_flop.ResetValue
    |vpiParamAssign:
    \_param_assign: , line:8:18, endln:8:27
      |vpiParent:
      \_module_inst: work@prim_flop (work@top.u_prim_flop), file:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv, line:2:4, endln:4:20
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:8:26, endln:8:27
        |vpiParent:
        \_param_assign: , line:8:18, endln:8:27
        |vpiDecompile:22
        |vpiSize:32
        |UINT:22
        |vpiTypespec:
        \_ref_obj: (work@top.u_prim_flop)
          |vpiParent:
          \_constant: , line:8:26, endln:8:27
          |vpiFullName:work@top.u_prim_flop
          |vpiActual:
          \_int_typespec: , line:8:14, endln:8:17
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.u_prim_flop.Width), line:8:18, endln:8:23
    |vpiParamAssign:
    \_param_assign: , line:9:32, endln:9:50
      |vpiParent:
      \_module_inst: work@prim_flop (work@top.u_prim_flop), file:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv, line:2:4, endln:4:20
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:9:45, endln:9:50
        |vpiParent:
        \_param_assign: , line:9:32, endln:9:50
        |vpiDecompile:22
        |vpiSize:22
        |UINT:22
        |vpiTypespec:
        \_ref_obj: (work@top.u_prim_flop)
          |vpiParent:
          \_constant: , line:9:45, endln:9:50
          |vpiFullName:work@top.u_prim_flop
          |vpiActual:
          \_logic_typespec: , line:9:14, endln:9:31
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.u_prim_flop.ResetValue), line:9:32, endln:9:42
    |vpiDefName:work@prim_flop
    |vpiDefFile:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv
    |vpiDefLineNo:7
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv, line:1:1, endln:5:10
\_weaklyReferenced:
\_int_typespec: , line:8:14, endln:8:17
  |vpiParent:
  \_parameter: (work@prim_flop.Width), line:8:18, endln:8:23
  |vpiSigned:1
\_logic_typespec: , line:9:14, endln:9:31
  |vpiParent:
  \_parameter: (work@prim_flop.ResetValue), line:9:32, endln:9:42
  |vpiRange:
  \_range: , line:9:20, endln:9:31
    |vpiParent:
    \_logic_typespec: , line:9:14, endln:9:31
    |vpiLeftRange:
    \_operation: , line:9:21, endln:9:28
      |vpiParent:
      \_range: , line:9:20, endln:9:31
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@prim_flop.ResetValue.Width), line:9:21, endln:9:26
        |vpiParent:
        \_operation: , line:9:21, endln:9:28
        |vpiName:Width
        |vpiFullName:work@prim_flop.ResetValue.Width
        |vpiActual:
        \_parameter: (work@top.u_prim_flop.Width), line:8:18, endln:8:23
      |vpiOperand:
      \_constant: , line:9:27, endln:9:28
        |vpiParent:
        \_operation: , line:9:21, endln:9:28
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:29, endln:9:30
      |vpiParent:
      \_range: , line:9:20, endln:9:31
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:8:14, endln:8:17
  |vpiParent:
  \_ref_obj: (work@top.u_prim_flop.Width)
  |vpiSigned:1
\_logic_typespec: , line:9:14, endln:9:31
  |vpiParent:
  \_ref_obj: (work@top.u_prim_flop.ResetValue)
  |vpiRange:
  \_range: , line:9:20, endln:9:31
    |vpiParent:
    \_logic_typespec: , line:9:14, endln:9:31
    |vpiLeftRange:
    \_operation: , line:9:21, endln:9:28
      |vpiParent:
      \_range: , line:9:20, endln:9:31
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@top.u_prim_flop.ResetValue.Width), line:9:21, endln:9:26
        |vpiParent:
        \_operation: , line:9:21, endln:9:28
        |vpiName:Width
        |vpiFullName:work@top.u_prim_flop.ResetValue.Width
        |vpiActual:
        \_parameter: (work@top.u_prim_flop.Width), line:8:18, endln:8:23
      |vpiOperand:
      \_constant: , line:9:27, endln:9:28
        |vpiParent:
        \_operation: , line:9:21, endln:9:28
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:29, endln:9:30
      |vpiParent:
      \_range: , line:9:20, endln:9:31
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ParamOverloadProp/dut.sv | ${SURELOG_DIR}/build/regression/ParamOverloadProp/roundtrip/dut_000.sv | 3 | 10 |