{'a_gtet_b': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
              'CLines': [[None, None, '90:C'], [None, None, '90:C', '122:C']],
              'Clocked': True,
              'DDeps': [[],
                        ['expa_gt_expb', 'expa_et_expb', 'mana_gtet_manb']],
              'DLines': ['98:D', '130:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b8a990>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38754bd0>]},
 'diff': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
          'CLines': [[None, None, '90:C'], [None, None, '90:C', '122:C']],
          'Clocked': True,
          'DDeps': [[], ['minuend', 'subtra_shift_3']],
          'DLines': ['114:D', '146:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b90110>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d387517d0>]},
 'diff_1': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
            'CLines': [[None, None, '90:C'], [None, None, '90:C', '122:C']],
            'Clocked': True,
            'DDeps': [[],
                      ['diffshift_gt_exponent',
                       'diff',
                       'exponent_large',
                       'diff',
                       'diff_shift_2']],
            'DLines': ['117:D', '149:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b90550>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38751f10>]},
 'diff_2': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
            'CLines': [[None, None, '90:C'], [None, None, '90:C', '122:C']],
            'Clocked': True,
            'DDeps': [[], ['in_norm_out_denorm', 'diff_1', 'diff_1']],
            'DLines': ['120:D', '152:D'],
            'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b90910>,
                            <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38779950>]},
 'diff_shift': {'CDeps': [[[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []],
                          [[], ['diff'], []]],
                'CLines': [[None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None],
                           [None, '159:C', None]],
                'Clocked': False,
                'DDeps': [[],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          [],
                          []],
                'DLines': ['202:D',
                           '164:D',
                           '201:D',
                           '194:D',
                           '162:D',
                           '212:D',
                           '207:D',
                           '185:D',
                           '188:D',
                           '165:D',
                           '170:D',
                           '186:D',
                           '200:D',
                           '179:D',
                           '211:D',
                           '173:D',
                           '187:D',
                           '197:D',
                           '199:D',
                           '172:D',
                           '181:D',
                           '209:D',
                           '198:D',
                           '166:D',
                           '174:D',
                           '182:D',
                           '168:D',
                           '203:D',
                           '215:D',
                           '177:D',
                           '184:D',
                           '213:D',
                           '169:D',
                           '208:D',
                           '171:D',
                           '192:D',
                           '183:D',
                           '210:D',
                           '191:D',
                           '189:D',
                           '176:D',
                           '163:D',
                           '190:D',
                           '206:D',
                           '160:D',
                           '196:D',
                           '205:D',
                           '161:D',
                           '180:D',
                           '195:D',
                           '178:D',
                           '204:D',
                           '175:D',
                           '167:D',
                           '193:D',
                           '214:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a65250>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38777510>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a65050>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a72210>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38777110>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a7e690>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a65c50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d3877cf90>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a635d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38777710>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d3877d150>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a631d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a72e10>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d3877c390>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a7e490>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d3877d750>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a633d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a72810>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a72c10>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d3877d550>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d3877c790>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a7e090>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a72a10>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38777910>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d3877d950>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d3877c990>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38777d10>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a65450>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a7ec90>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d3877df50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d3877cd90>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a7e890>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38777f10>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a65e50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d3877d350>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a63dd0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d3877cb90>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a7e290>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a63bd0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a637d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d3877dd50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38777310>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a639d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a65a50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38779cd0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a72610>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a65850>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38779f10>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d3877c590>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a72410>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d3877c190>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a65650>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d3877db50>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38777b10>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a63fd0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38a7ea90>]},
 'diff_shift_2': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                  'CLines': [[None, None, '90:C'],
                             [None, None, '90:C', '122:C']],
                  'Clocked': True,
                  'DDeps': [[], ['diff_shift']],
                  'DLines': ['113:D', '145:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b8df90>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d387515d0>]},
 'diffshift_et_55': {'CDeps': [[[], [], ['rst']],
                               [[], [], ['rst'], ['enable']]],
                     'CLines': [[None, None, '90:C'],
                                [None, None, '90:C', '122:C']],
                     'Clocked': True,
                     'DDeps': [[], ['diff_shift_2']],
                     'DLines': ['116:D', '148:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b90410>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38751c90>]},
 'diffshift_gt_exponent': {'CDeps': [[[], [], ['rst']],
                                     [[], [], ['rst'], ['enable']]],
                           'CLines': [[None, None, '90:C'],
                                      [None, None, '90:C', '122:C']],
                           'Clocked': True,
                           'DDeps': [[], ['diff_shift_2', 'exponent_large']],
                           'DLines': ['115:D', '147:D'],
                           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b90290>,
                                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38751a50>]},
 'expa_et_expb': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                  'CLines': [[None, None, '90:C'],
                             [None, None, '90:C', '122:C']],
                  'Clocked': True,
                  'DDeps': [[], ['exponent_a', 'exponent_b']],
                  'DLines': ['96:D', '128:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b8a6d0>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d387546d0>]},
 'expa_gt_expb': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                  'CLines': [[None, None, '90:C'],
                             [None, None, '90:C', '122:C']],
                  'Clocked': True,
                  'DDeps': [[], ['exponent_a', 'exponent_b']],
                  'DLines': ['95:D', '127:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b8a550>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d387544d0>]},
 'exponent': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
              'CLines': [[None, None, '90:C'], [None, None, '90:C', '122:C']],
              'Clocked': True,
              'DDeps': [[],
                        ['diffshift_gt_exponent',
                         'exponent_large',
                         'diff_shift_2']],
              'DLines': ['118:D', '150:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b90690>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38779250>]},
 'exponent_2': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                'CLines': [[None, None, '90:C'],
                           [None, None, '90:C', '122:C']],
                'Clocked': True,
                'DDeps': [[], ['diffshift_et_55', 'exponent']],
                'DLines': ['119:D', '151:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b907d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38779590>]},
 'exponent_a': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                'CLines': [[None, None, '90:C'],
                           [None, None, '90:C', '122:C']],
                'Clocked': True,
                'DDeps': [[], ['opa']],
                'DLines': ['91:D', '123:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d387b3fd0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b90c50>]},
 'exponent_b': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                'CLines': [[None, None, '90:C'],
                           [None, None, '90:C', '122:C']],
                'Clocked': True,
                'DDeps': [[], ['opb']],
                'DLines': ['92:D', '124:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b8a150>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b90e50>]},
 'exponent_diff': {'CDeps': [[[], [], ['rst']],
                             [[], [], ['rst'], ['enable']]],
                   'CLines': [[None, None, '90:C'],
                              [None, None, '90:C', '122:C']],
                   'Clocked': True,
                   'DDeps': [[],
                             ['exponent_large',
                              'exponent_small',
                              'large_norm_small_denorm']],
                   'DLines': ['108:D', '140:D'],
                   'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b8d890>,
                                   <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d3875d890>]},
 'exponent_large': {'CDeps': [[[], [], ['rst']],
                              [[], [], ['rst'], ['enable']]],
                    'CLines': [[None, None, '90:C'],
                               [None, None, '90:C', '122:C']],
                    'Clocked': True,
                    'DDeps': [[], ['a_gtet_b', 'exponent_a', 'exponent_b']],
                    'DLines': ['101:D', '133:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b8add0>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d3875e450>]},
 'exponent_small': {'CDeps': [[[], [], ['rst']],
                              [[], [], ['rst'], ['enable']]],
                    'CLines': [[None, None, '90:C'],
                               [None, None, '90:C', '122:C']],
                    'Clocked': True,
                    'DDeps': [[], ['a_gtet_b', 'exponent_b', 'exponent_a']],
                    'DLines': ['100:D', '132:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b8ac50>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d3875e210>]},
 'in_norm_out_denorm': {'CDeps': [],
                        'CLines': [],
                        'Clocked': False,
                        'DDeps': [['exponent_large', 'exponent']],
                        'DLines': ['84:D'],
                        'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f7d387b3a10>]},
 'large_is_denorm': {'CDeps': [[[], [], ['rst']],
                               [[], [], ['rst'], ['enable']]],
                     'CLines': [[None, None, '90:C'],
                                [None, None, '90:C', '122:C']],
                     'Clocked': True,
                     'DDeps': [[], ['exponent_large']],
                     'DLines': ['105:D', '137:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b8d410>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d3875ee50>]},
 'large_norm_small_denorm': {'CDeps': [[[], [], ['rst']],
                                       [[], [], ['rst'], ['enable']]],
                             'CLines': [[None, None, '90:C'],
                                        [None, None, '90:C', '122:C']],
                             'Clocked': True,
                             'DDeps': [[],
                                       ['small_is_denorm',
                                        'large_is_denorm']],
                             'DLines': ['106:D', '138:D'],
                             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b8d590>,
                                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d3875d210>]},
 'mana_gtet_manb': {'CDeps': [[[], [], ['rst']],
                              [[], [], ['rst'], ['enable']]],
                    'CLines': [[None, None, '90:C'],
                               [None, None, '90:C', '122:C']],
                    'Clocked': True,
                    'DDeps': [[], ['mantissa_a', 'mantissa_b']],
                    'DLines': ['97:D', '129:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b8a850>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d387548d0>]},
 'mantissa_a': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                'CLines': [[None, None, '90:C'],
                           [None, None, '90:C', '122:C']],
                'Clocked': True,
                'DDeps': [[], ['opa']],
                'DLines': ['93:D', '125:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b8a290>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38754090>]},
 'mantissa_b': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                'CLines': [[None, None, '90:C'],
                           [None, None, '90:C', '122:C']],
                'Clocked': True,
                'DDeps': [[], ['opb']],
                'DLines': ['94:D', '126:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b8a3d0>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38754290>]},
 'mantissa_large': {'CDeps': [[[], [], ['rst']],
                              [[], [], ['rst'], ['enable']]],
                    'CLines': [[None, None, '90:C'],
                               [None, None, '90:C', '122:C']],
                    'Clocked': True,
                    'DDeps': [[], ['a_gtet_b', 'mantissa_a', 'mantissa_b']],
                    'DLines': ['103:D', '135:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b8d110>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d3875e8d0>]},
 'mantissa_small': {'CDeps': [[[], [], ['rst']],
                              [[], [], ['rst'], ['enable']]],
                    'CLines': [[None, None, '90:C'],
                               [None, None, '90:C', '122:C']],
                    'Clocked': True,
                    'DDeps': [[], ['a_gtet_b', 'mantissa_b', 'mantissa_a']],
                    'DLines': ['102:D', '134:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b8af50>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d3875e690>]},
 'minuend': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
             'CLines': [[None, None, '90:C'], [None, None, '90:C', '122:C']],
             'Clocked': True,
             'DDeps': [[], ['large_is_denorm', 'mantissa_large']],
             'DLines': ['109:D', '141:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b8d9d0>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d3875dc50>]},
 'sign': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
          'CLines': [[None, None, '90:C'], [None, None, '90:C', '122:C']],
          'Clocked': True,
          'DDeps': [[], ['a_gtet_b', 'opa', 'opb', 'fpu_op']],
          'DLines': ['99:D', '131:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b8aad0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38754d90>]},
 'small_is_denorm': {'CDeps': [[[], [], ['rst']],
                               [[], [], ['rst'], ['enable']]],
                     'CLines': [[None, None, '90:C'],
                                [None, None, '90:C', '122:C']],
                     'Clocked': True,
                     'DDeps': [[], ['exponent_small']],
                     'DLines': ['104:D', '136:D'],
                     'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b8d290>,
                                     <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d3875ebd0>]},
 'small_is_nonzero': {'CDeps': [[[], [], ['rst']],
                                [[], [], ['rst'], ['enable']]],
                      'CLines': [[None, None, '90:C'],
                                 [None, None, '90:C', '122:C']],
                      'Clocked': True,
                      'DDeps': [[], ['exponent_small', 'mantissa_small']],
                      'DLines': ['107:D', '139:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b8d710>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d3875d5d0>]},
 'subtra_fraction_enable': {'CDeps': [],
                            'CLines': [],
                            'Clocked': False,
                            'DDeps': [['small_is_nonzero',
                                       'subtra_shift_nonzero']],
                            'DLines': ['75:D'],
                            'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f7d3877f950>]},
 'subtra_shift': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                  'CLines': [[None, None, '90:C'],
                             [None, None, '90:C', '122:C']],
                  'Clocked': True,
                  'DDeps': [[], ['subtrahend', 'exponent_diff']],
                  'DLines': ['111:D', '143:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b8dc90>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38751150>]},
 'subtra_shift_2': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [[]],
                    'DLines': ['76:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f7d3877fc90>]},
 'subtra_shift_3': {'CDeps': [[[], [], ['rst']],
                              [[], [], ['rst'], ['enable']]],
                    'CLines': [[None, None, '90:C'],
                               [None, None, '90:C', '122:C']],
                    'Clocked': True,
                    'DDeps': [[],
                              ['subtra_fraction_enable',
                               'subtra_shift_2',
                               'subtra_shift']],
                    'DLines': ['112:D', '144:D'],
                    'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b8de10>,
                                    <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38751390>]},
 'subtra_shift_nonzero': {'CDeps': [],
                          'CLines': [],
                          'Clocked': False,
                          'DDeps': [['subtra_shift']],
                          'DLines': ['74:D'],
                          'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f7d3877f610>]},
 'subtrahend': {'CDeps': [[[], [], ['rst']], [[], [], ['rst'], ['enable']]],
                'CLines': [[None, None, '90:C'],
                           [None, None, '90:C', '122:C']],
                'Clocked': True,
                'DDeps': [[], ['small_is_denorm', 'mantissa_small']],
                'DLines': ['110:D', '142:D'],
                'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d38b8db10>,
                                <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7d3875df10>]}}
