digraph "CFG for '_Z10reduceGmemPiS_j' function" {
	label="CFG for '_Z10reduceGmemPiS_j' function";

	Node0x4560800 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = zext i32 %11 to i64\l  %13 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %12\l  %14 = add i32 %11, %4\l  %15 = icmp ult i32 %14, %2\l  br i1 %15, label %16, label %122\l|{<s0>T|<s1>F}}"];
	Node0x4560800:s0 -> Node0x4561560;
	Node0x4560800:s1 -> Node0x4562870;
	Node0x4561560 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%16:\l16:                                               \l  %17 = icmp ugt i16 %9, 1023\l  %18 = icmp ult i32 %4, 512\l  %19 = select i1 %17, i1 %18, i1 false\l  br i1 %19, label %20, label %29\l|{<s0>T|<s1>F}}"];
	Node0x4561560:s0 -> Node0x4562c60;
	Node0x4561560:s1 -> Node0x4562cb0;
	Node0x4562c60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%20:\l20:                                               \l  %21 = add nuw nsw i32 %4, 512\l  %22 = zext i32 %21 to i64\l  %23 = getelementptr inbounds i32, i32 addrspace(1)* %13, i64 %22\l  %24 = load i32, i32 addrspace(1)* %23, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %25 = zext i32 %4 to i64\l  %26 = getelementptr inbounds i32, i32 addrspace(1)* %13, i64 %25\l  %27 = load i32, i32 addrspace(1)* %26, align 4, !tbaa !7, !amdgpu.noclobber\l... !6\l  %28 = add nsw i32 %27, %24\l  store i32 %28, i32 addrspace(1)* %26, align 4, !tbaa !7\l  br label %29\l}"];
	Node0x4562c60 -> Node0x4562cb0;
	Node0x4562cb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%29:\l29:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %30 = icmp ugt i16 %9, 511\l  %31 = icmp ult i32 %4, 256\l  %32 = select i1 %30, i1 %31, i1 false\l  br i1 %32, label %33, label %42\l|{<s0>T|<s1>F}}"];
	Node0x4562cb0:s0 -> Node0x45629b0;
	Node0x4562cb0:s1 -> Node0x4562a40;
	Node0x45629b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%33:\l33:                                               \l  %34 = add nuw nsw i32 %4, 256\l  %35 = zext i32 %34 to i64\l  %36 = getelementptr inbounds i32, i32 addrspace(1)* %13, i64 %35\l  %37 = load i32, i32 addrspace(1)* %36, align 4, !tbaa !7\l  %38 = zext i32 %4 to i64\l  %39 = getelementptr inbounds i32, i32 addrspace(1)* %13, i64 %38\l  %40 = load i32, i32 addrspace(1)* %39, align 4, !tbaa !7\l  %41 = add nsw i32 %40, %37\l  store i32 %41, i32 addrspace(1)* %39, align 4, !tbaa !7\l  br label %42\l}"];
	Node0x45629b0 -> Node0x4562a40;
	Node0x4562a40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%42:\l42:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %43 = icmp ugt i16 %9, 255\l  %44 = icmp ult i32 %4, 128\l  %45 = select i1 %43, i1 %44, i1 false\l  br i1 %45, label %46, label %55\l|{<s0>T|<s1>F}}"];
	Node0x4562a40:s0 -> Node0x4565110;
	Node0x4562a40:s1 -> Node0x4565160;
	Node0x4565110 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%46:\l46:                                               \l  %47 = add nuw nsw i32 %4, 128\l  %48 = zext i32 %47 to i64\l  %49 = getelementptr inbounds i32, i32 addrspace(1)* %13, i64 %48\l  %50 = load i32, i32 addrspace(1)* %49, align 4, !tbaa !7\l  %51 = zext i32 %4 to i64\l  %52 = getelementptr inbounds i32, i32 addrspace(1)* %13, i64 %51\l  %53 = load i32, i32 addrspace(1)* %52, align 4, !tbaa !7\l  %54 = add nsw i32 %53, %50\l  store i32 %54, i32 addrspace(1)* %52, align 4, !tbaa !7\l  br label %55\l}"];
	Node0x4565110 -> Node0x4565160;
	Node0x4565160 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%55:\l55:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %56 = icmp ugt i16 %9, 127\l  %57 = icmp ult i32 %4, 64\l  %58 = select i1 %56, i1 %57, i1 false\l  br i1 %58, label %59, label %68\l|{<s0>T|<s1>F}}"];
	Node0x4565160:s0 -> Node0x4565b60;
	Node0x4565160:s1 -> Node0x4565bb0;
	Node0x4565b60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%59:\l59:                                               \l  %60 = add nuw nsw i32 %4, 64\l  %61 = zext i32 %60 to i64\l  %62 = getelementptr inbounds i32, i32 addrspace(1)* %13, i64 %61\l  %63 = load i32, i32 addrspace(1)* %62, align 4, !tbaa !7\l  %64 = zext i32 %4 to i64\l  %65 = getelementptr inbounds i32, i32 addrspace(1)* %13, i64 %64\l  %66 = load i32, i32 addrspace(1)* %65, align 4, !tbaa !7\l  %67 = add nsw i32 %66, %63\l  store i32 %67, i32 addrspace(1)* %65, align 4, !tbaa !7\l  br label %68\l}"];
	Node0x4565b60 -> Node0x4565bb0;
	Node0x4565bb0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%68:\l68:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %69 = icmp ult i32 %4, 32\l  br i1 %69, label %70, label %116\l|{<s0>T|<s1>F}}"];
	Node0x4565bb0:s0 -> Node0x4566600;
	Node0x4565bb0:s1 -> Node0x4566650;
	Node0x4566600 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3c7b170",label="{%70:\l70:                                               \l  %71 = add nuw nsw i32 %4, 32\l  %72 = zext i32 %71 to i64\l  %73 = getelementptr inbounds i32, i32 addrspace(1)* %13, i64 %72\l  %74 = addrspacecast i32 addrspace(1)* %73 to i32*\l  %75 = load volatile i32, i32* %74, align 4, !tbaa !7\l  %76 = zext i32 %4 to i64\l  %77 = getelementptr inbounds i32, i32 addrspace(1)* %13, i64 %76\l  %78 = addrspacecast i32 addrspace(1)* %77 to i32*\l  %79 = load volatile i32, i32* %78, align 4, !tbaa !7\l  %80 = add nsw i32 %79, %75\l  store volatile i32 %80, i32* %78, align 4, !tbaa !7\l  %81 = add nuw nsw i32 %4, 16\l  %82 = zext i32 %81 to i64\l  %83 = getelementptr inbounds i32, i32 addrspace(1)* %13, i64 %82\l  %84 = addrspacecast i32 addrspace(1)* %83 to i32*\l  %85 = load volatile i32, i32* %84, align 4, !tbaa !7\l  %86 = load volatile i32, i32* %78, align 4, !tbaa !7\l  %87 = add nsw i32 %86, %85\l  store volatile i32 %87, i32* %78, align 4, !tbaa !7\l  %88 = add nuw nsw i32 %4, 8\l  %89 = zext i32 %88 to i64\l  %90 = getelementptr inbounds i32, i32 addrspace(1)* %13, i64 %89\l  %91 = addrspacecast i32 addrspace(1)* %90 to i32*\l  %92 = load volatile i32, i32* %91, align 4, !tbaa !7\l  %93 = load volatile i32, i32* %78, align 4, !tbaa !7\l  %94 = add nsw i32 %93, %92\l  store volatile i32 %94, i32* %78, align 4, !tbaa !7\l  %95 = add nuw nsw i32 %4, 4\l  %96 = zext i32 %95 to i64\l  %97 = getelementptr inbounds i32, i32 addrspace(1)* %13, i64 %96\l  %98 = addrspacecast i32 addrspace(1)* %97 to i32*\l  %99 = load volatile i32, i32* %98, align 4, !tbaa !7\l  %100 = load volatile i32, i32* %78, align 4, !tbaa !7\l  %101 = add nsw i32 %100, %99\l  store volatile i32 %101, i32* %78, align 4, !tbaa !7\l  %102 = add nuw nsw i32 %4, 2\l  %103 = zext i32 %102 to i64\l  %104 = getelementptr inbounds i32, i32 addrspace(1)* %13, i64 %103\l  %105 = addrspacecast i32 addrspace(1)* %104 to i32*\l  %106 = load volatile i32, i32* %105, align 4, !tbaa !7\l  %107 = load volatile i32, i32* %78, align 4, !tbaa !7\l  %108 = add nsw i32 %107, %106\l  store volatile i32 %108, i32* %78, align 4, !tbaa !7\l  %109 = add nuw nsw i32 %4, 1\l  %110 = zext i32 %109 to i64\l  %111 = getelementptr inbounds i32, i32 addrspace(1)* %13, i64 %110\l  %112 = addrspacecast i32 addrspace(1)* %111 to i32*\l  %113 = load volatile i32, i32* %112, align 4, !tbaa !7\l  %114 = load volatile i32, i32* %78, align 4, !tbaa !7\l  %115 = add nsw i32 %114, %113\l  store volatile i32 %115, i32* %78, align 4, !tbaa !7\l  br label %116\l}"];
	Node0x4566600 -> Node0x4566650;
	Node0x4566650 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%116:\l116:                                              \l  %117 = icmp eq i32 %4, 0\l  br i1 %117, label %118, label %122\l|{<s0>T|<s1>F}}"];
	Node0x4566650:s0 -> Node0x4568350;
	Node0x4566650:s1 -> Node0x4562870;
	Node0x4568350 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ead5c970",label="{%118:\l118:                                              \l  %119 = load i32, i32 addrspace(1)* %13, align 4, !tbaa !7\l  %120 = zext i32 %5 to i64\l  %121 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %120\l  store i32 %119, i32 addrspace(1)* %121, align 4, !tbaa !7\l  br label %122\l}"];
	Node0x4568350 -> Node0x4562870;
	Node0x4562870 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%122:\l122:                                              \l  ret void\l}"];
}
