// Seed: 141422983
module module_0 (
    output tri0 id_0,
    input wire id_1,
    input tri1 id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5,
    output tri id_6,
    output tri id_7,
    output tri0 id_8,
    input tri id_9,
    input uwire id_10,
    output tri1 id_11,
    input supply1 id_12,
    input tri0 id_13,
    input wor id_14,
    output wire id_15,
    input wire id_16,
    input uwire id_17,
    output wor id_18,
    input wor id_19
);
  assign {{id_13, id_3}, -1 | id_12, -1, id_1, -1} = id_12;
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd12
) (
    input supply0 id_0,
    output wor id_1,
    input supply0 _id_2
);
  logic [1 : id_2] id_4;
  localparam id_5 = -1;
  wire id_6;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0
  );
  assign id_6 = (id_0);
endmodule
