set verilog_files {\
	fwpic.v
}

set clk clock

set top_des_name fwpic

set dont_touch_module_name TSC
