

================================================================
== Vivado HLS Report for 'transfer_1'
================================================================
* Date:           Wed Mar 29 23:24:13 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_proj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         8|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       2|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     203|
|Register         |        -|      -|      20|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      20|     205|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2_io  |    or    |      0|  0|   2|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|   2|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  89|         18|    1|         18|
    |ap_sig_ioackin_m_axi_dma_ARREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_dma_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_dma_WREADY   |   9|          2|    1|          2|
    |dma_blk_n_AR                      |   9|          2|    1|          2|
    |dma_blk_n_AW                      |   9|          2|    1|          2|
    |dma_blk_n_B                       |   9|          2|    1|          2|
    |dma_blk_n_R                       |   9|          2|    1|          2|
    |dma_blk_n_W                       |   9|          2|    1|          2|
    |m_axi_dma_AWADDR                  |  21|          4|   32|        128|
    |m_axi_dma_WDATA                   |  21|          4|   32|        128|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 203|         42|   73|        290|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  17|   0|   17|          0|
    |ap_reg_ioackin_m_axi_dma_ARREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_dma_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_dma_WREADY   |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  20|   0|   20|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |  transfer.1  | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |  transfer.1  | return value |
|ap_start            |  in |    1| ap_ctrl_hs |  transfer.1  | return value |
|ap_done             | out |    1| ap_ctrl_hs |  transfer.1  | return value |
|ap_idle             | out |    1| ap_ctrl_hs |  transfer.1  | return value |
|ap_ready            | out |    1| ap_ctrl_hs |  transfer.1  | return value |
|m_axi_dma_AWVALID   | out |    1|    m_axi   |      dma     |    pointer   |
|m_axi_dma_AWREADY   |  in |    1|    m_axi   |      dma     |    pointer   |
|m_axi_dma_AWADDR    | out |   32|    m_axi   |      dma     |    pointer   |
|m_axi_dma_AWID      | out |    1|    m_axi   |      dma     |    pointer   |
|m_axi_dma_AWLEN     | out |   32|    m_axi   |      dma     |    pointer   |
|m_axi_dma_AWSIZE    | out |    3|    m_axi   |      dma     |    pointer   |
|m_axi_dma_AWBURST   | out |    2|    m_axi   |      dma     |    pointer   |
|m_axi_dma_AWLOCK    | out |    2|    m_axi   |      dma     |    pointer   |
|m_axi_dma_AWCACHE   | out |    4|    m_axi   |      dma     |    pointer   |
|m_axi_dma_AWPROT    | out |    3|    m_axi   |      dma     |    pointer   |
|m_axi_dma_AWQOS     | out |    4|    m_axi   |      dma     |    pointer   |
|m_axi_dma_AWREGION  | out |    4|    m_axi   |      dma     |    pointer   |
|m_axi_dma_AWUSER    | out |    1|    m_axi   |      dma     |    pointer   |
|m_axi_dma_WVALID    | out |    1|    m_axi   |      dma     |    pointer   |
|m_axi_dma_WREADY    |  in |    1|    m_axi   |      dma     |    pointer   |
|m_axi_dma_WDATA     | out |   32|    m_axi   |      dma     |    pointer   |
|m_axi_dma_WSTRB     | out |    4|    m_axi   |      dma     |    pointer   |
|m_axi_dma_WLAST     | out |    1|    m_axi   |      dma     |    pointer   |
|m_axi_dma_WID       | out |    1|    m_axi   |      dma     |    pointer   |
|m_axi_dma_WUSER     | out |    1|    m_axi   |      dma     |    pointer   |
|m_axi_dma_ARVALID   | out |    1|    m_axi   |      dma     |    pointer   |
|m_axi_dma_ARREADY   |  in |    1|    m_axi   |      dma     |    pointer   |
|m_axi_dma_ARADDR    | out |   32|    m_axi   |      dma     |    pointer   |
|m_axi_dma_ARID      | out |    1|    m_axi   |      dma     |    pointer   |
|m_axi_dma_ARLEN     | out |   32|    m_axi   |      dma     |    pointer   |
|m_axi_dma_ARSIZE    | out |    3|    m_axi   |      dma     |    pointer   |
|m_axi_dma_ARBURST   | out |    2|    m_axi   |      dma     |    pointer   |
|m_axi_dma_ARLOCK    | out |    2|    m_axi   |      dma     |    pointer   |
|m_axi_dma_ARCACHE   | out |    4|    m_axi   |      dma     |    pointer   |
|m_axi_dma_ARPROT    | out |    3|    m_axi   |      dma     |    pointer   |
|m_axi_dma_ARQOS     | out |    4|    m_axi   |      dma     |    pointer   |
|m_axi_dma_ARREGION  | out |    4|    m_axi   |      dma     |    pointer   |
|m_axi_dma_ARUSER    | out |    1|    m_axi   |      dma     |    pointer   |
|m_axi_dma_RVALID    |  in |    1|    m_axi   |      dma     |    pointer   |
|m_axi_dma_RREADY    | out |    1|    m_axi   |      dma     |    pointer   |
|m_axi_dma_RDATA     |  in |   32|    m_axi   |      dma     |    pointer   |
|m_axi_dma_RLAST     |  in |    1|    m_axi   |      dma     |    pointer   |
|m_axi_dma_RID       |  in |    1|    m_axi   |      dma     |    pointer   |
|m_axi_dma_RUSER     |  in |    1|    m_axi   |      dma     |    pointer   |
|m_axi_dma_RRESP     |  in |    2|    m_axi   |      dma     |    pointer   |
|m_axi_dma_BVALID    |  in |    1|    m_axi   |      dma     |    pointer   |
|m_axi_dma_BREADY    | out |    1|    m_axi   |      dma     |    pointer   |
|m_axi_dma_BRESP     |  in |    2|    m_axi   |      dma     |    pointer   |
|m_axi_dma_BID       |  in |    1|    m_axi   |      dma     |    pointer   |
|m_axi_dma_BUSER     |  in |    1|    m_axi   |      dma     |    pointer   |
|addr                |  in |   32|   ap_none  |     addr     |    scalar    |
+--------------------+-----+-----+------------+--------------+--------------+

