
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.040023                       # Number of seconds simulated
sim_ticks                                 40022967000                       # Number of ticks simulated
final_tick                                40022967000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 190553                       # Simulator instruction rate (inst/s)
host_op_rate                                   197880                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               52758123                       # Simulator tick rate (ticks/s)
host_mem_usage                                 685824                       # Number of bytes of host memory used
host_seconds                                   758.61                       # Real time elapsed on the host
sim_insts                                   144556145                       # Number of instructions simulated
sim_ops                                     150114053                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            20288                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            16896                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             9856                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data            99008                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst             9728                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data            99264                       # Number of bytes read from this memory
system.physmem.bytes_read::total               255040                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        20288                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         9856                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst         9728                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39872                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu0.inst               317                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data               264                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst               154                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data              1547                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst               152                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data              1551                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3985                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu0.inst              506909                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data              422158                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              246259                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data             2473780                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst              243060                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data             2480176                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 6372341                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst         506909                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         246259                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst         243060                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             996228                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst             506909                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data             422158                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             246259                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data            2473780                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst             243060                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data            2480176                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                6372341                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups               20001287                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         20000527                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              515                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            19999864                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               19999524                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.998300                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    241                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                51                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls               37892                       # Number of system calls
system.cpu0.numCycles                        40022968                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles              7320                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     100007600                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   20001287                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          19999765                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     40007407                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1236                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          149                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     1708                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  217                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          40015494                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.499324                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.501740                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   11438      0.03%      0.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     577      0.00%      0.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                19999327     49.98%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                20004152     49.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            40015494                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499745                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.498755                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                    6954                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 5012                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 40002363                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  721                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   444                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 318                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  181                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             100009464                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  434                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   444                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                    7537                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    528                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          1769                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 40002396                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2820                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             100008694                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                    16                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.SQFullEvents                  2671                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          100010193                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            460044827                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       100013895                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            100004249                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    5917                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                43                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            42                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1172                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            39998969                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           20002009                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads         19998192                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        19998166                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 100007193                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 63                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                100005502                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              288                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           3991                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        10265                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     40015494                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.499169                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.708383                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              11925      0.03%      0.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            5002320     12.50%     12.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           10000565     24.99%     37.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           25000684     62.48%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       40015494                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             40005056     40.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            39998636     40.00%     80.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           20001801     20.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             100005502                       # Type of FU issued
system.cpu0.iq.rate                          2.498703                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         240026751                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        100011321                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    100004811                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             100005486                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads        19998355                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1086                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           90                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          401                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   444                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    394                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  134                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          100007270                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              252                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             39998969                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            20002009                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                39                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    11                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            90                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect            92                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          264                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 356                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            100005076                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             39998540                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              423                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           14                       # number of nop insts executed
system.cpu0.iew.exec_refs                    60000224                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                20000091                       # Number of branches executed
system.cpu0.iew.exec_forward_branches             733                       # Number of forward branches executed
system.cpu0.iew.exec_backward_branches       19999081                       # Number of backward branches executed
system.cpu0.iew.exec_taken_forward_branches          260                       # Number of forward branches executed that is taken
system.cpu0.iew.exec_nottaken_forward_branches          473                       # Number of forward branches executed that is not taken
system.cpu0.iew.exec_taken_backward_branches     19998885                       # Number of backward branches executed that is taken
system.cpu0.iew.exec_nottaken_backward_branches          196                       # Number of backward branches executed that is not taken
system.cpu0.iew.exec_stores                  20001684                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.498692                       # Inst execution rate
system.cpu0.iew.wb_sent                     100004887                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    100004827                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 60000860                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 60010504                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.498686                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999839                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           4005                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              341                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     40014766                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.499159                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.581498                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        12720      0.03%      0.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     20000573     49.98%     50.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         1132      0.00%     50.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5001328     12.50%     62.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9999153     24.99%     87.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4999607     12.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           69      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          109      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           75      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     40014766                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           100000003                       # Number of instructions committed
system.cpu0.commit.committedOps             100003245                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      59999479                       # Number of memory references committed
system.cpu0.commit.loads                     39997875                       # Number of loads committed
system.cpu0.commit.membars                         24                       # Number of memory barriers committed
system.cpu0.commit.branches                  19999793                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 80003801                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 134                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        40003757     40.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       39997875     40.00%     80.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      20001604     20.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        100003245                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   75                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   140021784                       # The number of ROB reads
system.cpu0.rob.rob_writes                  200015252                       # The number of ROB writes
system.cpu0.timesIdled                            222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           7474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  100000003                       # Number of Instructions Simulated
system.cpu0.committedOps                    100003245                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400230                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400230                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.498565                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.498565                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               100007574                       # number of integer regfile reads
system.cpu0.int_regfile_writes               40004103                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      336                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                420010065                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                60001814                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               60980437                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    48                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               27                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          126.926345                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           39998791                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              150                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         266658.606667                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   126.926345                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.247903                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.247903                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          123                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          123                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.240234                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         80003556                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        80003556                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     19999888                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19999888                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     19999170                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      19999170                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           20                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           23                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     39999058                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        39999058                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     39999058                       # number of overall hits
system.cpu0.dcache.overall_hits::total       39999058                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          163                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          163                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2366                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2366                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2529                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2529                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2529                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2529                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      7941490                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      7941490                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    118774000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    118774000                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       133500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    126715490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    126715490                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    126715490                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    126715490                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     20000051                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20000051                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     20001536                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     20001536                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     40001587                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     40001587                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     40001587                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     40001587                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000008                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.130435                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000063                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000063                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 48720.797546                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48720.797546                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50200.338123                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50200.338123                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 50104.978252                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50104.978252                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 50104.978252                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50104.978252                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           11                       # number of writebacks
system.cpu0.dcache.writebacks::total               11                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           53                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2186                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2186                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2239                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2239                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2239                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2239                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          110                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          110                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          180                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          180                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          290                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          290                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          290                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          290                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      5289006                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      5289006                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      9946000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9946000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     15235006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     15235006                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     15235006                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     15235006                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000007                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000007                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 48081.872727                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 48081.872727                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 55255.555556                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 55255.555556                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 52534.503448                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52534.503448                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 52534.503448                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52534.503448                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               49                       # number of replacements
system.cpu0.icache.tags.tagsinuse          287.918855                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               1321                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              337                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             3.919881                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   287.918855                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.562342                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.562342                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          288                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          288                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses             3753                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses            3753                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         1321                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           1321                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         1321                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            1321                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         1321                       # number of overall hits
system.cpu0.icache.overall_hits::total           1321                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          387                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          387                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          387                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           387                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          387                       # number of overall misses
system.cpu0.icache.overall_misses::total          387                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     20674498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     20674498                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     20674498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     20674498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     20674498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     20674498                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         1708                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         1708                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         1708                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         1708                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         1708                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         1708                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.226581                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.226581                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.226581                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.226581                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.226581                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.226581                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 53422.475452                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53422.475452                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 53422.475452                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53422.475452                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 53422.475452                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53422.475452                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           50                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           50                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           50                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          337                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          337                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          337                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          337                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          337                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          337                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     17916502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     17916502                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     17916502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     17916502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     17916502                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     17916502                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.197307                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.197307                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.197307                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.197307                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.197307                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.197307                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 53164.694362                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53164.694362                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 53164.694362                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53164.694362                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 53164.694362                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53164.694362                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                8917044                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          6188137                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           690476                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             5049428                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                4526465                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            89.643124                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                1084151                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect            293743                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        39997537                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           7833401                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      42913290                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    8917044                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           5610616                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     31453706                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                1411696                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          405                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  7379962                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               155539                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          39993370                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.187774                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.363163                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                21269561     53.18%     53.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 2783296      6.96%     60.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3101766      7.76%     67.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12838747     32.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            39993370                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.222940                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.072898                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 5633082                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             19974438                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 12404346                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1279891                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                701613                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved              931762                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 4252                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              37221892                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 6551                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                701613                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 6571499                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1132175                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      18069379                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 12721132                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               797572                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              35364738                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                164522                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                   208                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands           43859713                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            161353115                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        37892148                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             30993615                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                12866079                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            672189                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        684251                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  2274101                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             6015049                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            3060683                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads           490938                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          202622                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  32105127                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             921612                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 28603811                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           132897                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        7754443                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     24089541                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved        103978                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     39993370                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.715214                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.069721                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           25275955     63.20%     63.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            5753922     14.39%     77.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4040590     10.10%     87.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4922903     12.31%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       39993370                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             20258366     70.82%     70.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               35274      0.12%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.95% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             5478270     19.15%     90.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            2831901      9.90%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              28603811                       # Type of FU issued
system.cpu1.iq.rate                          0.715139                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          97333888                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         40781406                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     27596745                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              28603811                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          177533                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      1477693                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          224                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       426368                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads       114522                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                701613                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 853816                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               359016                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           33026760                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           292585                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              6015049                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             3060683                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            659239                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                 48203                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           224                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        521914                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       197875                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              719789                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             28107573                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              5327760                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           496237                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           21                       # number of nop insts executed
system.cpu1.iew.exec_refs                     8085026                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 5444760                       # Number of branches executed
system.cpu1.iew.exec_forward_branches         2323916                       # Number of forward branches executed
system.cpu1.iew.exec_backward_branches        2008508                       # Number of backward branches executed
system.cpu1.iew.exec_taken_forward_branches       964673                       # Number of forward branches executed that is taken
system.cpu1.iew.exec_nottaken_forward_branches      1359243                       # Number of forward branches executed that is not taken
system.cpu1.iew.exec_taken_backward_branches      1259332                       # Number of backward branches executed that is taken
system.cpu1.iew.exec_nottaken_backward_branches       749176                       # Number of backward branches executed that is not taken
system.cpu1.iew.exec_stores                   2757266                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.702733                       # Inst execution rate
system.cpu1.iew.wb_sent                      27809665                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     27596745                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 14829325                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 25984581                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.689961                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.570697                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts        7754480                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         817634                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           686241                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     38623590                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.654323                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.396561                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     26547297     68.73%     68.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7040791     18.23%     86.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2115452      5.48%     92.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1017234      2.63%     95.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       592420      1.53%     96.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       259486      0.67%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       433816      1.12%     98.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       257867      0.67%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       359227      0.93%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     38623590                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            22555957                       # Number of instructions committed
system.cpu1.commit.committedOps              25272288                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       7171667                       # Number of memory references committed
system.cpu1.commit.loads                      4537352                       # Number of loads committed
system.cpu1.commit.membars                     237072                       # Number of memory barriers committed
system.cpu1.commit.branches                   5054200                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 21457576                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              532749                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18065354     71.48%     71.48% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          35267      0.14%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4537352     17.95%     89.58% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2634315     10.42%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25272288                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               359227                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    71093700                       # The number of ROB reads
system.cpu1.rob.rob_writes                   67431309                       # The number of ROB writes
system.cpu1.timesIdled                            383                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           4167                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       25430                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   22555957                       # Number of Instructions Simulated
system.cpu1.committedOps                     25272288                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.773258                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.773258                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.563934                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.563934                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                28343692                       # number of integer regfile reads
system.cpu1.int_regfile_writes               16407680                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                100904939                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                17039477                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               10664794                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               1297400                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements           112245                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          503.532335                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6772167                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           112757                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            60.059837                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle       3423126500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   503.532335                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.983462                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.983462                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          255                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         14672067                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        14672067                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      3930953                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3930953                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      1826267                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1826267                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       554115                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       554115                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data        77298                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        77298                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      5757220                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5757220                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      5757220                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5757220                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       342589                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       342589                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       237548                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       237548                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        79099                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        79099                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data       113503                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       113503                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       580137                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        580137                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       580137                       # number of overall misses
system.cpu1.dcache.overall_misses::total       580137                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   6095298282                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6095298282                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   8354896170                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   8354896170                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data   3044421642                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   3044421642                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data   2145654150                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   2145654150                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data     22453144                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     22453144                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  14450194452                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14450194452                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  14450194452                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14450194452                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      4273542                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4273542                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      2063815                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2063815                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       633214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       633214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       190801                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       190801                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      6337357                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6337357                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      6337357                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6337357                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.080165                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.080165                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.115101                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.115101                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.124917                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.124917                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.594876                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.594876                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.091542                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.091542                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.091542                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.091542                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 17791.868046                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 17791.868046                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 35171.401864                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 35171.401864                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 38488.750073                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38488.750073                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 18903.942187                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 18903.942187                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 24908.244866                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24908.244866                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 24908.244866                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24908.244866                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        86427                       # number of writebacks
system.cpu1.dcache.writebacks::total            86427                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        59256                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        59256                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       100781                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       100781                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        15178                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        15178                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       160037                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       160037                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       160037                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       160037                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       283333                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       283333                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       136767                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       136767                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data        63921                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        63921                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data       113503                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       113503                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       420100                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       420100                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       420100                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       420100                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   3271755801                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3271755801                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   4966402595                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4966402595                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data   2090759398                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2090759398                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data   1819071850                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   1819071850                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data     21036856                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     21036856                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   8238158396                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8238158396                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   8238158396                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8238158396                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.066299                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.066299                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.066269                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.066269                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.100947                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100947                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.594876                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.594876                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.066289                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.066289                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.066289                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.066289                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 11547.387000                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11547.387000                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 36312.872221                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 36312.872221                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 32708.490136                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32708.490136                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 16026.641146                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 16026.641146                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 19609.993801                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19609.993801                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 19609.993801                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19609.993801                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1914                       # number of replacements
system.cpu1.icache.tags.tagsinuse          361.792705                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7377326                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2283                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3231.417433                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   361.792705                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.706626                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.706626                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          369                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14762207                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14762207                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      7377326                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7377326                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      7377326                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7377326                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      7377326                       # number of overall hits
system.cpu1.icache.overall_hits::total        7377326                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         2636                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2636                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         2636                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2636                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         2636                       # number of overall misses
system.cpu1.icache.overall_misses::total         2636                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     47038453                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     47038453                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     47038453                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     47038453                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     47038453                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     47038453                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      7379962                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7379962                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      7379962                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7379962                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      7379962                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7379962                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000357                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000357                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000357                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000357                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000357                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000357                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 17844.633156                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17844.633156                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 17844.633156                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17844.633156                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 17844.633156                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17844.633156                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          353                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          353                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          353                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          353                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          353                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          353                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         2283                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2283                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         2283                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2283                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         2283                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2283                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     36475037                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     36475037                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     36475037                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     36475037                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     36475037                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     36475037                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000309                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000309                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000309                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000309                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000309                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000309                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 15976.801139                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15976.801139                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 15976.801139                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15976.801139                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 15976.801139                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15976.801139                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                9665178                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          6475381                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           781918                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             5363115                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                4790803                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            89.328739                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                1255060                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect            310477                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                        39997353                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           8031905                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      46075790                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                    9665178                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           6045863                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     31152976                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                1612844                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          497                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                  7465871                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               190257                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          39991801                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.284889                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.380651                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                20015356     50.05%     50.05% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2594930      6.49%     56.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3354436      8.39%     64.93% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                14027079     35.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            39991801                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.241645                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.151971                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 5834524                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             18839882                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 13357443                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              1157800                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                802152                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved             1071319                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                 4290                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              39514229                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 6590                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                802152                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 6855466                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                1350703                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles      16797537                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 13458334                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               727609                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              37246725                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                189911                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.SQFullEvents                   233                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands           45914669                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            169235899                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        39814106                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             30275566                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                15639098                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts            591332                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts        618765                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  2284884                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             6119550                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            3008185                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           396762                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          154446                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  33830681                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded             858567                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 28478221                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           453578                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        9850728                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     31759443                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved        151918                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     39991801                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.712101                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.977373                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           23758495     59.41%     59.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            6745305     16.87%     76.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6731087     16.83%     93.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2756914      6.89%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       39991801                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                2933187     44.70%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     1      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     44.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               2354711     35.89%     80.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite              1273577     19.41%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             20500408     71.99%     71.99% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               36126      0.13%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.11% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5321253     18.69%     90.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            2620434      9.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              28478221                       # Type of FU issued
system.cpu2.iq.rate                          0.712003                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                    6561476                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.230403                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         103963297                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         44541793                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     27548550                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              35039697                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads           48543                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      1822706                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         1817                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       546859                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        75357                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                802152                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                1055281                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               312048                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           34689273                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           325593                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              6119550                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             3008185                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts            573676                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                 39136                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          1817                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        593060                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       244924                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              837984                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             28020532                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              5154209                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           457689                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           25                       # number of nop insts executed
system.cpu2.iew.exec_refs                     7731570                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 5501563                       # Number of branches executed
system.cpu2.iew.exec_forward_branches         2464302                       # Number of forward branches executed
system.cpu2.iew.exec_backward_branches        1840823                       # Number of backward branches executed
system.cpu2.iew.exec_taken_forward_branches      1057705                       # Number of forward branches executed that is taken
system.cpu2.iew.exec_nottaken_forward_branches      1406597                       # Number of forward branches executed that is not taken
system.cpu2.iew.exec_taken_backward_branches      1056421                       # Number of backward branches executed that is taken
system.cpu2.iew.exec_nottaken_backward_branches       784402                       # Number of backward branches executed that is not taken
system.cpu2.iew.exec_stores                   2577361                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.700560                       # Inst execution rate
system.cpu2.iew.wb_sent                      27731063                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     27548550                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 15000849                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 27507276                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.688759                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.545341                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts        9850756                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls         706649                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           777648                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     38347319                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.647725                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.291143                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     25882993     67.50%     67.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      7159527     18.67%     86.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2267760      5.91%     92.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1289664      3.36%     95.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       625031      1.63%     97.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       465189      1.21%     98.29% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       311065      0.81%     99.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       186698      0.49%     99.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       159392      0.42%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     38347319                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            22000185                       # Number of instructions committed
system.cpu2.commit.committedOps              24838520                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       6758170                       # Number of memory references committed
system.cpu2.commit.loads                      4296844                       # Number of loads committed
system.cpu2.commit.membars                     245728                       # Number of memory barriers committed
system.cpu2.commit.branches                   4988572                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 21135081                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              552102                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18044228     72.65%     72.65% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          36122      0.15%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.79% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        4296844     17.30%     90.09% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2461326      9.91%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         24838520                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               159392                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    72582194                       # The number of ROB reads
system.cpu2.rob.rob_writes                   71027359                       # The number of ROB writes
system.cpu2.timesIdled                            797                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           5552                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       25614                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   22000185                       # Number of Instructions Simulated
system.cpu2.committedOps                     24838520                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.818046                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.818046                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.550041                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.550041                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                27834642                       # number of integer regfile reads
system.cpu2.int_regfile_writes               16622427                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 99717188                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                16454628                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               10402975                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               1031538                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements           115605                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          504.615861                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            6688770                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           116116                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            57.604206                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle       3467013500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   504.615861                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.985578                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.985578                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          257                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         14574256                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        14574256                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      4008500                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4008500                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      1798297                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1798297                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       429587                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       429587                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        87246                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        87246                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      5806797                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5806797                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      5806797                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5806797                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       370447                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       370447                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       219707                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       219707                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        81865                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        81865                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data       108222                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       108222                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       590154                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        590154                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       590154                       # number of overall misses
system.cpu2.dcache.overall_misses::total       590154                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   7012124737                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7012124737                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   7340634897                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   7340634897                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data   3012815993                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   3012815993                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data   1827756338                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   1827756338                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data     15799943                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total     15799943                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  14352759634                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14352759634                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  14352759634                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14352759634                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      4378947                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4378947                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      2018004                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2018004                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       511452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       511452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       195468                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       195468                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      6396951                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6396951                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      6396951                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6396951                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.084597                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.084597                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.108873                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.108873                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.160064                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.160064                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.553656                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.553656                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.092256                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.092256                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.092256                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.092256                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 18928.820417                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 18928.820417                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 33411.019663                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 33411.019663                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 36802.247517                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 36802.247517                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 16888.953614                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 16888.953614                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 24320.363217                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 24320.363217                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 24320.363217                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 24320.363217                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        88866                       # number of writebacks
system.cpu2.dcache.writebacks::total            88866                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        65990                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        65990                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data        91086                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        91086                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data        21866                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        21866                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       157076                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       157076                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       157076                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       157076                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       304457                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       304457                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data       128621                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       128621                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data        59999                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        59999                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data       108222                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       108222                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       433078                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       433078                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       433078                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       433078                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   3791148125                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3791148125                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   4482638051                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4482638051                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data   1788189383                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   1788189383                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data   1514945662                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   1514945662                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data     14109557                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total     14109557                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   8273786176                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8273786176                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   8273786176                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8273786176                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.069527                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.069527                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.063737                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.063737                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.117311                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.117311                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.553656                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.553656                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.067701                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.067701                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.067701                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.067701                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 12452.162785                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12452.162785                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 34851.525420                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 34851.525420                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 29803.653111                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29803.653111                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 13998.499954                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 13998.499954                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 19104.609738                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 19104.609738                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 19104.609738                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 19104.609738                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             5241                       # number of replacements
system.cpu2.icache.tags.tagsinuse          355.223883                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            7459502                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5604                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1331.103141                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   355.223883                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.693797                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.693797                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          363                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          363                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.708984                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         14937346                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        14937346                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      7459502                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7459502                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      7459502                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7459502                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      7459502                       # number of overall hits
system.cpu2.icache.overall_hits::total        7459502                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         6369                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6369                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         6369                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6369                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         6369                       # number of overall misses
system.cpu2.icache.overall_misses::total         6369                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    103704410                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    103704410                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    103704410                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    103704410                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    103704410                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    103704410                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      7465871                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7465871                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      7465871                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7465871                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      7465871                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7465871                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000853                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000853                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000853                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000853                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000853                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000853                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 16282.683310                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16282.683310                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 16282.683310                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16282.683310                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 16282.683310                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16282.683310                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          765                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          765                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          765                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          765                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          765                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          765                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         5604                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5604                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         5604                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5604                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         5604                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5604                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     79593577                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     79593577                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     79593577                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     79593577                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     79593577                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     79593577                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000751                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000751                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000751                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000751                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000751                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000751                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 14202.993754                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14202.993754                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 14202.993754                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14202.993754                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 14202.993754                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14202.993754                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  3747.086274                       # Cycle average of tags in use
system.l2.tags.total_refs                      374046                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3933                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     95.104500                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2771.604134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       316.903900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        79.067660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       151.544102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       142.936216                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       148.898793                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       136.131468                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.042291                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.002312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.002181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.002272                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.002077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.057176                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3933                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3932                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.060013                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    593030                       # Number of tag accesses
system.l2.tags.data_accesses                   593030                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  18                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  20                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                2092                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data               95690                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                5374                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data               98549                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  201743                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           175304                       # number of Writeback hits
system.l2.Writeback_hits::total                175304                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu1.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data                4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu1.data                37                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                 7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    44                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   18                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   20                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                 2092                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                95727                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                 5374                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                98556                       # number of demand (read+write) hits
system.l2.demand_hits::total                   201787                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  18                       # number of overall hits
system.l2.overall_hits::cpu0.data                  20                       # number of overall hits
system.l2.overall_hits::cpu1.inst                2092                       # number of overall hits
system.l2.overall_hits::cpu1.data               95727                       # number of overall hits
system.l2.overall_hits::cpu2.inst                5374                       # number of overall hits
system.l2.overall_hits::cpu2.data               98556                       # number of overall hits
system.l2.overall_hits::total                  201787                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               319                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                90                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               191                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data               146                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               230                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data               147                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1123                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu1.data          83455                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          75027                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             158482                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data        25925                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data        20374                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            46299                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             180                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data            1401                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data            1412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2993                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                319                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                270                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                191                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               1547                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                230                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data               1559                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4116                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               319                       # number of overall misses
system.l2.overall_misses::cpu0.data               270                       # number of overall misses
system.l2.overall_misses::cpu1.inst               191                       # number of overall misses
system.l2.overall_misses::cpu1.data              1547                       # number of overall misses
system.l2.overall_misses::cpu2.inst               230                       # number of overall misses
system.l2.overall_misses::cpu2.data              1559                       # number of overall misses
system.l2.overall_misses::total                  4116                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     17046500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      4858000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      9933000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data      7769000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst     11910000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data      7795500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        59312000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data      2589000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2589000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu1.data        53000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        53000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data      9585500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     74301500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     74866500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     158753500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     17046500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     14443500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      9933000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     82070500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst     11910000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     82662000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        218065500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     17046500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     14443500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      9933000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     82070500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst     11910000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     82662000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       218065500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             337                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             110                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst            2283                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data           95836                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst            5604                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data           98696                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              202866                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       175304                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            175304                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        83457                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        75031                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           158488                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data        25928                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data        20376                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          46304                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          1438                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          1419                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3037                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              337                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              290                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             2283                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data            97274                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst             5604                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           100115                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               205903                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             337                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             290                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            2283                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data           97274                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst            5604                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          100115                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              205903                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.946588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.818182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.083662                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.001523                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.041042                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.001489                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.005536                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.999976                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.999947                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999962                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.999884                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.999902                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999892                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.974270                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.995067                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.985512                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.946588                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.931034                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.083662                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.015904                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.041042                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.015572                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.019990                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.946588                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.931034                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.083662                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.015904                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.041042                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.015572                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.019990                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53437.304075                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 53977.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 52005.235602                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 53212.328767                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 51782.608696                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 53030.612245                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52815.672306                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data    31.022707                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total    16.336240                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu1.data     2.044359                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total     1.144733                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53252.777778                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53034.618130                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 53021.600567                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53041.597060                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53437.304075                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53494.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 52005.235602                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 53051.389787                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 51782.608696                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 53022.450289                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52979.956268                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53437.304075                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53494.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 52005.235602                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 53051.389787                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 51782.608696                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 53022.450289                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52979.956268                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             37                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             78                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                131                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              78                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 131                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             78                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                131                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          317                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           84                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst          154                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data          146                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst          152                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data          139                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              992                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data        83455                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data        75027                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        158482                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data        25925                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data        20374                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        46299                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          180                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data         1401                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data         1412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2993                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           317                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst           154                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data          1547                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst           152                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data          1551                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3985                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          317                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst          154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data         1547                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst          152                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data         1551                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3985                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     13009000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      3544500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      6272500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data      5950000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      6182000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data      5656500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     40614500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data   3382040276                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data   3040141398                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   6422181674                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data   1050311800                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data    825308676                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   1875620476                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data      7343000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     56795500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     57226500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    121365000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     13009000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     10887500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      6272500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     62745500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      6182000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     62883000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    161979500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     13009000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     10887500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      6272500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     62745500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      6182000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     62883000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    161979500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.940653                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.763636                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.067455                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.001523                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.027123                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.001408                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.004890                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.999976                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.999947                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999962                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.999884                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.999902                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999892                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.974270                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.995067                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.985512                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.940653                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.910345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.067455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.015904                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.027123                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.015492                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.019354                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.940653                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.910345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.067455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.015904                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.027123                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.015492                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.019354                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41037.854890                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42196.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40730.519481                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40753.424658                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 40671.052632                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40694.244604                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40942.036290                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40525.316350                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40520.631213                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40523.098358                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40513.473481                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40507.935408                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40511.036437                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40794.444444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 40539.257673                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 40528.682720                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40549.615770                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41037.854890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 41240.530303                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40730.519481                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 40559.469942                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 40671.052632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 40543.520309                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40647.302384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41037.854890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 41240.530303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40730.519481                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 40559.469942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 40671.052632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 40543.520309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40647.302384                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 992                       # Transaction distribution
system.membus.trans_dist::ReadResp                992                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           265280                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         220587                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          204781                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2993                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2993                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port       698618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 698618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port       255040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  255040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           281086                       # Total snoops (count)
system.membus.snoop_fanout::samples            489994                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  489994    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              489994                       # Request fanout histogram
system.membus.reqLayer0.occupancy           310986891                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          326657175                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq             720044                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            720044                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           175304                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          265286                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        220592                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         485878                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1133                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         1133                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3174                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3174                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4566                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       892292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        11208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       886897                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1796228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        21568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        19264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       146112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     11756864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       358656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     12094784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24397248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          799534                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1385533                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   5                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                1385533    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1385533                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          871104919                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            506498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            437994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3442963                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         650155000                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           8444423                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         668629222                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
