Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5ceda2c10fc04c478b7ea2093c00e590 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot imp_top_behav xil_defaultlib.imp_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <mig_7series_v4_2_traffic_gen_top> not found while processing module instance <u_traffic_gen_top> [C:/ddr_test/ddr_test/ddr_test.srcs/sources_1/ip/mig_7series_0/mig_7series_0/example_design/rtl/example_top.v:464]
ERROR: [VRFC 10-3180] cannot find port 'reset' on this module [C:/ddr_test/ddr_test/ddr_test.srcs/sources_1/new/imp_top.v:108]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
