
output/Debug/test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000006b8  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08000860  08000860  00010860  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000884  08000884  00020008  2**0
                  CONTENTS
  4 .ARM          00000000  08000884  08000884  00020008  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000884  08000884  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000018  08000884  08000884  00010884  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800089c  0800089c  0001089c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000008  20000000  080008a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000030  20000008  080008a8  00020008  2**2
                  ALLOC
 10 ._user_heap_stack 00000400  20000038  080008a8  00020038  2**0
                  ALLOC
 11 .ccmdata      00000000  10000000  10000000  00020008  2**0
                  CONTENTS
 12 .ccmbss       00000000  10000000  10000000  00020008  2**0
                  CONTENTS
 13 .bram         00000000  40024000  40024000  00020008  2**0
                  CONTENTS
 14 .ARM.attributes 00000030  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 15 .debug_info   00001e19  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00000944  00000000  00000000  00021e51  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_loc    000008fa  00000000  00000000  00022795  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_aranges 00000138  00000000  00000000  0002308f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_ranges 000001c8  00000000  00000000  000231c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  00018702  00000000  00000000  0002338f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line   00002103  00000000  00000000  0003ba91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_str    00088cd7  00000000  00000000  0003db94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .comment      00000049  00000000  00000000  000c686b  2**0
                  CONTENTS, READONLY
 24 .debug_frame  000002bc  00000000  00000000  000c68b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000008 	.word	0x20000008
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000848 	.word	0x08000848

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	2000000c 	.word	0x2000000c
 80001e4:	08000848 	.word	0x08000848

080001e8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <SystemInit+0x10>)
 80001ea:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80001ee:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80001f2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80001f6:	4770      	bx	lr
 80001f8:	e000ed00 	.word	0xe000ed00

080001fc <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80001fc:	4b22      	ldr	r3, [pc, #136]	; (8000288 <SystemCoreClockUpdate+0x8c>)
 80001fe:	689b      	ldr	r3, [r3, #8]
 8000200:	f003 030c 	and.w	r3, r3, #12

  switch (tmp)
 8000204:	2b04      	cmp	r3, #4
 8000206:	d014      	beq.n	8000232 <SystemCoreClockUpdate+0x36>
 8000208:	2b08      	cmp	r3, #8
 800020a:	d016      	beq.n	800023a <SystemCoreClockUpdate+0x3e>
 800020c:	b11b      	cbz	r3, 8000216 <SystemCoreClockUpdate+0x1a>

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      SystemCoreClock = pllvco/pllp;
      break;
    default:
      SystemCoreClock = HSI_VALUE;
 800020e:	4b1f      	ldr	r3, [pc, #124]	; (800028c <SystemCoreClockUpdate+0x90>)
 8000210:	4a1f      	ldr	r2, [pc, #124]	; (8000290 <SystemCoreClockUpdate+0x94>)
 8000212:	601a      	str	r2, [r3, #0]
      break;
 8000214:	e002      	b.n	800021c <SystemCoreClockUpdate+0x20>
      SystemCoreClock = HSI_VALUE;
 8000216:	4b1d      	ldr	r3, [pc, #116]	; (800028c <SystemCoreClockUpdate+0x90>)
 8000218:	4a1d      	ldr	r2, [pc, #116]	; (8000290 <SystemCoreClockUpdate+0x94>)
 800021a:	601a      	str	r2, [r3, #0]
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800021c:	4b1a      	ldr	r3, [pc, #104]	; (8000288 <SystemCoreClockUpdate+0x8c>)
 800021e:	689b      	ldr	r3, [r3, #8]
 8000220:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000224:	4a1b      	ldr	r2, [pc, #108]	; (8000294 <SystemCoreClockUpdate+0x98>)
 8000226:	5cd1      	ldrb	r1, [r2, r3]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000228:	4a18      	ldr	r2, [pc, #96]	; (800028c <SystemCoreClockUpdate+0x90>)
 800022a:	6813      	ldr	r3, [r2, #0]
 800022c:	40cb      	lsrs	r3, r1
 800022e:	6013      	str	r3, [r2, #0]
}
 8000230:	4770      	bx	lr
      SystemCoreClock = HSE_VALUE;
 8000232:	4b16      	ldr	r3, [pc, #88]	; (800028c <SystemCoreClockUpdate+0x90>)
 8000234:	4a18      	ldr	r2, [pc, #96]	; (8000298 <SystemCoreClockUpdate+0x9c>)
 8000236:	601a      	str	r2, [r3, #0]
      break;
 8000238:	e7f0      	b.n	800021c <SystemCoreClockUpdate+0x20>
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800023a:	4b13      	ldr	r3, [pc, #76]	; (8000288 <SystemCoreClockUpdate+0x8c>)
 800023c:	6859      	ldr	r1, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800023e:	685a      	ldr	r2, [r3, #4]
 8000240:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if (pllsource != 0)
 8000244:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
 8000248:	d013      	beq.n	8000272 <SystemCoreClockUpdate+0x76>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800024a:	4b13      	ldr	r3, [pc, #76]	; (8000298 <SystemCoreClockUpdate+0x9c>)
 800024c:	fbb3 f3f2 	udiv	r3, r3, r2
 8000250:	4a0d      	ldr	r2, [pc, #52]	; (8000288 <SystemCoreClockUpdate+0x8c>)
 8000252:	6852      	ldr	r2, [r2, #4]
 8000254:	f3c2 1288 	ubfx	r2, r2, #6, #9
 8000258:	fb02 f303 	mul.w	r3, r2, r3
      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800025c:	4a0a      	ldr	r2, [pc, #40]	; (8000288 <SystemCoreClockUpdate+0x8c>)
 800025e:	6852      	ldr	r2, [r2, #4]
 8000260:	f3c2 4201 	ubfx	r2, r2, #16, #2
 8000264:	3201      	adds	r2, #1
 8000266:	0052      	lsls	r2, r2, #1
      SystemCoreClock = pllvco/pllp;
 8000268:	fbb3 f3f2 	udiv	r3, r3, r2
 800026c:	4a07      	ldr	r2, [pc, #28]	; (800028c <SystemCoreClockUpdate+0x90>)
 800026e:	6013      	str	r3, [r2, #0]
      break;
 8000270:	e7d4      	b.n	800021c <SystemCoreClockUpdate+0x20>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8000272:	4b07      	ldr	r3, [pc, #28]	; (8000290 <SystemCoreClockUpdate+0x94>)
 8000274:	fbb3 f3f2 	udiv	r3, r3, r2
 8000278:	4a03      	ldr	r2, [pc, #12]	; (8000288 <SystemCoreClockUpdate+0x8c>)
 800027a:	6852      	ldr	r2, [r2, #4]
 800027c:	f3c2 1288 	ubfx	r2, r2, #6, #9
 8000280:	fb02 f303 	mul.w	r3, r2, r3
 8000284:	e7ea      	b.n	800025c <SystemCoreClockUpdate+0x60>
 8000286:	bf00      	nop
 8000288:	40023800 	.word	0x40023800
 800028c:	20000000 	.word	0x20000000
 8000290:	00f42400 	.word	0x00f42400
 8000294:	08000874 	.word	0x08000874
 8000298:	007a1200 	.word	0x007a1200

0800029c <sys_clk_update>:


__CONSTRUCTOR
__FORCE_INLINE
void sys_clk_update(void)
{
 800029c:	b508      	push	{r3, lr}
    SystemCoreClockUpdate();
 800029e:	f7ff ffad 	bl	80001fc <SystemCoreClockUpdate>
    delay_init();
 80002a2:	f000 fa89 	bl	80007b8 <delay_init>
}
 80002a6:	bd08      	pop	{r3, pc}

080002a8 <main>:
#include "delay.h"
#include "gpio.h"
#include "rcc.h"

int main(void)
{
 80002a8:	b508      	push	{r3, lr}
 */
__FORCE_INLINE void rcc_pll_param_cpte_set(uint8_t pll_clk_out, 
    rcc_pllclk_t pll_clk_in
)
{
    rcc_pll_param_cpte(pll_clk_out, pll_clk_in);
 80002aa:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80002ae:	2064      	movs	r0, #100	; 0x64
 80002b0:	f000 f95e 	bl	8000570 <rcc_pll_param_cpte>
    rcc_pll_param_clr();
 80002b4:	f000 f9fa 	bl	80006ac <rcc_pll_param_clr>
    rcc_pll_param_set();
 80002b8:	f000 f9d6 	bl	8000668 <rcc_pll_param_set>
    rcc_pll_param_cpte_set(100, RCC_PLLCLK_HSE);
    rcc_sysclk_select(RCC_SYSCLK_PLL | RCC_SYSCLK_HSE);
 80002bc:	480e      	ldr	r0, [pc, #56]	; (80002f8 <main+0x50>)
 80002be:	f000 f8c1 	bl	8000444 <rcc_sysclk_select>
 * ...
 * @endcode
 */
__FORCE_INLINE void rcc_clk_en_ahb1(rcc_ahb1_t mask)
{
    RCC->AHB1ENR |= mask;
 80002c2:	4a0e      	ldr	r2, [pc, #56]	; (80002fc <main+0x54>)
 80002c4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80002c6:	f043 0301 	orr.w	r3, r3, #1
 80002ca:	6313      	str	r3, [r2, #48]	; 0x30
    gpio_clock_en(GPIOA_RCC);
    gpio_config_mode(GPIOA, GPIO_MODE_OUTPUT, GPIO_IO6);
 80002cc:	4c0c      	ldr	r4, [pc, #48]	; (8000300 <main+0x58>)
 80002ce:	2240      	movs	r2, #64	; 0x40
 80002d0:	2101      	movs	r1, #1
 80002d2:	4620      	mov	r0, r4
 80002d4:	f000 f863 	bl	800039e <gpio_config_mode>
    gpio_config_speed(GPIOA, GPIO_SPEED_VHIGH, GPIO_IO6);
 80002d8:	2240      	movs	r2, #64	; 0x40
 80002da:	2103      	movs	r1, #3
 80002dc:	4620      	mov	r0, r4
 80002de:	f000 f884 	bl	80003ea <gpio_config_speed>
 * ...
 * @endcode
 */
__FORCE_INLINE void gpio_port_tgl (GPIO_TypeDef *gpio, gpio_io_t mask)
{
    gpio->ODR ^= mask;
 80002e2:	4a07      	ldr	r2, [pc, #28]	; (8000300 <main+0x58>)
 80002e4:	6953      	ldr	r3, [r2, #20]
 80002e6:	f083 0340 	eor.w	r3, r3, #64	; 0x40
 80002ea:	6153      	str	r3, [r2, #20]
    
    while (1)
    {
        gpio_port_tgl(GPIOA, GPIO_IO6);
        delay_ms(273);
 80002ec:	f240 1011 	movw	r0, #273	; 0x111
 80002f0:	f000 fa7a 	bl	80007e8 <delay_ms>
    while (1)
 80002f4:	e7f5      	b.n	80002e2 <main+0x3a>
 80002f6:	bf00      	nop
 80002f8:	01010000 	.word	0x01010000
 80002fc:	40023800 	.word	0x40023800
 8000300:	40020000 	.word	0x40020000

08000304 <Reset_Handler>:
 8000304:	4817      	ldr	r0, [pc, #92]	; (8000364 <LoopForever+0x4>)
 8000306:	4685      	mov	sp, r0
 8000308:	f7ff ff6e 	bl	80001e8 <SystemInit>
 800030c:	4816      	ldr	r0, [pc, #88]	; (8000368 <LoopForever+0x8>)
 800030e:	4917      	ldr	r1, [pc, #92]	; (800036c <LoopForever+0xc>)
 8000310:	4a17      	ldr	r2, [pc, #92]	; (8000370 <LoopForever+0x10>)
 8000312:	2300      	movs	r3, #0
 8000314:	e002      	b.n	800031c <LoopCopyDataInit>

08000316 <CopyDataInit>:
 8000316:	58d4      	ldr	r4, [r2, r3]
 8000318:	50c4      	str	r4, [r0, r3]
 800031a:	3304      	adds	r3, #4

0800031c <LoopCopyDataInit>:
 800031c:	18c4      	adds	r4, r0, r3
 800031e:	428c      	cmp	r4, r1
 8000320:	d3f9      	bcc.n	8000316 <CopyDataInit>
 8000322:	4a14      	ldr	r2, [pc, #80]	; (8000374 <LoopForever+0x14>)
 8000324:	4c14      	ldr	r4, [pc, #80]	; (8000378 <LoopForever+0x18>)
 8000326:	2300      	movs	r3, #0
 8000328:	e001      	b.n	800032e <LoopFillZerobss>

0800032a <FillZerobss>:
 800032a:	6013      	str	r3, [r2, #0]
 800032c:	3204      	adds	r2, #4

0800032e <LoopFillZerobss>:
 800032e:	42a2      	cmp	r2, r4
 8000330:	d3fb      	bcc.n	800032a <FillZerobss>
 8000332:	4812      	ldr	r0, [pc, #72]	; (800037c <LoopForever+0x1c>)
 8000334:	4912      	ldr	r1, [pc, #72]	; (8000380 <LoopForever+0x20>)
 8000336:	4a13      	ldr	r2, [pc, #76]	; (8000384 <LoopForever+0x24>)
 8000338:	2300      	movs	r3, #0
 800033a:	e002      	b.n	8000342 <LoopCopyCCMDataInit>

0800033c <CopyCCMDataInit>:
 800033c:	58d4      	ldr	r4, [r2, r3]
 800033e:	50c4      	str	r4, [r0, r3]
 8000340:	3304      	adds	r3, #4

08000342 <LoopCopyCCMDataInit>:
 8000342:	18c4      	adds	r4, r0, r3
 8000344:	428c      	cmp	r4, r1
 8000346:	d3f9      	bcc.n	800033c <CopyCCMDataInit>
 8000348:	4a0f      	ldr	r2, [pc, #60]	; (8000388 <LoopForever+0x28>)
 800034a:	4c10      	ldr	r4, [pc, #64]	; (800038c <LoopForever+0x2c>)
 800034c:	2300      	movs	r3, #0
 800034e:	e001      	b.n	8000354 <LoopFillZeroCCMbss>

08000350 <FillZeroCCMbss>:
 8000350:	6013      	str	r3, [r2, #0]
 8000352:	3204      	adds	r2, #4

08000354 <LoopFillZeroCCMbss>:
 8000354:	42a2      	cmp	r2, r4
 8000356:	d3fb      	bcc.n	8000350 <FillZeroCCMbss>
 8000358:	f000 fa52 	bl	8000800 <__libc_init_array>
 800035c:	f7ff ffa4 	bl	80002a8 <main>

08000360 <LoopForever>:
 8000360:	e7fe      	b.n	8000360 <LoopForever>
 8000362:	0000      	.short	0x0000
 8000364:	20020000 	.word	0x20020000
 8000368:	20000000 	.word	0x20000000
 800036c:	20000008 	.word	0x20000008
 8000370:	080008a0 	.word	0x080008a0
 8000374:	20000008 	.word	0x20000008
 8000378:	20000038 	.word	0x20000038
 800037c:	10000000 	.word	0x10000000
 8000380:	10000000 	.word	0x10000000
 8000384:	080008a8 	.word	0x080008a8
 8000388:	10000000 	.word	0x10000000
 800038c:	10000000 	.word	0x10000000

08000390 <ADC_IRQHandler>:
 8000390:	e7fe      	b.n	8000390 <ADC_IRQHandler>

08000392 <sys_clk_update>:


__CONSTRUCTOR
__FORCE_INLINE
void sys_clk_update(void)
{
 8000392:	b508      	push	{r3, lr}
    SystemCoreClockUpdate();
 8000394:	f7ff ff32 	bl	80001fc <SystemCoreClockUpdate>
    delay_init();
 8000398:	f000 fa0e 	bl	80007b8 <delay_init>
}
 800039c:	bd08      	pop	{r3, pc}

0800039e <gpio_config_mode>:
/* Individual Modder configurator */
void gpio_config_mode (GPIO_TypeDef *gpio, gpio_mode_t mode, gpio_io_t mask)
{
    /* Enable desired gpio mode [\mode] to each IO moder configurator
       masked [\mask] of GPIO [\gpio] */
    for (uint8_t bit = 0; bit < 32; bit += 2) {
 800039e:	2300      	movs	r3, #0
 80003a0:	e005      	b.n	80003ae <gpio_config_mode+0x10>
            gpio->MODER &= ~(0x3 << bit);
            gpio->MODER |= mode << bit;
        }
        mask >>= 1;
    }
}
 80003a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80003a6:	4770      	bx	lr
        mask >>= 1;
 80003a8:	0852      	lsrs	r2, r2, #1
    for (uint8_t bit = 0; bit < 32; bit += 2) {
 80003aa:	3302      	adds	r3, #2
 80003ac:	b2db      	uxtb	r3, r3
 80003ae:	2b1f      	cmp	r3, #31
 80003b0:	d81a      	bhi.n	80003e8 <gpio_config_mode+0x4a>
        if (mask & 0x1) {
 80003b2:	f012 0f01 	tst.w	r2, #1
 80003b6:	d0f7      	beq.n	80003a8 <gpio_config_mode+0xa>
{
 80003b8:	b410      	push	{r4}
            gpio->MODER &= ~(0x3 << bit);
 80003ba:	6804      	ldr	r4, [r0, #0]
 80003bc:	f04f 0c03 	mov.w	ip, #3
 80003c0:	fa0c fc03 	lsl.w	ip, ip, r3
 80003c4:	ea24 040c 	bic.w	r4, r4, ip
 80003c8:	6004      	str	r4, [r0, #0]
            gpio->MODER |= mode << bit;
 80003ca:	6804      	ldr	r4, [r0, #0]
 80003cc:	fa01 fc03 	lsl.w	ip, r1, r3
 80003d0:	ea44 040c 	orr.w	r4, r4, ip
 80003d4:	6004      	str	r4, [r0, #0]
        mask >>= 1;
 80003d6:	0852      	lsrs	r2, r2, #1
    for (uint8_t bit = 0; bit < 32; bit += 2) {
 80003d8:	3302      	adds	r3, #2
 80003da:	b2db      	uxtb	r3, r3
 80003dc:	2b1f      	cmp	r3, #31
 80003de:	d8e0      	bhi.n	80003a2 <gpio_config_mode+0x4>
        if (mask & 0x1) {
 80003e0:	f012 0f01 	tst.w	r2, #1
 80003e4:	d0f7      	beq.n	80003d6 <gpio_config_mode+0x38>
 80003e6:	e7e8      	b.n	80003ba <gpio_config_mode+0x1c>
 80003e8:	4770      	bx	lr

080003ea <gpio_config_speed>:
/* Individual Modder configurator */
void gpio_config_speed (GPIO_TypeDef *gpio, gpio_speed_t speed, gpio_io_t mask)
{
    /* Enable desired gpio speed [\speed] to each masked [\mask] IO moder 
       configurator on target GPIO_OSPEEDR register [\gpio] */
    for (uint8_t bit = 0; bit < 32; bit += 2) {
 80003ea:	2300      	movs	r3, #0
 80003ec:	e005      	b.n	80003fa <gpio_config_speed+0x10>
            gpio->OSPEEDR &= ~(0x3 << bit);
            gpio->OSPEEDR |= speed << bit;
        }
        mask >>= 1;
    }
}
 80003ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80003f2:	4770      	bx	lr
        mask >>= 1;
 80003f4:	0852      	lsrs	r2, r2, #1
    for (uint8_t bit = 0; bit < 32; bit += 2) {
 80003f6:	3302      	adds	r3, #2
 80003f8:	b2db      	uxtb	r3, r3
 80003fa:	2b1f      	cmp	r3, #31
 80003fc:	d81a      	bhi.n	8000434 <gpio_config_speed+0x4a>
        if (mask & 0x1) {
 80003fe:	f012 0f01 	tst.w	r2, #1
 8000402:	d0f7      	beq.n	80003f4 <gpio_config_speed+0xa>
{
 8000404:	b410      	push	{r4}
            gpio->OSPEEDR &= ~(0x3 << bit);
 8000406:	6884      	ldr	r4, [r0, #8]
 8000408:	f04f 0c03 	mov.w	ip, #3
 800040c:	fa0c fc03 	lsl.w	ip, ip, r3
 8000410:	ea24 040c 	bic.w	r4, r4, ip
 8000414:	6084      	str	r4, [r0, #8]
            gpio->OSPEEDR |= speed << bit;
 8000416:	6884      	ldr	r4, [r0, #8]
 8000418:	fa01 fc03 	lsl.w	ip, r1, r3
 800041c:	ea44 040c 	orr.w	r4, r4, ip
 8000420:	6084      	str	r4, [r0, #8]
        mask >>= 1;
 8000422:	0852      	lsrs	r2, r2, #1
    for (uint8_t bit = 0; bit < 32; bit += 2) {
 8000424:	3302      	adds	r3, #2
 8000426:	b2db      	uxtb	r3, r3
 8000428:	2b1f      	cmp	r3, #31
 800042a:	d8e0      	bhi.n	80003ee <gpio_config_speed+0x4>
        if (mask & 0x1) {
 800042c:	f012 0f01 	tst.w	r2, #1
 8000430:	d0f7      	beq.n	8000422 <gpio_config_speed+0x38>
 8000432:	e7e8      	b.n	8000406 <gpio_config_speed+0x1c>
 8000434:	4770      	bx	lr

08000436 <sys_clk_update>:
{
 8000436:	b508      	push	{r3, lr}
    SystemCoreClockUpdate();
 8000438:	f7ff fee0 	bl	80001fc <SystemCoreClockUpdate>
    delay_init();
 800043c:	f000 f9bc 	bl	80007b8 <delay_init>
}
 8000440:	bd08      	pop	{r3, pc}
	...

08000444 <rcc_sysclk_select>:
static struct pll_s pll_parameters;

uint32_t system_clk = HSI_VALUE;

void rcc_sysclk_select(rcc_sysclk_t source)
{
 8000444:	b570      	push	{r4, r5, r6, lr}
 8000446:	b086      	sub	sp, #24
 8000448:	4604      	mov	r4, r0
    uint32_t RCC_CR_BIT_RD = 0; /* Target ready bit on RCC_CR register */
    uint32_t pll_request;
    uint32_t cfgr_switch;
    uint32_t cfgr_ready;

    const uint32_t APB_PRESCALER[] = {
 800044a:	f10d 0c04 	add.w	ip, sp, #4
 800044e:	4d41      	ldr	r5, [pc, #260]	; (8000554 <rcc_sysclk_select+0x110>)
 8000450:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000452:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000456:	682b      	ldr	r3, [r5, #0]
 8000458:	f8cc 3000 	str.w	r3, [ip]
        0x110,
        0x111
    };

    /* Separe PLL request on */
    pll_request = source & RCC_CR_PLLON;
 800045c:	f004 7680 	and.w	r6, r4, #16777216	; 0x1000000
    source &= ~RCC_CR_PLLON;
 8000460:	f024 7080 	bic.w	r0, r4, #16777216	; 0x1000000
    
    switch (source)
 8000464:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
 8000468:	d05d      	beq.n	8000526 <rcc_sysclk_select+0xe2>
        cfgr_switch = 1;
        break;
    case RCC_SYSCLK_HSI:
    default:
        RCC_CR_BIT_RD = RCC_CR_HSIRDY;
        cfgr_switch = 0;
 800046a:	2500      	movs	r5, #0
        RCC_CR_BIT_RD = RCC_CR_HSIRDY;
 800046c:	2202      	movs	r2, #2
        break;
    }
    /* Power on the target clock (HSI or HSE) */
    RCC->CR |= source;
 800046e:	493a      	ldr	r1, [pc, #232]	; (8000558 <rcc_sysclk_select+0x114>)
 8000470:	680b      	ldr	r3, [r1, #0]
 8000472:	4303      	orrs	r3, r0
 8000474:	600b      	str	r3, [r1, #0]
    /* Wait for stable target clock (rdy flag == 1) */
    while ((RCC->CR & RCC_CR_BIT_RD) == 0);
 8000476:	4b38      	ldr	r3, [pc, #224]	; (8000558 <rcc_sysclk_select+0x114>)
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	4213      	tst	r3, r2
 800047c:	d0fb      	beq.n	8000476 <rcc_sysclk_select+0x32>
    /* Verify PLL target and power on it if required */
    if(pll_request)
 800047e:	2e00      	cmp	r6, #0
 8000480:	d055      	beq.n	800052e <rcc_sysclk_select+0xea>
    {
        cfgr_switch = 2;
        RCC->CR |= pll_request;
 8000482:	4a35      	ldr	r2, [pc, #212]	; (8000558 <rcc_sysclk_select+0x114>)
 8000484:	6813      	ldr	r3, [r2, #0]
 8000486:	431e      	orrs	r6, r3
 8000488:	6016      	str	r6, [r2, #0]
        /* Wait for stable pll clock (rdy flag == 1) */
        while ((RCC->CR & RCC_CR_PLLRDY) == 0);
 800048a:	4b33      	ldr	r3, [pc, #204]	; (8000558 <rcc_sysclk_select+0x114>)
 800048c:	681b      	ldr	r3, [r3, #0]
 800048e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000492:	d0fa      	beq.n	800048a <rcc_sysclk_select+0x46>
        /* Set maximus AHB/APB bus clocks */
        RCC->CFGR &= ~((0x7 << RCC_CFGR_PPRE2_Pos) | (0x7 << RCC_CFGR_PPRE1_Pos) 
 8000494:	4930      	ldr	r1, [pc, #192]	; (8000558 <rcc_sysclk_select+0x114>)
 8000496:	688b      	ldr	r3, [r1, #8]
 8000498:	f423 437c 	bic.w	r3, r3, #64512	; 0xfc00
 800049c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80004a0:	608b      	str	r3, [r1, #8]
            | (0xF << RCC_CFGR_HPRE_Pos));
        RCC->CFGR |= (APB_PRESCALER[pll_parameters.ppre2] << RCC_CFGR_PPRE2_Pos)
 80004a2:	688d      	ldr	r5, [r1, #8]
 80004a4:	482d      	ldr	r0, [pc, #180]	; (800055c <rcc_sysclk_select+0x118>)
 80004a6:	78c3      	ldrb	r3, [r0, #3]
 80004a8:	f003 0307 	and.w	r3, r3, #7
 80004ac:	aa06      	add	r2, sp, #24
 80004ae:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80004b2:	f853 6c14 	ldr.w	r6, [r3, #-20]
            | (APB_PRESCALER[pll_parameters.ppre1] << RCC_CFGR_PPRE1_Pos);
 80004b6:	7882      	ldrb	r2, [r0, #2]
 80004b8:	0952      	lsrs	r2, r2, #5
 80004ba:	ab06      	add	r3, sp, #24
 80004bc:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 80004c0:	f852 3c14 	ldr.w	r3, [r2, #-20]
 80004c4:	029b      	lsls	r3, r3, #10
 80004c6:	ea43 3346 	orr.w	r3, r3, r6, lsl #13
        RCC->CFGR |= (APB_PRESCALER[pll_parameters.ppre2] << RCC_CFGR_PPRE2_Pos)
 80004ca:	432b      	orrs	r3, r5
 80004cc:	608b      	str	r3, [r1, #8]
        break;
    case 1:
        system_clk = HSE_VALUE;
        break;
    case 2:
        system_clk = pll_parameters.freq_o;
 80004ce:	6842      	ldr	r2, [r0, #4]
 80004d0:	4b23      	ldr	r3, [pc, #140]	; (8000560 <rcc_sysclk_select+0x11c>)
 80004d2:	601a      	str	r2, [r3, #0]
        break;
 80004d4:	2502      	movs	r5, #2
        break;
    }

    /* Referer to Relation between CPU clock frequency and Flash memory read 
       time [increasing/decreasing the CPU Freq.] pag. 81 - Refrence Manual*/
    if (system_clk > SystemCoreClock)
 80004d6:	4b22      	ldr	r3, [pc, #136]	; (8000560 <rcc_sysclk_select+0x11c>)
 80004d8:	6818      	ldr	r0, [r3, #0]
 80004da:	4b22      	ldr	r3, [pc, #136]	; (8000564 <rcc_sysclk_select+0x120>)
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	4298      	cmp	r0, r3
 80004e0:	d831      	bhi.n	8000546 <rcc_sysclk_select+0x102>
    {
        flash_acr_config_auto(system_clk);
    }

    cfgr_ready = (cfgr_switch<<RCC_CFGR_SWS_Pos);
 80004e2:	00aa      	lsls	r2, r5, #2
    /* Switch clock from system */
    RCC->CFGR &= ~0x3; RCC->CFGR |= cfgr_switch;
 80004e4:	4b1c      	ldr	r3, [pc, #112]	; (8000558 <rcc_sysclk_select+0x114>)
 80004e6:	6899      	ldr	r1, [r3, #8]
 80004e8:	f021 0103 	bic.w	r1, r1, #3
 80004ec:	6099      	str	r1, [r3, #8]
 80004ee:	6899      	ldr	r1, [r3, #8]
 80004f0:	430d      	orrs	r5, r1
 80004f2:	609d      	str	r5, [r3, #8]
    /* Wait for the system complete the switch */
    while ((RCC->CFGR & cfgr_ready) != cfgr_ready);
 80004f4:	4b18      	ldr	r3, [pc, #96]	; (8000558 <rcc_sysclk_select+0x114>)
 80004f6:	689b      	ldr	r3, [r3, #8]
 80004f8:	ea32 0303 	bics.w	r3, r2, r3
 80004fc:	d1fa      	bne.n	80004f4 <rcc_sysclk_select+0xb0>

    if (system_clk < SystemCoreClock)
 80004fe:	4b18      	ldr	r3, [pc, #96]	; (8000560 <rcc_sysclk_select+0x11c>)
 8000500:	6818      	ldr	r0, [r3, #0]
 8000502:	4b18      	ldr	r3, [pc, #96]	; (8000564 <rcc_sysclk_select+0x120>)
 8000504:	681b      	ldr	r3, [r3, #0]
 8000506:	4298      	cmp	r0, r3
 8000508:	d320      	bcc.n	800054c <rcc_sysclk_select+0x108>
    SystemCoreClockUpdate();
 800050a:	f7ff fe77 	bl	80001fc <SystemCoreClockUpdate>
    delay_init();
 800050e:	f000 f953 	bl	80007b8 <delay_init>
    }

    /* Update the internal monitor clock variable */
    sys_clk_update();
    /* Shutdown the other source clocks */
    RCC->CR &= ((RCC_CR_PLLON | RCC_CR_HSEON| RCC_CR_HSION) & (source | pll_request));
 8000512:	4b11      	ldr	r3, [pc, #68]	; (8000558 <rcc_sysclk_select+0x114>)
 8000514:	6818      	ldr	r0, [r3, #0]
 8000516:	4004      	ands	r4, r0
 8000518:	f004 3401 	and.w	r4, r4, #16843009	; 0x1010101
 800051c:	f424 7480 	bic.w	r4, r4, #256	; 0x100
 8000520:	601c      	str	r4, [r3, #0]
}
 8000522:	b006      	add	sp, #24
 8000524:	bd70      	pop	{r4, r5, r6, pc}
        cfgr_switch = 1;
 8000526:	2501      	movs	r5, #1
        RCC_CR_BIT_RD = RCC_CR_HSERDY;
 8000528:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800052c:	e79f      	b.n	800046e <rcc_sysclk_select+0x2a>
    switch (cfgr_switch)
 800052e:	2d01      	cmp	r5, #1
 8000530:	d005      	beq.n	800053e <rcc_sysclk_select+0xfa>
 8000532:	2d00      	cmp	r5, #0
 8000534:	d1cf      	bne.n	80004d6 <rcc_sysclk_select+0x92>
        system_clk = HSI_VALUE;
 8000536:	4b0a      	ldr	r3, [pc, #40]	; (8000560 <rcc_sysclk_select+0x11c>)
 8000538:	4a0b      	ldr	r2, [pc, #44]	; (8000568 <rcc_sysclk_select+0x124>)
 800053a:	601a      	str	r2, [r3, #0]
        break;
 800053c:	e7cb      	b.n	80004d6 <rcc_sysclk_select+0x92>
        system_clk = HSE_VALUE;
 800053e:	4b08      	ldr	r3, [pc, #32]	; (8000560 <rcc_sysclk_select+0x11c>)
 8000540:	4a0a      	ldr	r2, [pc, #40]	; (800056c <rcc_sysclk_select+0x128>)
 8000542:	601a      	str	r2, [r3, #0]
        break;
 8000544:	e7c7      	b.n	80004d6 <rcc_sysclk_select+0x92>
        flash_acr_config_auto(system_clk);
 8000546:	f000 f8c5 	bl	80006d4 <flash_acr_config_auto>
 800054a:	e7ca      	b.n	80004e2 <rcc_sysclk_select+0x9e>
        flash_acr_config_auto(system_clk);
 800054c:	f000 f8c2 	bl	80006d4 <flash_acr_config_auto>
 8000550:	e7db      	b.n	800050a <rcc_sysclk_select+0xc6>
 8000552:	bf00      	nop
 8000554:	08000860 	.word	0x08000860
 8000558:	40023800 	.word	0x40023800
 800055c:	20000024 	.word	0x20000024
 8000560:	20000004 	.word	0x20000004
 8000564:	20000000 	.word	0x20000000
 8000568:	00f42400 	.word	0x00f42400
 800056c:	007a1200 	.word	0x007a1200

08000570 <rcc_pll_param_cpte>:

void rcc_pll_param_cpte(uint8_t pll_clk_out, rcc_pllclk_t pll_clk_in)
{
 8000570:	b410      	push	{r4}
 8000572:	b083      	sub	sp, #12
    pll_parameters.source = pll_clk_in;
 8000574:	4a34      	ldr	r2, [pc, #208]	; (8000648 <rcc_pll_param_cpte+0xd8>)
 8000576:	6091      	str	r1, [r2, #8]
    pll_parameters.freq_o = pll_clk_out * 1000000;
 8000578:	4b34      	ldr	r3, [pc, #208]	; (800064c <rcc_pll_param_cpte+0xdc>)
 800057a:	fb00 f303 	mul.w	r3, r0, r3
 800057e:	6053      	str	r3, [r2, #4]

    const uint8_t pll_p[] = /* Decode table for PLL_P values */
 8000580:	4b33      	ldr	r3, [pc, #204]	; (8000650 <rcc_pll_param_cpte+0xe0>)
 8000582:	9301      	str	r3, [sp, #4]
    /* output vco frequency [MHz] */
    const uint32_t fvco_in = 2; 
    uint32_t fvco_out; 

    /* Determinate PLL clock */
    uint32_t __pll_clk_in = (pll_clk_in == RCC_PLLCLK_HSE) ? HSE_VALUE : HSI_VALUE;
 8000584:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8000588:	d055      	beq.n	8000636 <rcc_pll_param_cpte+0xc6>
 800058a:	4c32      	ldr	r4, [pc, #200]	; (8000654 <rcc_pll_param_cpte+0xe4>)
    __pll_clk_in /= 1000000UL;

    /* Configure de max value to pll_p parameter */
    pll_parameters.p = 3; /* Bit value for request pll_p */
 800058c:	4a2e      	ldr	r2, [pc, #184]	; (8000648 <rcc_pll_param_cpte+0xd8>)
 800058e:	6813      	ldr	r3, [r2, #0]
 8000590:	f443 33c0 	orr.w	r3, r3, #98304	; 0x18000
 8000594:	6013      	str	r3, [r2, #0]

    /* Determinate the minimun pll_p for request clock */
    do {
        uint8_t idx = pll_parameters.p;
 8000596:	4b2c      	ldr	r3, [pc, #176]	; (8000648 <rcc_pll_param_cpte+0xd8>)
 8000598:	681b      	ldr	r3, [r3, #0]
 800059a:	f3c3 33c1 	ubfx	r3, r3, #15, #2
        /* fvco_out = pll_out * pll_p (pag. 226 - reference manual) */
        fvco_out = pll_clk_out * pll_p[idx]; 
 800059e:	f103 0208 	add.w	r2, r3, #8
 80005a2:	446a      	add	r2, sp
 80005a4:	f812 2c04 	ldrb.w	r2, [r2, #-4]
 80005a8:	fb00 f202 	mul.w	r2, r0, r2
        if (fvco_out > RCC_PLLN_MAX_VALUE) { 
 80005ac:	f5b2 7fd8 	cmp.w	r2, #432	; 0x1b0
 80005b0:	d908      	bls.n	80005c4 <rcc_pll_param_cpte+0x54>
            /* If fvco_out is major than FVCO_MAX decrease pll_p
               to get a valid value for fvco_out freq */
            pll_parameters.p -= 1;
 80005b2:	4925      	ldr	r1, [pc, #148]	; (8000648 <rcc_pll_param_cpte+0xd8>)
 80005b4:	3b01      	subs	r3, #1
 80005b6:	680a      	ldr	r2, [r1, #0]
 80005b8:	f363 32d0 	bfi	r2, r3, #15, #2
 80005bc:	600a      	str	r2, [r1, #0]
        } else {
            /* Otherwise break the while routine */
            break;
        }
    } while(pll_parameters.p > 0);
 80005be:	f412 3fc0 	tst.w	r2, #98304	; 0x18000
 80005c2:	d1e8      	bne.n	8000596 <rcc_pll_param_cpte+0x26>
    /* Recalculate fvco with the last pll_p value */
    fvco_out = pll_clk_out * pll_p[pll_parameters.p];
 80005c4:	4a20      	ldr	r2, [pc, #128]	; (8000648 <rcc_pll_param_cpte+0xd8>)
 80005c6:	6813      	ldr	r3, [r2, #0]
 80005c8:	f3c3 33c1 	ubfx	r3, r3, #15, #2
 80005cc:	3308      	adds	r3, #8
 80005ce:	446b      	add	r3, sp
 80005d0:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 80005d4:	fb00 f303 	mul.w	r3, r0, r3
    /* Compute other parameters */
    pll_parameters.m = __pll_clk_in / fvco_in;
 80005d8:	491f      	ldr	r1, [pc, #124]	; (8000658 <rcc_pll_param_cpte+0xe8>)
 80005da:	fba1 1404 	umull	r1, r4, r1, r4
 80005de:	0ce4      	lsrs	r4, r4, #19
 80005e0:	7811      	ldrb	r1, [r2, #0]
 80005e2:	f364 0105 	bfi	r1, r4, #0, #6
 80005e6:	7011      	strb	r1, [r2, #0]
    pll_parameters.n = fvco_out / fvco_in;
 80005e8:	f3c3 0448 	ubfx	r4, r3, #1, #9
 80005ec:	8811      	ldrh	r1, [r2, #0]
 80005ee:	f364 118e 	bfi	r1, r4, #6, #9
 80005f2:	8011      	strh	r1, [r2, #0]
    pll_parameters.q = fvco_out / 48;
 80005f4:	4919      	ldr	r1, [pc, #100]	; (800065c <rcc_pll_param_cpte+0xec>)
 80005f6:	fba1 1303 	umull	r1, r3, r1, r3
 80005fa:	f3c3 1343 	ubfx	r3, r3, #5, #4
 80005fe:	7891      	ldrb	r1, [r2, #2]
 8000600:	f363 0144 	bfi	r1, r3, #1, #4
 8000604:	7091      	strb	r1, [r2, #2]
    /* PLL_Q Must not be less than 2 */
    if (pll_parameters.q < 2)
 8000606:	2b01      	cmp	r3, #1
 8000608:	d917      	bls.n	800063a <rcc_pll_param_cpte+0xca>
    {
        pll_parameters.q = 2;
    }
    /* Compute APB preescalers to get max bus speeds */
    pll_parameters.ppre1 = pll_clk_out / 42; /* 42MHz in APB1 case */
 800060a:	0843      	lsrs	r3, r0, #1
 800060c:	4914      	ldr	r1, [pc, #80]	; (8000660 <rcc_pll_param_cpte+0xf0>)
 800060e:	fba1 2303 	umull	r2, r3, r1, r3
 8000612:	089b      	lsrs	r3, r3, #2
 8000614:	4a0c      	ldr	r2, [pc, #48]	; (8000648 <rcc_pll_param_cpte+0xd8>)
 8000616:	7894      	ldrb	r4, [r2, #2]
 8000618:	f363 1447 	bfi	r4, r3, #5, #3
 800061c:	7094      	strb	r4, [r2, #2]
    pll_parameters.ppre2 = pll_clk_out / 84; /* 84MHz in APB2 case */
 800061e:	0880      	lsrs	r0, r0, #2
 8000620:	fba1 3000 	umull	r3, r0, r1, r0
 8000624:	0880      	lsrs	r0, r0, #2
 8000626:	78d3      	ldrb	r3, [r2, #3]
 8000628:	f360 0302 	bfi	r3, r0, #0, #3
 800062c:	70d3      	strb	r3, [r2, #3]
}
 800062e:	b003      	add	sp, #12
 8000630:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000634:	4770      	bx	lr
    uint32_t __pll_clk_in = (pll_clk_in == RCC_PLLCLK_HSE) ? HSE_VALUE : HSI_VALUE;
 8000636:	4c0b      	ldr	r4, [pc, #44]	; (8000664 <rcc_pll_param_cpte+0xf4>)
 8000638:	e7a8      	b.n	800058c <rcc_pll_param_cpte+0x1c>
        pll_parameters.q = 2;
 800063a:	4613      	mov	r3, r2
 800063c:	b2ca      	uxtb	r2, r1
 800063e:	2102      	movs	r1, #2
 8000640:	f361 0244 	bfi	r2, r1, #1, #4
 8000644:	709a      	strb	r2, [r3, #2]
 8000646:	e7e0      	b.n	800060a <rcc_pll_param_cpte+0x9a>
 8000648:	20000024 	.word	0x20000024
 800064c:	000f4240 	.word	0x000f4240
 8000650:	08060402 	.word	0x08060402
 8000654:	00f42400 	.word	0x00f42400
 8000658:	431bde83 	.word	0x431bde83
 800065c:	aaaaaaab 	.word	0xaaaaaaab
 8000660:	30c30c31 	.word	0x30c30c31
 8000664:	007a1200 	.word	0x007a1200

08000668 <rcc_pll_param_set>:

void rcc_pll_param_set(void)
{
 8000668:	b410      	push	{r4}
    RCC->PLLCFGR |= (pll_parameters.q << RCC_PLLCFGR_PLLQ_Pos) 
 800066a:	4c0e      	ldr	r4, [pc, #56]	; (80006a4 <rcc_pll_param_set+0x3c>)
 800066c:	6861      	ldr	r1, [r4, #4]
 800066e:	4a0e      	ldr	r2, [pc, #56]	; (80006a8 <rcc_pll_param_set+0x40>)
 8000670:	7893      	ldrb	r3, [r2, #2]
 8000672:	f3c3 0043 	ubfx	r0, r3, #1, #4
        | (pll_parameters.p << RCC_PLLCFGR_PLLP_Pos)
 8000676:	6813      	ldr	r3, [r2, #0]
 8000678:	f3c3 33c1 	ubfx	r3, r3, #15, #2
 800067c:	041b      	lsls	r3, r3, #16
 800067e:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
        | (pll_parameters.n << RCC_PLLCFGR_PLLN_Pos) 
 8000682:	8810      	ldrh	r0, [r2, #0]
 8000684:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8000688:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
        | (pll_parameters.m << RCC_PLLCFGR_PLLM_Pos) 
 800068c:	7810      	ldrb	r0, [r2, #0]
 800068e:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8000692:	4303      	orrs	r3, r0
        | (pll_parameters.source);
 8000694:	6892      	ldr	r2, [r2, #8]
 8000696:	4313      	orrs	r3, r2
    RCC->PLLCFGR |= (pll_parameters.q << RCC_PLLCFGR_PLLQ_Pos) 
 8000698:	430b      	orrs	r3, r1
 800069a:	6063      	str	r3, [r4, #4]
}
 800069c:	f85d 4b04 	ldr.w	r4, [sp], #4
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	40023800 	.word	0x40023800
 80006a8:	20000024 	.word	0x20000024

080006ac <rcc_pll_param_clr>:

void rcc_pll_param_clr(void)
{
    RCC->PLLCFGR &= ~((0xF << RCC_PLLCFGR_PLLQ_Pos) 
 80006ac:	4a05      	ldr	r2, [pc, #20]	; (80006c4 <rcc_pll_param_clr+0x18>)
 80006ae:	6853      	ldr	r3, [r2, #4]
 80006b0:	f023 6374 	bic.w	r3, r3, #255852544	; 0xf400000
 80006b4:	f423 335f 	bic.w	r3, r3, #228352	; 0x37c00
 80006b8:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80006bc:	f023 0303 	bic.w	r3, r3, #3
 80006c0:	6053      	str	r3, [r2, #4]
        | (0x3 << RCC_PLLCFGR_PLLP_Pos)
        | (0x1FF << RCC_PLLCFGR_PLLN_Pos) 
        | (0x3F << RCC_PLLCFGR_PLLM_Pos)
        | RCC_PLLCFGR_PLLSRC);
 80006c2:	4770      	bx	lr
 80006c4:	40023800 	.word	0x40023800

080006c8 <sys_clk_update>:
{
 80006c8:	b508      	push	{r3, lr}
    SystemCoreClockUpdate();
 80006ca:	f7ff fd97 	bl	80001fc <SystemCoreClockUpdate>
    delay_init();
 80006ce:	f000 f873 	bl	80007b8 <delay_init>
}
 80006d2:	bd08      	pop	{r3, pc}

080006d4 <flash_acr_config_auto>:

#include "flash.h"

void flash_acr_config_auto(uint32_t clk)
{
    if (clk <= 30000000) {
 80006d4:	4b2f      	ldr	r3, [pc, #188]	; (8000794 <flash_acr_config_auto+0xc0>)
 80006d6:	4298      	cmp	r0, r3
 80006d8:	d809      	bhi.n	80006ee <flash_acr_config_auto+0x1a>
 * ...
 * @endcode
 */
__FORCE_INLINE void flash_acr_config_set(flash_config_t config)
{
    FLASH->ACR &= ~config;
 80006da:	4b2f      	ldr	r3, [pc, #188]	; (8000798 <flash_acr_config_auto+0xc4>)
 80006dc:	681a      	ldr	r2, [r3, #0]
 80006de:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80006e2:	601a      	str	r2, [r3, #0]
    FLASH->ACR |= config;
 80006e4:	681a      	ldr	r2, [r3, #0]
 80006e6:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 80006ea:	601a      	str	r2, [r3, #0]
}
 80006ec:	4770      	bx	lr
        flash_acr_config_set(
            FLASH_CONFIG_DCACHE | FLASH_CONFIG_ICACHE |
            FLASH_CONFIG_PREFETCH | FLASH_CONFIG_LATENCY_0WS
        );
    } 
    else if (clk <= 60000000) {
 80006ee:	4b2b      	ldr	r3, [pc, #172]	; (800079c <flash_acr_config_auto+0xc8>)
 80006f0:	4298      	cmp	r0, r3
 80006f2:	d80d      	bhi.n	8000710 <flash_acr_config_auto+0x3c>
    FLASH->ACR &= ~config;
 80006f4:	4a28      	ldr	r2, [pc, #160]	; (8000798 <flash_acr_config_auto+0xc4>)
 80006f6:	6813      	ldr	r3, [r2, #0]
 80006f8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80006fc:	f023 0301 	bic.w	r3, r3, #1
 8000700:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= config;
 8000702:	6813      	ldr	r3, [r2, #0]
 8000704:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000708:	f043 0301 	orr.w	r3, r3, #1
 800070c:	6013      	str	r3, [r2, #0]
}
 800070e:	4770      	bx	lr
        flash_acr_config_set(
            FLASH_CONFIG_DCACHE | FLASH_CONFIG_ICACHE |
            FLASH_CONFIG_PREFETCH | FLASH_CONFIG_LATENCY_1WS
        );
    }
    else if (clk <= 90000000) {
 8000710:	4b23      	ldr	r3, [pc, #140]	; (80007a0 <flash_acr_config_auto+0xcc>)
 8000712:	4298      	cmp	r0, r3
 8000714:	d80d      	bhi.n	8000732 <flash_acr_config_auto+0x5e>
    FLASH->ACR &= ~config;
 8000716:	4a20      	ldr	r2, [pc, #128]	; (8000798 <flash_acr_config_auto+0xc4>)
 8000718:	6813      	ldr	r3, [r2, #0]
 800071a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800071e:	f023 0302 	bic.w	r3, r3, #2
 8000722:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= config;
 8000724:	6813      	ldr	r3, [r2, #0]
 8000726:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800072a:	f043 0302 	orr.w	r3, r3, #2
 800072e:	6013      	str	r3, [r2, #0]
}
 8000730:	4770      	bx	lr
        flash_acr_config_set(
            FLASH_CONFIG_DCACHE | FLASH_CONFIG_ICACHE |
            FLASH_CONFIG_PREFETCH | FLASH_CONFIG_LATENCY_2WS
        );
    }
    else if (clk <= 120000000) {
 8000732:	4b1c      	ldr	r3, [pc, #112]	; (80007a4 <flash_acr_config_auto+0xd0>)
 8000734:	4298      	cmp	r0, r3
 8000736:	d80d      	bhi.n	8000754 <flash_acr_config_auto+0x80>
    FLASH->ACR &= ~config;
 8000738:	4a17      	ldr	r2, [pc, #92]	; (8000798 <flash_acr_config_auto+0xc4>)
 800073a:	6813      	ldr	r3, [r2, #0]
 800073c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000740:	f023 0303 	bic.w	r3, r3, #3
 8000744:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= config;
 8000746:	6813      	ldr	r3, [r2, #0]
 8000748:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800074c:	f043 0303 	orr.w	r3, r3, #3
 8000750:	6013      	str	r3, [r2, #0]
}
 8000752:	4770      	bx	lr
        flash_acr_config_set(
            FLASH_CONFIG_DCACHE | FLASH_CONFIG_ICACHE |
            FLASH_CONFIG_PREFETCH | FLASH_CONFIG_LATENCY_3WS
        );
    }
    else if (clk <= 150000000) {
 8000754:	4b14      	ldr	r3, [pc, #80]	; (80007a8 <flash_acr_config_auto+0xd4>)
 8000756:	4298      	cmp	r0, r3
 8000758:	d80d      	bhi.n	8000776 <flash_acr_config_auto+0xa2>
    FLASH->ACR &= ~config;
 800075a:	4a0f      	ldr	r2, [pc, #60]	; (8000798 <flash_acr_config_auto+0xc4>)
 800075c:	6813      	ldr	r3, [r2, #0]
 800075e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000762:	f023 0304 	bic.w	r3, r3, #4
 8000766:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= config;
 8000768:	6813      	ldr	r3, [r2, #0]
 800076a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800076e:	f043 0304 	orr.w	r3, r3, #4
 8000772:	6013      	str	r3, [r2, #0]
}
 8000774:	4770      	bx	lr
    FLASH->ACR &= ~config;
 8000776:	4a08      	ldr	r2, [pc, #32]	; (8000798 <flash_acr_config_auto+0xc4>)
 8000778:	6813      	ldr	r3, [r2, #0]
 800077a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800077e:	f023 0305 	bic.w	r3, r3, #5
 8000782:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= config;
 8000784:	6813      	ldr	r3, [r2, #0]
 8000786:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800078a:	f043 0305 	orr.w	r3, r3, #5
 800078e:	6013      	str	r3, [r2, #0]
        flash_acr_config_set(
            FLASH_CONFIG_DCACHE | FLASH_CONFIG_ICACHE |
            FLASH_CONFIG_PREFETCH | FLASH_CONFIG_LATENCY_5WS
        );
    }
}
 8000790:	4770      	bx	lr
 8000792:	bf00      	nop
 8000794:	01c9c380 	.word	0x01c9c380
 8000798:	40023c00 	.word	0x40023c00
 800079c:	03938700 	.word	0x03938700
 80007a0:	055d4a80 	.word	0x055d4a80
 80007a4:	07270e00 	.word	0x07270e00
 80007a8:	08f0d180 	.word	0x08f0d180

080007ac <sys_clk_update>:
{
 80007ac:	b508      	push	{r3, lr}
    SystemCoreClockUpdate();
 80007ae:	f7ff fd25 	bl	80001fc <SystemCoreClockUpdate>
    delay_init();
 80007b2:	f000 f801 	bl	80007b8 <delay_init>
}
 80007b6:	bd08      	pop	{r3, pc}

080007b8 <delay_init>:
uint32_t DELAY_CYCLES_US;              


void delay_init (void)
{
    DELAY_CYCLES_MS = (SystemCoreClock / 1000);
 80007b8:	4b07      	ldr	r3, [pc, #28]	; (80007d8 <delay_init+0x20>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	4a07      	ldr	r2, [pc, #28]	; (80007dc <delay_init+0x24>)
 80007be:	fba2 1303 	umull	r1, r3, r2, r3
 80007c2:	099b      	lsrs	r3, r3, #6
 80007c4:	4906      	ldr	r1, [pc, #24]	; (80007e0 <delay_init+0x28>)
 80007c6:	600b      	str	r3, [r1, #0]
    DELAY_CYCLES_US = (DELAY_CYCLES_MS / 1000);
 80007c8:	fba2 0203 	umull	r0, r2, r2, r3
 80007cc:	0992      	lsrs	r2, r2, #6
 80007ce:	4805      	ldr	r0, [pc, #20]	; (80007e4 <delay_init+0x2c>)
 80007d0:	6002      	str	r2, [r0, #0]
    DELAY_CYCLES_MS += EXTRACYCLES_PER_MS;
 80007d2:	3309      	adds	r3, #9
 80007d4:	600b      	str	r3, [r1, #0]
}
 80007d6:	4770      	bx	lr
 80007d8:	20000000 	.word	0x20000000
 80007dc:	10624dd3 	.word	0x10624dd3
 80007e0:	20000030 	.word	0x20000030
 80007e4:	20000034 	.word	0x20000034

080007e8 <delay_ms>:

__attribute__((optimize("-Os")))
void delay_ms (uint32_t ms)
{
    do {
        register int32_t cycles_to_ms = DELAY_CYCLES_MS;
 80007e8:	4a04      	ldr	r2, [pc, #16]	; (80007fc <delay_ms+0x14>)
 80007ea:	6813      	ldr	r3, [r2, #0]
        do {
            __asm("NOP");
 80007ec:	bf00      	nop
            cycles_to_ms -= CYCLES_PER_MS;
 80007ee:	3b05      	subs	r3, #5
        } while (cycles_to_ms > 0);
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	dcfb      	bgt.n	80007ec <delay_ms+0x4>
    } while (--ms);
 80007f4:	3801      	subs	r0, #1
 80007f6:	d1f8      	bne.n	80007ea <delay_ms+0x2>
}
 80007f8:	4770      	bx	lr
 80007fa:	bf00      	nop
 80007fc:	20000030 	.word	0x20000030

08000800 <__libc_init_array>:
 8000800:	b570      	push	{r4, r5, r6, lr}
 8000802:	4d0d      	ldr	r5, [pc, #52]	; (8000838 <__libc_init_array+0x38>)
 8000804:	4c0d      	ldr	r4, [pc, #52]	; (800083c <__libc_init_array+0x3c>)
 8000806:	1b64      	subs	r4, r4, r5
 8000808:	10a4      	asrs	r4, r4, #2
 800080a:	2600      	movs	r6, #0
 800080c:	42a6      	cmp	r6, r4
 800080e:	d109      	bne.n	8000824 <__libc_init_array+0x24>
 8000810:	4d0b      	ldr	r5, [pc, #44]	; (8000840 <__libc_init_array+0x40>)
 8000812:	4c0c      	ldr	r4, [pc, #48]	; (8000844 <__libc_init_array+0x44>)
 8000814:	f000 f818 	bl	8000848 <_init>
 8000818:	1b64      	subs	r4, r4, r5
 800081a:	10a4      	asrs	r4, r4, #2
 800081c:	2600      	movs	r6, #0
 800081e:	42a6      	cmp	r6, r4
 8000820:	d105      	bne.n	800082e <__libc_init_array+0x2e>
 8000822:	bd70      	pop	{r4, r5, r6, pc}
 8000824:	f855 3b04 	ldr.w	r3, [r5], #4
 8000828:	4798      	blx	r3
 800082a:	3601      	adds	r6, #1
 800082c:	e7ee      	b.n	800080c <__libc_init_array+0xc>
 800082e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000832:	4798      	blx	r3
 8000834:	3601      	adds	r6, #1
 8000836:	e7f2      	b.n	800081e <__libc_init_array+0x1e>
 8000838:	08000884 	.word	0x08000884
 800083c:	08000884 	.word	0x08000884
 8000840:	08000884 	.word	0x08000884
 8000844:	0800089c 	.word	0x0800089c

08000848 <_init>:
 8000848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800084a:	bf00      	nop
 800084c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800084e:	bc08      	pop	{r3}
 8000850:	469e      	mov	lr, r3
 8000852:	4770      	bx	lr

08000854 <_fini>:
 8000854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000856:	bf00      	nop
 8000858:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800085a:	bc08      	pop	{r3}
 800085c:	469e      	mov	lr, r3
 800085e:	4770      	bx	lr
