
*** Running vivado
    with args -log top_segment.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_segment.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_segment.tcl -notrace
Command: synth_design -top top_segment -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10484 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 322.816 ; gain = 112.852
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_segment' [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/top_segment.vhd:45]
INFO: [Synth 8-3491] module 'segment7' declared at 'C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/segment7.vhd:36' bound to instance 'segment' of component 'segment7' [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/top_segment.vhd:76]
INFO: [Synth 8-638] synthesizing module 'segment7' [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/segment7.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'segment7' (1#1) [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/segment7.vhd:46]
INFO: [Synth 8-3491] module 'mpg' declared at 'C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/imports/new/mpg.vhd:36' bound to instance 'mpg1' of component 'mpg' [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/top_segment.vhd:77]
INFO: [Synth 8-638] synthesizing module 'mpg' [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/imports/new/mpg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mpg' (2#1) [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/imports/new/mpg.vhd:42]
WARNING: [Synth 8-614] signal 'add_result' is read in the process but is not in the sensitivity list [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/top_segment.vhd:87]
WARNING: [Synth 8-614] signal 'sub_result' is read in the process but is not in the sensitivity list [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/top_segment.vhd:87]
WARNING: [Synth 8-614] signal 'shift_left_result' is read in the process but is not in the sensitivity list [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/top_segment.vhd:87]
WARNING: [Synth 8-614] signal 'shift_right_result' is read in the process but is not in the sensitivity list [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/top_segment.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'top_segment' (3#1) [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/top_segment.vhd:45]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[15]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[14]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_segment has unconnected port btn[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 359.148 ; gain = 149.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 359.148 ; gain = 149.184
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab1/test_env/test_env.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab1/test_env/test_env.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab1/test_env/test_env.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_segment_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_segment_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 643.906 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 643.906 ; gain = 433.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 643.906 ; gain = 433.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 643.906 ; gain = 433.941
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/top_segment.vhd:76]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:39 . Memory (MB): peak = 643.906 ; gain = 433.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_segment 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
Module segment7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module mpg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design top_segment has unconnected port led[13]
WARNING: [Synth 8-3331] design top_segment has unconnected port led[12]
WARNING: [Synth 8-3331] design top_segment has unconnected port led[11]
WARNING: [Synth 8-3331] design top_segment has unconnected port led[10]
WARNING: [Synth 8-3331] design top_segment has unconnected port led[9]
WARNING: [Synth 8-3331] design top_segment has unconnected port led[8]
WARNING: [Synth 8-3331] design top_segment has unconnected port led[6]
WARNING: [Synth 8-3331] design top_segment has unconnected port led[5]
WARNING: [Synth 8-3331] design top_segment has unconnected port led[4]
WARNING: [Synth 8-3331] design top_segment has unconnected port led[3]
WARNING: [Synth 8-3331] design top_segment has unconnected port led[2]
WARNING: [Synth 8-3331] design top_segment has unconnected port led[1]
WARNING: [Synth 8-3331] design top_segment has unconnected port led[0]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[15]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[14]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_segment has unconnected port btn[4]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:41 . Memory (MB): peak = 643.906 ; gain = 433.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:51 . Memory (MB): peak = 643.906 ; gain = 433.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 643.906 ; gain = 433.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 643.906 ; gain = 433.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 643.906 ; gain = 433.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 643.906 ; gain = 433.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 643.906 ; gain = 433.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 643.906 ; gain = 433.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 643.906 ; gain = 433.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 643.906 ; gain = 433.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |    16|
|4     |LUT2   |     5|
|5     |LUT3   |     6|
|6     |LUT4   |     8|
|7     |LUT5   |     5|
|8     |LUT6   |    24|
|9     |FDRE   |    22|
|10    |IBUF   |    13|
|11    |OBUF   |    14|
|12    |OBUFT  |    13|
+------+-------+------+

Report Instance Areas: 
+------+----------+---------+------+
|      |Instance  |Module   |Cells |
+------+----------+---------+------+
|1     |top       |         |   131|
|2     |  mpg1    |mpg      |     7|
|3     |  segment |segment7 |    58|
+------+----------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 643.906 ; gain = 433.941
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 643.906 ; gain = 108.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:53 . Memory (MB): peak = 643.906 ; gain = 433.941
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 643.906 ; gain = 404.895
INFO: [Common 17-1381] The checkpoint 'C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.runs/synth_1/top_segment.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.274 . Memory (MB): peak = 643.906 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 14 21:26:54 2017...

*** Running vivado
    with args -log top_segment.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_segment.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_segment.tcl -notrace
Command: synth_design -top top_segment -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4440 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:36 . Memory (MB): peak = 321.863 ; gain = 112.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_segment' [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/top_segment.vhd:45]
INFO: [Synth 8-3491] module 'segment7' declared at 'C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/segment7.vhd:36' bound to instance 'segment' of component 'segment7' [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/top_segment.vhd:76]
INFO: [Synth 8-638] synthesizing module 'segment7' [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/segment7.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'segment7' (1#1) [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/segment7.vhd:46]
INFO: [Synth 8-3491] module 'mpg' declared at 'C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/imports/new/mpg.vhd:36' bound to instance 'mpg1' of component 'mpg' [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/top_segment.vhd:77]
INFO: [Synth 8-638] synthesizing module 'mpg' [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/imports/new/mpg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mpg' (2#1) [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/imports/new/mpg.vhd:42]
WARNING: [Synth 8-614] signal 'add_result' is read in the process but is not in the sensitivity list [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/top_segment.vhd:87]
WARNING: [Synth 8-614] signal 'sub_result' is read in the process but is not in the sensitivity list [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/top_segment.vhd:87]
WARNING: [Synth 8-614] signal 'shift_left_result' is read in the process but is not in the sensitivity list [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/top_segment.vhd:87]
WARNING: [Synth 8-614] signal 'shift_right_result' is read in the process but is not in the sensitivity list [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/top_segment.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'top_segment' (3#1) [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/top_segment.vhd:45]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[15]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[14]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_segment has unconnected port btn[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 359.152 ; gain = 149.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 359.152 ; gain = 149.543
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab1/test_env/test_env.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab1/test_env/test_env.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab1/test_env/test_env.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_segment_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_segment_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 643.602 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:53 . Memory (MB): peak = 643.602 ; gain = 433.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:54 . Memory (MB): peak = 643.602 ; gain = 433.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:55 . Memory (MB): peak = 643.602 ; gain = 433.992
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.srcs/sources_1/new/top_segment.vhd:76]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:56 . Memory (MB): peak = 643.602 ; gain = 433.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_segment 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 2     
Module segment7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module mpg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design top_segment has unconnected port led[13]
WARNING: [Synth 8-3331] design top_segment has unconnected port led[12]
WARNING: [Synth 8-3331] design top_segment has unconnected port led[11]
WARNING: [Synth 8-3331] design top_segment has unconnected port led[10]
WARNING: [Synth 8-3331] design top_segment has unconnected port led[9]
WARNING: [Synth 8-3331] design top_segment has unconnected port led[8]
WARNING: [Synth 8-3331] design top_segment has unconnected port led[6]
WARNING: [Synth 8-3331] design top_segment has unconnected port led[5]
WARNING: [Synth 8-3331] design top_segment has unconnected port led[4]
WARNING: [Synth 8-3331] design top_segment has unconnected port led[3]
WARNING: [Synth 8-3331] design top_segment has unconnected port led[2]
WARNING: [Synth 8-3331] design top_segment has unconnected port led[1]
WARNING: [Synth 8-3331] design top_segment has unconnected port led[0]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[15]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[14]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[13]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[12]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[11]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[10]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[9]
WARNING: [Synth 8-3331] design top_segment has unconnected port sw[8]
WARNING: [Synth 8-3331] design top_segment has unconnected port btn[4]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:59 . Memory (MB): peak = 643.602 ; gain = 433.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 643.602 ; gain = 433.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 643.602 ; gain = 433.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 643.602 ; gain = 433.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 643.602 ; gain = 433.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:01:13 . Memory (MB): peak = 643.602 ; gain = 433.992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:01:13 . Memory (MB): peak = 643.602 ; gain = 433.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:01:13 . Memory (MB): peak = 643.602 ; gain = 433.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:01:13 . Memory (MB): peak = 643.602 ; gain = 433.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:01:13 . Memory (MB): peak = 643.602 ; gain = 433.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |    16|
|4     |LUT2   |     5|
|5     |LUT3   |     6|
|6     |LUT4   |     8|
|7     |LUT5   |     5|
|8     |LUT6   |    24|
|9     |FDRE   |    22|
|10    |IBUF   |    13|
|11    |OBUF   |    14|
|12    |OBUFT  |    13|
+------+-------+------+

Report Instance Areas: 
+------+----------+---------+------+
|      |Instance  |Module   |Cells |
+------+----------+---------+------+
|1     |top       |         |   131|
|2     |  mpg1    |mpg      |     7|
|3     |  segment |segment7 |    58|
+------+----------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:01:13 . Memory (MB): peak = 643.602 ; gain = 433.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:39 . Memory (MB): peak = 643.602 ; gain = 108.055
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:01:13 . Memory (MB): peak = 643.602 ; gain = 433.992
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:52 . Memory (MB): peak = 643.602 ; gain = 404.793
INFO: [Common 17-1381] The checkpoint 'C:/Users/AErika/Documents/2nd/2nd_sem/CA/labs/lab2/segmgent7/segmgent7.runs/synth_1/top_segment.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.329 . Memory (MB): peak = 643.602 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 17 06:02:40 2017...
