/*
 * Copyright 2020 MediaTek Inc.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but without any warranty; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#ifndef __DRIVERS_GPIO_MT8192_H__
#define __DRIVERS_GPIO_MT8192_H__

#include <stdint.h>

enum {
	MAX_GPIO_REG_BITS = 32,
	MAX_EINT_REG_BITS = 32,
};

enum {
	GPIO_BASE = 0x10005000,
	EINT_BASE = 0x1000B000,
};

enum {
	PAD_EINT0 = 0,
	PAD_EINT1 = 1,
	PAD_EINT2 = 2,
	PAD_EINT3 = 3,
	PAD_EINT4 = 4,
	PAD_EINT5 = 5,
	PAD_EINT6 = 6,
	PAD_EINT7 = 7,
	PAD_EINT8 = 8,
	PAD_EINT9 = 9,
	PAD_EINT10 = 10,
	PAD_EINT11 = 11,
	PAD_EINT12 = 12,
	PAD_EINT13 = 13,
	PAD_EINT14 = 14,
	PAD_EINT15 = 15,
	PAD_EINT16 = 16,
	PAD_EINT17 = 17,
	PAD_EINT18 = 18,
	PAD_EINT19 = 19,
	PAD_EINT20 = 20,
	PAD_EINT21 = 21,
	PAD_EINT22 = 22,
	PAD_EINT23 = 23,
	PAD_EINT24 = 24,
	PAD_EINT25 = 25,
	PAD_PERIPHERAL_EN4 = 26,
	PAD_PERIPHERAL_EN5 = 27,
	PAD_PERIPHERAL_EN6 = 28,
	PAD_PERIPHERAL_EN7 = 29,
	PAD_PERIPHERAL_EN8 = 30,
	PAD_I2S3_MCK = 31,
	PAD_I2S3_BCK = 32,
	PAD_I2S3_LRCK = 33,
	PAD_I2S0_DI = 34,
	PAD_I2S3_DO = 35,
	PAD_SPI5_CLK = 36,
	PAD_SPI5_CSB = 37,
	PAD_SPI5_MI = 38,
	PAD_SPI5_MO = 39,
	PAD_DISP_PWM = 40,
	PAD_DSI_TE = 41,
	PAD_LCM_RST = 42,
	PAD_INT_SIM1 = 43,
	PAD_INT_SIM2 = 44,
	PAD_SIM2_SCLK = 45,
	PAD_SIM2_SRST = 46,
	PAD_SIM2_SIO = 47,
	PAD_SIM1_SIO = 48,
	PAD_SIM1_SRST = 49,
	PAD_SIM1_SCLK = 50,
	PAD_MSDC1_CLK = 51,
	PAD_MSDC1_CMD = 52,
	PAD_MSDC1_DAT3 = 53,
	PAD_MSDC1_DAT0 = 54,
	PAD_MSDC1_DAT2 = 55,
	PAD_MSDC1_DAT1 = 56,
	MIPI2_D_SCLK = 57,
	PAD_MIPI2_D_SDATA = 58,
	PAD_MIPI_M_SCLK = 59,
	PAD_MIPI_M_SDATA = 60,
	PAD_MD_UCNT = 61,
	PAD_DIGRF_IRQ = 62,
	PAD_BPI_D_BUS0 = 63,
	PAD_BPI_D_BUS1 = 64,
	PAD_BPI_D_BUS2 = 65,
	PAD_BPI_D_BUS3 = 66,
	PAD_BPI_D_BUS4 = 67,
	PAD_BPI_D_BUS5 = 68,
	PAD_BPI_D_BUS6 = 69,
	PAD_BPI_D_BUS7 = 70,
	PAD_BPI_D_BUS8 = 71,
	PAD_BPI_D_BUS9 = 72,
	PAD_BPI_D_BUS10 = 73,
	PAD_BPI_D_BUS11_OLAT0 = 74,
	PAD_BPI_D_BUS12_OLAT1 = 75,
	PAD_BPI_D_BUS13_OLAT2 = 76,
	PAD_BPI_D_BUS14_OLAT3 = 77,
	PAD_BPI_D_BUS15_OLAT4 = 78,
	PAD_BPI_D_BUS16_OLAT5 = 79,
	PAD_BPI_D_BUS17_ANT0 = 80,
	PAD_BPI_D_BUS18_ANT1 = 81,
	PAD_BPI_D_BUS19_ANT2 = 82,
	PAD_BPI_D_BUS20_ANT3 = 92,
	PAD_BPI_D_BUS21_ANT4 = 84,
	PAD_MIPI1_D_SCLK = 85,
	PAD_MIPI1_D_SDATA = 86,
	PAD_MIPI0_D_SCLK = 87,
	PAD_MIPI0_D_SDATA = 88,
	PAD_SPMI_SCL = 89,
	PAD_SPMI_SDA = 90,
	PAD_AP_GOOD = 91,
	PAD_URXD0 = 92,
	PAD_UTXD0 = 93,
	PAD_URXD1 = 94,
	PAD_UTXD1 = 95,
	PAD_TDM_LRCK = 96,
	PAD_TDM_BCK = 97,
	PAD_TDM_MCLK = 98,
	PAD_TDM_DATA0 = 99,
	PAD_TDM_DATA1 = 100,
	PAD_TDM_DATA2 = 101,
	PAD_TDM_DATA3 = 102,
	PAD_SPI0_MI = 103,
	PAD_SPI0_CSB = 104,
	PAD_SPI0_MO = 105,
	PAD_SPI0_CLK = 106,
	PAD_DMIC_CLK = 107,
	PAD_DMIC_DAT = 108,
	PAD_I2S1_MCK = 109,
	PAD_I2S1_BCK = 110,
	PAD_I2S1_LRCK = 111,
	PAD_I2S2_DI = 112,
	PAD_I2S1_DO = 113,
	PAD_SCP_SPI2_MI = 114,
	PAD_SCP_SPI2_CSB = 115,
	PAD_SCP_SPI2_MO = 116,
	PAD_SCP_SPI2_CK = 117,
	PAD_SCL1 = 118,
	PAD_SDA1 = 119,
	PAD_SCL9 = 120,
	PAD_SDA9 = 121,
	PAD_SCL8 = 122,
	PAD_SDA8 = 123,
	PAD_SCL7 = 124,
	PAD_SDA7 = 125,
	PAD_PERIPHERAL_EN0 = 126,
	PAD_PERIPHERAL_EN1 = 127,
	PAD_PERIPHERAL_EN2 = 128,
	PAD_PERIPHERAL_EN3 = 129,
	PAD_CAM_RST3 = 130,
	PAD_CAM_RST4 = 131,
	PAD_CAM_RST5 = 132,
	PAD_CAM_PDN3 = 133,
	PAD_CAM_PDN4 = 134,
	PAD_CAM_PDN5 = 135,
	PAD_CAM_CLK3 = 136,
	PAD_CAM_CLK4 = 137,
	PAD_CAM_CLK5 = 138,
	PAD_SCL4 = 139,
	PAD_SDA4 = 140,
	PAD_SCL2 = 141,
	PAD_SDA2 = 142,
	PAD_CAM_RST0 = 143,
	PAD_CAM_RST1 = 144,
	PAD_CAM_RST2 = 145,
	PAD_CAM_PDN0 = 146,
	PAD_CAM_PDN1 = 147,
	PAD_CAM_PDN2 = 148,
	PAD_CAM_CLK0 = 149,
	PAD_CAM_CLK1 = 150,
	PAD_CAM_CLK2 = 151,
	PAD_KPROW1 = 152,
	PAD_KPROW0 = 153,
	PAD_KPCOL0 = 154,
	PAD_KPCOL1 = 155,
	PAD_SPI1_CLK = 156,
	PAD_SPI1_CSB = 157,
	PAD_SPI1_MI = 158,
	PAD_SPI1_MO = 159,
	PAD_SCL3 = 160,
	PAD_SDA3 = 161,
	PAD_ANT_SEL0 = 162,
	PAD_ANT_SEL1 = 163,
	PAD_ANT_SEL2 = 164,
	PAD_ANT_SEL3 = 165,
	PAD_ANT_SEL4 = 166,
	PAD_ANT_SEL5 = 167,
	PAD_ANT_SEL6 = 168,
	PAD_ANT_SEL7 = 169,
	PAD_ANT_SEL8 = 170,
	PAD_ANT_SEL9 = 171,
	PAD_CONN_TOP_CLK = 172,
	PAD_CONN_TOP_DATA = 173,
	PAD_CONN_HRST_B = 174,
	PAD_CONN_WB_PTA = 175,
	PAD_CONN_BT_CLK = 176,
	PAD_CONN_BT_DATA = 177,
	PAD_CONN_WF_CTRL0 = 178,
	PAD_CONN_WF_CTRL1 = 179,
	PAD_CONN_WF_CTRL2 = 180,
	PAD_CONN_WF_CTRL3 = 181,
	PAD_CONN_WF_CTRL4 = 182,
	PAD_MSDC0_CMD = 192,
	PAD_MSDC0_DAT0 = 184,
	PAD_MSDC0_DAT2 = 185,
	PAD_MSDC0_DAT4 = 186,
	PAD_MSDC0_DAT6 = 187,
	PAD_MSDC0_DAT1 = 188,
	PAD_MSDC0_DAT5 = 189,
	PAD_MSDC0_DAT7 = 190,
	PAD_MSDC0_DSL = 191,
	PAD_MSDC0_CLK = 192,
	PAD_MSDC0_DAT3 = 193,
	PAD_MSDC0_RSTB = 194,
	PAD_SCP_VREQ_VAO = 195,
	PAD_AUD_DAT_MOSI2 = 196,
	PAD_AUD_NLE_MOSI1 = 197,
	PAD_AUD_NLE_MOSI0 = 198,
	PAD_AUD_DAT_MISO2 = 199,
	PAD_SCL6 = 200,
	PAD_SDA6 = 201,
	PAD_SCL5 = 202,
	PAD_SDA5 = 203,
	PAD_SCL0 = 204,
	PAD_SDA0 = 205,
	PAD_SRCLKENA0 = 206,
	PAD_SRCLKENA1 = 207,
	PAD_WATCHDOG = 208,
	PAD_PWRAP_SPI0_MI = 209,
	PAD_PWRAP_SPI0_CSN = 210,
	PAD_PWRAP_SPI0_MO = 211,
	PAD_PWRAP_SPI0_CK = 212,
	PAD_RTC32K_CK = 213,
	PAD_AUD_CLK_MOSI = 214,
	PAD_AUD_SYNC_MOSI = 215,
	PAD_AUD_DAT_MOSI0 = 216,
	PAD_AUD_DAT_MOSI1 = 217,
	PAD_AUD_DAT_MISO0 = 218,
	PAD_AUD_DAT_MISO1 = 219,
	GPIO_NUM,
};

typedef struct {
	GpioValRegs dir[7];
	uint8_t rsv00[144];
	GpioValRegs dout[7];
	uint8_t rsv01[144];
	GpioValRegs din[7];
	uint8_t rsv02[144];
	GpioValRegs mode[28];
} GpioRegs;

typedef struct {
	uint32_t sta[16];
	uint32_t ack[16];
} EintRegs;

#endif /* __DRIVERS_GPIO_MT8192_H__ */
