// Seed: 2553178369
module module_0 (
    input wire id_0,
    input supply0 id_1
);
  assign id_3 = 1;
  wor id_4;
  wire id_5, id_6;
  assign id_4 = 1;
  assign id_4 = id_1;
  wire id_7;
  if (id_6) int id_8;
  else begin
    always_ff id_8 = 1'b0;
    wire id_9;
  end
  wire id_10, id_11, id_12;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    output tri id_2
);
  assign id_1 = 1;
  module_0(
      id_0, id_0
  );
endmodule
