v 20010722
P 0 400 300 400 1
{
T 100 450 5 8 1 1 0 0
pinnumber=3
T 100 450 5 8 0 0 0 0
pinseq=1
T 100 250 5 8 0 1 0 0
type=in
}
P 0 800 300 800 1
{
T 100 850 5 8 1 1 0 0
pinnumber=4
T 100 850 5 8 0 0 0 0
pinseq=2
T 100 650 5 8 0 1 0 0
type=in
}
L 300 1000 300 200 3 0 0 0 -1 -1
L 300 1000 1100 1000 3 0 0 0 -1 -1
L 300 200 1100 200 3 0 0 0 -1 -1
A 1100 600 400 270 180 3 0 0 0 -1 -1
P 1600 600 1800 600 1
{
T 1600 650 5 8 1 1 0 0
pinnumber=5
T 1600 650 5 8 0 0 0 0
pinseq=3
T 1600 450 5 8 0 1 0 0
type=out
}
T 2400 0 5 10 0 0 0 0
net=VDD:14
T 2400 200 5 10 0 0 0 0
net=VSS:7
T 2400 400 5 10 0 0 0 0
device=40107
T 2400 800 5 10 0 0 0 0
numslots=2
T 2400 1000 5 10 0 0 0 0
slotdef=1:3,4,5
T 2400 1200 5 10 0 0 0 0
slotdef=2:11,10,9
V 1550 600 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 300 1100 2 10 1 1 0 0
refdes=U?
T 2400 600 5 10 0 0 0 0
slot=1
T 300 0 9 10 1 0 0 0
40107
T 2400 1400 5 10 0 0 0 0
footprint=DIP14
