vio_uart_hello.v,verilog,xil_defaultlib,../../../../uart_hello.gen/sources_1/ip/vio_uart_hello/sim/vio_uart_hello.v,incdir="../../../../uart_hello.gen/sources_1/ip/vio_uart_hello/hdl/verilog"incdir="../../../../uart_hello.gen/sources_1/ip/vio_uart_hello/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
