"C:/My_Designs/Project1_Fall22/ece443_project1/Workspace #1/half_adder_workspace/half_adder/src/halfadder.vhd" VHDL half_adder 1 0 0 -02
. . 0 0 0