--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/Kevin/Desktop/HMB/EIC-Beamtest-FW/mRICH_hodo_DC_V1/HMB_QBLink_proto/iseconfig/filter.filter
-intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml HMB_DC_QBTOP.twx HMB_DC_QBTOP.ncd
-o HMB_DC_QBTOP.twr HMB_DC_QBTOP.pcf -ucf HMB_QBLink.ucf

Design file:              HMB_DC_QBTOP.ncd
Physical constraint file: HMB_DC_QBTOP.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk = PERIOD TIMEGRP "SYSCLK_P" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2442 paths analyzed, 1372 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.725ns.
--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (SLICE_X36Y126.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.763ns (Levels of Logic = 0)
  Clock Path Skew:      2.797ns (2.541 - -0.256)
  Source Clock:         comm_process/sstX5Clk rising at 32.000ns
  Destination Clock:    internal_sysclk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.379ns

  Clock Uncertainty:          0.379ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.387ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y124.AQ     Tcko                  0.447   comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X36Y126.BX     net (fanout=1)        5.230   comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>
    SLICE_X36Y126.CLK    Tdick                 0.086   comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.763ns (0.533ns logic, 5.230ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (SLICE_X26Y139.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.706ns (Levels of Logic = 0)
  Clock Path Skew:      2.795ns (2.458 - -0.337)
  Source Clock:         comm_process/sstX5Clk rising at 32.000ns
  Destination Clock:    internal_sysclk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.379ns

  Clock Uncertainty:          0.379ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.387ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 to comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y139.CQ     Tcko                  0.391   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    SLICE_X26Y139.DX     net (fanout=1)        5.229   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
    SLICE_X26Y139.CLK    Tdick                 0.086   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.706ns (0.477ns logic, 5.229ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (SLICE_X26Y139.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 (FF)
  Destination:          comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.667ns (Levels of Logic = 0)
  Clock Path Skew:      2.795ns (2.458 - -0.337)
  Source Clock:         comm_process/sstX5Clk rising at 32.000ns
  Destination Clock:    internal_sysclk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.379ns

  Clock Uncertainty:          0.379ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.387ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 to comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y139.AQ     Tcko                  0.391   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1
    SLICE_X26Y139.BX     net (fanout=1)        5.190   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<1>
    SLICE_X26Y139.CLK    Tdick                 0.086   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.667ns (0.477ns logic, 5.190ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk = PERIOD TIMEGRP "SYSCLK_P" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y54.ADDRB8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.287ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6 (FF)
  Destination:          comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         internal_sysclk_BUFG rising at 40.000ns
  Destination Clock:    internal_sysclk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6 to comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y109.BQ     Tcko                  0.198   comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
                                                       comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6
    RAMB16_X2Y54.ADDRB8  net (fanout=5)        0.159   comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<6>
    RAMB16_X2Y54.CLKB    Trckc_ADDRB (-Th)     0.066   comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.291ns (0.132ns logic, 0.159ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y54.ADDRB9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7 (FF)
  Destination:          comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.368ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         internal_sysclk_BUFG rising at 40.000ns
  Destination Clock:    internal_sysclk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7 to comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y109.CQ     Tcko                  0.198   comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<8>
                                                       comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7
    RAMB16_X2Y54.ADDRB9  net (fanout=5)        0.236   comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<7>
    RAMB16_X2Y54.CLKB    Trckc_ADDRB (-Th)     0.066   comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.368ns (0.132ns logic, 0.236ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y54.RSTB), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.372ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 (FF)
  Destination:          comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.374ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.076 - 0.074)
  Source Clock:         internal_sysclk_BUFG rising at 40.000ns
  Destination Clock:    internal_sysclk_BUFG rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 to comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y110.AQ     Tcko                  0.200   comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
    RAMB16_X2Y54.RSTB    net (fanout=4)        0.225   comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
    RAMB16_X2Y54.CLKB    Trckc_RST   (-Th)     0.051   comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       comm_process/QBlink_TX_FIFO_W32R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.374ns (0.149ns logic, 0.225ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP "SYSCLK_P" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.330ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: comm_process/U_ClockGenByteLink/dcm_sp_inst/CLKFX
  Logical resource: comm_process/U_ClockGenByteLink/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y10.CLKFX
  Clock network: comm_process/U_ClockGenByteLink/clkfx
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: comm_process/U_ClockGenByteLink/dcm_sp_inst/CLKIN
  Logical resource: comm_process/U_ClockGenByteLink/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: comm_process/U_ClockGenByteLink/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: comm_process/U_ClockGenByteLink/dcm_sp_inst/CLKIN
  Logical resource: comm_process/U_ClockGenByteLink/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: comm_process/U_ClockGenByteLink/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_comm_process_U_ClockGenByteLink_clkfx = PERIOD TIMEGRP    
     "comm_process_U_ClockGenByteLink_clkfx" TS_sys_clk / 5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 835 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.627ns.
--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceIn/risingWord_0 (SLICE_X28Y141.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_process/U_SerialInterfaceIn/IDDR2_inst (FF)
  Destination:          comm_process/U_SerialInterfaceIn/risingWord_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.727ns (Levels of Logic = 0)
  Clock Path Skew:      -0.671ns (0.789 - 1.460)
  Source Clock:         comm_process/sstX5Clk rising at 0.000ns
  Destination Clock:    comm_process/sstX5Clk rising at 8.000ns
  Clock Uncertainty:    0.229ns

  Clock Uncertainty:          0.229ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.387ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_process/U_SerialInterfaceIn/IDDR2_inst to comm_process/U_SerialInterfaceIn/risingWord_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y173.Q4     Tickq                 1.220   comm_process/U_SerialInterfaceIn/serialDataInFalling
                                                       comm_process/U_SerialInterfaceIn/IDDR2_inst
    SLICE_X28Y141.AX     net (fanout=1)        4.371   comm_process/U_SerialInterfaceIn/serialDataInRising
    SLICE_X28Y141.CLK    Tdick                 0.136   comm_process/U_SerialInterfaceIn/risingWord<3>
                                                       comm_process/U_SerialInterfaceIn/risingWord_0
    -------------------------------------------------  ---------------------------
    Total                                      5.727ns (1.356ns logic, 4.371ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceIn/fallingWord_0 (SLICE_X28Y141.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_process/U_SerialInterfaceIn/IDDR2_inst (FF)
  Destination:          comm_process/U_SerialInterfaceIn/fallingWord_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.436ns (Levels of Logic = 1)
  Clock Path Skew:      -0.671ns (0.789 - 1.460)
  Source Clock:         comm_process/sstX5Clk rising at 0.000ns
  Destination Clock:    comm_process/sstX5Clk rising at 8.000ns
  Clock Uncertainty:    0.229ns

  Clock Uncertainty:          0.229ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.387ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_process/U_SerialInterfaceIn/IDDR2_inst to comm_process/U_SerialInterfaceIn/fallingWord_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y173.Q3     Tickq                 0.728   comm_process/U_SerialInterfaceIn/serialDataInFalling
                                                       comm_process/U_SerialInterfaceIn/IDDR2_inst
    SLICE_X28Y141.A4     net (fanout=1)        4.495   comm_process/U_SerialInterfaceIn/serialDataInFalling
    SLICE_X28Y141.CLK    Tas                   0.213   comm_process/U_SerialInterfaceIn/risingWord<3>
                                                       comm_process/U_SerialInterfaceIn/serialDataInFalling_rt
                                                       comm_process/U_SerialInterfaceIn/fallingWord_0
    -------------------------------------------------  ---------------------------
    Total                                      5.436ns (0.941ns logic, 4.495ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (SLICE_X42Y120.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_process/U_SstReset/G_RisingEdgeClock.cdc_reg2 (FF)
  Destination:          comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.054ns (Levels of Logic = 0)
  Clock Path Skew:      -2.754ns (0.104 - 2.858)
  Source Clock:         internal_sysclk_BUFG rising at 0.000ns
  Destination Clock:    comm_process/sstX5Clk rising at 8.000ns
  Clock Uncertainty:    0.379ns

  Clock Uncertainty:          0.379ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.387ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: comm_process/U_SstReset/G_RisingEdgeClock.cdc_reg2 to comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y125.AMUX   Tshcko                0.461   comm_process/U_SstReset/data_sync1
                                                       comm_process/U_SstReset/G_RisingEdgeClock.cdc_reg2
    SLICE_X42Y120.SR     net (fanout=35)       1.356   comm_process/sstRst
    SLICE_X42Y120.CLK    Trck                  0.237   comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      2.054ns (0.698ns logic, 1.356ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_comm_process_U_ClockGenByteLink_clkfx = PERIOD TIMEGRP
        "comm_process_U_ClockGenByteLink_clkfx" TS_sys_clk / 5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceIn/fallingWord_4 (SLICE_X29Y136.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.299ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_process/U_SstX5Reset/G_RisingEdgeClock.cdc_reg2 (FF)
  Destination:          comm_process/U_SerialInterfaceIn/fallingWord_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.031 - 0.034)
  Source Clock:         comm_process/sstX5Clk rising at 8.000ns
  Destination Clock:    comm_process/sstX5Clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_process/U_SstX5Reset/G_RisingEdgeClock.cdc_reg2 to comm_process/U_SerialInterfaceIn/fallingWord_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y138.AQ     Tcko                  0.198   comm_process/sstX5Rst
                                                       comm_process/U_SstX5Reset/G_RisingEdgeClock.cdc_reg2
    SLICE_X29Y136.SR     net (fanout=16)       0.236   comm_process/sstX5Rst
    SLICE_X29Y136.CLK    Tcksr       (-Th)     0.138   comm_process/U_SerialInterfaceIn/risingWord<4>
                                                       comm_process/U_SerialInterfaceIn/fallingWord_4
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.060ns logic, 0.236ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceIn/risingWord_4 (SLICE_X29Y136.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_process/U_SstX5Reset/G_RisingEdgeClock.cdc_reg2 (FF)
  Destination:          comm_process/U_SerialInterfaceIn/risingWord_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.303ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.031 - 0.034)
  Source Clock:         comm_process/sstX5Clk rising at 8.000ns
  Destination Clock:    comm_process/sstX5Clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_process/U_SstX5Reset/G_RisingEdgeClock.cdc_reg2 to comm_process/U_SerialInterfaceIn/risingWord_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y138.AQ     Tcko                  0.198   comm_process/sstX5Rst
                                                       comm_process/U_SstX5Reset/G_RisingEdgeClock.cdc_reg2
    SLICE_X29Y136.SR     net (fanout=16)       0.236   comm_process/sstX5Rst
    SLICE_X29Y136.CLK    Tcksr       (-Th)     0.131   comm_process/U_SerialInterfaceIn/risingWord<4>
                                                       comm_process/U_SerialInterfaceIn/risingWord_4
    -------------------------------------------------  ---------------------------
    Total                                      0.303ns (0.067ns logic, 0.236ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (SLICE_X28Y138.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Destination:          comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.381ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         comm_process/sstX5Clk rising at 8.000ns
  Destination Clock:    comm_process/sstX5Clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 to comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y138.CQ     Tcko                  0.200   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    SLICE_X28Y138.C5     net (fanout=1)        0.060   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>
    SLICE_X28Y138.CLK    Tah         (-Th)    -0.121   comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>_rt
                                                       comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.381ns (0.321ns logic, 0.060ns route)
                                                       (84.3% logic, 15.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_comm_process_U_ClockGenByteLink_clkfx = PERIOD TIMEGRP
        "comm_process_U_ClockGenByteLink_clkfx" TS_sys_clk / 5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: comm_process/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y69.CLKBRDCLK
  Clock network: comm_process/sstX5Clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: comm_process/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y63.CLKAWRCLK
  Clock network: comm_process/sstX5Clk
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: comm_process/U_ClockGenByteLink/clkout1_buf/I0
  Logical resource: comm_process/U_ClockGenByteLink/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: comm_process/U_ClockGenByteLink/clkfx
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk                     |     40.000ns|     16.725ns|     33.135ns|            0|            0|         2442|          835|
| TS_comm_process_U_ClockGenByte|      8.000ns|      6.627ns|          N/A|            0|            0|          835|            0|
| Link_clkfx                    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock SYSCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYSCLK_N       |    6.627|         |         |         |
SYSCLK_P       |    6.627|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SYSCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYSCLK_N       |    6.627|         |         |         |
SYSCLK_P       |    6.627|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3277 paths, 0 nets, and 1967 connections

Design statistics:
   Minimum period:  16.725ns{1}   (Maximum frequency:  59.791MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jan 23 17:25:36 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4750 MB



