m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/simulation/modelsim
Erx
Z1 w1608667704
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/rx.vhd
Z6 F/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/rx.vhd
l0
L5
Vh<V4m?Q4hi;SB<QecMKOX3
!s100 MkBEdf<==Y^M?2I_jfMZJ3
Z7 OV;C;10.5b;63
31
Z8 !s110 1608667733
!i10b 1
Z9 !s108 1608667733.000000
Z10 !s90 -reportprogress|300|-93|-work|work|/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/rx.vhd|
Z11 !s107 /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/rx.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Abehav
R2
R3
R4
Z14 DEx4 work 2 rx 0 22 h<V4m?Q4hi;SB<QecMKOX3
l35
L19
VY^J9hO;bUT^2mO_[Mn;]:2
!s100 j<2Oig9TkZ2[j2UdCI5]01
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Etb_rx
Z15 w1608667682
R2
R3
R4
R0
Z16 8/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/tb_rx.vhd
Z17 F/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/tb_rx.vhd
l0
L5
VTIM9jC94bJLVfRj<^l<Mo3
!s100 97?NNJi;Rzd:07>:;>V2=3
R7
31
R8
!i10b 1
R9
Z18 !s90 -reportprogress|300|-93|-work|work|/home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/tb_rx.vhd|
Z19 !s107 /home/simon/Documentos/FACULTAD/Sistemas Digitales Avanzados/Laboratorios/RS232-FPGA/Receptor/tb_rx.vhd|
!i113 1
R12
R13
Abehav
R14
R2
R3
R4
DEx4 work 5 tb_rx 0 22 TIM9jC94bJLVfRj<^l<Mo3
l58
L8
VV>Iz<hHV9B4?1Dii<D@GQ3
!s100 i42UY65YKg7ZC?OPSK?VG1
R7
31
R8
!i10b 1
R9
R18
R19
!i113 1
R12
R13
