Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot NTT_tb_behav xil_defaultlib.NTT_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:246]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:308]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:381]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:432]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:443]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:494]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 5 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:505]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:556]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:567]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 8 for port 'zeta_addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:620]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 7 for port 'addr' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:631]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:238]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:300]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:362]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:424]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:486]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:548]
WARNING: [VRFC 10-5021] port 'zeta_trig' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP2/NTT/NTT.srcs/sources_1/imports/NTT/NTT.v:612]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
