
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.88

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.42 source latency dst_ack$_DFFE_PN0P_/CLK ^
  -0.40 target latency ack_sync[0]$_DFF_PN0_/CLK ^
   0.00 CRPR
--------------
   0.03 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: src_rst_n (input port clocked by core_clock)
Endpoint: data_reg[0]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ src_rst_n (in)
                                         src_rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.05    0.22    0.98    1.18 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net72 (net)
                  0.22    0.00    1.18 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    35    0.43    0.22    0.25    1.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         net1 (net)
                  0.22    0.00    1.43 ^ data_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.43   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.06    0.16    0.17    0.17 ^ clkbuf_0_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_src_clk (net)
                  0.16    0.00    0.17 ^ clkbuf_2_2__f_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.08    0.21    0.23    0.40 ^ clkbuf_2_2__f_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_2__leaf_src_clk (net)
                  0.21    0.00    0.40 ^ data_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.40   clock reconvergence pessimism
                          0.28    0.68   library removal time
                                  0.68   data required time
-----------------------------------------------------------------------------
                                  0.68   data required time
                                 -1.43   data arrival time
-----------------------------------------------------------------------------
                                  0.76   slack (MET)


Startpoint: ack_sync[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ack_sync[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.06    0.16    0.17    0.17 ^ clkbuf_0_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_src_clk (net)
                  0.16    0.00    0.17 ^ clkbuf_2_0__f_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     9    0.07    0.20    0.22    0.40 ^ clkbuf_2_0__f_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_src_clk (net)
                  0.20    0.00    0.40 ^ ack_sync[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.01    0.06    0.39    0.79 v ack_sync[0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         ack_sync[0] (net)
                  0.06    0.00    0.79 v ack_sync[1]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.79   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.06    0.16    0.17    0.17 ^ clkbuf_0_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_src_clk (net)
                  0.16    0.00    0.17 ^ clkbuf_2_0__f_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     9    0.07    0.20    0.22    0.40 ^ clkbuf_2_0__f_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_src_clk (net)
                  0.20    0.00    0.40 ^ ack_sync[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.40   clock reconvergence pessimism
                          0.07    0.47   library hold time
                                  0.47   data required time
-----------------------------------------------------------------------------
                                  0.47   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: src_rst_n (input port clocked by core_clock)
Endpoint: data_reg[28]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ src_rst_n (in)
                                         src_rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.05    0.22    0.98    1.18 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net72 (net)
                  0.22    0.00    1.18 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    35    0.43    0.22    0.25    1.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         net1 (net)
                  0.22    0.00    1.43 ^ data_reg[28]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.43   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.06    0.16    0.17   10.17 ^ clkbuf_0_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_src_clk (net)
                  0.16    0.00   10.17 ^ clkbuf_2_1__f_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     9    0.07    0.20    0.22   10.40 ^ clkbuf_2_1__f_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_1__leaf_src_clk (net)
                  0.20    0.00   10.40 ^ data_reg[28]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.40   clock reconvergence pessimism
                          0.13   10.53   library recovery time
                                 10.53   data required time
-----------------------------------------------------------------------------
                                 10.53   data required time
                                 -1.43   data arrival time
-----------------------------------------------------------------------------
                                  9.10   slack (MET)


Startpoint: src_req$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: src_ready (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.06    0.16    0.17    0.17 ^ clkbuf_0_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_src_clk (net)
                  0.16    0.00    0.17 ^ clkbuf_2_0__f_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     9    0.07    0.20    0.22    0.40 ^ clkbuf_2_0__f_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_src_clk (net)
                  0.20    0.00    0.40 ^ src_req$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.02    0.14    0.49    0.89 ^ src_req$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         src_req (net)
                  0.14    0.00    0.89 ^ _079_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.11    0.32    1.21 v _079_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         net71 (net)
                  0.11    0.00    1.21 v output70/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.70    1.92 v output70/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         src_ready (net)
                  0.15    0.00    1.92 v src_ready (out)
                                  1.92   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  7.88   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: src_rst_n (input port clocked by core_clock)
Endpoint: data_reg[28]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ src_rst_n (in)
                                         src_rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.05    0.22    0.98    1.18 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net72 (net)
                  0.22    0.00    1.18 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    35    0.43    0.22    0.25    1.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         net1 (net)
                  0.22    0.00    1.43 ^ data_reg[28]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.43   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.06    0.16    0.17   10.17 ^ clkbuf_0_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_src_clk (net)
                  0.16    0.00   10.17 ^ clkbuf_2_1__f_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     9    0.07    0.20    0.22   10.40 ^ clkbuf_2_1__f_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_1__leaf_src_clk (net)
                  0.20    0.00   10.40 ^ data_reg[28]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.40   clock reconvergence pessimism
                          0.13   10.53   library recovery time
                                 10.53   data required time
-----------------------------------------------------------------------------
                                 10.53   data required time
                                 -1.43   data arrival time
-----------------------------------------------------------------------------
                                  9.10   slack (MET)


Startpoint: src_req$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: src_ready (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ src_clk (in)
                                         src_clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.06    0.16    0.17    0.17 ^ clkbuf_0_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_src_clk (net)
                  0.16    0.00    0.17 ^ clkbuf_2_0__f_src_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     9    0.07    0.20    0.22    0.40 ^ clkbuf_2_0__f_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_src_clk (net)
                  0.20    0.00    0.40 ^ src_req$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     3    0.02    0.14    0.49    0.89 ^ src_req$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         src_req (net)
                  0.14    0.00    0.89 ^ _079_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.11    0.32    1.21 v _079_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         net71 (net)
                  0.11    0.00    1.21 v output70/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.70    1.92 v output70/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         src_ready (net)
                  0.15    0.00    1.92 v src_ready (out)
                                  1.92   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (propagated)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                  7.88   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.5172009468078613

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8990

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.35989999771118164

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.35989999771118164

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
1.0000

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: src_req$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_reg[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ src_clk (in)
   0.17    0.17 ^ clkbuf_0_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.22    0.40 ^ clkbuf_2_0__f_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.40 ^ src_req$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.49    0.89 ^ src_req$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.32    1.21 v _079_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.23    1.44 v _080_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
   0.22    1.65 v _103_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
   0.25    1.90 ^ _112_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.90 ^ data_reg[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.90   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ src_clk (in)
   0.17   10.17 ^ clkbuf_0_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.22   10.40 ^ clkbuf_2_1__f_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00   10.40 ^ data_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.40   clock reconvergence pessimism
  -0.10   10.29   library setup time
          10.29   data required time
---------------------------------------------------------
          10.29   data required time
          -1.90   data arrival time
---------------------------------------------------------
           8.40   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ack_sync[0]$_DFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ack_sync[1]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ src_clk (in)
   0.17    0.17 ^ clkbuf_0_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.22    0.40 ^ clkbuf_2_0__f_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.40 ^ ack_sync[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.39    0.79 v ack_sync[0]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.79 v ack_sync[1]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.79   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ src_clk (in)
   0.17    0.17 ^ clkbuf_0_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.22    0.40 ^ clkbuf_2_0__f_src_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.40 ^ ack_sync[1]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.40   clock reconvergence pessimism
   0.07    0.47   library hold time
           0.47   data required time
---------------------------------------------------------
           0.47   data required time
          -0.79   data arrival time
---------------------------------------------------------
           0.32   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3957

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.4011

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.9161

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.8839

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
411.455561

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.33e-02   1.65e-03   4.27e-08   1.49e-02  51.8%
Combinational          9.67e-03   2.24e-03   3.90e-08   1.19e-02  41.3%
Clock                  9.31e-04   1.06e-03   6.55e-09   1.99e-03   6.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.38e-02   4.95e-03   8.83e-08   2.88e-02 100.0%
                          82.8%      17.2%       0.0%
