{
  "Top": "bgn_inference",
  "RtlTop": "bgn_inference",
  "RtlPrefix": "",
  "RtlSubPrefix": "bgn_inference_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_img": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_CTRL",
          "name": "input_img",
          "usage": "data",
          "direction": "in"
        }]
    },
    "prediction": {
      "index": "1",
      "direction": "out",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "prediction",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_CTRL",
          "name": "prediction_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=none"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "bgn_inference"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "8372",
    "Latency": "8371"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "bgn_inference",
    "Version": "1.0",
    "DisplayName": "Bgn_inference",
    "Revision": "2114482209",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_bgn_inference_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/weights.h",
      "..\/..\/top.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1.vhd",
      "impl\/vhdl\/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_mean_ROM_1P_BRAM_1R.vhd",
      "impl\/vhdl\/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_var_ROM_1P_BRAM_1R.vhd",
      "impl\/vhdl\/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_layer1_w_ROM_1P_BRAM_1R.vhd",
      "impl\/vhdl\/bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2.vhd",
      "impl\/vhdl\/bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_b_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_w_ROM_1P_BRAM_1R.vhd",
      "impl\/vhdl\/bgn_inference_CTRL_s_axi.vhd",
      "impl\/vhdl\/bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1.vhd",
      "impl\/vhdl\/bgn_inference_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1.vhd",
      "impl\/vhdl\/bgn_inference_fsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/bgn_inference_hidden_out_RAM_1P_LUTRAM_1R1W.vhd",
      "impl\/vhdl\/bgn_inference_mac_muladd_8ns_5ns_5ns_12_4_1.vhd",
      "impl\/vhdl\/bgn_inference_sitofp_32ns_32_5_no_dsp_1.vhd",
      "impl\/vhdl\/bgn_inference.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1.v",
      "impl\/verilog\/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_mean_ROM_1P_BRAM_1R.dat",
      "impl\/verilog\/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_mean_ROM_1P_BRAM_1R.v",
      "impl\/verilog\/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_var_ROM_1P_BRAM_1R.dat",
      "impl\/verilog\/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_bn_var_ROM_1P_BRAM_1R.v",
      "impl\/verilog\/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_layer1_w_ROM_1P_BRAM_1R.dat",
      "impl\/verilog\/bgn_inference_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_layer1_w_ROM_1P_BRAM_1R.v",
      "impl\/verilog\/bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2.v",
      "impl\/verilog\/bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_b_ROM_AUTO_1R.dat",
      "impl\/verilog\/bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_b_ROM_AUTO_1R.v",
      "impl\/verilog\/bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_w_ROM_1P_BRAM_1R.dat",
      "impl\/verilog\/bgn_inference_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_layer2_w_ROM_1P_BRAM_1R.v",
      "impl\/verilog\/bgn_inference_CTRL_s_axi.v",
      "impl\/verilog\/bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1.v",
      "impl\/verilog\/bgn_inference_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1.v",
      "impl\/verilog\/bgn_inference_fsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/bgn_inference_hidden_out_RAM_1P_LUTRAM_1R1W.v",
      "impl\/verilog\/bgn_inference_mac_muladd_8ns_5ns_5ns_12_4_1.v",
      "impl\/verilog\/bgn_inference_sitofp_32ns_32_5_no_dsp_1.v",
      "impl\/verilog\/bgn_inference.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/bgn_inference_v1_0\/data\/bgn_inference.mdd",
      "impl\/misc\/drivers\/bgn_inference_v1_0\/data\/bgn_inference.tcl",
      "impl\/misc\/drivers\/bgn_inference_v1_0\/data\/bgn_inference.yaml",
      "impl\/misc\/drivers\/bgn_inference_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/bgn_inference_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/bgn_inference_v1_0\/src\/xbgn_inference.c",
      "impl\/misc\/drivers\/bgn_inference_v1_0\/src\/xbgn_inference.h",
      "impl\/misc\/drivers\/bgn_inference_v1_0\/src\/xbgn_inference_hw.h",
      "impl\/misc\/drivers\/bgn_inference_v1_0\/src\/xbgn_inference_linux.c",
      "impl\/misc\/drivers\/bgn_inference_v1_0\/src\/xbgn_inference_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1_ip.tcl",
      "impl\/misc\/bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1_ip.tcl",
      "impl\/misc\/bgn_inference_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/bgn_inference_sitofp_32ns_32_5_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/bgn_inference.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name bgn_inference_fadd_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name bgn_inference_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 10 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name bgn_inference_fdiv_32ns_32ns_32_12_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name bgn_inference_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 10 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name bgn_inference_fsqrt_32ns_32ns_32_12_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "bgn_inference_fsub_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name bgn_inference_fsub_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "bgn_inference_sitofp_32ns_32_5_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name bgn_inference_sitofp_32ns_32_5_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_CTRL": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "8",
      "portPrefix": "s_axi_CTRL_",
      "paramPrefix": "C_S_AXI_CTRL_",
      "ports": [
        "s_axi_CTRL_ARADDR",
        "s_axi_CTRL_ARREADY",
        "s_axi_CTRL_ARVALID",
        "s_axi_CTRL_AWADDR",
        "s_axi_CTRL_AWREADY",
        "s_axi_CTRL_AWVALID",
        "s_axi_CTRL_BREADY",
        "s_axi_CTRL_BRESP",
        "s_axi_CTRL_BVALID",
        "s_axi_CTRL_RDATA",
        "s_axi_CTRL_RREADY",
        "s_axi_CTRL_RRESP",
        "s_axi_CTRL_RVALID",
        "s_axi_CTRL_WDATA",
        "s_axi_CTRL_WREADY",
        "s_axi_CTRL_WSTRB",
        "s_axi_CTRL_WVALID"
      ],
      "memories": {"input_img": {
          "offset": "128",
          "range": "128"
        }},
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "prediction",
          "access": "R",
          "description": "Data signal of prediction",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "prediction",
              "access": "R",
              "description": "Bit 31 to 0 of prediction"
            }]
        },
        {
          "offset": "0x14",
          "name": "prediction_ctrl",
          "access": "R",
          "description": "Control signal of prediction",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "prediction_ap_vld",
              "access": "R",
              "description": "Control signal prediction_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "128",
          "argName": "input_img"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "prediction"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CTRL",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    }
  },
  "RtlPorts": {
    "s_axi_CTRL_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_AWADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_CTRL_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CTRL_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CTRL_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_ARADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_CTRL_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CTRL_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CTRL_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CTRL_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CTRL_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "bgn_inference",
      "BindInstances": "hidden_out_U CTRL_s_axi_U",
      "Instances": [
        {
          "ModuleName": "bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1",
          "InstanceName": "grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1_fu_79",
          "BindInstances": "icmp_ln38_fu_281_p2 add_ln38_fu_287_p2 icmp_ln42_fu_299_p2 select_ln38_fu_305_p3 select_ln38_1_fu_1011_p3 add_ln38_1_fu_313_p2 select_ln38_2_fu_319_p3 mac_muladd_8ns_5ns_5ns_12_4_1_U7 mac_muladd_8ns_5ns_5ns_12_4_1_U7 xor_ln48_fu_375_p2 xnor_result_fu_381_p2 select_ln15_fu_403_p3 cnt_1_fu_411_p3 cnt_2_fu_427_p2 cnt_3_fu_433_p3 add_ln15_fu_453_p2 cnt_4_fu_459_p3 cnt_5_fu_683_p2 cnt_6_fu_688_p3 add_ln15_2_fu_694_p2 cnt_7_fu_700_p3 cnt_8_fu_707_p2 cnt_9_fu_713_p3 add_ln15_4_fu_724_p2 cnt_10_fu_730_p3 cnt_11_fu_737_p2 cnt_12_fu_743_p3 add_ln15_6_fu_748_p2 cnt_13_fu_754_p3 cnt_14_fu_761_p2 cnt_15_fu_767_p3 add_ln15_8_fu_774_p2 cnt_16_fu_780_p3 cnt_17_fu_787_p2 cnt_18_fu_792_p3 add_ln15_10_fu_798_p2 cnt_19_fu_804_p3 cnt_20_fu_811_p2 cnt_21_fu_817_p3 add_ln15_12_fu_828_p2 cnt_22_fu_834_p3 cnt_23_fu_839_p2 cnt_24_fu_845_p3 add_ln15_14_fu_852_p2 cnt_25_fu_858_p3 cnt_26_fu_865_p2 cnt_27_fu_871_p3 add_ln15_16_fu_878_p2 cnt_28_fu_883_p3 cnt_29_fu_889_p2 cnt_30_fu_895_p3 add_ln15_18_fu_902_p2 cnt_31_fu_908_p3 cnt_32_fu_915_p2 cnt_33_fu_921_p3 add_ln15_20_fu_926_p2 cnt_34_fu_932_p3 cnt_35_fu_939_p2 cnt_36_fu_945_p3 add_ln15_22_fu_952_p2 cnt_37_fu_958_p3 cnt_38_fu_965_p2 cnt_39_fu_970_p3 add_ln15_24_fu_976_p2 cnt_40_fu_982_p3 cnt_41_fu_989_p2 cnt_42_fu_995_p3 add_ln15_26_fu_1002_p2 cnt_43_fu_1018_p3 cnt_44_fu_1023_p2 cnt_45_fu_1029_p3 add_ln15_28_fu_1047_p2 cnt_46_fu_1053_p3 total_popcount_1_fu_1065_p2 add_ln42_fu_331_p2 icmp_ln42_1_fu_337_p2 sitofp_32ns_32_5_no_dsp_1_U4 fsub_32ns_32ns_32_5_full_dsp_1_U2 fsqrt_32ns_32ns_32_12_no_dsp_1_U6 fdiv_32ns_32ns_32_12_no_dsp_1_U3 icmp_ln54_fu_1097_p2 icmp_ln54_1_fu_1103_p2 or_ln54_fu_1109_p2 and_ln54_fu_1115_p2 select_ln54_fu_1121_p3 layer1_w_U bn_mean_U bn_var_U"
        },
        {
          "ModuleName": "bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2",
          "InstanceName": "grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2_fu_93",
          "BindInstances": "icmp_ln61_fu_189_p2 add_ln61_fu_195_p2 icmp_ln64_fu_204_p2 select_ln59_fu_210_p3 add_ln61_1_fu_248_p2 select_ln61_fu_254_p3 select_ln61_1_fu_311_p3 select_ln61_2_fu_330_p3 first_iter_1_fu_218_p2 add_ln66_fu_272_p2 fmul_32ns_32ns_32_4_max_dsp_1_U19 add_ln64_fu_229_p2 icmp_ln69_fu_371_p2 icmp_ln69_1_fu_377_p2 or_ln69_fu_383_p2 icmp_ln69_2_fu_389_p2 icmp_ln69_3_fu_395_p2 or_ln69_1_fu_401_p2 and_ln69_fu_407_p2 and_ln69_1_fu_413_p2 class_idx_2_fu_422_p3 max_val_1_fu_430_p3 layer2_w_U layer2_b_U"
        }
      ]
    },
    "Info": {
      "bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "bgn_inference": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "bgn_inference_Pipeline_LAYER1_VITIS_LOOP_42_1": {
        "Latency": {
          "LatencyBest": "3237",
          "LatencyAvg": "3237",
          "LatencyWorst": "3237",
          "PipelineII": "3201",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.290"
        },
        "Loops": [{
            "Name": "LAYER1_VITIS_LOOP_42_1",
            "TripCount": "3200",
            "Latency": "3235",
            "PipelineII": "1",
            "PipelineDepth": "37"
          }],
        "Area": {
          "BRAM_18K": "72",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "25",
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "2382",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "1843",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "bgn_inference_Pipeline_LAYER2_VITIS_LOOP_64_2": {
        "Latency": {
          "LatencyBest": "5130",
          "LatencyAvg": "5130",
          "LatencyWorst": "5130",
          "PipelineII": "5124",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.627"
        },
        "Loops": [{
            "Name": "LAYER2_VITIS_LOOP_64_2",
            "TripCount": "1280",
            "Latency": "5128",
            "PipelineII": "4",
            "PipelineDepth": "13"
          }],
        "Area": {
          "BRAM_18K": "32",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "11",
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "674",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "823",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "bgn_inference": {
        "Latency": {
          "LatencyBest": "8371",
          "LatencyAvg": "8371",
          "LatencyWorst": "8371",
          "PipelineII": "8372",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.627"
        },
        "Area": {
          "BRAM_18K": "104",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "37",
          "DSP": "8",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "3518",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "3459",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "6",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-15 20:09:12 -0300",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
