
Clock Cycle 1 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $t0, $zero, 1
File Number 1 : $t0 = 1
File Number 2 : addi $t8, $t8, 1
File Number 2 : $t8 = 1
File Number 3 : addi $s0, $zero, 1000
File Number 3 : $s0 = 1000

Clock Cycle 2 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : add $t0, $t0, $t1
File Number 1 : $t0 = 1
File Number 2 : addi $t1, $t1, 2
File Number 2 : $t1 = 2
File Number 3 : addi $s5, $s5, 10000
File Number 3 : $s5 = 10000

Clock Cycle 3 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : addi $t0, $t0, 10
File Number 1 : $t0 = 11
File Number 2 : addi $t2, $t2, 3
File Number 2 : $t2 = 3
File Number 3 : addi $s1, $zero, 0
File Number 3 : $s1 = 0

Clock Cycle 4 -> 
MRM :
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Write) Issued for sw $t0,1000($zero) on Line 4
File Number 3 : addi $s2, $zero, 2
File Number 3 : $s2 = 2

Clock Cycle 5 -> 
MRM :
MRM received a request to queue Instruction : sw $t0,1000($zero) of Core : 1
DRAM: 
Core Execution :
File Number 1 : addi $t3, $t3, 4
File Number 1 : $t3 = 4
File Number 3 : addi $t1, $zero, 0
File Number 3 : $t1 = 0

Clock Cycle 6 -> 
MRM :
Completed addition of Instruction sw $t0,1000($zero) of Core 1
DRAM: 
Core Execution :
File Number 1 : DRAM Request(Read) Issued for lw $t4,1000($zero) on Line 6
File Number 3 : addi $t1, $t1, 1
File Number 3 : $t1 = 1

Clock Cycle 7 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 1 : add $t5, $t1, $t2
File Number 1 : $t5 = 0

Clock Cycle 8 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw $t0,1000($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started sw 1000 11 on Line 4
Row 0 will be activated
File Number 1 : Completed 1/12
Core Execution :

Clock Cycle 9 -> 
MRM :
MRM received a request to queue Instruction : lw $t4,1000($zero) of Core : 1
DRAM: 
File Number 1 : Completed 2/12
Core Execution :

Clock Cycle 10 -> 
MRM :
Completed addition of Instruction lw $t4,1000($zero) of Core 1
DRAM: 
File Number 1 : Completed 3/12
Core Execution :
File Number 2 : DRAM Request(Write) Issued for sw $t2,100($zero) on Line 4

Clock Cycle 11 -> 
MRM :
MRM received a request to queue Instruction : sw $t2,100($zero) of Core : 2
DRAM: 
File Number 1 : Completed 4/12
Core Execution :
File Number 2 : addi $t0, $t0, 10
File Number 2 : $t0 = 10

Clock Cycle 12 -> 
MRM :
Completed addition of Instruction sw $t2,100($zero) of Core 2
DRAM: 
File Number 1 : Completed 5/12
Core Execution :
File Number 2 : addi $t3, $t3, 4
File Number 2 : $t3 = 4
File Number 3 : DRAM Request(Write) Issued for sw $t1, 0($s0) on Line 9

Clock Cycle 13 -> 
MRM :
MRM received a request to queue Instruction : sw $t1, 0($s0) of Core : 3
DRAM: 
File Number 1 : Completed 6/12
Core Execution :
File Number 3 : addi $s0, $s0, 4
File Number 3 : $s0 = 1004

Clock Cycle 14 -> 
MRM :
Completed addition of Instruction sw $t1, 0($s0) of Core 3
DRAM: 
File Number 1 : Completed 7/12
Core Execution :
File Number 2 : DRAM Request(Read) Issued for lw $t4,100($zero) on Line 7
File Number 3 : addi $s1, $s1, 1
File Number 3 : $s1 = 1

Clock Cycle 15 -> 
MRM :
MRM received a request to queue Instruction : lw $t4,100($zero) of Core : 2
DRAM: 
File Number 1 : Completed 8/12
Core Execution :
File Number 2 : add $t0, $t1, $t2
File Number 2 : $t0 = 5

Clock Cycle 16 -> 
MRM :
Completed addition of Instruction lw $t4,100($zero) of Core 2
The instrution won't be added to the MRM queue because of sw-lw forwarding
CORE 1: $t4 = 3
DRAM: 
File Number 1 : Completed 9/12
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw $t7, 0($s5) on Line 12

Clock Cycle 17 -> 
MRM :
MRM received a request to queue Instruction : sw $t7, 0($s5) of Core : 3
DRAM: 
File Number 1 : Completed 10/12
Core Execution :
File Number 3 : slt $s3, $s1, $s2
File Number 3 : $s3 = 1

Clock Cycle 18 -> 
MRM :
Completed addition of Instruction sw $t7, 0($s5) of Core 3
DRAM: 
File Number 1 : Completed 11/12
Core Execution :
File Number 3 : bne $s3, $zero, initloop

Clock Cycle 19 -> 
MRM :
DRAM: 
File Number 1 : Completed 12/12
File Number 1 : Finished Instruction sw 1000 11 on Line 4
Core Execution :
File Number 3 : addi $t1, $t1, 1
File Number 3 : $t1 = 2

Clock Cycle 20 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw $t1, 0($s0) on Line 9

Clock Cycle 21 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw $t4,1000($zero) of Core 1 to Dram
DRAM: 
File Number 1 : Started lw 1000 $t4 on Line 6
File Number 1 : Completed 1/2
Core Execution :
File Number 3 : addi $s0, $s0, 4
File Number 3 : $s0 = 1008

Clock Cycle 22 -> 
MRM :
MRM received a request to queue Instruction : sw $t1, 0($s0) of Core : 3
DRAM: 
File Number 1 : Completed 2/2
File Number 1 : $t4 = 11
File Number 1 : Finished Instruction lw 1000 $t4 on Line 6
Core Execution :
File Number 3 : addi $s1, $s1, 1
File Number 3 : $s1 = 2

Clock Cycle 23 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 24 -> 
MRM :
1/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 25 -> 
MRM :
2/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 26 -> 
MRM :
3/4 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 27 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw $t2,100($zero) of Core 2 to Dram
DRAM: 
File Number 2 : Started sw 100 3 on Line 4
Row 0 will be copied back to DRAM and Row 341 will be activated
File Number 2 : Completed 1/22
Core Execution :

Clock Cycle 28 -> 
MRM :
Completed addition of Instruction sw $t1, 0($s0) of Core 3
DRAM: 
File Number 2 : Completed 2/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw $t7, 0($s5) on Line 12

Clock Cycle 29 -> 
MRM :
MRM received a request to queue Instruction : sw $t7, 0($s5) of Core : 3
DRAM: 
File Number 2 : Completed 3/22
Core Execution :
File Number 3 : slt $s3, $s1, $s2
File Number 3 : $s3 = 0

Clock Cycle 30 -> 
MRM :
Completed addition of Instruction sw $t7, 0($s5) of Core 3
Removed instruction sw $t7, 0($s5) because of sw-sw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 4/22
Core Execution :
File Number 3 : bne $s3, $zero, initloop

Clock Cycle 31 -> 
MRM :
DRAM: 
File Number 2 : Completed 5/22
Core Execution :
File Number 3 : addi $s0, $zero, 1000
File Number 3 : $s0 = 1000

Clock Cycle 32 -> 
MRM :
DRAM: 
File Number 2 : Completed 6/22
Core Execution :
File Number 3 : addi $s1, $zero, 0
File Number 3 : $s1 = 0

Clock Cycle 33 -> 
MRM :
DRAM: 
File Number 2 : Completed 7/22
Core Execution :
File Number 3 : addi $s3, $zero, 0
File Number 3 : $s3 = 0

Clock Cycle 34 -> 
MRM :
DRAM: 
File Number 2 : Completed 8/22
Core Execution :
File Number 3 : addi $s2, $zero, 2
File Number 3 : $s2 = 2

Clock Cycle 35 -> 
MRM :
DRAM: 
File Number 2 : Completed 9/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw $t0, 0($s0) on Line 20

Clock Cycle 36 -> 
MRM :
MRM received a request to queue Instruction : lw $t0, 0($s0) of Core : 3
DRAM: 
File Number 2 : Completed 10/22
Memory at 1000 = 11
Core Execution :
File Number 3 : addi $s0, $s0, 4
File Number 3 : $s0 = 1004

Clock Cycle 37 -> 
MRM :
Completed addition of Instruction lw $t0, 0($s0) of Core 3
The instrution won't be added to the MRM queue because of sw-lw forwarding
CORE 2: $t0 = 1
DRAM: 
File Number 2 : Completed 11/22
Core Execution :

Clock Cycle 38 -> 
MRM :
DRAM: 
File Number 2 : Completed 12/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw $t1, 0($s0) on Line 22

Clock Cycle 39 -> 
MRM :
MRM received a request to queue Instruction : lw $t1, 0($s0) of Core : 3
DRAM: 
File Number 2 : Completed 13/22
Core Execution :

Clock Cycle 40 -> 
MRM :
1/2 completed for adding Instruction lw $t1, 0($s0) of Core 3
DRAM: 
File Number 2 : Completed 14/22
Core Execution :

Clock Cycle 41 -> 
MRM :
Completed addition of Instruction lw $t1, 0($s0) of Core 3
The instrution won't be added to the MRM queue because of sw-lw forwarding
CORE 2: $t1 = 2
DRAM: 
File Number 2 : Completed 15/22
Core Execution :

Clock Cycle 42 -> 
MRM :
DRAM: 
File Number 2 : Completed 16/22
Core Execution :
File Number 3 : add $t2, $t0, $t1
File Number 3 : $t2 = 3

Clock Cycle 43 -> 
MRM :
DRAM: 
File Number 2 : Completed 17/22
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw $t2, 0($s0) on Line 24

Clock Cycle 44 -> 
MRM :
MRM received a request to queue Instruction : sw $t2, 0($s0) of Core : 3
DRAM: 
File Number 2 : Completed 18/22
Core Execution :
File Number 3 : addi $s1, $s1, 1
File Number 3 : $s1 = 1

Clock Cycle 45 -> 
MRM :
Completed addition of Instruction sw $t2, 0($s0) of Core 3
Removed instruction sw $t1, 0($s0) because of sw-sw redundancy with the newly added instruction
DRAM: 
File Number 2 : Completed 19/22
Core Execution :
File Number 3 : slt $s3, $s1, $s2
File Number 3 : $s3 = 1

Clock Cycle 46 -> 
MRM :
DRAM: 
File Number 2 : Completed 20/22
Core Execution :
File Number 3 : bne $s3, $zero, sumloop

Clock Cycle 47 -> 
MRM :
DRAM: 
File Number 2 : Completed 21/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw $t0, 0($s0) on Line 20

Clock Cycle 48 -> 
MRM :
MRM received a request to queue Instruction : lw $t0, 0($s0) of Core : 3
DRAM: 
File Number 2 : Completed 22/22
File Number 2 : Finished Instruction sw 100 3 on Line 4
Core Execution :
File Number 3 : addi $s0, $s0, 4
File Number 3 : $s0 = 1008

Clock Cycle 49 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 50 -> 
MRM :
1/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 51 -> 
MRM :
2/3 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 52 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw $t1, 0($s0) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1000 1 on Line 9
Row 341 will be copied back to DRAM and Row 682 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 53 -> 
MRM :
1/2 completed for adding Instruction lw $t0, 0($s0) of Core 3
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 54 -> 
MRM :
Completed addition of Instruction lw $t0, 0($s0) of Core 3
The instrution won't be added to the MRM queue because of sw-lw forwarding
CORE 2: $t0 = 3
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 55 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :
File Number 3 : DRAM Request(Read) Issued for lw $t1, 0($s0) on Line 22

Clock Cycle 56 -> 
MRM :
MRM received a request to queue Instruction : lw $t1, 0($s0) of Core : 3
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 57 -> 
MRM :
Completed addition of Instruction lw $t1, 0($s0) of Core 3
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 58 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 59 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 60 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 61 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 349284 = 3
Core Execution :

Clock Cycle 62 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 63 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 64 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 65 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 66 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 67 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 68 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 69 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 70 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 71 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 72 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 73 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 1000 1 on Line 9
Core Execution :

Clock Cycle 74 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 75 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw $t2, 0($s0) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1004 3 on Line 24
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 76 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : Finished Instruction sw 1004 3 on Line 24
Core Execution :

Clock Cycle 77 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 78 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction lw $t1, 0($s0) of Core 3 to Dram
DRAM: 
File Number 3 : Started lw 1008 $t1 on Line 22
File Number 3 : Completed 1/2
Core Execution :

Clock Cycle 79 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/2
File Number 3 : $t1 = 0
File Number 3 : Finished Instruction lw 1008 $t1 on Line 22
Core Execution :
File Number 3 : add $t2, $t0, $t1
File Number 3 : $t2 = 3

Clock Cycle 80 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :
File Number 3 : DRAM Request(Write) Issued for sw $t2, 0($s0) on Line 24

Clock Cycle 81 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :
File Number 3 : addi $s1, $s1, 1
File Number 3 : $s1 = 2

Clock Cycle 82 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw $t7, 0($s5) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 10000 0 on Line 12
Row 682 will be copied back to DRAM and Row 691 will be activated
File Number 3 : Completed 1/22
Core Execution :
File Number 3 : slt $s3, $s1, $s2
File Number 3 : $s3 = 0

Clock Cycle 83 -> 
MRM :
MRM received a request to queue Instruction : sw $t2, 0($s0) of Core : 3
DRAM: 
File Number 3 : Completed 2/22
Core Execution :
File Number 3 : bne $s3, $zero, sumloop

Clock Cycle 84 -> 
MRM :
Completed addition of Instruction sw $t2, 0($s0) of Core 3
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 85 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 86 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 87 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 88 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 89 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 90 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 91 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Memory at 699368 = 1
Memory at 699372 = 3
Core Execution :

Clock Cycle 92 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 93 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 94 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 95 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 96 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 97 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 98 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 99 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 100 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 101 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 102 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 103 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 10000 0 on Line 12
Core Execution :

Clock Cycle 104 -> 
MRM :
DRM found Empty, MRM started working on assigning an Instruction to DRAM
DRAM: 
Core Execution :

Clock Cycle 105 -> 
MRM :
1/2 completed for the process of assigning an Instruction to Dram
DRAM: 
Core Execution :

Clock Cycle 106 -> 
MRM :
Finished assignment to Dram 
Assigned Instruction sw $t2, 0($s0) of Core 3 to Dram
DRAM: 
File Number 3 : Started sw 1008 3 on Line 24
Row 691 will be copied back to DRAM and Row 682 will be activated
File Number 3 : Completed 1/22
Core Execution :

Clock Cycle 107 -> 
MRM :
DRAM: 
File Number 3 : Completed 2/22
Core Execution :

Clock Cycle 108 -> 
MRM :
DRAM: 
File Number 3 : Completed 3/22
Core Execution :

Clock Cycle 109 -> 
MRM :
DRAM: 
File Number 3 : Completed 4/22
Core Execution :

Clock Cycle 110 -> 
MRM :
DRAM: 
File Number 3 : Completed 5/22
Core Execution :

Clock Cycle 111 -> 
MRM :
DRAM: 
File Number 3 : Completed 6/22
Core Execution :

Clock Cycle 112 -> 
MRM :
DRAM: 
File Number 3 : Completed 7/22
Core Execution :

Clock Cycle 113 -> 
MRM :
DRAM: 
File Number 3 : Completed 8/22
Core Execution :

Clock Cycle 114 -> 
MRM :
DRAM: 
File Number 3 : Completed 9/22
Core Execution :

Clock Cycle 115 -> 
MRM :
DRAM: 
File Number 3 : Completed 10/22
Core Execution :

Clock Cycle 116 -> 
MRM :
DRAM: 
File Number 3 : Completed 11/22
Core Execution :

Clock Cycle 117 -> 
MRM :
DRAM: 
File Number 3 : Completed 12/22
Core Execution :

Clock Cycle 118 -> 
MRM :
DRAM: 
File Number 3 : Completed 13/22
Core Execution :

Clock Cycle 119 -> 
MRM :
DRAM: 
File Number 3 : Completed 14/22
Core Execution :

Clock Cycle 120 -> 
MRM :
DRAM: 
File Number 3 : Completed 15/22
Core Execution :

Clock Cycle 121 -> 
MRM :
DRAM: 
File Number 3 : Completed 16/22
Core Execution :

Clock Cycle 122 -> 
MRM :
DRAM: 
File Number 3 : Completed 17/22
Core Execution :

Clock Cycle 123 -> 
MRM :
DRAM: 
File Number 3 : Completed 18/22
Core Execution :

Clock Cycle 124 -> 
MRM :
DRAM: 
File Number 3 : Completed 19/22
Core Execution :

Clock Cycle 125 -> 
MRM :
DRAM: 
File Number 3 : Completed 20/22
Core Execution :

Clock Cycle 126 -> 
MRM :
DRAM: 
File Number 3 : Completed 21/22
Core Execution :

Clock Cycle 127 -> 
MRM :
DRAM: 
File Number 3 : Completed 22/22
File Number 3 : Finished Instruction sw 1008 3 on Line 24
Core Execution :

RELEVANT STATISTICS :->
Total Number of instructions executed in 127 Clock Cycles : 48
Total Number of Row Buffer Updates = 11
Time Taken by MRM 31

Integer Register Values for File 1 -> 
zero = 0
s0 = 0
s1 = 0
s2 = 0
s3 = 0
s4 = 0
s5 = 0
s6 = 0
s7 = 0
t0 = 11
t1 = 0
t2 = 0
t3 = 4
t4 = 11
t5 = 0
t6 = 0
t7 = 0
t8 = 0
t9 = 0
v0 = 0
v1 = 0
a0 = 0
a1 = 0
a2 = 0
a3 = 0
k0 = 0
gp = 0
sp = 0
fp = 0
ra = 0
at = 0


Integer Register Values for File 2 -> 
zero = 0
s0 = 0
s1 = 0
s2 = 0
s3 = 0
s4 = 0
s5 = 0
s6 = 0
s7 = 0
t0 = 5
t1 = 2
t2 = 3
t3 = 4
t4 = 3
t5 = 0
t6 = 0
t7 = 0
t8 = 1
t9 = 0
v0 = 0
v1 = 0
a0 = 0
a1 = 0
a2 = 0
a3 = 0
k0 = 0
gp = 0
sp = 0
fp = 0
ra = 0
at = 0


Integer Register Values for File 3 -> 
zero = 0
s0 = 1008
s1 = 2
s2 = 2
s3 = 0
s4 = 0
s5 = 10000
s6 = 0
s7 = 0
t0 = 3
t1 = 0
t2 = 3
t3 = 0
t4 = 0
t5 = 0
t6 = 0
t7 = 0
t8 = 0
t9 = 0
v0 = 0
v1 = 0
a0 = 0
a1 = 0
a2 = 0
a3 = 0
k0 = 0
gp = 0
sp = 0
fp = 0
ra = 0
at = 0

