
HX711_weigher_stm32f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000043bc  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000910  080044cc  080044cc  000144cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004ddc  08004ddc  00014ddc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004de0  08004de0  00014de0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000a4  20000000  08004de4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000011b8  200000a8  08004e88  000200a8  2**3
                  ALLOC
  7 ._user_heap_stack 00000100  20001260  08004e88  00021260  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000a1f7  00000000  00000000  000200cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001dc8  00000000  00000000  0002a2c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000008b8  00000000  00000000  0002c090  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000820  00000000  00000000  0002c948  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00003878  00000000  00000000  0002d168  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000028ff  00000000  00000000  000309e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  000332df  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000027b0  00000000  00000000  0003335c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000a8 	.word	0x200000a8
 800012c:	00000000 	.word	0x00000000
 8000130:	080044b4 	.word	0x080044b4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000ac 	.word	0x200000ac
 800014c:	080044b4 	.word	0x080044b4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f092 0f00 	teq	r2, #0
 800044a:	bf14      	ite	ne
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e720      	b.n	80002a4 <__adddf3+0x138>
 8000462:	bf00      	nop

08000464 <__aeabi_ul2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f04f 0500 	mov.w	r5, #0
 8000472:	e00a      	b.n	800048a <__aeabi_l2d+0x16>

08000474 <__aeabi_l2d>:
 8000474:	ea50 0201 	orrs.w	r2, r0, r1
 8000478:	bf08      	it	eq
 800047a:	4770      	bxeq	lr
 800047c:	b530      	push	{r4, r5, lr}
 800047e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000482:	d502      	bpl.n	800048a <__aeabi_l2d+0x16>
 8000484:	4240      	negs	r0, r0
 8000486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000496:	f43f aedc 	beq.w	8000252 <__adddf3+0xe6>
 800049a:	f04f 0203 	mov.w	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b2:	f1c2 0320 	rsb	r3, r2, #32
 80004b6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ba:	fa20 f002 	lsr.w	r0, r0, r2
 80004be:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c2:	ea40 000e 	orr.w	r0, r0, lr
 80004c6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ca:	4414      	add	r4, r2
 80004cc:	e6c1      	b.n	8000252 <__adddf3+0xe6>
 80004ce:	bf00      	nop

080004d0 <__aeabi_dmul>:
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004de:	bf1d      	ittte	ne
 80004e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e4:	ea94 0f0c 	teqne	r4, ip
 80004e8:	ea95 0f0c 	teqne	r5, ip
 80004ec:	f000 f8de 	bleq	80006ac <__aeabi_dmul+0x1dc>
 80004f0:	442c      	add	r4, r5
 80004f2:	ea81 0603 	eor.w	r6, r1, r3
 80004f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000502:	bf18      	it	ne
 8000504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800050c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000510:	d038      	beq.n	8000584 <__aeabi_dmul+0xb4>
 8000512:	fba0 ce02 	umull	ip, lr, r0, r2
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800051e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000522:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000526:	f04f 0600 	mov.w	r6, #0
 800052a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800052e:	f09c 0f00 	teq	ip, #0
 8000532:	bf18      	it	ne
 8000534:	f04e 0e01 	orrne.w	lr, lr, #1
 8000538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800053c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000544:	d204      	bcs.n	8000550 <__aeabi_dmul+0x80>
 8000546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054a:	416d      	adcs	r5, r5
 800054c:	eb46 0606 	adc.w	r6, r6, r6
 8000550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800055c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000568:	bf88      	it	hi
 800056a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800056e:	d81e      	bhi.n	80005ae <__aeabi_dmul+0xde>
 8000570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000574:	bf08      	it	eq
 8000576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057a:	f150 0000 	adcs.w	r0, r0, #0
 800057e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000582:	bd70      	pop	{r4, r5, r6, pc}
 8000584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000588:	ea46 0101 	orr.w	r1, r6, r1
 800058c:	ea40 0002 	orr.w	r0, r0, r2
 8000590:	ea81 0103 	eor.w	r1, r1, r3
 8000594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000598:	bfc2      	ittt	gt
 800059a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800059e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	popgt	{r4, r5, r6, pc}
 80005a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a8:	f04f 0e00 	mov.w	lr, #0
 80005ac:	3c01      	subs	r4, #1
 80005ae:	f300 80ab 	bgt.w	8000708 <__aeabi_dmul+0x238>
 80005b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005b6:	bfde      	ittt	le
 80005b8:	2000      	movle	r0, #0
 80005ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005be:	bd70      	pople	{r4, r5, r6, pc}
 80005c0:	f1c4 0400 	rsb	r4, r4, #0
 80005c4:	3c20      	subs	r4, #32
 80005c6:	da35      	bge.n	8000634 <__aeabi_dmul+0x164>
 80005c8:	340c      	adds	r4, #12
 80005ca:	dc1b      	bgt.n	8000604 <__aeabi_dmul+0x134>
 80005cc:	f104 0414 	add.w	r4, r4, #20
 80005d0:	f1c4 0520 	rsb	r5, r4, #32
 80005d4:	fa00 f305 	lsl.w	r3, r0, r5
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f205 	lsl.w	r2, r1, r5
 80005e0:	ea40 0002 	orr.w	r0, r0, r2
 80005e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f0:	fa21 f604 	lsr.w	r6, r1, r4
 80005f4:	eb42 0106 	adc.w	r1, r2, r6
 80005f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005fc:	bf08      	it	eq
 80005fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f1c4 040c 	rsb	r4, r4, #12
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f304 	lsl.w	r3, r0, r4
 8000610:	fa20 f005 	lsr.w	r0, r0, r5
 8000614:	fa01 f204 	lsl.w	r2, r1, r4
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000624:	f141 0100 	adc.w	r1, r1, #0
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 0520 	rsb	r5, r4, #32
 8000638:	fa00 f205 	lsl.w	r2, r0, r5
 800063c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000640:	fa20 f304 	lsr.w	r3, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea43 0302 	orr.w	r3, r3, r2
 800064c:	fa21 f004 	lsr.w	r0, r1, r4
 8000650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000654:	fa21 f204 	lsr.w	r2, r1, r4
 8000658:	ea20 0002 	bic.w	r0, r0, r2
 800065c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f094 0f00 	teq	r4, #0
 8000670:	d10f      	bne.n	8000692 <__aeabi_dmul+0x1c2>
 8000672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000676:	0040      	lsls	r0, r0, #1
 8000678:	eb41 0101 	adc.w	r1, r1, r1
 800067c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000680:	bf08      	it	eq
 8000682:	3c01      	subeq	r4, #1
 8000684:	d0f7      	beq.n	8000676 <__aeabi_dmul+0x1a6>
 8000686:	ea41 0106 	orr.w	r1, r1, r6
 800068a:	f095 0f00 	teq	r5, #0
 800068e:	bf18      	it	ne
 8000690:	4770      	bxne	lr
 8000692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000696:	0052      	lsls	r2, r2, #1
 8000698:	eb43 0303 	adc.w	r3, r3, r3
 800069c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3d01      	subeq	r5, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1c6>
 80006a6:	ea43 0306 	orr.w	r3, r3, r6
 80006aa:	4770      	bx	lr
 80006ac:	ea94 0f0c 	teq	r4, ip
 80006b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b4:	bf18      	it	ne
 80006b6:	ea95 0f0c 	teqne	r5, ip
 80006ba:	d00c      	beq.n	80006d6 <__aeabi_dmul+0x206>
 80006bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c0:	bf18      	it	ne
 80006c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006c6:	d1d1      	bne.n	800066c <__aeabi_dmul+0x19c>
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd70      	pop	{r4, r5, r6, pc}
 80006d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006da:	bf06      	itte	eq
 80006dc:	4610      	moveq	r0, r2
 80006de:	4619      	moveq	r1, r3
 80006e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e4:	d019      	beq.n	800071a <__aeabi_dmul+0x24a>
 80006e6:	ea94 0f0c 	teq	r4, ip
 80006ea:	d102      	bne.n	80006f2 <__aeabi_dmul+0x222>
 80006ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f0:	d113      	bne.n	800071a <__aeabi_dmul+0x24a>
 80006f2:	ea95 0f0c 	teq	r5, ip
 80006f6:	d105      	bne.n	8000704 <__aeabi_dmul+0x234>
 80006f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006fc:	bf1c      	itt	ne
 80006fe:	4610      	movne	r0, r2
 8000700:	4619      	movne	r1, r3
 8000702:	d10a      	bne.n	800071a <__aeabi_dmul+0x24a>
 8000704:	ea81 0103 	eor.w	r1, r1, r3
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	bd70      	pop	{r4, r5, r6, pc}
 800071a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800071e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000722:	bd70      	pop	{r4, r5, r6, pc}

08000724 <__aeabi_ddiv>:
 8000724:	b570      	push	{r4, r5, r6, lr}
 8000726:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800072a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800072e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000732:	bf1d      	ittte	ne
 8000734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000738:	ea94 0f0c 	teqne	r4, ip
 800073c:	ea95 0f0c 	teqne	r5, ip
 8000740:	f000 f8a7 	bleq	8000892 <__aeabi_ddiv+0x16e>
 8000744:	eba4 0405 	sub.w	r4, r4, r5
 8000748:	ea81 0e03 	eor.w	lr, r1, r3
 800074c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000750:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000754:	f000 8088 	beq.w	8000868 <__aeabi_ddiv+0x144>
 8000758:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800075c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000768:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800076c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000774:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800077c:	429d      	cmp	r5, r3
 800077e:	bf08      	it	eq
 8000780:	4296      	cmpeq	r6, r2
 8000782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000786:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800078a:	d202      	bcs.n	8000792 <__aeabi_ddiv+0x6e>
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	1ab6      	subs	r6, r6, r2
 8000794:	eb65 0503 	sbc.w	r5, r5, r3
 8000798:	085b      	lsrs	r3, r3, #1
 800079a:	ea4f 0232 	mov.w	r2, r2, rrx
 800079e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ae:	bf22      	ittt	cs
 80007b0:	1ab6      	subcs	r6, r6, r2
 80007b2:	4675      	movcs	r5, lr
 80007b4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000800:	ea55 0e06 	orrs.w	lr, r5, r6
 8000804:	d018      	beq.n	8000838 <__aeabi_ddiv+0x114>
 8000806:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800080e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800081e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000822:	d1c0      	bne.n	80007a6 <__aeabi_ddiv+0x82>
 8000824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000828:	d10b      	bne.n	8000842 <__aeabi_ddiv+0x11e>
 800082a:	ea41 0100 	orr.w	r1, r1, r0
 800082e:	f04f 0000 	mov.w	r0, #0
 8000832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000836:	e7b6      	b.n	80007a6 <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	bf04      	itt	eq
 800083e:	4301      	orreq	r1, r0
 8000840:	2000      	moveq	r0, #0
 8000842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000846:	bf88      	it	hi
 8000848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800084c:	f63f aeaf 	bhi.w	80005ae <__aeabi_dmul+0xde>
 8000850:	ebb5 0c03 	subs.w	ip, r5, r3
 8000854:	bf04      	itt	eq
 8000856:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800085e:	f150 0000 	adcs.w	r0, r0, #0
 8000862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000866:	bd70      	pop	{r4, r5, r6, pc}
 8000868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800086c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000874:	bfc2      	ittt	gt
 8000876:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800087e:	bd70      	popgt	{r4, r5, r6, pc}
 8000880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000884:	f04f 0e00 	mov.w	lr, #0
 8000888:	3c01      	subs	r4, #1
 800088a:	e690      	b.n	80005ae <__aeabi_dmul+0xde>
 800088c:	ea45 0e06 	orr.w	lr, r5, r6
 8000890:	e68d      	b.n	80005ae <__aeabi_dmul+0xde>
 8000892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000896:	ea94 0f0c 	teq	r4, ip
 800089a:	bf08      	it	eq
 800089c:	ea95 0f0c 	teqeq	r5, ip
 80008a0:	f43f af3b 	beq.w	800071a <__aeabi_dmul+0x24a>
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	d10a      	bne.n	80008c0 <__aeabi_ddiv+0x19c>
 80008aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ae:	f47f af34 	bne.w	800071a <__aeabi_dmul+0x24a>
 80008b2:	ea95 0f0c 	teq	r5, ip
 80008b6:	f47f af25 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ba:	4610      	mov	r0, r2
 80008bc:	4619      	mov	r1, r3
 80008be:	e72c      	b.n	800071a <__aeabi_dmul+0x24a>
 80008c0:	ea95 0f0c 	teq	r5, ip
 80008c4:	d106      	bne.n	80008d4 <__aeabi_ddiv+0x1b0>
 80008c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ca:	f43f aefd 	beq.w	80006c8 <__aeabi_dmul+0x1f8>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e722      	b.n	800071a <__aeabi_dmul+0x24a>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	f47f aec5 	bne.w	800066c <__aeabi_dmul+0x19c>
 80008e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008e6:	f47f af0d 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008ee:	f47f aeeb 	bne.w	80006c8 <__aeabi_dmul+0x1f8>
 80008f2:	e712      	b.n	800071a <__aeabi_dmul+0x24a>

080008f4 <__gedf2>:
 80008f4:	f04f 3cff 	mov.w	ip, #4294967295
 80008f8:	e006      	b.n	8000908 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__ledf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	e002      	b.n	8000908 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__cmpdf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	f84d cd04 	str.w	ip, [sp, #-4]!
 800090c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000910:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000914:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000918:	bf18      	it	ne
 800091a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800091e:	d01b      	beq.n	8000958 <__cmpdf2+0x54>
 8000920:	b001      	add	sp, #4
 8000922:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000926:	bf0c      	ite	eq
 8000928:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800092c:	ea91 0f03 	teqne	r1, r3
 8000930:	bf02      	ittt	eq
 8000932:	ea90 0f02 	teqeq	r0, r2
 8000936:	2000      	moveq	r0, #0
 8000938:	4770      	bxeq	lr
 800093a:	f110 0f00 	cmn.w	r0, #0
 800093e:	ea91 0f03 	teq	r1, r3
 8000942:	bf58      	it	pl
 8000944:	4299      	cmppl	r1, r3
 8000946:	bf08      	it	eq
 8000948:	4290      	cmpeq	r0, r2
 800094a:	bf2c      	ite	cs
 800094c:	17d8      	asrcs	r0, r3, #31
 800094e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000952:	f040 0001 	orr.w	r0, r0, #1
 8000956:	4770      	bx	lr
 8000958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	d102      	bne.n	8000968 <__cmpdf2+0x64>
 8000962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000966:	d107      	bne.n	8000978 <__cmpdf2+0x74>
 8000968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800096c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000970:	d1d6      	bne.n	8000920 <__cmpdf2+0x1c>
 8000972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000976:	d0d3      	beq.n	8000920 <__cmpdf2+0x1c>
 8000978:	f85d 0b04 	ldr.w	r0, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop

08000980 <__aeabi_cdrcmple>:
 8000980:	4684      	mov	ip, r0
 8000982:	4610      	mov	r0, r2
 8000984:	4662      	mov	r2, ip
 8000986:	468c      	mov	ip, r1
 8000988:	4619      	mov	r1, r3
 800098a:	4663      	mov	r3, ip
 800098c:	e000      	b.n	8000990 <__aeabi_cdcmpeq>
 800098e:	bf00      	nop

08000990 <__aeabi_cdcmpeq>:
 8000990:	b501      	push	{r0, lr}
 8000992:	f7ff ffb7 	bl	8000904 <__cmpdf2>
 8000996:	2800      	cmp	r0, #0
 8000998:	bf48      	it	mi
 800099a:	f110 0f00 	cmnmi.w	r0, #0
 800099e:	bd01      	pop	{r0, pc}

080009a0 <__aeabi_dcmpeq>:
 80009a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a4:	f7ff fff4 	bl	8000990 <__aeabi_cdcmpeq>
 80009a8:	bf0c      	ite	eq
 80009aa:	2001      	moveq	r0, #1
 80009ac:	2000      	movne	r0, #0
 80009ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b2:	bf00      	nop

080009b4 <__aeabi_dcmplt>:
 80009b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b8:	f7ff ffea 	bl	8000990 <__aeabi_cdcmpeq>
 80009bc:	bf34      	ite	cc
 80009be:	2001      	movcc	r0, #1
 80009c0:	2000      	movcs	r0, #0
 80009c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c6:	bf00      	nop

080009c8 <__aeabi_dcmple>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff ffe0 	bl	8000990 <__aeabi_cdcmpeq>
 80009d0:	bf94      	ite	ls
 80009d2:	2001      	movls	r0, #1
 80009d4:	2000      	movhi	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmpge>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffce 	bl	8000980 <__aeabi_cdrcmple>
 80009e4:	bf94      	ite	ls
 80009e6:	2001      	movls	r0, #1
 80009e8:	2000      	movhi	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmpgt>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffc4 	bl	8000980 <__aeabi_cdrcmple>
 80009f8:	bf34      	ite	cc
 80009fa:	2001      	movcc	r0, #1
 80009fc:	2000      	movcs	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_d2iz>:
 8000a04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a0c:	d215      	bcs.n	8000a3a <__aeabi_d2iz+0x36>
 8000a0e:	d511      	bpl.n	8000a34 <__aeabi_d2iz+0x30>
 8000a10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a18:	d912      	bls.n	8000a40 <__aeabi_d2iz+0x3c>
 8000a1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a26:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a2e:	bf18      	it	ne
 8000a30:	4240      	negne	r0, r0
 8000a32:	4770      	bx	lr
 8000a34:	f04f 0000 	mov.w	r0, #0
 8000a38:	4770      	bx	lr
 8000a3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a3e:	d105      	bne.n	8000a4c <__aeabi_d2iz+0x48>
 8000a40:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a44:	bf08      	it	eq
 8000a46:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a4a:	4770      	bx	lr
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop

08000a54 <__aeabi_d2uiz>:
 8000a54:	004a      	lsls	r2, r1, #1
 8000a56:	d211      	bcs.n	8000a7c <__aeabi_d2uiz+0x28>
 8000a58:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a5c:	d211      	bcs.n	8000a82 <__aeabi_d2uiz+0x2e>
 8000a5e:	d50d      	bpl.n	8000a7c <__aeabi_d2uiz+0x28>
 8000a60:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a64:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a68:	d40e      	bmi.n	8000a88 <__aeabi_d2uiz+0x34>
 8000a6a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a72:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a76:	fa23 f002 	lsr.w	r0, r3, r2
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d102      	bne.n	8000a8e <__aeabi_d2uiz+0x3a>
 8000a88:	f04f 30ff 	mov.w	r0, #4294967295
 8000a8c:	4770      	bx	lr
 8000a8e:	f04f 0000 	mov.w	r0, #0
 8000a92:	4770      	bx	lr

08000a94 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that
  *         contains the configuration information for the specified DMA Channel.
  * @retval None
  */
void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b085      	sub	sp, #20
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
 8000a9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
  assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));

/*--------------------------- DMAy Channelx CCR Configuration -----------------*/
  /* Get the DMAy_Channelx CCR value */
  tmpreg = DMAy_Channelx->CCR;
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	60fb      	str	r3, [r7, #12]
  /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= CCR_CLEAR_Mask;
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8000aae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000ab2:	60fb      	str	r3, [r7, #12]
  /* Set MINC bit according to DMA_MemoryInc value */
  /* Set PSIZE bits according to DMA_PeripheralDataSize value */
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set PL bits according to DMA_Priority value */
  /* Set the MEM2MEM bit according to DMA_M2M value */
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8000ab4:	683b      	ldr	r3, [r7, #0]
 8000ab6:	689a      	ldr	r2, [r3, #8]
 8000ab8:	683b      	ldr	r3, [r7, #0]
 8000aba:	6a1b      	ldr	r3, [r3, #32]
 8000abc:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	691b      	ldr	r3, [r3, #16]
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8000ac2:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000ac4:	683b      	ldr	r3, [r7, #0]
 8000ac6:	695b      	ldr	r3, [r3, #20]
 8000ac8:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	699b      	ldr	r3, [r3, #24]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000ace:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000ad0:	683b      	ldr	r3, [r7, #0]
 8000ad2:	69db      	ldr	r3, [r3, #28]
 8000ad4:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8000ad6:	683b      	ldr	r3, [r7, #0]
 8000ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000ada:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ae0:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 8000ae2:	68fa      	ldr	r2, [r7, #12]
 8000ae4:	4313      	orrs	r3, r2
 8000ae6:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Channelx CCR */
  DMAy_Channelx->CCR = tmpreg;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	68fa      	ldr	r2, [r7, #12]
 8000aec:	601a      	str	r2, [r3, #0]

/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 8000aee:	683b      	ldr	r3, [r7, #0]
 8000af0:	68da      	ldr	r2, [r3, #12]
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	605a      	str	r2, [r3, #4]

/*--------------------------- DMAy Channelx CPAR Configuration ----------------*/
  /* Write to DMAy Channelx CPAR */
  DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000af6:	683b      	ldr	r3, [r7, #0]
 8000af8:	681a      	ldr	r2, [r3, #0]
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	609a      	str	r2, [r3, #8]

/*--------------------------- DMAy Channelx CMAR Configuration ----------------*/
  /* Write to DMAy Channelx CMAR */
  DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	685a      	ldr	r2, [r3, #4]
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	60da      	str	r2, [r3, #12]
}
 8000b06:	bf00      	nop
 8000b08:	3714      	adds	r7, #20
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bc80      	pop	{r7}
 8000b0e:	4770      	bx	lr

08000b10 <DMA_StructInit>:
  * @param  DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
/*-------------- Reset DMA init structure parameters values ------------------*/
  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	601a      	str	r2, [r3, #0]
  /* Initialize the DMA_MemoryBaseAddr member */
  DMA_InitStruct->DMA_MemoryBaseAddr = 0;
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	2200      	movs	r2, #0
 8000b22:	605a      	str	r2, [r3, #4]
  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC;
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	2200      	movs	r2, #0
 8000b28:	609a      	str	r2, [r3, #8]
  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	60da      	str	r2, [r3, #12]
  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	2200      	movs	r2, #0
 8000b34:	611a      	str	r2, [r3, #16]
  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	2200      	movs	r2, #0
 8000b3a:	615a      	str	r2, [r3, #20]
  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	2200      	movs	r2, #0
 8000b40:	619a      	str	r2, [r3, #24]
  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	2200      	movs	r2, #0
 8000b46:	61da      	str	r2, [r3, #28]
  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	621a      	str	r2, [r3, #32]
  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	2200      	movs	r2, #0
 8000b52:	625a      	str	r2, [r3, #36]	; 0x24
  /* Initialize the DMA_M2M member */
  DMA_InitStruct->DMA_M2M = DMA_M2M_Disable;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	2200      	movs	r2, #0
 8000b58:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000b5a:	bf00      	nop
 8000b5c:	370c      	adds	r7, #12
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bc80      	pop	{r7}
 8000b62:	4770      	bx	lr

08000b64 <DMA_Cmd>:
  * @param  NewState: new state of the DMAy Channelx. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b083      	sub	sp, #12
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
 8000b6c:	460b      	mov	r3, r1
 8000b6e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000b70:	78fb      	ldrb	r3, [r7, #3]
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d006      	beq.n	8000b84 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Channelx */
    DMAy_Channelx->CCR |= DMA_CCR1_EN;
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	f043 0201 	orr.w	r2, r3, #1
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Channelx */
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
  }
}
 8000b82:	e006      	b.n	8000b92 <DMA_Cmd+0x2e>
    DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR1_EN);
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681a      	ldr	r2, [r3, #0]
 8000b88:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8000b8c:	4013      	ands	r3, r2
 8000b8e:	687a      	ldr	r2, [r7, #4]
 8000b90:	6013      	str	r3, [r2, #0]
}
 8000b92:	bf00      	nop
 8000b94:	370c      	adds	r7, #12
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bc80      	pop	{r7}
 8000b9a:	4770      	bx	lr

08000b9c <DMA_SetCurrDataCounter>:
  *         transfer.   
  * @note   This function can only be used when the DMAy_Channelx is disabled.                 
  * @retval None.
  */
void DMA_SetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t DataNumber)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b083      	sub	sp, #12
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
 8000ba4:	460b      	mov	r3, r1
 8000ba6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  
/*--------------------------- DMAy Channelx CNDTR Configuration ---------------*/
  /* Write to DMAy Channelx CNDTR */
  DMAy_Channelx->CNDTR = DataNumber;  
 8000ba8:	887a      	ldrh	r2, [r7, #2]
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	605a      	str	r2, [r3, #4]
}
 8000bae:	bf00      	nop
 8000bb0:	370c      	adds	r7, #12
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bc80      	pop	{r7}
 8000bb6:	4770      	bx	lr

08000bb8 <DMA_GetCurrDataCounter>:
  *   x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel.
  * @retval The number of remaining data units in the current DMAy Channelx
  *         transfer.
  */
uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
  /* Return the number of remaining data units for DMAy Channelx */
  return ((uint16_t)(DMAy_Channelx->CNDTR));
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	685b      	ldr	r3, [r3, #4]
 8000bc4:	b29b      	uxth	r3, r3
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	370c      	adds	r7, #12
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bc80      	pop	{r7}
 8000bce:	4770      	bx	lr

08000bd0 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that
  *         contains the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b089      	sub	sp, #36	; 0x24
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
 8000bd8:	6039      	str	r1, [r7, #0]
  uint32_t currentmode = 0x00, currentpin = 0x00, pinpos = 0x00, pos = 0x00;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	61fb      	str	r3, [r7, #28]
 8000bde:	2300      	movs	r3, #0
 8000be0:	613b      	str	r3, [r7, #16]
 8000be2:	2300      	movs	r3, #0
 8000be4:	61bb      	str	r3, [r7, #24]
 8000be6:	2300      	movs	r3, #0
 8000be8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg = 0x00, pinmask = 0x00;
 8000bea:	2300      	movs	r3, #0
 8000bec:	617b      	str	r3, [r7, #20]
 8000bee:	2300      	movs	r3, #0
 8000bf0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x0F);
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	78db      	ldrb	r3, [r3, #3]
 8000bf6:	f003 030f 	and.w	r3, r3, #15
 8000bfa:	61fb      	str	r3, [r7, #28]
  if ((((uint32_t)GPIO_InitStruct->GPIO_Mode) & ((uint32_t)0x10)) != 0x00)
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	78db      	ldrb	r3, [r3, #3]
 8000c00:	f003 0310 	and.w	r3, r3, #16
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d005      	beq.n	8000c14 <GPIO_Init+0x44>
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (uint32_t)GPIO_InitStruct->GPIO_Speed;
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	789b      	ldrb	r3, [r3, #2]
 8000c0c:	461a      	mov	r2, r3
 8000c0e:	69fb      	ldr	r3, [r7, #28]
 8000c10:	4313      	orrs	r3, r2
 8000c12:	61fb      	str	r3, [r7, #28]
  }
/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((uint32_t)GPIO_InitStruct->GPIO_Pin & ((uint32_t)0x00FF)) != 0x00)
 8000c14:	683b      	ldr	r3, [r7, #0]
 8000c16:	881b      	ldrh	r3, [r3, #0]
 8000c18:	b2db      	uxtb	r3, r3
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d044      	beq.n	8000ca8 <GPIO_Init+0xd8>
  {
    tmpreg = GPIOx->CRL;
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000c24:	2300      	movs	r3, #0
 8000c26:	61bb      	str	r3, [r7, #24]
 8000c28:	e038      	b.n	8000c9c <GPIO_Init+0xcc>
    {
      pos = ((uint32_t)0x01) << pinpos;
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	69bb      	ldr	r3, [r7, #24]
 8000c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c32:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	881b      	ldrh	r3, [r3, #0]
 8000c38:	461a      	mov	r2, r3
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000c40:	693a      	ldr	r2, [r7, #16]
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	429a      	cmp	r2, r3
 8000c46:	d126      	bne.n	8000c96 <GPIO_Init+0xc6>
      {
        pos = pinpos << 2;
 8000c48:	69bb      	ldr	r3, [r7, #24]
 8000c4a:	009b      	lsls	r3, r3, #2
 8000c4c:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding low control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000c4e:	220f      	movs	r2, #15
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	fa02 f303 	lsl.w	r3, r2, r3
 8000c56:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000c58:	68bb      	ldr	r3, [r7, #8]
 8000c5a:	43db      	mvns	r3, r3
 8000c5c:	697a      	ldr	r2, [r7, #20]
 8000c5e:	4013      	ands	r3, r2
 8000c60:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000c62:	69fa      	ldr	r2, [r7, #28]
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6a:	697a      	ldr	r2, [r7, #20]
 8000c6c:	4313      	orrs	r3, r2
 8000c6e:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	78db      	ldrb	r3, [r3, #3]
 8000c74:	2b28      	cmp	r3, #40	; 0x28
 8000c76:	d105      	bne.n	8000c84 <GPIO_Init+0xb4>
        {
          GPIOx->BRR = (((uint32_t)0x01) << pinpos);
 8000c78:	2201      	movs	r2, #1
 8000c7a:	69bb      	ldr	r3, [r7, #24]
 8000c7c:	409a      	lsls	r2, r3
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	615a      	str	r2, [r3, #20]
 8000c82:	e008      	b.n	8000c96 <GPIO_Init+0xc6>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000c84:	683b      	ldr	r3, [r7, #0]
 8000c86:	78db      	ldrb	r3, [r3, #3]
 8000c88:	2b48      	cmp	r3, #72	; 0x48
 8000c8a:	d104      	bne.n	8000c96 <GPIO_Init+0xc6>
          {
            GPIOx->BSRR = (((uint32_t)0x01) << pinpos);
 8000c8c:	2201      	movs	r2, #1
 8000c8e:	69bb      	ldr	r3, [r7, #24]
 8000c90:	409a      	lsls	r2, r3
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000c96:	69bb      	ldr	r3, [r7, #24]
 8000c98:	3301      	adds	r3, #1
 8000c9a:	61bb      	str	r3, [r7, #24]
 8000c9c:	69bb      	ldr	r3, [r7, #24]
 8000c9e:	2b07      	cmp	r3, #7
 8000ca0:	d9c3      	bls.n	8000c2a <GPIO_Init+0x5a>
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	697a      	ldr	r2, [r7, #20]
 8000ca6:	601a      	str	r2, [r3, #0]
  }
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	881b      	ldrh	r3, [r3, #0]
 8000cac:	2bff      	cmp	r3, #255	; 0xff
 8000cae:	d946      	bls.n	8000d3e <GPIO_Init+0x16e>
  {
    tmpreg = GPIOx->CRH;
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	685b      	ldr	r3, [r3, #4]
 8000cb4:	617b      	str	r3, [r7, #20]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	61bb      	str	r3, [r7, #24]
 8000cba:	e03a      	b.n	8000d32 <GPIO_Init+0x162>
    {
      pos = (((uint32_t)0x01) << (pinpos + 0x08));
 8000cbc:	69bb      	ldr	r3, [r7, #24]
 8000cbe:	3308      	adds	r3, #8
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc6:	60fb      	str	r3, [r7, #12]
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	881b      	ldrh	r3, [r3, #0]
 8000ccc:	461a      	mov	r2, r3
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	4013      	ands	r3, r2
 8000cd2:	613b      	str	r3, [r7, #16]
      if (currentpin == pos)
 8000cd4:	693a      	ldr	r2, [r7, #16]
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	d127      	bne.n	8000d2c <GPIO_Init+0x15c>
      {
        pos = pinpos << 2;
 8000cdc:	69bb      	ldr	r3, [r7, #24]
 8000cde:	009b      	lsls	r3, r3, #2
 8000ce0:	60fb      	str	r3, [r7, #12]
        /* Clear the corresponding high control register bits */
        pinmask = ((uint32_t)0x0F) << pos;
 8000ce2:	220f      	movs	r2, #15
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cea:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~pinmask;
 8000cec:	68bb      	ldr	r3, [r7, #8]
 8000cee:	43db      	mvns	r3, r3
 8000cf0:	697a      	ldr	r2, [r7, #20]
 8000cf2:	4013      	ands	r3, r2
 8000cf4:	617b      	str	r3, [r7, #20]
        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8000cf6:	69fa      	ldr	r2, [r7, #28]
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000cfe:	697a      	ldr	r2, [r7, #20]
 8000d00:	4313      	orrs	r3, r2
 8000d02:	617b      	str	r3, [r7, #20]
        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	78db      	ldrb	r3, [r3, #3]
 8000d08:	2b28      	cmp	r3, #40	; 0x28
 8000d0a:	d105      	bne.n	8000d18 <GPIO_Init+0x148>
        {
          GPIOx->BRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000d0c:	69bb      	ldr	r3, [r7, #24]
 8000d0e:	3308      	adds	r3, #8
 8000d10:	2201      	movs	r2, #1
 8000d12:	409a      	lsls	r2, r3
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	615a      	str	r2, [r3, #20]
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	78db      	ldrb	r3, [r3, #3]
 8000d1c:	2b48      	cmp	r3, #72	; 0x48
 8000d1e:	d105      	bne.n	8000d2c <GPIO_Init+0x15c>
        {
          GPIOx->BSRR = (((uint32_t)0x01) << (pinpos + 0x08));
 8000d20:	69bb      	ldr	r3, [r7, #24]
 8000d22:	3308      	adds	r3, #8
 8000d24:	2201      	movs	r2, #1
 8000d26:	409a      	lsls	r2, r3
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	611a      	str	r2, [r3, #16]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8000d2c:	69bb      	ldr	r3, [r7, #24]
 8000d2e:	3301      	adds	r3, #1
 8000d30:	61bb      	str	r3, [r7, #24]
 8000d32:	69bb      	ldr	r3, [r7, #24]
 8000d34:	2b07      	cmp	r3, #7
 8000d36:	d9c1      	bls.n	8000cbc <GPIO_Init+0xec>
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	697a      	ldr	r2, [r7, #20]
 8000d3c:	605a      	str	r2, [r3, #4]
  }
}
 8000d3e:	bf00      	nop
 8000d40:	3724      	adds	r7, #36	; 0x24
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bc80      	pop	{r7}
 8000d46:	4770      	bx	lr

08000d48 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin:  specifies the port bit to read.
  *   This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b085      	sub	sp, #20
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
 8000d50:	460b      	mov	r3, r1
 8000d52:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000d54:	2300      	movs	r3, #0
 8000d56:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	689a      	ldr	r2, [r3, #8]
 8000d5c:	887b      	ldrh	r3, [r7, #2]
 8000d5e:	4013      	ands	r3, r2
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d002      	beq.n	8000d6a <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000d64:	2301      	movs	r3, #1
 8000d66:	73fb      	strb	r3, [r7, #15]
 8000d68:	e001      	b.n	8000d6e <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000d6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d70:	4618      	mov	r0, r3
 8000d72:	3714      	adds	r7, #20
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bc80      	pop	{r7}
 8000d78:	4770      	bx	lr

08000d7a <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000d7a:	b480      	push	{r7}
 8000d7c:	b083      	sub	sp, #12
 8000d7e:	af00      	add	r7, sp, #0
 8000d80:	6078      	str	r0, [r7, #4]
 8000d82:	460b      	mov	r3, r1
 8000d84:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8000d86:	887a      	ldrh	r2, [r7, #2]
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	611a      	str	r2, [r3, #16]
}
 8000d8c:	bf00      	nop
 8000d8e:	370c      	adds	r7, #12
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bc80      	pop	{r7}
 8000d94:	4770      	bx	lr

08000d96 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *   This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000d96:	b480      	push	{r7}
 8000d98:	b083      	sub	sp, #12
 8000d9a:	af00      	add	r7, sp, #0
 8000d9c:	6078      	str	r0, [r7, #4]
 8000d9e:	460b      	mov	r3, r1
 8000da0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8000da2:	887a      	ldrh	r2, [r7, #2]
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	615a      	str	r2, [r3, #20]
}
 8000da8:	bf00      	nop
 8000daa:	370c      	adds	r7, #12
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bc80      	pop	{r7}
 8000db0:	4770      	bx	lr
	...

08000db4 <RCC_HCLKConfig>:
  *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 8000db4:	b480      	push	{r7}
 8000db6:	b085      	sub	sp, #20
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  tmpreg = RCC->CFGR;
 8000dc0:	4b09      	ldr	r3, [pc, #36]	; (8000de8 <RCC_HCLKConfig+0x34>)
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	60fb      	str	r3, [r7, #12]
  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000dcc:	60fb      	str	r3, [r7, #12]
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8000dce:	68fa      	ldr	r2, [r7, #12]
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	4313      	orrs	r3, r2
 8000dd4:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000dd6:	4a04      	ldr	r2, [pc, #16]	; (8000de8 <RCC_HCLKConfig+0x34>)
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	6053      	str	r3, [r2, #4]
}
 8000ddc:	bf00      	nop
 8000dde:	3714      	adds	r7, #20
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bc80      	pop	{r7}
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop
 8000de8:	40021000 	.word	0x40021000

08000dec <RCC_PCLK1Config>:
  *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b085      	sub	sp, #20
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000df4:	2300      	movs	r3, #0
 8000df6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8000df8:	4b09      	ldr	r3, [pc, #36]	; (8000e20 <RCC_PCLK1Config+0x34>)
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000e04:	60fb      	str	r3, [r7, #12]
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8000e06:	68fa      	ldr	r2, [r7, #12]
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	4313      	orrs	r3, r2
 8000e0c:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000e0e:	4a04      	ldr	r2, [pc, #16]	; (8000e20 <RCC_PCLK1Config+0x34>)
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	6053      	str	r3, [r2, #4]
}
 8000e14:	bf00      	nop
 8000e16:	3714      	adds	r7, #20
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bc80      	pop	{r7}
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	40021000 	.word	0x40021000

08000e24 <RCC_PCLK2Config>:
  *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
  *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b085      	sub	sp, #20
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  tmpreg = RCC->CFGR;
 8000e30:	4b09      	ldr	r3, [pc, #36]	; (8000e58 <RCC_PCLK2Config+0x34>)
 8000e32:	685b      	ldr	r3, [r3, #4]
 8000e34:	60fb      	str	r3, [r7, #12]
  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8000e36:	68fb      	ldr	r3, [r7, #12]
 8000e38:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000e3c:	60fb      	str	r3, [r7, #12]
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	00db      	lsls	r3, r3, #3
 8000e42:	68fa      	ldr	r2, [r7, #12]
 8000e44:	4313      	orrs	r3, r2
 8000e46:	60fb      	str	r3, [r7, #12]
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8000e48:	4a03      	ldr	r2, [pc, #12]	; (8000e58 <RCC_PCLK2Config+0x34>)
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	6053      	str	r3, [r2, #4]
}
 8000e4e:	bf00      	nop
 8000e50:	3714      	adds	r7, #20
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bc80      	pop	{r7}
 8000e56:	4770      	bx	lr
 8000e58:	40021000 	.word	0x40021000

08000e5c <RCC_GetClocksFreq>:
  * @note   The result of this function could be not correct when using 
  *         fractional value for HSE crystal.  
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	b087      	sub	sp, #28
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 8000e64:	2300      	movs	r3, #0
 8000e66:	617b      	str	r3, [r7, #20]
 8000e68:	2300      	movs	r3, #0
 8000e6a:	613b      	str	r3, [r7, #16]
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	60fb      	str	r3, [r7, #12]
 8000e70:	2300      	movs	r3, #0
 8000e72:	60bb      	str	r3, [r7, #8]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8000e74:	4b4c      	ldr	r3, [pc, #304]	; (8000fa8 <RCC_GetClocksFreq+0x14c>)
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	f003 030c 	and.w	r3, r3, #12
 8000e7c:	617b      	str	r3, [r7, #20]
  
  switch (tmp)
 8000e7e:	697b      	ldr	r3, [r7, #20]
 8000e80:	2b04      	cmp	r3, #4
 8000e82:	d007      	beq.n	8000e94 <RCC_GetClocksFreq+0x38>
 8000e84:	2b08      	cmp	r3, #8
 8000e86:	d009      	beq.n	8000e9c <RCC_GetClocksFreq+0x40>
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d133      	bne.n	8000ef4 <RCC_GetClocksFreq+0x98>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	4a47      	ldr	r2, [pc, #284]	; (8000fac <RCC_GetClocksFreq+0x150>)
 8000e90:	601a      	str	r2, [r3, #0]
      break;
 8000e92:	e033      	b.n	8000efc <RCC_GetClocksFreq+0xa0>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	4a45      	ldr	r2, [pc, #276]	; (8000fac <RCC_GetClocksFreq+0x150>)
 8000e98:	601a      	str	r2, [r3, #0]
      break;
 8000e9a:	e02f      	b.n	8000efc <RCC_GetClocksFreq+0xa0>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8000e9c:	4b42      	ldr	r3, [pc, #264]	; (8000fa8 <RCC_GetClocksFreq+0x14c>)
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000ea4:	613b      	str	r3, [r7, #16]
      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8000ea6:	4b40      	ldr	r3, [pc, #256]	; (8000fa8 <RCC_GetClocksFreq+0x14c>)
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000eae:	60fb      	str	r3, [r7, #12]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8000eb0:	693b      	ldr	r3, [r7, #16]
 8000eb2:	0c9b      	lsrs	r3, r3, #18
 8000eb4:	3302      	adds	r3, #2
 8000eb6:	613b      	str	r3, [r7, #16]
      
      if (pllsource == 0x00)
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d106      	bne.n	8000ecc <RCC_GetClocksFreq+0x70>
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 8000ebe:	693b      	ldr	r3, [r7, #16]
 8000ec0:	4a3b      	ldr	r2, [pc, #236]	; (8000fb0 <RCC_GetClocksFreq+0x154>)
 8000ec2:	fb02 f203 	mul.w	r2, r2, r3
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	601a      	str	r2, [r3, #0]
          pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
          RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 8000eca:	e017      	b.n	8000efc <RCC_GetClocksFreq+0xa0>
        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 8000ecc:	4b36      	ldr	r3, [pc, #216]	; (8000fa8 <RCC_GetClocksFreq+0x14c>)
 8000ece:	685b      	ldr	r3, [r3, #4]
 8000ed0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d006      	beq.n	8000ee6 <RCC_GetClocksFreq+0x8a>
          RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 8000ed8:	693b      	ldr	r3, [r7, #16]
 8000eda:	4a35      	ldr	r2, [pc, #212]	; (8000fb0 <RCC_GetClocksFreq+0x154>)
 8000edc:	fb02 f203 	mul.w	r2, r2, r3
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	601a      	str	r2, [r3, #0]
      break;
 8000ee4:	e00a      	b.n	8000efc <RCC_GetClocksFreq+0xa0>
          RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 8000ee6:	693b      	ldr	r3, [r7, #16]
 8000ee8:	4a30      	ldr	r2, [pc, #192]	; (8000fac <RCC_GetClocksFreq+0x150>)
 8000eea:	fb02 f203 	mul.w	r2, r2, r3
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	601a      	str	r2, [r3, #0]
      break;
 8000ef2:	e003      	b.n	8000efc <RCC_GetClocksFreq+0xa0>

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	4a2d      	ldr	r2, [pc, #180]	; (8000fac <RCC_GetClocksFreq+0x150>)
 8000ef8:	601a      	str	r2, [r3, #0]
      break;
 8000efa:	bf00      	nop
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8000efc:	4b2a      	ldr	r3, [pc, #168]	; (8000fa8 <RCC_GetClocksFreq+0x14c>)
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000f04:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 4;
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	091b      	lsrs	r3, r3, #4
 8000f0a:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000f0c:	4a29      	ldr	r2, [pc, #164]	; (8000fb4 <RCC_GetClocksFreq+0x158>)
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	4413      	add	r3, r2
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	b2db      	uxtb	r3, r3
 8000f16:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	68bb      	ldr	r3, [r7, #8]
 8000f1e:	40da      	lsrs	r2, r3
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	605a      	str	r2, [r3, #4]
  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8000f24:	4b20      	ldr	r3, [pc, #128]	; (8000fa8 <RCC_GetClocksFreq+0x14c>)
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8000f2c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 8;
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	0a1b      	lsrs	r3, r3, #8
 8000f32:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000f34:	4a1f      	ldr	r2, [pc, #124]	; (8000fb4 <RCC_GetClocksFreq+0x158>)
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	4413      	add	r3, r2
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	b2db      	uxtb	r3, r3
 8000f3e:	60bb      	str	r3, [r7, #8]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	685a      	ldr	r2, [r3, #4]
 8000f44:	68bb      	ldr	r3, [r7, #8]
 8000f46:	40da      	lsrs	r2, r3
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	609a      	str	r2, [r3, #8]
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8000f4c:	4b16      	ldr	r3, [pc, #88]	; (8000fa8 <RCC_GetClocksFreq+0x14c>)
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8000f54:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 11;
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	0adb      	lsrs	r3, r3, #11
 8000f5a:	617b      	str	r3, [r7, #20]
  presc = APBAHBPrescTable[tmp];
 8000f5c:	4a15      	ldr	r2, [pc, #84]	; (8000fb4 <RCC_GetClocksFreq+0x158>)
 8000f5e:	697b      	ldr	r3, [r7, #20]
 8000f60:	4413      	add	r3, r2
 8000f62:	781b      	ldrb	r3, [r3, #0]
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	60bb      	str	r3, [r7, #8]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	685a      	ldr	r2, [r3, #4]
 8000f6c:	68bb      	ldr	r3, [r7, #8]
 8000f6e:	40da      	lsrs	r2, r3
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	60da      	str	r2, [r3, #12]
  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8000f74:	4b0c      	ldr	r3, [pc, #48]	; (8000fa8 <RCC_GetClocksFreq+0x14c>)
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f7c:	617b      	str	r3, [r7, #20]
  tmp = tmp >> 14;
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	0b9b      	lsrs	r3, r3, #14
 8000f82:	617b      	str	r3, [r7, #20]
  presc = ADCPrescTable[tmp];
 8000f84:	4a0c      	ldr	r2, [pc, #48]	; (8000fb8 <RCC_GetClocksFreq+0x15c>)
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	4413      	add	r3, r2
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	60bb      	str	r3, [r7, #8]
  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	68da      	ldr	r2, [r3, #12]
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	fbb2 f2f3 	udiv	r2, r2, r3
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	611a      	str	r2, [r3, #16]
}
 8000f9e:	bf00      	nop
 8000fa0:	371c      	adds	r7, #28
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bc80      	pop	{r7}
 8000fa6:	4770      	bx	lr
 8000fa8:	40021000 	.word	0x40021000
 8000fac:	007a1200 	.word	0x007a1200
 8000fb0:	003d0900 	.word	0x003d0900
 8000fb4:	20000000 	.word	0x20000000
 8000fb8:	20000010 	.word	0x20000010

08000fbc <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b083      	sub	sp, #12
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
 8000fc4:	460b      	mov	r3, r1
 8000fc6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000fc8:	78fb      	ldrb	r3, [r7, #3]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d006      	beq.n	8000fdc <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8000fce:	4909      	ldr	r1, [pc, #36]	; (8000ff4 <RCC_AHBPeriphClockCmd+0x38>)
 8000fd0:	4b08      	ldr	r3, [pc, #32]	; (8000ff4 <RCC_AHBPeriphClockCmd+0x38>)
 8000fd2:	695a      	ldr	r2, [r3, #20]
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	614b      	str	r3, [r1, #20]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 8000fda:	e006      	b.n	8000fea <RCC_AHBPeriphClockCmd+0x2e>
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8000fdc:	4905      	ldr	r1, [pc, #20]	; (8000ff4 <RCC_AHBPeriphClockCmd+0x38>)
 8000fde:	4b05      	ldr	r3, [pc, #20]	; (8000ff4 <RCC_AHBPeriphClockCmd+0x38>)
 8000fe0:	695a      	ldr	r2, [r3, #20]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	43db      	mvns	r3, r3
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	614b      	str	r3, [r1, #20]
}
 8000fea:	bf00      	nop
 8000fec:	370c      	adds	r7, #12
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bc80      	pop	{r7}
 8000ff2:	4770      	bx	lr
 8000ff4:	40021000 	.word	0x40021000

08000ff8 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	460b      	mov	r3, r1
 8001002:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001004:	78fb      	ldrb	r3, [r7, #3]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d006      	beq.n	8001018 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800100a:	4909      	ldr	r1, [pc, #36]	; (8001030 <RCC_APB2PeriphClockCmd+0x38>)
 800100c:	4b08      	ldr	r3, [pc, #32]	; (8001030 <RCC_APB2PeriphClockCmd+0x38>)
 800100e:	699a      	ldr	r2, [r3, #24]
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	4313      	orrs	r3, r2
 8001014:	618b      	str	r3, [r1, #24]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8001016:	e006      	b.n	8001026 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8001018:	4905      	ldr	r1, [pc, #20]	; (8001030 <RCC_APB2PeriphClockCmd+0x38>)
 800101a:	4b05      	ldr	r3, [pc, #20]	; (8001030 <RCC_APB2PeriphClockCmd+0x38>)
 800101c:	699a      	ldr	r2, [r3, #24]
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	43db      	mvns	r3, r3
 8001022:	4013      	ands	r3, r2
 8001024:	618b      	str	r3, [r1, #24]
}
 8001026:	bf00      	nop
 8001028:	370c      	adds	r7, #12
 800102a:	46bd      	mov	sp, r7
 800102c:	bc80      	pop	{r7}
 800102e:	4770      	bx	lr
 8001030:	40021000 	.word	0x40021000

08001034 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	460b      	mov	r3, r1
 800103e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001040:	78fb      	ldrb	r3, [r7, #3]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d006      	beq.n	8001054 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001046:	4909      	ldr	r1, [pc, #36]	; (800106c <RCC_APB1PeriphClockCmd+0x38>)
 8001048:	4b08      	ldr	r3, [pc, #32]	; (800106c <RCC_APB1PeriphClockCmd+0x38>)
 800104a:	69da      	ldr	r2, [r3, #28]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	4313      	orrs	r3, r2
 8001050:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 8001052:	e006      	b.n	8001062 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001054:	4905      	ldr	r1, [pc, #20]	; (800106c <RCC_APB1PeriphClockCmd+0x38>)
 8001056:	4b05      	ldr	r3, [pc, #20]	; (800106c <RCC_APB1PeriphClockCmd+0x38>)
 8001058:	69da      	ldr	r2, [r3, #28]
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	43db      	mvns	r3, r3
 800105e:	4013      	ands	r3, r2
 8001060:	61cb      	str	r3, [r1, #28]
}
 8001062:	bf00      	nop
 8001064:	370c      	adds	r7, #12
 8001066:	46bd      	mov	sp, r7
 8001068:	bc80      	pop	{r7}
 800106a:	4770      	bx	lr
 800106c:	40021000 	.word	0x40021000

08001070 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8001070:	b480      	push	{r7}
 8001072:	b085      	sub	sp, #20
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 8001078:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800107a:	2300      	movs	r3, #0
 800107c:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	881b      	ldrh	r3, [r3, #0]
 8001082:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001084:	89fb      	ldrh	r3, [r7, #14]
 8001086:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 800108a:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	881a      	ldrh	r2, [r3, #0]
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	885b      	ldrh	r3, [r3, #2]
 8001094:	4313      	orrs	r3, r2
 8001096:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	889b      	ldrh	r3, [r3, #4]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800109c:	4313      	orrs	r3, r2
 800109e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	88db      	ldrh	r3, [r3, #6]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80010a4:	4313      	orrs	r3, r2
 80010a6:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	891b      	ldrh	r3, [r3, #8]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80010ac:	4313      	orrs	r3, r2
 80010ae:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80010b4:	4313      	orrs	r3, r2
 80010b6:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	899b      	ldrh	r3, [r3, #12]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80010bc:	4313      	orrs	r3, r2
 80010be:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	89db      	ldrh	r3, [r3, #14]
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80010c4:	4313      	orrs	r3, r2
 80010c6:	b29a      	uxth	r2, r3
 80010c8:	89fb      	ldrh	r3, [r7, #14]
 80010ca:	4313      	orrs	r3, r2
 80010cc:	81fb      	strh	r3, [r7, #14]
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	89fa      	ldrh	r2, [r7, #14]
 80010d2:	801a      	strh	r2, [r3, #0]
  
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= SPI_Mode_Select;		
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	8b9b      	ldrh	r3, [r3, #28]
 80010d8:	b29b      	uxth	r3, r3
 80010da:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80010de:	b29a      	uxth	r2, r3
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	839a      	strh	r2, [r3, #28]

/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	8a1a      	ldrh	r2, [r3, #16]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	821a      	strh	r2, [r3, #16]
}
 80010ec:	bf00      	nop
 80010ee:	3714      	adds	r7, #20
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bc80      	pop	{r7}
 80010f4:	4770      	bx	lr

080010f6 <SPI_StructInit>:
  * @brief  Fills each SPI_InitStruct member with its default value.
  * @param  SPI_InitStruct : pointer to a SPI_InitTypeDef structure which will be initialized.
  * @retval None
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
 80010f6:	b480      	push	{r7}
 80010f8:	b083      	sub	sp, #12
 80010fa:	af00      	add	r7, sp, #0
 80010fc:	6078      	str	r0, [r7, #4]
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2200      	movs	r2, #0
 8001102:	801a      	strh	r2, [r3, #0]
  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2200      	movs	r2, #0
 8001108:	805a      	strh	r2, [r3, #2]
  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2200      	movs	r2, #0
 800110e:	809a      	strh	r2, [r3, #4]
  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2200      	movs	r2, #0
 8001114:	80da      	strh	r2, [r3, #6]
  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	2200      	movs	r2, #0
 800111a:	811a      	strh	r2, [r3, #8]
  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	2200      	movs	r2, #0
 8001120:	815a      	strh	r2, [r3, #10]
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	2200      	movs	r2, #0
 8001126:	819a      	strh	r2, [r3, #12]
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	2200      	movs	r2, #0
 800112c:	81da      	strh	r2, [r3, #14]
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	2207      	movs	r2, #7
 8001132:	821a      	strh	r2, [r3, #16]
}
 8001134:	bf00      	nop
 8001136:	370c      	adds	r7, #12
 8001138:	46bd      	mov	sp, r7
 800113a:	bc80      	pop	{r7}
 800113c:	4770      	bx	lr

0800113e <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 800113e:	b480      	push	{r7}
 8001140:	b083      	sub	sp, #12
 8001142:	af00      	add	r7, sp, #0
 8001144:	6078      	str	r0, [r7, #4]
 8001146:	460b      	mov	r3, r1
 8001148:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800114a:	78fb      	ldrb	r3, [r7, #3]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d008      	beq.n	8001162 <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= CR1_SPE_Set;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	881b      	ldrh	r3, [r3, #0]
 8001154:	b29b      	uxth	r3, r3
 8001156:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800115a:	b29a      	uxth	r2, r3
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= CR1_SPE_Reset;
  }
}
 8001160:	e007      	b.n	8001172 <SPI_Cmd+0x34>
    SPIx->CR1 &= CR1_SPE_Reset;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	881b      	ldrh	r3, [r3, #0]
 8001166:	b29b      	uxth	r3, r3
 8001168:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800116c:	b29a      	uxth	r2, r3
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	801a      	strh	r2, [r3, #0]
}
 8001172:	bf00      	nop
 8001174:	370c      	adds	r7, #12
 8001176:	46bd      	mov	sp, r7
 8001178:	bc80      	pop	{r7}
 800117a:	4770      	bx	lr

0800117c <SPI_I2S_SendData>:
  *   - 2 or 3 in I2S mode
  * @param  Data : Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 800117c:	b480      	push	{r7}
 800117e:	b083      	sub	sp, #12
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
 8001184:	460b      	mov	r3, r1
 8001186:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	887a      	ldrh	r2, [r7, #2]
 800118c:	819a      	strh	r2, [r3, #12]
}
 800118e:	bf00      	nop
 8001190:	370c      	adds	r7, #12
 8001192:	46bd      	mov	sp, r7
 8001194:	bc80      	pop	{r7}
 8001196:	4770      	bx	lr

08001198 <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8001198:	b480      	push	{r7}
 800119a:	b085      	sub	sp, #20
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
 80011a0:	460b      	mov	r3, r1
 80011a2:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80011a4:	2300      	movs	r3, #0
 80011a6:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	891b      	ldrh	r3, [r3, #8]
 80011ac:	b29a      	uxth	r2, r3
 80011ae:	887b      	ldrh	r3, [r7, #2]
 80011b0:	4013      	ands	r3, r2
 80011b2:	b29b      	uxth	r3, r3
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d002      	beq.n	80011be <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 80011b8:	2301      	movs	r3, #1
 80011ba:	73fb      	strb	r3, [r7, #15]
 80011bc:	e001      	b.n	80011c2 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 80011be:	2300      	movs	r3, #0
 80011c0:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 80011c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	3714      	adds	r7, #20
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bc80      	pop	{r7}
 80011cc:	4770      	bx	lr
	...

080011d0 <USART_Init>:
  *         that contains the configuration information for the specified USART 
  *         peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b08c      	sub	sp, #48	; 0x30
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 80011da:	2300      	movs	r3, #0
 80011dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80011de:	2300      	movs	r3, #0
 80011e0:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t integerdivider = 0x00;
 80011e2:	2300      	movs	r3, #0
 80011e4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fractionaldivider = 0x00;
 80011e6:	2300      	movs	r3, #0
 80011e8:	623b      	str	r3, [r7, #32]
  uint32_t usartxbase = 0;
 80011ea:	2300      	movs	r3, #0
 80011ec:	61fb      	str	r3, [r7, #28]
  if (USART_InitStruct->USART_HardwareFlowControl != USART_HardwareFlowControl_None)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }

  usartxbase = (uint32_t)USARTx;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	61fb      	str	r3, [r7, #28]

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	8a1b      	ldrh	r3, [r3, #16]
 80011f6:	b29b      	uxth	r3, r3
 80011f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 80011fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80011fc:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 8001200:	4013      	ands	r3, r2
 8001202:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	88db      	ldrh	r3, [r3, #6]
 8001208:	461a      	mov	r2, r3
 800120a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800120c:	4313      	orrs	r3, r2
 800120e:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001210:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001212:	b29a      	uxth	r2, r3
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	899b      	ldrh	r3, [r3, #12]
 800121c:	b29b      	uxth	r3, r3
 800121e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001220:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001222:	f64e 13f3 	movw	r3, #59891	; 0xe9f3
 8001226:	4013      	ands	r3, r2
 8001228:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	889a      	ldrh	r2, [r3, #4]
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	891b      	ldrh	r3, [r3, #8]
 8001232:	4313      	orrs	r3, r2
 8001234:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800123a:	4313      	orrs	r3, r2
 800123c:	b29b      	uxth	r3, r3
 800123e:	461a      	mov	r2, r3
 8001240:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001242:	4313      	orrs	r3, r2
 8001244:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8001246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001248:	b29a      	uxth	r2, r3
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	8a9b      	ldrh	r3, [r3, #20]
 8001252:	b29b      	uxth	r3, r3
 8001254:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 8001256:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001258:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 800125c:	4013      	ands	r3, r2
 800125e:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	899b      	ldrh	r3, [r3, #12]
 8001264:	461a      	mov	r2, r3
 8001266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001268:	4313      	orrs	r3, r2
 800126a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 800126c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800126e:	b29a      	uxth	r2, r3
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001274:	f107 0308 	add.w	r3, r7, #8
 8001278:	4618      	mov	r0, r3
 800127a:	f7ff fdef 	bl	8000e5c <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	4a2e      	ldr	r2, [pc, #184]	; (800133c <USART_Init+0x16c>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d102      	bne.n	800128c <USART_Init+0xbc>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	62bb      	str	r3, [r7, #40]	; 0x28
 800128a:	e001      	b.n	8001290 <USART_Init+0xc0>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 800128c:	693b      	ldr	r3, [r7, #16]
 800128e:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	899b      	ldrh	r3, [r3, #12]
 8001294:	b29b      	uxth	r3, r3
 8001296:	b21b      	sxth	r3, r3
 8001298:	2b00      	cmp	r3, #0
 800129a:	da0c      	bge.n	80012b6 <USART_Init+0xe6>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 800129c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800129e:	4613      	mov	r3, r2
 80012a0:	009b      	lsls	r3, r3, #2
 80012a2:	4413      	add	r3, r2
 80012a4:	009a      	lsls	r2, r3, #2
 80012a6:	441a      	add	r2, r3
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	005b      	lsls	r3, r3, #1
 80012ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80012b2:	627b      	str	r3, [r7, #36]	; 0x24
 80012b4:	e00b      	b.n	80012ce <USART_Init+0xfe>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 80012b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80012b8:	4613      	mov	r3, r2
 80012ba:	009b      	lsls	r3, r3, #2
 80012bc:	4413      	add	r3, r2
 80012be:	009a      	lsls	r2, r3, #2
 80012c0:	441a      	add	r2, r3
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80012cc:	627b      	str	r3, [r7, #36]	; 0x24
  }
  tmpreg = (integerdivider / 100) << 4;
 80012ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012d0:	4a1b      	ldr	r2, [pc, #108]	; (8001340 <USART_Init+0x170>)
 80012d2:	fba2 2303 	umull	r2, r3, r2, r3
 80012d6:	095b      	lsrs	r3, r3, #5
 80012d8:	011b      	lsls	r3, r3, #4
 80012da:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 80012dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012de:	091b      	lsrs	r3, r3, #4
 80012e0:	2264      	movs	r2, #100	; 0x64
 80012e2:	fb02 f303 	mul.w	r3, r2, r3
 80012e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012e8:	1ad3      	subs	r3, r2, r3
 80012ea:	623b      	str	r3, [r7, #32]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & CR1_OVER8_Set) != 0)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	899b      	ldrh	r3, [r3, #12]
 80012f0:	b29b      	uxth	r3, r3
 80012f2:	b21b      	sxth	r3, r3
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	da0c      	bge.n	8001312 <USART_Init+0x142>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 80012f8:	6a3b      	ldr	r3, [r7, #32]
 80012fa:	00db      	lsls	r3, r3, #3
 80012fc:	3332      	adds	r3, #50	; 0x32
 80012fe:	4a10      	ldr	r2, [pc, #64]	; (8001340 <USART_Init+0x170>)
 8001300:	fba2 2303 	umull	r2, r3, r2, r3
 8001304:	095b      	lsrs	r3, r3, #5
 8001306:	f003 0307 	and.w	r3, r3, #7
 800130a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800130c:	4313      	orrs	r3, r2
 800130e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001310:	e00b      	b.n	800132a <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8001312:	6a3b      	ldr	r3, [r7, #32]
 8001314:	011b      	lsls	r3, r3, #4
 8001316:	3332      	adds	r3, #50	; 0x32
 8001318:	4a09      	ldr	r2, [pc, #36]	; (8001340 <USART_Init+0x170>)
 800131a:	fba2 2303 	umull	r2, r3, r2, r3
 800131e:	095b      	lsrs	r3, r3, #5
 8001320:	f003 030f 	and.w	r3, r3, #15
 8001324:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001326:	4313      	orrs	r3, r2
 8001328:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 800132a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800132c:	b29a      	uxth	r2, r3
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	811a      	strh	r2, [r3, #8]
}
 8001332:	bf00      	nop
 8001334:	3730      	adds	r7, #48	; 0x30
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	40013800 	.word	0x40013800
 8001340:	51eb851f 	.word	0x51eb851f

08001344 <USART_StructInit>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001352:	601a      	str	r2, [r3, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2200      	movs	r2, #0
 8001358:	809a      	strh	r2, [r3, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2200      	movs	r2, #0
 800135e:	80da      	strh	r2, [r3, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	2200      	movs	r2, #0
 8001364:	811a      	strh	r2, [r3, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	220c      	movs	r2, #12
 800136a:	815a      	strh	r2, [r3, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2200      	movs	r2, #0
 8001370:	819a      	strh	r2, [r3, #12]
}
 8001372:	bf00      	nop
 8001374:	370c      	adds	r7, #12
 8001376:	46bd      	mov	sp, r7
 8001378:	bc80      	pop	{r7}
 800137a:	4770      	bx	lr

0800137c <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800137c:	b480      	push	{r7}
 800137e:	b083      	sub	sp, #12
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
 8001384:	460b      	mov	r3, r1
 8001386:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001388:	78fb      	ldrb	r3, [r7, #3]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d008      	beq.n	80013a0 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	899b      	ldrh	r3, [r3, #12]
 8001392:	b29b      	uxth	r3, r3
 8001394:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001398:	b29a      	uxth	r2, r3
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
  }
}
 800139e:	e007      	b.n	80013b0 <USART_Cmd+0x34>
    USARTx->CR1 &= CR1_UE_Reset;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	899b      	ldrh	r3, [r3, #12]
 80013a4:	b29b      	uxth	r3, r3
 80013a6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80013aa:	b29a      	uxth	r2, r3
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	819a      	strh	r2, [r3, #12]
}
 80013b0:	bf00      	nop
 80013b2:	370c      	adds	r7, #12
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bc80      	pop	{r7}
 80013b8:	4770      	bx	lr

080013ba <USART_DMACmd>:
  * @note The DMA mode is not available for UART5 except in the STM32
  *       High density value line devices(STM32F10X_HD_VL).  
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
 80013ba:	b480      	push	{r7}
 80013bc:	b083      	sub	sp, #12
 80013be:	af00      	add	r7, sp, #0
 80013c0:	6078      	str	r0, [r7, #4]
 80013c2:	460b      	mov	r3, r1
 80013c4:	807b      	strh	r3, [r7, #2]
 80013c6:	4613      	mov	r3, r2
 80013c8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  if (NewState != DISABLE)
 80013ca:	787b      	ldrb	r3, [r7, #1]
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d008      	beq.n	80013e2 <USART_DMACmd+0x28>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	8a9b      	ldrh	r3, [r3, #20]
 80013d4:	b29a      	uxth	r2, r3
 80013d6:	887b      	ldrh	r3, [r7, #2]
 80013d8:	4313      	orrs	r3, r2
 80013da:	b29a      	uxth	r2, r3
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	829a      	strh	r2, [r3, #20]
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
  }
}
 80013e0:	e009      	b.n	80013f6 <USART_DMACmd+0x3c>
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	8a9b      	ldrh	r3, [r3, #20]
 80013e6:	b29a      	uxth	r2, r3
 80013e8:	887b      	ldrh	r3, [r7, #2]
 80013ea:	43db      	mvns	r3, r3
 80013ec:	b29b      	uxth	r3, r3
 80013ee:	4013      	ands	r3, r2
 80013f0:	b29a      	uxth	r2, r3
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	829a      	strh	r2, [r3, #20]
}
 80013f6:	bf00      	nop
 80013f8:	370c      	adds	r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bc80      	pop	{r7}
 80013fe:	4770      	bx	lr

08001400 <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	460b      	mov	r3, r1
 800140a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 800140c:	887b      	ldrh	r3, [r7, #2]
 800140e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001412:	b29a      	uxth	r2, r3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	809a      	strh	r2, [r3, #4]
}
 8001418:	bf00      	nop
 800141a:	370c      	adds	r7, #12
 800141c:	46bd      	mov	sp, r7
 800141e:	bc80      	pop	{r7}
 8001420:	4770      	bx	lr
	...

08001424 <SPI_Init_user>:

//::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::
SPI_TypeDef * USED_SPI;
//   SPI
void SPI_Init_user(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b086      	sub	sp, #24
 8001428:	af00      	add	r7, sp, #0

	USED_SPI = SPI1;
 800142a:	4b19      	ldr	r3, [pc, #100]	; (8001490 <SPI_Init_user+0x6c>)
 800142c:	4a19      	ldr	r2, [pc, #100]	; (8001494 <SPI_Init_user+0x70>)
 800142e:	601a      	str	r2, [r3, #0]

	SPI_InitTypeDef SPI_InitStructure;
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1 | RCC_APB2Periph_GPIOA, ENABLE);
 8001430:	2101      	movs	r1, #1
 8001432:	f241 0004 	movw	r0, #4100	; 0x1004
 8001436:	f7ff fddf 	bl	8000ff8 <RCC_APB2PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5 | GPIO_Pin_7 ;
 800143a:	23a0      	movs	r3, #160	; 0xa0
 800143c:	803b      	strh	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800143e:	2303      	movs	r3, #3
 8001440:	70bb      	strb	r3, [r7, #2]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8001442:	2318      	movs	r3, #24
 8001444:	70fb      	strb	r3, [r7, #3]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001446:	463b      	mov	r3, r7
 8001448:	4619      	mov	r1, r3
 800144a:	4813      	ldr	r0, [pc, #76]	; (8001498 <SPI_Init_user+0x74>)
 800144c:	f7ff fbc0 	bl	8000bd0 <GPIO_Init>


	SPI_StructInit(&SPI_InitStructure);
 8001450:	1d3b      	adds	r3, r7, #4
 8001452:	4618      	mov	r0, r3
 8001454:	f7ff fe4f 	bl	80010f6 <SPI_StructInit>
	SPI_InitStructure.SPI_Direction = SPI_Direction_1Line_Tx;
 8001458:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800145c:	80bb      	strh	r3, [r7, #4]
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 800145e:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001462:	80fb      	strh	r3, [r7, #6]
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 8001464:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001468:	81fb      	strh	r3, [r7, #14]
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_128;
 800146a:	2330      	movs	r3, #48	; 0x30
 800146c:	823b      	strh	r3, [r7, #16]
//	SPI_InitStructure.SPI_CPOL = SPI_CPOL_High;
//	SPI_InitStructure.SPI_CPHA = SPI_CPHA_2Edge;
	SPI_Init(USED_SPI, &SPI_InitStructure);
 800146e:	4b08      	ldr	r3, [pc, #32]	; (8001490 <SPI_Init_user+0x6c>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	1d3a      	adds	r2, r7, #4
 8001474:	4611      	mov	r1, r2
 8001476:	4618      	mov	r0, r3
 8001478:	f7ff fdfa 	bl	8001070 <SPI_Init>
	SPI_Cmd(USED_SPI, ENABLE);
 800147c:	4b04      	ldr	r3, [pc, #16]	; (8001490 <SPI_Init_user+0x6c>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	2101      	movs	r1, #1
 8001482:	4618      	mov	r0, r3
 8001484:	f7ff fe5b 	bl	800113e <SPI_Cmd>

}
 8001488:	bf00      	nop
 800148a:	3718      	adds	r7, #24
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	20000cd0 	.word	0x20000cd0
 8001494:	40013000 	.word	0x40013000
 8001498:	40010800 	.word	0x40010800

0800149c <spi_Send>:
//

//     SPI
char spi_Send(uint8_t raw)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b084      	sub	sp, #16
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	4603      	mov	r3, r0
 80014a4:	71fb      	strb	r3, [r7, #7]
	uint32_t err_cnt = 100000000;
 80014a6:	4b10      	ldr	r3, [pc, #64]	; (80014e8 <spi_Send+0x4c>)
 80014a8:	60fb      	str	r3, [r7, #12]
	while(!SPI_I2S_GetFlagStatus(USED_SPI, SPI_I2S_FLAG_TXE))
 80014aa:	e006      	b.n	80014ba <spi_Send+0x1e>
		if (!err_cnt--)
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	1e5a      	subs	r2, r3, #1
 80014b0:	60fa      	str	r2, [r7, #12]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d101      	bne.n	80014ba <spi_Send+0x1e>
			return 1;
 80014b6:	2301      	movs	r3, #1
 80014b8:	e011      	b.n	80014de <spi_Send+0x42>
	while(!SPI_I2S_GetFlagStatus(USED_SPI, SPI_I2S_FLAG_TXE))
 80014ba:	4b0c      	ldr	r3, [pc, #48]	; (80014ec <spi_Send+0x50>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	2102      	movs	r1, #2
 80014c0:	4618      	mov	r0, r3
 80014c2:	f7ff fe69 	bl	8001198 <SPI_I2S_GetFlagStatus>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d0ef      	beq.n	80014ac <spi_Send+0x10>
	SPI_I2S_SendData(USED_SPI, raw);
 80014cc:	4b07      	ldr	r3, [pc, #28]	; (80014ec <spi_Send+0x50>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	79fa      	ldrb	r2, [r7, #7]
 80014d2:	b292      	uxth	r2, r2
 80014d4:	4611      	mov	r1, r2
 80014d6:	4618      	mov	r0, r3
 80014d8:	f7ff fe50 	bl	800117c <SPI_I2S_SendData>
	return 0;
 80014dc:	2300      	movs	r3, #0
}
 80014de:	4618      	mov	r0, r3
 80014e0:	3710      	adds	r7, #16
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	05f5e100 	.word	0x05f5e100
 80014ec:	20000cd0 	.word	0x20000cd0

080014f0 <glcd_Send>:
//

//  /  GLCD ST7920
char glcd_Send(uint8_t raw, uint8_t cmd)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	4603      	mov	r3, r0
 80014f8:	460a      	mov	r2, r1
 80014fa:	71fb      	strb	r3, [r7, #7]
 80014fc:	4613      	mov	r3, r2
 80014fe:	71bb      	strb	r3, [r7, #6]
	uint8_t StartByte = 0;
 8001500:	2300      	movs	r3, #0
 8001502:	73fb      	strb	r3, [r7, #15]
	char err_cnt = 0;
 8001504:	2300      	movs	r3, #0
 8001506:	73bb      	strb	r3, [r7, #14]
	
	//  CS  1 (  /)
//	GPIOA->BSRR = GPIO_BSRR_BS4;
  
	if (!cmd) { StartByte = 0xF8; } else { StartByte = 0xFA; }
 8001508:	79bb      	ldrb	r3, [r7, #6]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d102      	bne.n	8001514 <glcd_Send+0x24>
 800150e:	23f8      	movs	r3, #248	; 0xf8
 8001510:	73fb      	strb	r3, [r7, #15]
 8001512:	e001      	b.n	8001518 <glcd_Send+0x28>
 8001514:	23fa      	movs	r3, #250	; 0xfa
 8001516:	73fb      	strb	r3, [r7, #15]
  
	//   
	err_cnt += spi_Send(StartByte);
 8001518:	7bfb      	ldrb	r3, [r7, #15]
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff ffbe 	bl	800149c <spi_Send>
 8001520:	4603      	mov	r3, r0
 8001522:	461a      	mov	r2, r3
 8001524:	7bbb      	ldrb	r3, [r7, #14]
 8001526:	4413      	add	r3, r2
 8001528:	73bb      	strb	r3, [r7, #14]
	
	//    
	err_cnt += spi_Send(raw & 0xF0);
 800152a:	79fb      	ldrb	r3, [r7, #7]
 800152c:	f023 030f 	bic.w	r3, r3, #15
 8001530:	b2db      	uxtb	r3, r3
 8001532:	4618      	mov	r0, r3
 8001534:	f7ff ffb2 	bl	800149c <spi_Send>
 8001538:	4603      	mov	r3, r0
 800153a:	461a      	mov	r2, r3
 800153c:	7bbb      	ldrb	r3, [r7, #14]
 800153e:	4413      	add	r3, r2
 8001540:	73bb      	strb	r3, [r7, #14]
	
	//    
	err_cnt += spi_Send((raw & 0x0F) << 4);
 8001542:	79fb      	ldrb	r3, [r7, #7]
 8001544:	011b      	lsls	r3, r3, #4
 8001546:	b2db      	uxtb	r3, r3
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff ffa7 	bl	800149c <spi_Send>
 800154e:	4603      	mov	r3, r0
 8001550:	461a      	mov	r2, r3
 8001552:	7bbb      	ldrb	r3, [r7, #14]
 8001554:	4413      	add	r3, r2
 8001556:	73bb      	strb	r3, [r7, #14]
	 
	//  CS  0 (  /)
//	GPIOA->BRR = GPIO_BRR_BR4;
	return err_cnt;
 8001558:	7bbb      	ldrb	r3, [r7, #14]
}
 800155a:	4618      	mov	r0, r3
 800155c:	3710      	adds	r7, #16
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}

08001562 <glcd_Delay>:
//

//  "-"
void glcd_Delay(uint32_t tick)
{ 
 8001562:	b480      	push	{r7}
 8001564:	b085      	sub	sp, #20
 8001566:	af00      	add	r7, sp, #0
 8001568:	6078      	str	r0, [r7, #4]
	uint32_t wait = 0;
 800156a:	2300      	movs	r3, #0
 800156c:	60fb      	str	r3, [r7, #12]
 	tick = tick * 8000;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001574:	fb02 f303 	mul.w	r3, r2, r3
 8001578:	607b      	str	r3, [r7, #4]
	
	while(tick) 
 800157a:	e006      	b.n	800158a <glcd_Delay+0x28>
 {
  __ASM("NOP"); 
 800157c:	bf00      	nop
	wait +=1; 
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	3301      	adds	r3, #1
 8001582:	60fb      	str	r3, [r7, #12]
  tick--;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	3b01      	subs	r3, #1
 8001588:	607b      	str	r3, [r7, #4]
	while(tick) 
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d1f5      	bne.n	800157c <glcd_Delay+0x1a>
 } 
}
 8001590:	bf00      	nop
 8001592:	3714      	adds	r7, #20
 8001594:	46bd      	mov	sp, r7
 8001596:	bc80      	pop	{r7}
 8001598:	4770      	bx	lr

0800159a <GLCD_Init>:
//

//   
void GLCD_Init(void)
{
 800159a:	b580      	push	{r7, lr}
 800159c:	af00      	add	r7, sp, #0
	// LED       -  PA10 -    
	// MOSI (RW) -  PA7 -  
	// Reset     -  PA0 -    
	// CLK (E)   -  PA5 -  
	// CS (RS)   -  PA4 -    
	SPI_Init_user();
 800159e:	f7ff ff41 	bl	8001424 <SPI_Init_user>
	glcd_Delay(50);
 80015a2:	2032      	movs	r0, #50	; 0x32
 80015a4:	f7ff ffdd 	bl	8001562 <glcd_Delay>
	
	//         (  :))
//	GPIOA->BRR = ( GPIO_BRR_BR0 | GPIO_BRR_BR10 );
	glcd_Delay(50);
 80015a8:	2032      	movs	r0, #50	; 0x32
 80015aa:	f7ff ffda 	bl	8001562 <glcd_Delay>
//	GPIOA->BSRR = ( GPIO_BSRR_BS0 );
	glcd_Delay(2);
 80015ae:	2002      	movs	r0, #2
 80015b0:	f7ff ffd7 	bl	8001562 <glcd_Delay>
	
  glcd_Send(0x30, Command);    //8 ,   .
 80015b4:	2100      	movs	r1, #0
 80015b6:	2030      	movs	r0, #48	; 0x30
 80015b8:	f7ff ff9a 	bl	80014f0 <glcd_Send>
	glcd_Send(0x36, Command);    //. ,  ,  . 
 80015bc:	2100      	movs	r1, #0
 80015be:	2036      	movs	r0, #54	; 0x36
 80015c0:	f7ff ff96 	bl	80014f0 <glcd_Send>
  glcd_Send(0x01, Command);    //  . 
 80015c4:	2100      	movs	r1, #0
 80015c6:	2001      	movs	r0, #1
 80015c8:	f7ff ff92 	bl	80014f0 <glcd_Send>
	
	glcd_Delay(150);
 80015cc:	2096      	movs	r0, #150	; 0x96
 80015ce:	f7ff ffc8 	bl	8001562 <glcd_Delay>
}
 80015d2:	bf00      	nop
 80015d4:	bd80      	pop	{r7, pc}
	...

080015d8 <glcd_Buffer_Clear>:
}
//

//    
void glcd_Buffer_Clear(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
  for (int Loop = 0; Loop<1024; Loop++)
 80015de:	2300      	movs	r3, #0
 80015e0:	607b      	str	r3, [r7, #4]
 80015e2:	e007      	b.n	80015f4 <glcd_Buffer_Clear+0x1c>
  {
    glcd_buff[Loop]=0;
 80015e4:	4a08      	ldr	r2, [pc, #32]	; (8001608 <glcd_Buffer_Clear+0x30>)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	4413      	add	r3, r2
 80015ea:	2200      	movs	r2, #0
 80015ec:	701a      	strb	r2, [r3, #0]
  for (int Loop = 0; Loop<1024; Loop++)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	3301      	adds	r3, #1
 80015f2:	607b      	str	r3, [r7, #4]
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80015fa:	dbf3      	blt.n	80015e4 <glcd_Buffer_Clear+0xc>
  }
}
 80015fc:	bf00      	nop
 80015fe:	370c      	adds	r7, #12
 8001600:	46bd      	mov	sp, r7
 8001602:	bc80      	pop	{r7}
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	20000cd4 	.word	0x20000cd4

0800160c <glcd_Show>:
//

//      
char glcd_Show(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b084      	sub	sp, #16
 8001610:	af00      	add	r7, sp, #0
	char err_cnt = 0;
 8001612:	2300      	movs	r3, #0
 8001614:	73fb      	strb	r3, [r7, #15]
  int LoopDataLCD = 0;                       //     .  0  1024).
 8001616:	2300      	movs	r3, #0
 8001618:	60bb      	str	r3, [r7, #8]
  for (char Stroki = 0; Stroki<64; Stroki++) //    .
 800161a:	2300      	movs	r3, #0
 800161c:	71fb      	strb	r3, [r7, #7]
 800161e:	e053      	b.n	80016c8 <glcd_Show+0xbc>
  {
    if (Stroki<32)                          //     32- ().
 8001620:	79fb      	ldrb	r3, [r7, #7]
 8001622:	2b1f      	cmp	r3, #31
 8001624:	d816      	bhi.n	8001654 <glcd_Show+0x48>
    { 
    	err_cnt += glcd_Send(0x80|Stroki, Command);      //      0..31.
 8001626:	79fb      	ldrb	r3, [r7, #7]
 8001628:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800162c:	b2db      	uxtb	r3, r3
 800162e:	2100      	movs	r1, #0
 8001630:	4618      	mov	r0, r3
 8001632:	f7ff ff5d 	bl	80014f0 <glcd_Send>
 8001636:	4603      	mov	r3, r0
 8001638:	461a      	mov	r2, r3
 800163a:	7bfb      	ldrb	r3, [r7, #15]
 800163c:	4413      	add	r3, r2
 800163e:	73fb      	strb	r3, [r7, #15]
    	err_cnt += glcd_Send(0x80, Command);
 8001640:	2100      	movs	r1, #0
 8001642:	2080      	movs	r0, #128	; 0x80
 8001644:	f7ff ff54 	bl	80014f0 <glcd_Send>
 8001648:	4603      	mov	r3, r0
 800164a:	461a      	mov	r2, r3
 800164c:	7bfb      	ldrb	r3, [r7, #15]
 800164e:	4413      	add	r3, r2
 8001650:	73fb      	strb	r3, [r7, #15]
 8001652:	e017      	b.n	8001684 <glcd_Show+0x78>
    }
    else 
    {
    	err_cnt += glcd_Send((0x80|Stroki)-32, Command);     //  2-   ( 31..63.)
 8001654:	79fb      	ldrb	r3, [r7, #7]
 8001656:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800165a:	b2db      	uxtb	r3, r3
 800165c:	3b20      	subs	r3, #32
 800165e:	b2db      	uxtb	r3, r3
 8001660:	2100      	movs	r1, #0
 8001662:	4618      	mov	r0, r3
 8001664:	f7ff ff44 	bl	80014f0 <glcd_Send>
 8001668:	4603      	mov	r3, r0
 800166a:	461a      	mov	r2, r3
 800166c:	7bfb      	ldrb	r3, [r7, #15]
 800166e:	4413      	add	r3, r2
 8001670:	73fb      	strb	r3, [r7, #15]
    	err_cnt += glcd_Send(0x80+8, Command);            //    8-  .
 8001672:	2100      	movs	r1, #0
 8001674:	2088      	movs	r0, #136	; 0x88
 8001676:	f7ff ff3b 	bl	80014f0 <glcd_Send>
 800167a:	4603      	mov	r3, r0
 800167c:	461a      	mov	r2, r3
 800167e:	7bfb      	ldrb	r3, [r7, #15]
 8001680:	4413      	add	r3, r2
 8001682:	73fb      	strb	r3, [r7, #15]
    }                                        //     -32. ..      32,     .
    for (char Stolb = 0; Stolb<16; Stolb++)  //      16 . 
 8001684:	2300      	movs	r3, #0
 8001686:	71bb      	strb	r3, [r7, #6]
 8001688:	e013      	b.n	80016b2 <glcd_Show+0xa6>
    {      
    	err_cnt += glcd_Send(glcd_buff[LoopDataLCD], Data);
 800168a:	4a13      	ldr	r2, [pc, #76]	; (80016d8 <glcd_Show+0xcc>)
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	4413      	add	r3, r2
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	b2db      	uxtb	r3, r3
 8001694:	2101      	movs	r1, #1
 8001696:	4618      	mov	r0, r3
 8001698:	f7ff ff2a 	bl	80014f0 <glcd_Send>
 800169c:	4603      	mov	r3, r0
 800169e:	461a      	mov	r2, r3
 80016a0:	7bfb      	ldrb	r3, [r7, #15]
 80016a2:	4413      	add	r3, r2
 80016a4:	73fb      	strb	r3, [r7, #15]
    	LoopDataLCD++;
 80016a6:	68bb      	ldr	r3, [r7, #8]
 80016a8:	3301      	adds	r3, #1
 80016aa:	60bb      	str	r3, [r7, #8]
    for (char Stolb = 0; Stolb<16; Stolb++)  //      16 . 
 80016ac:	79bb      	ldrb	r3, [r7, #6]
 80016ae:	3301      	adds	r3, #1
 80016b0:	71bb      	strb	r3, [r7, #6]
 80016b2:	79bb      	ldrb	r3, [r7, #6]
 80016b4:	2b0f      	cmp	r3, #15
 80016b6:	d9e8      	bls.n	800168a <glcd_Show+0x7e>
    }
    if(err_cnt) return 1;
 80016b8:	7bfb      	ldrb	r3, [r7, #15]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <glcd_Show+0xb6>
 80016be:	2301      	movs	r3, #1
 80016c0:	e006      	b.n	80016d0 <glcd_Show+0xc4>
  for (char Stroki = 0; Stroki<64; Stroki++) //    .
 80016c2:	79fb      	ldrb	r3, [r7, #7]
 80016c4:	3301      	adds	r3, #1
 80016c6:	71fb      	strb	r3, [r7, #7]
 80016c8:	79fb      	ldrb	r3, [r7, #7]
 80016ca:	2b3f      	cmp	r3, #63	; 0x3f
 80016cc:	d9a8      	bls.n	8001620 <glcd_Show+0x14>
  };  
  return 0;
 80016ce:	2300      	movs	r3, #0
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3710      	adds	r7, #16
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	20000cd4 	.word	0x20000cd4

080016dc <glcd_Char>:
//

//     ()  Y(),  
void glcd_Char(uint8_t Symbol, uint8_t X, uint8_t Y, uint8_t type_font)
{
 80016dc:	b490      	push	{r4, r7}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	4604      	mov	r4, r0
 80016e4:	4608      	mov	r0, r1
 80016e6:	4611      	mov	r1, r2
 80016e8:	461a      	mov	r2, r3
 80016ea:	4623      	mov	r3, r4
 80016ec:	71fb      	strb	r3, [r7, #7]
 80016ee:	4603      	mov	r3, r0
 80016f0:	71bb      	strb	r3, [r7, #6]
 80016f2:	460b      	mov	r3, r1
 80016f4:	717b      	strb	r3, [r7, #5]
 80016f6:	4613      	mov	r3, r2
 80016f8:	713b      	strb	r3, [r7, #4]
  for (unsigned char Strok_Loop = 0; Strok_Loop < 8; Strok_Loop++)
 80016fa:	2300      	movs	r3, #0
 80016fc:	73fb      	strb	r3, [r7, #15]
 80016fe:	e08d      	b.n	800181c <glcd_Char+0x140>
  { 
    for (unsigned char Stilb = 0; Stilb < 8; Stilb++)
 8001700:	2300      	movs	r3, #0
 8001702:	73bb      	strb	r3, [r7, #14]
 8001704:	e083      	b.n	800180e <glcd_Char+0x132>
    {
      switch  (type_font) //   ?  define  .
 8001706:	793b      	ldrb	r3, [r7, #4]
 8001708:	2b03      	cmp	r3, #3
 800170a:	d87d      	bhi.n	8001808 <glcd_Char+0x12c>
 800170c:	a201      	add	r2, pc, #4	; (adr r2, 8001714 <glcd_Char+0x38>)
 800170e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001712:	bf00      	nop
 8001714:	08001725 	.word	0x08001725
 8001718:	0800175f 	.word	0x0800175f
 800171c:	080017a3 	.word	0x080017a3
 8001720:	080017c5 	.word	0x080017c5
      {
        case FonOFF_InversOFF: glcd_buff[X+16*Stilb+(Y*16*8)] |=   Font8x8Table[Symbol] [Stilb];  break;
 8001724:	79ba      	ldrb	r2, [r7, #6]
 8001726:	7bbb      	ldrb	r3, [r7, #14]
 8001728:	011b      	lsls	r3, r3, #4
 800172a:	441a      	add	r2, r3
 800172c:	797b      	ldrb	r3, [r7, #5]
 800172e:	01db      	lsls	r3, r3, #7
 8001730:	4413      	add	r3, r2
 8001732:	79b9      	ldrb	r1, [r7, #6]
 8001734:	7bba      	ldrb	r2, [r7, #14]
 8001736:	0112      	lsls	r2, r2, #4
 8001738:	4411      	add	r1, r2
 800173a:	797a      	ldrb	r2, [r7, #5]
 800173c:	01d2      	lsls	r2, r2, #7
 800173e:	440a      	add	r2, r1
 8001740:	493b      	ldr	r1, [pc, #236]	; (8001830 <glcd_Char+0x154>)
 8001742:	5c8a      	ldrb	r2, [r1, r2]
 8001744:	b2d1      	uxtb	r1, r2
 8001746:	79f8      	ldrb	r0, [r7, #7]
 8001748:	7bba      	ldrb	r2, [r7, #14]
 800174a:	4c3a      	ldr	r4, [pc, #232]	; (8001834 <glcd_Char+0x158>)
 800174c:	00c0      	lsls	r0, r0, #3
 800174e:	4420      	add	r0, r4
 8001750:	4402      	add	r2, r0
 8001752:	7812      	ldrb	r2, [r2, #0]
 8001754:	430a      	orrs	r2, r1
 8001756:	b2d1      	uxtb	r1, r2
 8001758:	4a35      	ldr	r2, [pc, #212]	; (8001830 <glcd_Char+0x154>)
 800175a:	54d1      	strb	r1, [r2, r3]
 800175c:	e054      	b.n	8001808 <glcd_Char+0x12c>
        case FonOFF_InversON:  glcd_buff[X+16*Stilb+(Y*16*8)] &= ~(Font8x8Table[Symbol] [Stilb]); break;
 800175e:	79ba      	ldrb	r2, [r7, #6]
 8001760:	7bbb      	ldrb	r3, [r7, #14]
 8001762:	011b      	lsls	r3, r3, #4
 8001764:	441a      	add	r2, r3
 8001766:	797b      	ldrb	r3, [r7, #5]
 8001768:	01db      	lsls	r3, r3, #7
 800176a:	4413      	add	r3, r2
 800176c:	79b9      	ldrb	r1, [r7, #6]
 800176e:	7bba      	ldrb	r2, [r7, #14]
 8001770:	0112      	lsls	r2, r2, #4
 8001772:	4411      	add	r1, r2
 8001774:	797a      	ldrb	r2, [r7, #5]
 8001776:	01d2      	lsls	r2, r2, #7
 8001778:	440a      	add	r2, r1
 800177a:	492d      	ldr	r1, [pc, #180]	; (8001830 <glcd_Char+0x154>)
 800177c:	5c8a      	ldrb	r2, [r1, r2]
 800177e:	b2d2      	uxtb	r2, r2
 8001780:	b251      	sxtb	r1, r2
 8001782:	79f8      	ldrb	r0, [r7, #7]
 8001784:	7bba      	ldrb	r2, [r7, #14]
 8001786:	4c2b      	ldr	r4, [pc, #172]	; (8001834 <glcd_Char+0x158>)
 8001788:	00c0      	lsls	r0, r0, #3
 800178a:	4420      	add	r0, r4
 800178c:	4402      	add	r2, r0
 800178e:	7812      	ldrb	r2, [r2, #0]
 8001790:	b252      	sxtb	r2, r2
 8001792:	43d2      	mvns	r2, r2
 8001794:	b252      	sxtb	r2, r2
 8001796:	400a      	ands	r2, r1
 8001798:	b252      	sxtb	r2, r2
 800179a:	b2d1      	uxtb	r1, r2
 800179c:	4a24      	ldr	r2, [pc, #144]	; (8001830 <glcd_Char+0x154>)
 800179e:	54d1      	strb	r1, [r2, r3]
 80017a0:	e032      	b.n	8001808 <glcd_Char+0x12c>
        case FonON_InversOFF:  glcd_buff[X+16*Stilb+(Y*16*8)] =    Font8x8Table[Symbol] [Stilb];  break;
 80017a2:	79ba      	ldrb	r2, [r7, #6]
 80017a4:	7bbb      	ldrb	r3, [r7, #14]
 80017a6:	011b      	lsls	r3, r3, #4
 80017a8:	441a      	add	r2, r3
 80017aa:	797b      	ldrb	r3, [r7, #5]
 80017ac:	01db      	lsls	r3, r3, #7
 80017ae:	4413      	add	r3, r2
 80017b0:	79f9      	ldrb	r1, [r7, #7]
 80017b2:	7bba      	ldrb	r2, [r7, #14]
 80017b4:	481f      	ldr	r0, [pc, #124]	; (8001834 <glcd_Char+0x158>)
 80017b6:	00c9      	lsls	r1, r1, #3
 80017b8:	4401      	add	r1, r0
 80017ba:	440a      	add	r2, r1
 80017bc:	7811      	ldrb	r1, [r2, #0]
 80017be:	4a1c      	ldr	r2, [pc, #112]	; (8001830 <glcd_Char+0x154>)
 80017c0:	54d1      	strb	r1, [r2, r3]
 80017c2:	e021      	b.n	8001808 <glcd_Char+0x12c>
        case FonON_InversON:   glcd_buff[X+16*Stilb+(Y*16*8)] |= ~(Font8x8Table[Symbol] [Stilb]); break;
 80017c4:	79ba      	ldrb	r2, [r7, #6]
 80017c6:	7bbb      	ldrb	r3, [r7, #14]
 80017c8:	011b      	lsls	r3, r3, #4
 80017ca:	441a      	add	r2, r3
 80017cc:	797b      	ldrb	r3, [r7, #5]
 80017ce:	01db      	lsls	r3, r3, #7
 80017d0:	4413      	add	r3, r2
 80017d2:	79b9      	ldrb	r1, [r7, #6]
 80017d4:	7bba      	ldrb	r2, [r7, #14]
 80017d6:	0112      	lsls	r2, r2, #4
 80017d8:	4411      	add	r1, r2
 80017da:	797a      	ldrb	r2, [r7, #5]
 80017dc:	01d2      	lsls	r2, r2, #7
 80017de:	440a      	add	r2, r1
 80017e0:	4913      	ldr	r1, [pc, #76]	; (8001830 <glcd_Char+0x154>)
 80017e2:	5c8a      	ldrb	r2, [r1, r2]
 80017e4:	b2d2      	uxtb	r2, r2
 80017e6:	b251      	sxtb	r1, r2
 80017e8:	79f8      	ldrb	r0, [r7, #7]
 80017ea:	7bba      	ldrb	r2, [r7, #14]
 80017ec:	4c11      	ldr	r4, [pc, #68]	; (8001834 <glcd_Char+0x158>)
 80017ee:	00c0      	lsls	r0, r0, #3
 80017f0:	4420      	add	r0, r4
 80017f2:	4402      	add	r2, r0
 80017f4:	7812      	ldrb	r2, [r2, #0]
 80017f6:	b252      	sxtb	r2, r2
 80017f8:	43d2      	mvns	r2, r2
 80017fa:	b252      	sxtb	r2, r2
 80017fc:	430a      	orrs	r2, r1
 80017fe:	b252      	sxtb	r2, r2
 8001800:	b2d1      	uxtb	r1, r2
 8001802:	4a0b      	ldr	r2, [pc, #44]	; (8001830 <glcd_Char+0x154>)
 8001804:	54d1      	strb	r1, [r2, r3]
 8001806:	bf00      	nop
    for (unsigned char Stilb = 0; Stilb < 8; Stilb++)
 8001808:	7bbb      	ldrb	r3, [r7, #14]
 800180a:	3301      	adds	r3, #1
 800180c:	73bb      	strb	r3, [r7, #14]
 800180e:	7bbb      	ldrb	r3, [r7, #14]
 8001810:	2b07      	cmp	r3, #7
 8001812:	f67f af78 	bls.w	8001706 <glcd_Char+0x2a>
  for (unsigned char Strok_Loop = 0; Strok_Loop < 8; Strok_Loop++)
 8001816:	7bfb      	ldrb	r3, [r7, #15]
 8001818:	3301      	adds	r3, #1
 800181a:	73fb      	strb	r3, [r7, #15]
 800181c:	7bfb      	ldrb	r3, [r7, #15]
 800181e:	2b07      	cmp	r3, #7
 8001820:	f67f af6e 	bls.w	8001700 <glcd_Char+0x24>
      }
    }    
  }
}
 8001824:	bf00      	nop
 8001826:	3710      	adds	r7, #16
 8001828:	46bd      	mov	sp, r7
 800182a:	bc90      	pop	{r4, r7}
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	20000cd4 	.word	0x20000cd4
 8001834:	080045a8 	.word	0x080045a8

08001838 <glcd_String>:
//

//        .
void glcd_String(char String[], uint8_t X, uint8_t Y, uint8_t type_font)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	4608      	mov	r0, r1
 8001842:	4611      	mov	r1, r2
 8001844:	461a      	mov	r2, r3
 8001846:	4603      	mov	r3, r0
 8001848:	70fb      	strb	r3, [r7, #3]
 800184a:	460b      	mov	r3, r1
 800184c:	70bb      	strb	r3, [r7, #2]
 800184e:	4613      	mov	r3, r2
 8001850:	707b      	strb	r3, [r7, #1]
  unsigned char Loop_SM = 0;                         // .
 8001852:	2300      	movs	r3, #0
 8001854:	73fb      	strb	r3, [r7, #15]
  while (String[Loop_SM] != 0x00)           //   .
 8001856:	e048      	b.n	80018ea <glcd_String+0xb2>
  {   
    switch  (type_font) //   ?  define  .
 8001858:	787b      	ldrb	r3, [r7, #1]
 800185a:	2b03      	cmp	r3, #3
 800185c:	d832      	bhi.n	80018c4 <glcd_String+0x8c>
 800185e:	a201      	add	r2, pc, #4	; (adr r2, 8001864 <glcd_String+0x2c>)
 8001860:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001864:	08001875 	.word	0x08001875
 8001868:	08001889 	.word	0x08001889
 800186c:	0800189d 	.word	0x0800189d
 8001870:	080018b1 	.word	0x080018b1
    {
      case FonOFF_InversOFF: glcd_Char( String[Loop_SM], X, Y, FonOFF_InversOFF ); break;
 8001874:	7bfb      	ldrb	r3, [r7, #15]
 8001876:	687a      	ldr	r2, [r7, #4]
 8001878:	4413      	add	r3, r2
 800187a:	7818      	ldrb	r0, [r3, #0]
 800187c:	78ba      	ldrb	r2, [r7, #2]
 800187e:	78f9      	ldrb	r1, [r7, #3]
 8001880:	2300      	movs	r3, #0
 8001882:	f7ff ff2b 	bl	80016dc <glcd_Char>
 8001886:	e01d      	b.n	80018c4 <glcd_String+0x8c>
      case FonOFF_InversON:  glcd_Char( String[Loop_SM], X, Y, FonOFF_InversON ); break;
 8001888:	7bfb      	ldrb	r3, [r7, #15]
 800188a:	687a      	ldr	r2, [r7, #4]
 800188c:	4413      	add	r3, r2
 800188e:	7818      	ldrb	r0, [r3, #0]
 8001890:	78ba      	ldrb	r2, [r7, #2]
 8001892:	78f9      	ldrb	r1, [r7, #3]
 8001894:	2301      	movs	r3, #1
 8001896:	f7ff ff21 	bl	80016dc <glcd_Char>
 800189a:	e013      	b.n	80018c4 <glcd_String+0x8c>
      case FonON_InversOFF:  glcd_Char( String[Loop_SM], X, Y, FonON_InversOFF ); break;
 800189c:	7bfb      	ldrb	r3, [r7, #15]
 800189e:	687a      	ldr	r2, [r7, #4]
 80018a0:	4413      	add	r3, r2
 80018a2:	7818      	ldrb	r0, [r3, #0]
 80018a4:	78ba      	ldrb	r2, [r7, #2]
 80018a6:	78f9      	ldrb	r1, [r7, #3]
 80018a8:	2302      	movs	r3, #2
 80018aa:	f7ff ff17 	bl	80016dc <glcd_Char>
 80018ae:	e009      	b.n	80018c4 <glcd_String+0x8c>
      case FonON_InversON:   glcd_Char( String[Loop_SM], X, Y, FonON_InversON ); break;
 80018b0:	7bfb      	ldrb	r3, [r7, #15]
 80018b2:	687a      	ldr	r2, [r7, #4]
 80018b4:	4413      	add	r3, r2
 80018b6:	7818      	ldrb	r0, [r3, #0]
 80018b8:	78ba      	ldrb	r2, [r7, #2]
 80018ba:	78f9      	ldrb	r1, [r7, #3]
 80018bc:	2303      	movs	r3, #3
 80018be:	f7ff ff0d 	bl	80016dc <glcd_Char>
 80018c2:	bf00      	nop
    }
    
    X++;                        //    .
 80018c4:	78fb      	ldrb	r3, [r7, #3]
 80018c6:	3301      	adds	r3, #1
 80018c8:	70fb      	strb	r3, [r7, #3]
    if (X > 15)                 //     -   .
 80018ca:	78fb      	ldrb	r3, [r7, #3]
 80018cc:	2b0f      	cmp	r3, #15
 80018ce:	d909      	bls.n	80018e4 <glcd_String+0xac>
    {
      X = 0; Y++;
 80018d0:	2300      	movs	r3, #0
 80018d2:	70fb      	strb	r3, [r7, #3]
 80018d4:	78bb      	ldrb	r3, [r7, #2]
 80018d6:	3301      	adds	r3, #1
 80018d8:	70bb      	strb	r3, [r7, #2]
      if (Y == 9) {Y=0;};       //    -  0-.
 80018da:	78bb      	ldrb	r3, [r7, #2]
 80018dc:	2b09      	cmp	r3, #9
 80018de:	d101      	bne.n	80018e4 <glcd_String+0xac>
 80018e0:	2300      	movs	r3, #0
 80018e2:	70bb      	strb	r3, [r7, #2]
    }
    Loop_SM++;                  // .
 80018e4:	7bfb      	ldrb	r3, [r7, #15]
 80018e6:	3301      	adds	r3, #1
 80018e8:	73fb      	strb	r3, [r7, #15]
  while (String[Loop_SM] != 0x00)           //   .
 80018ea:	7bfb      	ldrb	r3, [r7, #15]
 80018ec:	687a      	ldr	r2, [r7, #4]
 80018ee:	4413      	add	r3, r2
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d1b0      	bne.n	8001858 <glcd_String+0x20>
  }
}
 80018f6:	bf00      	nop
 80018f8:	3710      	adds	r7, #16
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop

08001900 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	4603      	mov	r3, r0
 8001908:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 800190a:	4908      	ldr	r1, [pc, #32]	; (800192c <NVIC_EnableIRQ+0x2c>)
 800190c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001910:	095b      	lsrs	r3, r3, #5
 8001912:	79fa      	ldrb	r2, [r7, #7]
 8001914:	f002 021f 	and.w	r2, r2, #31
 8001918:	2001      	movs	r0, #1
 800191a:	fa00 f202 	lsl.w	r2, r0, r2
 800191e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001922:	bf00      	nop
 8001924:	370c      	adds	r7, #12
 8001926:	46bd      	mov	sp, r7
 8001928:	bc80      	pop	{r7}
 800192a:	4770      	bx	lr
 800192c:	e000e100 	.word	0xe000e100

08001930 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001930:	b480      	push	{r7}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	4603      	mov	r3, r0
 8001938:	6039      	str	r1, [r7, #0]
 800193a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 800193c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001940:	2b00      	cmp	r3, #0
 8001942:	da0b      	bge.n	800195c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001944:	490d      	ldr	r1, [pc, #52]	; (800197c <NVIC_SetPriority+0x4c>)
 8001946:	79fb      	ldrb	r3, [r7, #7]
 8001948:	f003 030f 	and.w	r3, r3, #15
 800194c:	3b04      	subs	r3, #4
 800194e:	683a      	ldr	r2, [r7, #0]
 8001950:	b2d2      	uxtb	r2, r2
 8001952:	0112      	lsls	r2, r2, #4
 8001954:	b2d2      	uxtb	r2, r2
 8001956:	440b      	add	r3, r1
 8001958:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 800195a:	e009      	b.n	8001970 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 800195c:	4908      	ldr	r1, [pc, #32]	; (8001980 <NVIC_SetPriority+0x50>)
 800195e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001962:	683a      	ldr	r2, [r7, #0]
 8001964:	b2d2      	uxtb	r2, r2
 8001966:	0112      	lsls	r2, r2, #4
 8001968:	b2d2      	uxtb	r2, r2
 800196a:	440b      	add	r3, r1
 800196c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001970:	bf00      	nop
 8001972:	370c      	adds	r7, #12
 8001974:	46bd      	mov	sp, r7
 8001976:	bc80      	pop	{r7}
 8001978:	4770      	bx	lr
 800197a:	bf00      	nop
 800197c:	e000ed00 	.word	0xe000ed00
 8001980:	e000e100 	.word	0xe000e100

08001984 <receiveHX711Value>:
	RECEIVING,
	WAITING
} RECEIVE_STATE_ENUM;


void receiveHX711Value(void){
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
	static uint8_t bit_numb = 0;
	static uint32_t reveive_data[4] = {0};
	static RECEIVE_STATE_ENUM receive_state = WAITING;
	
	if(receive_state == WAITING){
 8001988:	4b70      	ldr	r3, [pc, #448]	; (8001b4c <receiveHX711Value+0x1c8>)
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	2b01      	cmp	r3, #1
 800198e:	d11c      	bne.n	80019ca <receiveHX711Value+0x46>
		if(
//			!(GPIOA->IDR & GPIO_IDR_IDR0)  &&
//			!(GPIOA->IDR & GPIO_IDR_IDR1) &&
//			!(GPIOA->IDR & GPIO_IDR_IDR2) &&
			!(GPIOA->IDR & GPIO_IDR_IDR3)
 8001990:	4b6f      	ldr	r3, [pc, #444]	; (8001b50 <receiveHX711Value+0x1cc>)
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	f003 0308 	and.w	r3, r3, #8
		if(
 8001998:	2b00      	cmp	r3, #0
 800199a:	f040 80c9 	bne.w	8001b30 <receiveHX711Value+0x1ac>
			){
			receive_state = RECEIVING;
 800199e:	4b6b      	ldr	r3, [pc, #428]	; (8001b4c <receiveHX711Value+0x1c8>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	701a      	strb	r2, [r3, #0]
			TIM2->ARR = 19; //  20
 80019a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80019a8:	2213      	movs	r2, #19
 80019aa:	859a      	strh	r2, [r3, #44]	; 0x2c
			TIM2->PSC = 16*4 - 1; //  16*4, ,     1
 80019ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80019b0:	223f      	movs	r2, #63	; 0x3f
 80019b2:	851a      	strh	r2, [r3, #40]	; 0x28
			TIM2->EGR |= TIM_EGR_UG; //  
 80019b4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80019b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80019bc:	8a9b      	ldrh	r3, [r3, #20]
 80019be:	b29b      	uxth	r3, r3
 80019c0:	f043 0301 	orr.w	r3, r3, #1
 80019c4:	b29b      	uxth	r3, r3
 80019c6:	8293      	strh	r3, [r2, #20]
 80019c8:	e0b2      	b.n	8001b30 <receiveHX711Value+0x1ac>
		}
	}else if(receive_state == RECEIVING){
 80019ca:	4b60      	ldr	r3, [pc, #384]	; (8001b4c <receiveHX711Value+0x1c8>)
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	f040 80ae 	bne.w	8001b30 <receiveHX711Value+0x1ac>
		if(bit_numb < 50){//25
 80019d4:	4b5f      	ldr	r3, [pc, #380]	; (8001b54 <receiveHX711Value+0x1d0>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	2b31      	cmp	r3, #49	; 0x31
 80019da:	d85d      	bhi.n	8001a98 <receiveHX711Value+0x114>
//		if(bit_numb < 52){//26
//		if(bit_numb < 54){//27

			
			if(bit_numb & 1){
 80019dc:	4b5d      	ldr	r3, [pc, #372]	; (8001b54 <receiveHX711Value+0x1d0>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	f003 0301 	and.w	r3, r3, #1
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d006      	beq.n	80019f6 <receiveHX711Value+0x72>
				GPIOA->BSRR |= GPIO_BSRR_BS4;
 80019e8:	4a59      	ldr	r2, [pc, #356]	; (8001b50 <receiveHX711Value+0x1cc>)
 80019ea:	4b59      	ldr	r3, [pc, #356]	; (8001b50 <receiveHX711Value+0x1cc>)
 80019ec:	691b      	ldr	r3, [r3, #16]
 80019ee:	f043 0310 	orr.w	r3, r3, #16
 80019f2:	6113      	str	r3, [r2, #16]
 80019f4:	e049      	b.n	8001a8a <receiveHX711Value+0x106>
			}else{
				GPIOA->BSRR |= GPIO_BSRR_BR4;
 80019f6:	4a56      	ldr	r2, [pc, #344]	; (8001b50 <receiveHX711Value+0x1cc>)
 80019f8:	4b55      	ldr	r3, [pc, #340]	; (8001b50 <receiveHX711Value+0x1cc>)
 80019fa:	691b      	ldr	r3, [r3, #16]
 80019fc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001a00:	6113      	str	r3, [r2, #16]
				if(bit_numb<=48){
 8001a02:	4b54      	ldr	r3, [pc, #336]	; (8001b54 <receiveHX711Value+0x1d0>)
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	2b30      	cmp	r3, #48	; 0x30
 8001a08:	d83f      	bhi.n	8001a8a <receiveHX711Value+0x106>
					reveive_data[0] <<=1;
 8001a0a:	4b53      	ldr	r3, [pc, #332]	; (8001b58 <receiveHX711Value+0x1d4>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	005b      	lsls	r3, r3, #1
 8001a10:	4a51      	ldr	r2, [pc, #324]	; (8001b58 <receiveHX711Value+0x1d4>)
 8001a12:	6013      	str	r3, [r2, #0]
					reveive_data[1] <<=1;
 8001a14:	4b50      	ldr	r3, [pc, #320]	; (8001b58 <receiveHX711Value+0x1d4>)
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	005b      	lsls	r3, r3, #1
 8001a1a:	4a4f      	ldr	r2, [pc, #316]	; (8001b58 <receiveHX711Value+0x1d4>)
 8001a1c:	6053      	str	r3, [r2, #4]
					reveive_data[2] <<=1;
 8001a1e:	4b4e      	ldr	r3, [pc, #312]	; (8001b58 <receiveHX711Value+0x1d4>)
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	005b      	lsls	r3, r3, #1
 8001a24:	4a4c      	ldr	r2, [pc, #304]	; (8001b58 <receiveHX711Value+0x1d4>)
 8001a26:	6093      	str	r3, [r2, #8]
					reveive_data[3] <<=1;
 8001a28:	4b4b      	ldr	r3, [pc, #300]	; (8001b58 <receiveHX711Value+0x1d4>)
 8001a2a:	68db      	ldr	r3, [r3, #12]
 8001a2c:	005b      	lsls	r3, r3, #1
 8001a2e:	4a4a      	ldr	r2, [pc, #296]	; (8001b58 <receiveHX711Value+0x1d4>)
 8001a30:	60d3      	str	r3, [r2, #12]
					if(GPIOA->IDR & GPIO_IDR_IDR0)
 8001a32:	4b47      	ldr	r3, [pc, #284]	; (8001b50 <receiveHX711Value+0x1cc>)
 8001a34:	689b      	ldr	r3, [r3, #8]
 8001a36:	f003 0301 	and.w	r3, r3, #1
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d004      	beq.n	8001a48 <receiveHX711Value+0xc4>
						reveive_data[0]++;
 8001a3e:	4b46      	ldr	r3, [pc, #280]	; (8001b58 <receiveHX711Value+0x1d4>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	3301      	adds	r3, #1
 8001a44:	4a44      	ldr	r2, [pc, #272]	; (8001b58 <receiveHX711Value+0x1d4>)
 8001a46:	6013      	str	r3, [r2, #0]
					if(GPIOA->IDR & GPIO_IDR_IDR1)
 8001a48:	4b41      	ldr	r3, [pc, #260]	; (8001b50 <receiveHX711Value+0x1cc>)
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	f003 0302 	and.w	r3, r3, #2
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d004      	beq.n	8001a5e <receiveHX711Value+0xda>
						reveive_data[1]++;
 8001a54:	4b40      	ldr	r3, [pc, #256]	; (8001b58 <receiveHX711Value+0x1d4>)
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	3301      	adds	r3, #1
 8001a5a:	4a3f      	ldr	r2, [pc, #252]	; (8001b58 <receiveHX711Value+0x1d4>)
 8001a5c:	6053      	str	r3, [r2, #4]
					if(GPIOA->IDR & GPIO_IDR_IDR2)
 8001a5e:	4b3c      	ldr	r3, [pc, #240]	; (8001b50 <receiveHX711Value+0x1cc>)
 8001a60:	689b      	ldr	r3, [r3, #8]
 8001a62:	f003 0304 	and.w	r3, r3, #4
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d004      	beq.n	8001a74 <receiveHX711Value+0xf0>
						reveive_data[2]++;
 8001a6a:	4b3b      	ldr	r3, [pc, #236]	; (8001b58 <receiveHX711Value+0x1d4>)
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	3301      	adds	r3, #1
 8001a70:	4a39      	ldr	r2, [pc, #228]	; (8001b58 <receiveHX711Value+0x1d4>)
 8001a72:	6093      	str	r3, [r2, #8]
					if(GPIOA->IDR & GPIO_IDR_IDR3)
 8001a74:	4b36      	ldr	r3, [pc, #216]	; (8001b50 <receiveHX711Value+0x1cc>)
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	f003 0308 	and.w	r3, r3, #8
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d004      	beq.n	8001a8a <receiveHX711Value+0x106>
						reveive_data[3]++;
 8001a80:	4b35      	ldr	r3, [pc, #212]	; (8001b58 <receiveHX711Value+0x1d4>)
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	3301      	adds	r3, #1
 8001a86:	4a34      	ldr	r2, [pc, #208]	; (8001b58 <receiveHX711Value+0x1d4>)
 8001a88:	60d3      	str	r3, [r2, #12]
				}
			}
			bit_numb++;
 8001a8a:	4b32      	ldr	r3, [pc, #200]	; (8001b54 <receiveHX711Value+0x1d0>)
 8001a8c:	781b      	ldrb	r3, [r3, #0]
 8001a8e:	3301      	adds	r3, #1
 8001a90:	b2da      	uxtb	r2, r3
 8001a92:	4b30      	ldr	r3, [pc, #192]	; (8001b54 <receiveHX711Value+0x1d0>)
 8001a94:	701a      	strb	r2, [r3, #0]
 8001a96:	e04b      	b.n	8001b30 <receiveHX711Value+0x1ac>
		}else{
			receive_state = WAITING;
 8001a98:	4b2c      	ldr	r3, [pc, #176]	; (8001b4c <receiveHX711Value+0x1c8>)
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	701a      	strb	r2, [r3, #0]
			bit_numb = 0;
 8001a9e:	4b2d      	ldr	r3, [pc, #180]	; (8001b54 <receiveHX711Value+0x1d0>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	701a      	strb	r2, [r3, #0]
//			RECEIVE_DATA = (8388607 - (reveive_data ^ 0x800000));
			RECEIVE_DATA[0] = (reveive_data[0] ^ 0x800000);
 8001aa4:	4b2c      	ldr	r3, [pc, #176]	; (8001b58 <receiveHX711Value+0x1d4>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f483 0300 	eor.w	r3, r3, #8388608	; 0x800000
 8001aac:	461a      	mov	r2, r3
 8001aae:	4b2b      	ldr	r3, [pc, #172]	; (8001b5c <receiveHX711Value+0x1d8>)
 8001ab0:	601a      	str	r2, [r3, #0]
			RECEIVE_DATA[1] = (reveive_data[1] ^ 0x800000);
 8001ab2:	4b29      	ldr	r3, [pc, #164]	; (8001b58 <receiveHX711Value+0x1d4>)
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	f483 0300 	eor.w	r3, r3, #8388608	; 0x800000
 8001aba:	461a      	mov	r2, r3
 8001abc:	4b27      	ldr	r3, [pc, #156]	; (8001b5c <receiveHX711Value+0x1d8>)
 8001abe:	605a      	str	r2, [r3, #4]
			RECEIVE_DATA[2] = (reveive_data[2] ^ 0x800000);
 8001ac0:	4b25      	ldr	r3, [pc, #148]	; (8001b58 <receiveHX711Value+0x1d4>)
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	f483 0300 	eor.w	r3, r3, #8388608	; 0x800000
 8001ac8:	461a      	mov	r2, r3
 8001aca:	4b24      	ldr	r3, [pc, #144]	; (8001b5c <receiveHX711Value+0x1d8>)
 8001acc:	609a      	str	r2, [r3, #8]
			RECEIVE_DATA[3] = (reveive_data[3] ^ 0x800000) - 0x7fffff;
 8001ace:	4b22      	ldr	r3, [pc, #136]	; (8001b58 <receiveHX711Value+0x1d4>)
 8001ad0:	68db      	ldr	r3, [r3, #12]
 8001ad2:	f483 0200 	eor.w	r2, r3, #8388608	; 0x800000
 8001ad6:	4b22      	ldr	r3, [pc, #136]	; (8001b60 <receiveHX711Value+0x1dc>)
 8001ad8:	4413      	add	r3, r2
 8001ada:	461a      	mov	r2, r3
 8001adc:	4b1f      	ldr	r3, [pc, #124]	; (8001b5c <receiveHX711Value+0x1d8>)
 8001ade:	60da      	str	r2, [r3, #12]
			
//			DMA1_Channel4->CCR &= ~DMA_CCR1_EN ;
//			DMA1_Channel4->CNDTR = 4*4 ; // 4 times by 4 byte
//			DMA1_Channel4->CCR |= DMA_CCR1_EN ;
			
			update_flag = 1;
 8001ae0:	4b20      	ldr	r3, [pc, #128]	; (8001b64 <receiveHX711Value+0x1e0>)
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	701a      	strb	r2, [r3, #0]

			reveive_data[0] = 0;
 8001ae6:	4b1c      	ldr	r3, [pc, #112]	; (8001b58 <receiveHX711Value+0x1d4>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
			reveive_data[1] = 0;
 8001aec:	4b1a      	ldr	r3, [pc, #104]	; (8001b58 <receiveHX711Value+0x1d4>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	605a      	str	r2, [r3, #4]
			reveive_data[2] = 0;
 8001af2:	4b19      	ldr	r3, [pc, #100]	; (8001b58 <receiveHX711Value+0x1d4>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	609a      	str	r2, [r3, #8]
			reveive_data[3] = 0;
 8001af8:	4b17      	ldr	r3, [pc, #92]	; (8001b58 <receiveHX711Value+0x1d4>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	60da      	str	r2, [r3, #12]
			GPIOA->BSRR |= GPIO_BSRR_BR4;
 8001afe:	4a14      	ldr	r2, [pc, #80]	; (8001b50 <receiveHX711Value+0x1cc>)
 8001b00:	4b13      	ldr	r3, [pc, #76]	; (8001b50 <receiveHX711Value+0x1cc>)
 8001b02:	691b      	ldr	r3, [r3, #16]
 8001b04:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001b08:	6113      	str	r3, [r2, #16]
			
			TIM2->ARR = 100; //100
 8001b0a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b0e:	2264      	movs	r2, #100	; 0x64
 8001b10:	859a      	strh	r2, [r3, #44]	; 0x2c
			TIM2->PSC = 1000*4 - 1; //16 kHz
 8001b12:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b16:	f640 729f 	movw	r2, #3999	; 0xf9f
 8001b1a:	851a      	strh	r2, [r3, #40]	; 0x28
			TIM2->EGR |= TIM_EGR_UG; //  
 8001b1c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b20:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b24:	8a9b      	ldrh	r3, [r3, #20]
 8001b26:	b29b      	uxth	r3, r3
 8001b28:	f043 0301 	orr.w	r3, r3, #1
 8001b2c:	b29b      	uxth	r3, r3
 8001b2e:	8293      	strh	r3, [r2, #20]
		}
	}
	TIM2->CR1 |= TIM_CR1_CEN;
 8001b30:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b34:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b38:	881b      	ldrh	r3, [r3, #0]
 8001b3a:	b29b      	uxth	r3, r3
 8001b3c:	f043 0301 	orr.w	r3, r3, #1
 8001b40:	b29b      	uxth	r3, r3
 8001b42:	8013      	strh	r3, [r2, #0]
}
 8001b44:	bf00      	nop
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bc80      	pop	{r7}
 8001b4a:	4770      	bx	lr
 8001b4c:	20000014 	.word	0x20000014
 8001b50:	40010800 	.word	0x40010800
 8001b54:	200000d5 	.word	0x200000d5
 8001b58:	200000d8 	.word	0x200000d8
 8001b5c:	200000c4 	.word	0x200000c4
 8001b60:	ff800001 	.word	0xff800001
 8001b64:	200000d4 	.word	0x200000d4

08001b68 <isReceived>:

uint8_t isReceived(void){
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
	if (update_flag){
 8001b6c:	4b07      	ldr	r3, [pc, #28]	; (8001b8c <isReceived+0x24>)
 8001b6e:	781b      	ldrb	r3, [r3, #0]
 8001b70:	b2db      	uxtb	r3, r3
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d004      	beq.n	8001b80 <isReceived+0x18>
		update_flag = 0;
 8001b76:	4b05      	ldr	r3, [pc, #20]	; (8001b8c <isReceived+0x24>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	701a      	strb	r2, [r3, #0]
		return 1;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	e000      	b.n	8001b82 <isReceived+0x1a>
	}
	return 0;
 8001b80:	2300      	movs	r3, #0
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bc80      	pop	{r7}
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop
 8001b8c:	200000d4 	.word	0x200000d4

08001b90 <TIM2_IRQHandler>:

void TIM2_IRQHandler(){
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
	TIM2->SR &= ~TIM_SR_UIF;
 8001b94:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b98:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b9c:	8a1b      	ldrh	r3, [r3, #16]
 8001b9e:	b29b      	uxth	r3, r3
 8001ba0:	f023 0301 	bic.w	r3, r3, #1
 8001ba4:	b29b      	uxth	r3, r3
 8001ba6:	8213      	strh	r3, [r2, #16]
	receiveHX711Value();
 8001ba8:	f7ff feec 	bl	8001984 <receiveHX711Value>
}
 8001bac:	bf00      	nop
 8001bae:	bd80      	pop	{r7, pc}

08001bb0 <initHX711drv>:

void initHX711drv(void){
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 8001bb4:	4a27      	ldr	r2, [pc, #156]	; (8001c54 <initHX711drv+0xa4>)
 8001bb6:	4b27      	ldr	r3, [pc, #156]	; (8001c54 <initHX711drv+0xa4>)
 8001bb8:	699b      	ldr	r3, [r3, #24]
 8001bba:	f043 0304 	orr.w	r3, r3, #4
 8001bbe:	6193      	str	r3, [r2, #24]
	GPIOA->CRL	&= ~(GPIO_CRL_CNF4 | GPIO_CRL_MODE4);
 8001bc0:	4a25      	ldr	r2, [pc, #148]	; (8001c58 <initHX711drv+0xa8>)
 8001bc2:	4b25      	ldr	r3, [pc, #148]	; (8001c58 <initHX711drv+0xa8>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8001bca:	6013      	str	r3, [r2, #0]
	GPIOA->CRL |= GPIO_CRL_MODE4_1 | GPIO_CRL_MODE4_0; //PP , MODE4 0b11 Output mode max speed 50 MHz
 8001bcc:	4a22      	ldr	r2, [pc, #136]	; (8001c58 <initHX711drv+0xa8>)
 8001bce:	4b22      	ldr	r3, [pc, #136]	; (8001c58 <initHX711drv+0xa8>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8001bd6:	6013      	str	r3, [r2, #0]
//	GPIOA->ODR |= GPIO_ODR_ODR4;
	
//	GPIOA->CRL |= GPIO_CRL_CNF0_0; //input floating
//	GPIOA->CRL |= GPIO_CRL_CNF1_0; //input floating
//	GPIOA->CRL |= GPIO_CRL_CNF2_0; //input floating
	GPIOA->CRL |= GPIO_CRL_CNF3_0; //input floating
 8001bd8:	4a1f      	ldr	r2, [pc, #124]	; (8001c58 <initHX711drv+0xa8>)
 8001bda:	4b1f      	ldr	r3, [pc, #124]	; (8001c58 <initHX711drv+0xa8>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001be2:	6013      	str	r3, [r2, #0]
	
	
	
	
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8001be4:	4a1b      	ldr	r2, [pc, #108]	; (8001c54 <initHX711drv+0xa4>)
 8001be6:	4b1b      	ldr	r3, [pc, #108]	; (8001c54 <initHX711drv+0xa4>)
 8001be8:	69db      	ldr	r3, [r3, #28]
 8001bea:	f043 0301 	orr.w	r3, r3, #1
 8001bee:	61d3      	str	r3, [r2, #28]
	
	
	//TIM6->ARR = 19; //  20
	//TIM6->PSC = 15; //  16, ,     1
	TIM2->ARR = 99; //100
 8001bf0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001bf4:	2263      	movs	r2, #99	; 0x63
 8001bf6:	859a      	strh	r2, [r3, #44]	; 0x2c
	TIM2->PSC = 1000*4 - 1; //16 kHz
 8001bf8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001bfc:	f640 729f 	movw	r2, #3999	; 0xf9f
 8001c00:	851a      	strh	r2, [r3, #40]	; 0x28
//	TIM6->CR1 |= TIM_CR1_ARPE; //  arr,   

	TIM2->CR1 |= TIM_CR1_OPM; //one puls mode
 8001c02:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c06:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001c0a:	881b      	ldrh	r3, [r3, #0]
 8001c0c:	b29b      	uxth	r3, r3
 8001c0e:	f043 0308 	orr.w	r3, r3, #8
 8001c12:	b29b      	uxth	r3, r3
 8001c14:	8013      	strh	r3, [r2, #0]
	TIM2->CR1 |= TIM_CR1_URS; // ()    
 8001c16:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c1a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001c1e:	881b      	ldrh	r3, [r3, #0]
 8001c20:	b29b      	uxth	r3, r3
 8001c22:	f043 0304 	orr.w	r3, r3, #4
 8001c26:	b29b      	uxth	r3, r3
 8001c28:	8013      	strh	r3, [r2, #0]
	
	TIM2->DIER |= TIM_DIER_UIE; // 
 8001c2a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c2e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001c32:	899b      	ldrh	r3, [r3, #12]
 8001c34:	b29b      	uxth	r3, r3
 8001c36:	f043 0301 	orr.w	r3, r3, #1
 8001c3a:	b29b      	uxth	r3, r3
 8001c3c:	8193      	strh	r3, [r2, #12]

//	TIM6->CR1 |= TIM_CR1_CEN; // 
		
		

	NVIC_EnableIRQ(TIM2_IRQn); /* (1) */
 8001c3e:	201c      	movs	r0, #28
 8001c40:	f7ff fe5e 	bl	8001900 <NVIC_EnableIRQ>
	NVIC_SetPriority(TIM2_IRQn,0);
 8001c44:	2100      	movs	r1, #0
 8001c46:	201c      	movs	r0, #28
 8001c48:	f7ff fe72 	bl	8001930 <NVIC_SetPriority>
	
	receiveHX711Value();
 8001c4c:	f7ff fe9a 	bl	8001984 <receiveHX711Value>
	
}
 8001c50:	bf00      	nop
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	40021000 	.word	0x40021000
 8001c58:	40010800 	.word	0x40010800

08001c5c <NVIC_EnableIRQ>:
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	4603      	mov	r3, r0
 8001c64:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8001c66:	4908      	ldr	r1, [pc, #32]	; (8001c88 <NVIC_EnableIRQ+0x2c>)
 8001c68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c6c:	095b      	lsrs	r3, r3, #5
 8001c6e:	79fa      	ldrb	r2, [r7, #7]
 8001c70:	f002 021f 	and.w	r2, r2, #31
 8001c74:	2001      	movs	r0, #1
 8001c76:	fa00 f202 	lsl.w	r2, r0, r2
 8001c7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001c7e:	bf00      	nop
 8001c80:	370c      	adds	r7, #12
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bc80      	pop	{r7}
 8001c86:	4770      	bx	lr
 8001c88:	e000e100 	.word	0xe000e100

08001c8c <initKeyboard>:
	wait +=1; 
  tick--;
 } 
}

void initKeyboard(void){
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
	keys_state_now = 0;
 8001c92:	4b12      	ldr	r3, [pc, #72]	; (8001cdc <initKeyboard+0x50>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	701a      	strb	r2, [r3, #0]
	keys_state_backward = 0;
 8001c98:	4b11      	ldr	r3, [pc, #68]	; (8001ce0 <initKeyboard+0x54>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	701a      	strb	r2, [r3, #0]
	red_b_sm.state = yellow_b_sm.state = green_b_sm.state = blue_b_sm.state = NO_PRESS;
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	4b10      	ldr	r3, [pc, #64]	; (8001ce4 <initKeyboard+0x58>)
 8001ca2:	4611      	mov	r1, r2
 8001ca4:	7019      	strb	r1, [r3, #0]
 8001ca6:	4b10      	ldr	r3, [pc, #64]	; (8001ce8 <initKeyboard+0x5c>)
 8001ca8:	4611      	mov	r1, r2
 8001caa:	7019      	strb	r1, [r3, #0]
 8001cac:	4b0f      	ldr	r3, [pc, #60]	; (8001cec <initKeyboard+0x60>)
 8001cae:	4611      	mov	r1, r2
 8001cb0:	7019      	strb	r1, [r3, #0]
 8001cb2:	4b0f      	ldr	r3, [pc, #60]	; (8001cf0 <initKeyboard+0x64>)
 8001cb4:	701a      	strb	r2, [r3, #0]

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8001cb6:	2101      	movs	r1, #1
 8001cb8:	2008      	movs	r0, #8
 8001cba:	f7ff f99d 	bl	8000ff8 <RCC_APB2PeriphClockCmd>
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
 8001cbe:	2348      	movs	r3, #72	; 0x48
 8001cc0:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_8 | GPIO_Pin_7 | GPIO_Pin_6;
 8001cc2:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001cc6:	80bb      	strh	r3, [r7, #4]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001cc8:	1d3b      	adds	r3, r7, #4
 8001cca:	4619      	mov	r1, r3
 8001ccc:	4809      	ldr	r0, [pc, #36]	; (8001cf4 <initKeyboard+0x68>)
 8001cce:	f7fe ff7f 	bl	8000bd0 <GPIO_Init>

}
 8001cd2:	bf00      	nop
 8001cd4:	3708      	adds	r7, #8
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	200010dc 	.word	0x200010dc
 8001ce0:	200010dd 	.word	0x200010dd
 8001ce4:	200010e8 	.word	0x200010e8
 8001ce8:	200010f0 	.word	0x200010f0
 8001cec:	200010d4 	.word	0x200010d4
 8001cf0:	200010e0 	.word	0x200010e0
 8001cf4:	40010c00 	.word	0x40010c00

08001cf8 <scanKey>:



char scanKey(char * ret_value){
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b082      	sub	sp, #8
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
		sm = 0;
		return 1;
	}
	*/
//	sm++;
	*ret_value = 0x00;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2200      	movs	r2, #0
 8001d04:	701a      	strb	r2, [r3, #0]
	*ret_value |= (!GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_6)) <<0;
 8001d06:	2140      	movs	r1, #64	; 0x40
 8001d08:	4829      	ldr	r0, [pc, #164]	; (8001db0 <scanKey+0xb8>)
 8001d0a:	f7ff f81d 	bl	8000d48 <GPIO_ReadInputDataBit>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	bf0c      	ite	eq
 8001d14:	2301      	moveq	r3, #1
 8001d16:	2300      	movne	r3, #0
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	781b      	ldrb	r3, [r3, #0]
 8001d20:	b25a      	sxtb	r2, r3
 8001d22:	b24b      	sxtb	r3, r1
 8001d24:	4313      	orrs	r3, r2
 8001d26:	b25b      	sxtb	r3, r3
 8001d28:	b2da      	uxtb	r2, r3
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	701a      	strb	r2, [r3, #0]
	*ret_value |= (!GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_7)) <<1;
 8001d2e:	2180      	movs	r1, #128	; 0x80
 8001d30:	481f      	ldr	r0, [pc, #124]	; (8001db0 <scanKey+0xb8>)
 8001d32:	f7ff f809 	bl	8000d48 <GPIO_ReadInputDataBit>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d101      	bne.n	8001d40 <scanKey+0x48>
 8001d3c:	2102      	movs	r1, #2
 8001d3e:	e000      	b.n	8001d42 <scanKey+0x4a>
 8001d40:	2100      	movs	r1, #0
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	b25a      	sxtb	r2, r3
 8001d48:	b24b      	sxtb	r3, r1
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	b25b      	sxtb	r3, r3
 8001d4e:	b2da      	uxtb	r2, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	701a      	strb	r2, [r3, #0]
	*ret_value |= (!GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_8)) <<2;
 8001d54:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d58:	4815      	ldr	r0, [pc, #84]	; (8001db0 <scanKey+0xb8>)
 8001d5a:	f7fe fff5 	bl	8000d48 <GPIO_ReadInputDataBit>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d101      	bne.n	8001d68 <scanKey+0x70>
 8001d64:	2104      	movs	r1, #4
 8001d66:	e000      	b.n	8001d6a <scanKey+0x72>
 8001d68:	2100      	movs	r1, #0
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	b25a      	sxtb	r2, r3
 8001d70:	b24b      	sxtb	r3, r1
 8001d72:	4313      	orrs	r3, r2
 8001d74:	b25b      	sxtb	r3, r3
 8001d76:	b2da      	uxtb	r2, r3
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	701a      	strb	r2, [r3, #0]
	*ret_value |= (!GPIO_ReadInputDataBit(GPIOB, GPIO_Pin_9)) <<3;
 8001d7c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d80:	480b      	ldr	r0, [pc, #44]	; (8001db0 <scanKey+0xb8>)
 8001d82:	f7fe ffe1 	bl	8000d48 <GPIO_ReadInputDataBit>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d101      	bne.n	8001d90 <scanKey+0x98>
 8001d8c:	2108      	movs	r1, #8
 8001d8e:	e000      	b.n	8001d92 <scanKey+0x9a>
 8001d90:	2100      	movs	r1, #0
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	781b      	ldrb	r3, [r3, #0]
 8001d96:	b25a      	sxtb	r2, r3
 8001d98:	b24b      	sxtb	r3, r1
 8001d9a:	4313      	orrs	r3, r2
 8001d9c:	b25b      	sxtb	r3, r3
 8001d9e:	b2da      	uxtb	r2, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	701a      	strb	r2, [r3, #0]

	return 1;
 8001da4:	2301      	movs	r3, #1
//	return 0;
}
 8001da6:	4618      	mov	r0, r3
 8001da8:	3708      	adds	r7, #8
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	40010c00 	.word	0x40010c00

08001db4 <stMachineWork>:

EVENT_TYPE stMachineWork(volatile BUTTON_SM *button, char key_value, char key_mask, volatile char *keys_state_backward, volatile  char *keys_state_now){
 8001db4:	b480      	push	{r7}
 8001db6:	b085      	sub	sp, #20
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	60f8      	str	r0, [r7, #12]
 8001dbc:	607b      	str	r3, [r7, #4]
 8001dbe:	460b      	mov	r3, r1
 8001dc0:	72fb      	strb	r3, [r7, #11]
 8001dc2:	4613      	mov	r3, r2
 8001dc4:	72bb      	strb	r3, [r7, #10]
	if(button->state == NO_PRESS){
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d122      	bne.n	8001e16 <stMachineWork+0x62>
		if(key_value){
 8001dd0:	7afb      	ldrb	r3, [r7, #11]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d01b      	beq.n	8001e0e <stMachineWork+0x5a>
			if(button->t++ > T_CLICK){
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	1c59      	adds	r1, r3, #1
 8001ddc:	68fa      	ldr	r2, [r7, #12]
 8001dde:	6051      	str	r1, [r2, #4]
 8001de0:	2b06      	cmp	r3, #6
 8001de2:	f240 8087 	bls.w	8001ef4 <stMachineWork+0x140>
				button->state = CLICK;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	2201      	movs	r2, #1
 8001dea:	701a      	strb	r2, [r3, #0]
				*keys_state_backward |= *keys_state_now |= key_mask;
 8001dec:	69bb      	ldr	r3, [r7, #24]
 8001dee:	781b      	ldrb	r3, [r3, #0]
 8001df0:	b2da      	uxtb	r2, r3
 8001df2:	7abb      	ldrb	r3, [r7, #10]
 8001df4:	4313      	orrs	r3, r2
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	69ba      	ldr	r2, [r7, #24]
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	7011      	strb	r1, [r2, #0]
 8001dfe:	687a      	ldr	r2, [r7, #4]
 8001e00:	7812      	ldrb	r2, [r2, #0]
 8001e02:	b2d2      	uxtb	r2, r2
 8001e04:	4313      	orrs	r3, r2
 8001e06:	b2da      	uxtb	r2, r3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	701a      	strb	r2, [r3, #0]
 8001e0c:	e072      	b.n	8001ef4 <stMachineWork+0x140>
			}
		}else{
			button->t = 0;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	2200      	movs	r2, #0
 8001e12:	605a      	str	r2, [r3, #4]
 8001e14:	e06e      	b.n	8001ef4 <stMachineWork+0x140>
		}
	}else if(button->state == CLICK){
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	781b      	ldrb	r3, [r3, #0]
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	2b01      	cmp	r3, #1
 8001e1e:	d12f      	bne.n	8001e80 <stMachineWork+0xcc>
		if(key_value){
 8001e20:	7afb      	ldrb	r3, [r7, #11]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d00a      	beq.n	8001e3c <stMachineWork+0x88>
			if(button->t++ > T_PRESS)
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	1c59      	adds	r1, r3, #1
 8001e2c:	68fa      	ldr	r2, [r7, #12]
 8001e2e:	6051      	str	r1, [r2, #4]
 8001e30:	2b97      	cmp	r3, #151	; 0x97
 8001e32:	d95f      	bls.n	8001ef4 <stMachineWork+0x140>
				button->state = PRESS;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	2202      	movs	r2, #2
 8001e38:	701a      	strb	r2, [r3, #0]
 8001e3a:	e05b      	b.n	8001ef4 <stMachineWork+0x140>
		}else{
			button->state = NO_PRESS;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	701a      	strb	r2, [r3, #0]
			*keys_state_now &= ~key_mask;
 8001e42:	69bb      	ldr	r3, [r7, #24]
 8001e44:	781b      	ldrb	r3, [r3, #0]
 8001e46:	b2db      	uxtb	r3, r3
 8001e48:	b25a      	sxtb	r2, r3
 8001e4a:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8001e4e:	43db      	mvns	r3, r3
 8001e50:	b25b      	sxtb	r3, r3
 8001e52:	4013      	ands	r3, r2
 8001e54:	b25b      	sxtb	r3, r3
 8001e56:	b2da      	uxtb	r2, r3
 8001e58:	69bb      	ldr	r3, [r7, #24]
 8001e5a:	701a      	strb	r2, [r3, #0]
			if(*keys_state_backward ^ key_mask){					//   -  
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	b2db      	uxtb	r3, r3
 8001e62:	7aba      	ldrb	r2, [r7, #10]
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d006      	beq.n	8001e76 <stMachineWork+0xc2>
				if(!(*keys_state_now))
 8001e68:	69bb      	ldr	r3, [r7, #24]
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d140      	bne.n	8001ef4 <stMachineWork+0x140>
					return EVENT_CLICK_SET_OF_BUTTONS;
 8001e72:	2300      	movs	r3, #0
 8001e74:	e03f      	b.n	8001ef6 <stMachineWork+0x142>
			}else{
				*keys_state_backward = 0;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2200      	movs	r2, #0
 8001e7a:	701a      	strb	r2, [r3, #0]
				return EVENT_CLICK_BUTTON;
 8001e7c:	2302      	movs	r3, #2
 8001e7e:	e03a      	b.n	8001ef6 <stMachineWork+0x142>
			}
		}
	}else if(button->state == PRESS){
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	2b02      	cmp	r3, #2
 8001e88:	d134      	bne.n	8001ef4 <stMachineWork+0x140>
		if(key_value){
 8001e8a:	7afb      	ldrb	r3, [r7, #11]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d011      	beq.n	8001eb4 <stMachineWork+0x100>
			if(button->t++ > T_PRESS_INT){
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	1c59      	adds	r1, r3, #1
 8001e96:	68fa      	ldr	r2, [r7, #12]
 8001e98:	6051      	str	r1, [r2, #4]
 8001e9a:	2ba1      	cmp	r3, #161	; 0xa1
 8001e9c:	d92a      	bls.n	8001ef4 <stMachineWork+0x140>
				button->t = T_PRESS;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	2297      	movs	r2, #151	; 0x97
 8001ea2:	605a      	str	r2, [r3, #4]
				if(!(*keys_state_backward ^ key_mask)){
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	7aba      	ldrb	r2, [r7, #10]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d121      	bne.n	8001ef4 <stMachineWork+0x140>
					return EVENT_PRESS_BUTTON;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e020      	b.n	8001ef6 <stMachineWork+0x142>
				}
			}
		}else{
			button->state = NO_PRESS;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	701a      	strb	r2, [r3, #0]
			*keys_state_now &= ~key_mask;
 8001eba:	69bb      	ldr	r3, [r7, #24]
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	b25a      	sxtb	r2, r3
 8001ec2:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8001ec6:	43db      	mvns	r3, r3
 8001ec8:	b25b      	sxtb	r3, r3
 8001eca:	4013      	ands	r3, r2
 8001ecc:	b25b      	sxtb	r3, r3
 8001ece:	b2da      	uxtb	r2, r3
 8001ed0:	69bb      	ldr	r3, [r7, #24]
 8001ed2:	701a      	strb	r2, [r3, #0]
			if(*keys_state_backward ^ key_mask){					//   -  
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	7aba      	ldrb	r2, [r7, #10]
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d006      	beq.n	8001eee <stMachineWork+0x13a>
				if(!(*keys_state_now))
 8001ee0:	69bb      	ldr	r3, [r7, #24]
 8001ee2:	781b      	ldrb	r3, [r3, #0]
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d104      	bne.n	8001ef4 <stMachineWork+0x140>
					return EVENT_CLICK_SET_OF_BUTTONS;
 8001eea:	2300      	movs	r3, #0
 8001eec:	e003      	b.n	8001ef6 <stMachineWork+0x142>
			}else{
				*keys_state_backward = 0;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	return NO_EVENT;
 8001ef4:	2303      	movs	r3, #3
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3714      	adds	r7, #20
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bc80      	pop	{r7}
 8001efe:	4770      	bx	lr

08001f00 <clickSetOfButtons>:


void clickSetOfButtons(volatile char *keys_state_backward){
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
	if(*keys_state_backward == (RED_BUTTON_MASK | GREEN_BUTTON_MASK)){
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	781b      	ldrb	r3, [r3, #0]
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	2b0c      	cmp	r3, #12
 8001f10:	d102      	bne.n	8001f18 <clickSetOfButtons+0x18>
		redGreenButtonClickHandler();
 8001f12:	f000 f981 	bl	8002218 <redGreenButtonClickHandler>
	}else if(*keys_state_backward == (GREEN_BUTTON_MASK | BLUE_BUTTON_MASK | RED_BUTTON_MASK)){
		threeButtonClickHandler();
	}else if(*keys_state_backward == (YELLOW_BUTTON_MASK | GREEN_BUTTON_MASK | BLUE_BUTTON_MASK | RED_BUTTON_MASK)){
		threeButtonClickHandler();
	}
}
 8001f16:	e046      	b.n	8001fa6 <clickSetOfButtons+0xa6>
	}else if(*keys_state_backward == (RED_BUTTON_MASK | YELLOW_BUTTON_MASK)){
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	781b      	ldrb	r3, [r3, #0]
 8001f1c:	b2db      	uxtb	r3, r3
 8001f1e:	2b06      	cmp	r3, #6
 8001f20:	d102      	bne.n	8001f28 <clickSetOfButtons+0x28>
		redYellowButtonClickHandler();
 8001f22:	f000 fd39 	bl	8002998 <redYellowButtonClickHandler>
}
 8001f26:	e03e      	b.n	8001fa6 <clickSetOfButtons+0xa6>
	}else if(*keys_state_backward == (RED_BUTTON_MASK | BLUE_BUTTON_MASK)){
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	781b      	ldrb	r3, [r3, #0]
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	2b05      	cmp	r3, #5
 8001f30:	d102      	bne.n	8001f38 <clickSetOfButtons+0x38>
		redBlueButtonClickHandler();
 8001f32:	f000 fd37 	bl	80029a4 <redBlueButtonClickHandler>
}
 8001f36:	e036      	b.n	8001fa6 <clickSetOfButtons+0xa6>
	}else if(*keys_state_backward == (YELLOW_BUTTON_MASK | GREEN_BUTTON_MASK)){
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	2b0a      	cmp	r3, #10
 8001f40:	d102      	bne.n	8001f48 <clickSetOfButtons+0x48>
		yellowGreenButtonClickHandler();
 8001f42:	f000 f96f 	bl	8002224 <yellowGreenButtonClickHandler>
}
 8001f46:	e02e      	b.n	8001fa6 <clickSetOfButtons+0xa6>
	}else if(*keys_state_backward == (YELLOW_BUTTON_MASK | BLUE_BUTTON_MASK)){
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	2b03      	cmp	r3, #3
 8001f50:	d102      	bne.n	8001f58 <clickSetOfButtons+0x58>
		yellowBlueButtonClickHandler();
 8001f52:	f000 fd1b 	bl	800298c <yellowBlueButtonClickHandler>
}
 8001f56:	e026      	b.n	8001fa6 <clickSetOfButtons+0xa6>
	}else if(*keys_state_backward == (GREEN_BUTTON_MASK | BLUE_BUTTON_MASK)){
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	b2db      	uxtb	r3, r3
 8001f5e:	2b09      	cmp	r3, #9
 8001f60:	d102      	bne.n	8001f68 <clickSetOfButtons+0x68>
		greenBlueButtonClickHandler();
 8001f62:	f000 f965 	bl	8002230 <greenBlueButtonClickHandler>
}
 8001f66:	e01e      	b.n	8001fa6 <clickSetOfButtons+0xa6>
	}else if(*keys_state_backward == (YELLOW_BUTTON_MASK | GREEN_BUTTON_MASK | RED_BUTTON_MASK)){
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	781b      	ldrb	r3, [r3, #0]
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	2b0e      	cmp	r3, #14
 8001f70:	d102      	bne.n	8001f78 <clickSetOfButtons+0x78>
		threeButtonClickHandler();
 8001f72:	f000 fd1d 	bl	80029b0 <threeButtonClickHandler>
}
 8001f76:	e016      	b.n	8001fa6 <clickSetOfButtons+0xa6>
	}else if(*keys_state_backward == (YELLOW_BUTTON_MASK | BLUE_BUTTON_MASK | RED_BUTTON_MASK)){
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	b2db      	uxtb	r3, r3
 8001f7e:	2b07      	cmp	r3, #7
 8001f80:	d102      	bne.n	8001f88 <clickSetOfButtons+0x88>
		threeButtonClickHandler();
 8001f82:	f000 fd15 	bl	80029b0 <threeButtonClickHandler>
}
 8001f86:	e00e      	b.n	8001fa6 <clickSetOfButtons+0xa6>
	}else if(*keys_state_backward == (GREEN_BUTTON_MASK | BLUE_BUTTON_MASK | RED_BUTTON_MASK)){
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	b2db      	uxtb	r3, r3
 8001f8e:	2b0d      	cmp	r3, #13
 8001f90:	d102      	bne.n	8001f98 <clickSetOfButtons+0x98>
		threeButtonClickHandler();
 8001f92:	f000 fd0d 	bl	80029b0 <threeButtonClickHandler>
}
 8001f96:	e006      	b.n	8001fa6 <clickSetOfButtons+0xa6>
	}else if(*keys_state_backward == (YELLOW_BUTTON_MASK | GREEN_BUTTON_MASK | BLUE_BUTTON_MASK | RED_BUTTON_MASK)){
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	2b0f      	cmp	r3, #15
 8001fa0:	d101      	bne.n	8001fa6 <clickSetOfButtons+0xa6>
		threeButtonClickHandler();
 8001fa2:	f000 fd05 	bl	80029b0 <threeButtonClickHandler>
}
 8001fa6:	bf00      	nop
 8001fa8:	3708      	adds	r7, #8
 8001faa:	46bd      	mov	sp, r7
 8001fac:	bd80      	pop	{r7, pc}
	...

08001fb0 <keyboadrWork>:

void keyboadrWork(void){
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af02      	add	r7, sp, #8

	char b_st;
	if(!scanKey(&b_st))
 8001fb6:	1dbb      	adds	r3, r7, #6
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7ff fe9d 	bl	8001cf8 <scanKey>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	f000 8087 	beq.w	80020d4 <keyboadrWork+0x124>
		return;

	EVENT_TYPE event = NO_EVENT;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	71fb      	strb	r3, [r7, #7]
	event = stMachineWork(&red_b_sm, b_st & RED_BUTTON_MASK, RED_BUTTON_MASK, &keys_state_backward, &keys_state_now);
 8001fca:	79bb      	ldrb	r3, [r7, #6]
 8001fcc:	f003 0304 	and.w	r3, r3, #4
 8001fd0:	b2d9      	uxtb	r1, r3
 8001fd2:	4b42      	ldr	r3, [pc, #264]	; (80020dc <keyboadrWork+0x12c>)
 8001fd4:	9300      	str	r3, [sp, #0]
 8001fd6:	4b42      	ldr	r3, [pc, #264]	; (80020e0 <keyboadrWork+0x130>)
 8001fd8:	2204      	movs	r2, #4
 8001fda:	4842      	ldr	r0, [pc, #264]	; (80020e4 <keyboadrWork+0x134>)
 8001fdc:	f7ff feea 	bl	8001db4 <stMachineWork>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	71fb      	strb	r3, [r7, #7]
	if(event == EVENT_CLICK_BUTTON){
 8001fe4:	79fb      	ldrb	r3, [r7, #7]
 8001fe6:	2b02      	cmp	r3, #2
 8001fe8:	d102      	bne.n	8001ff0 <keyboadrWork+0x40>
		redButtonClickHandler();
 8001fea:	f000 fca7 	bl	800293c <redButtonClickHandler>
 8001fee:	e00b      	b.n	8002008 <keyboadrWork+0x58>
	}else if(event == EVENT_PRESS_BUTTON){
 8001ff0:	79fb      	ldrb	r3, [r7, #7]
 8001ff2:	2b01      	cmp	r3, #1
 8001ff4:	d102      	bne.n	8001ffc <keyboadrWork+0x4c>
		redButtonPressHandler();
 8001ff6:	f000 fcbc 	bl	8002972 <redButtonPressHandler>
 8001ffa:	e005      	b.n	8002008 <keyboadrWork+0x58>
	}else if(event == EVENT_CLICK_SET_OF_BUTTONS){
 8001ffc:	79fb      	ldrb	r3, [r7, #7]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d102      	bne.n	8002008 <keyboadrWork+0x58>
		clickSetOfButtons(&keys_state_backward);
 8002002:	4837      	ldr	r0, [pc, #220]	; (80020e0 <keyboadrWork+0x130>)
 8002004:	f7ff ff7c 	bl	8001f00 <clickSetOfButtons>
	}
	
	event = stMachineWork(&green_b_sm, b_st & GREEN_BUTTON_MASK, GREEN_BUTTON_MASK, &keys_state_backward, &keys_state_now);
 8002008:	79bb      	ldrb	r3, [r7, #6]
 800200a:	f003 0308 	and.w	r3, r3, #8
 800200e:	b2d9      	uxtb	r1, r3
 8002010:	4b32      	ldr	r3, [pc, #200]	; (80020dc <keyboadrWork+0x12c>)
 8002012:	9300      	str	r3, [sp, #0]
 8002014:	4b32      	ldr	r3, [pc, #200]	; (80020e0 <keyboadrWork+0x130>)
 8002016:	2208      	movs	r2, #8
 8002018:	4833      	ldr	r0, [pc, #204]	; (80020e8 <keyboadrWork+0x138>)
 800201a:	f7ff fecb 	bl	8001db4 <stMachineWork>
 800201e:	4603      	mov	r3, r0
 8002020:	71fb      	strb	r3, [r7, #7]
	if(event == EVENT_CLICK_BUTTON){
 8002022:	79fb      	ldrb	r3, [r7, #7]
 8002024:	2b02      	cmp	r3, #2
 8002026:	d102      	bne.n	800202e <keyboadrWork+0x7e>
		greenButtonClickHandler();
 8002028:	f000 fc8e 	bl	8002948 <greenButtonClickHandler>
 800202c:	e00b      	b.n	8002046 <keyboadrWork+0x96>
	}else if(event == EVENT_PRESS_BUTTON){
 800202e:	79fb      	ldrb	r3, [r7, #7]
 8002030:	2b01      	cmp	r3, #1
 8002032:	d102      	bne.n	800203a <keyboadrWork+0x8a>
		greenButtonPressHandler();
 8002034:	f000 fca3 	bl	800297e <greenButtonPressHandler>
 8002038:	e005      	b.n	8002046 <keyboadrWork+0x96>
	}else if(event == EVENT_CLICK_SET_OF_BUTTONS){
 800203a:	79fb      	ldrb	r3, [r7, #7]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d102      	bne.n	8002046 <keyboadrWork+0x96>
		clickSetOfButtons(&keys_state_backward);		
 8002040:	4827      	ldr	r0, [pc, #156]	; (80020e0 <keyboadrWork+0x130>)
 8002042:	f7ff ff5d 	bl	8001f00 <clickSetOfButtons>
	}

	event = stMachineWork(&yellow_b_sm, b_st & YELLOW_BUTTON_MASK, YELLOW_BUTTON_MASK, &keys_state_backward, &keys_state_now);
 8002046:	79bb      	ldrb	r3, [r7, #6]
 8002048:	f003 0302 	and.w	r3, r3, #2
 800204c:	b2d9      	uxtb	r1, r3
 800204e:	4b23      	ldr	r3, [pc, #140]	; (80020dc <keyboadrWork+0x12c>)
 8002050:	9300      	str	r3, [sp, #0]
 8002052:	4b23      	ldr	r3, [pc, #140]	; (80020e0 <keyboadrWork+0x130>)
 8002054:	2202      	movs	r2, #2
 8002056:	4825      	ldr	r0, [pc, #148]	; (80020ec <keyboadrWork+0x13c>)
 8002058:	f7ff feac 	bl	8001db4 <stMachineWork>
 800205c:	4603      	mov	r3, r0
 800205e:	71fb      	strb	r3, [r7, #7]
	if(event == EVENT_CLICK_BUTTON){
 8002060:	79fb      	ldrb	r3, [r7, #7]
 8002062:	2b02      	cmp	r3, #2
 8002064:	d102      	bne.n	800206c <keyboadrWork+0xbc>
		yellowButtonClickHandler();
 8002066:	f000 fc62 	bl	800292e <yellowButtonClickHandler>
 800206a:	e00b      	b.n	8002084 <keyboadrWork+0xd4>
	}else if(event == EVENT_PRESS_BUTTON){
 800206c:	79fb      	ldrb	r3, [r7, #7]
 800206e:	2b01      	cmp	r3, #1
 8002070:	d102      	bne.n	8002078 <keyboadrWork+0xc8>
		yellowButtonPressHandler();
 8002072:	f000 fc77 	bl	8002964 <yellowButtonPressHandler>
 8002076:	e005      	b.n	8002084 <keyboadrWork+0xd4>
	}else if(event == EVENT_CLICK_SET_OF_BUTTONS){
 8002078:	79fb      	ldrb	r3, [r7, #7]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d102      	bne.n	8002084 <keyboadrWork+0xd4>
		clickSetOfButtons(&keys_state_backward);
 800207e:	4818      	ldr	r0, [pc, #96]	; (80020e0 <keyboadrWork+0x130>)
 8002080:	f7ff ff3e 	bl	8001f00 <clickSetOfButtons>
	}

	event = stMachineWork(&blue_b_sm, b_st & BLUE_BUTTON_MASK, BLUE_BUTTON_MASK, &keys_state_backward, &keys_state_now);
 8002084:	79bb      	ldrb	r3, [r7, #6]
 8002086:	f003 0301 	and.w	r3, r3, #1
 800208a:	b2d9      	uxtb	r1, r3
 800208c:	4b13      	ldr	r3, [pc, #76]	; (80020dc <keyboadrWork+0x12c>)
 800208e:	9300      	str	r3, [sp, #0]
 8002090:	4b13      	ldr	r3, [pc, #76]	; (80020e0 <keyboadrWork+0x130>)
 8002092:	2201      	movs	r2, #1
 8002094:	4816      	ldr	r0, [pc, #88]	; (80020f0 <keyboadrWork+0x140>)
 8002096:	f7ff fe8d 	bl	8001db4 <stMachineWork>
 800209a:	4603      	mov	r3, r0
 800209c:	71fb      	strb	r3, [r7, #7]
	if(event == EVENT_CLICK_BUTTON){
 800209e:	79fb      	ldrb	r3, [r7, #7]
 80020a0:	2b02      	cmp	r3, #2
 80020a2:	d102      	bne.n	80020aa <keyboadrWork+0xfa>
		blueButtonClickHandler();
 80020a4:	f000 fc3c 	bl	8002920 <blueButtonClickHandler>
 80020a8:	e00b      	b.n	80020c2 <keyboadrWork+0x112>
	}else if(event == EVENT_PRESS_BUTTON){
 80020aa:	79fb      	ldrb	r3, [r7, #7]
 80020ac:	2b01      	cmp	r3, #1
 80020ae:	d102      	bne.n	80020b6 <keyboadrWork+0x106>
		blueButtonPressHandler();
 80020b0:	f000 fc51 	bl	8002956 <blueButtonPressHandler>
 80020b4:	e005      	b.n	80020c2 <keyboadrWork+0x112>
	}else if(event == EVENT_CLICK_SET_OF_BUTTONS){
 80020b6:	79fb      	ldrb	r3, [r7, #7]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d102      	bne.n	80020c2 <keyboadrWork+0x112>
		clickSetOfButtons(&keys_state_backward);
 80020bc:	4808      	ldr	r0, [pc, #32]	; (80020e0 <keyboadrWork+0x130>)
 80020be:	f7ff ff1f 	bl	8001f00 <clickSetOfButtons>
	}	
	
	
	if(!keys_state_now) //   ,     
 80020c2:	4b06      	ldr	r3, [pc, #24]	; (80020dc <keyboadrWork+0x12c>)
 80020c4:	781b      	ldrb	r3, [r3, #0]
 80020c6:	b2db      	uxtb	r3, r3
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d104      	bne.n	80020d6 <keyboadrWork+0x126>
		keys_state_backward = 0;
 80020cc:	4b04      	ldr	r3, [pc, #16]	; (80020e0 <keyboadrWork+0x130>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	701a      	strb	r2, [r3, #0]
 80020d2:	e000      	b.n	80020d6 <keyboadrWork+0x126>
		return;
 80020d4:	bf00      	nop
}
 80020d6:	3708      	adds	r7, #8
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	200010dc 	.word	0x200010dc
 80020e0:	200010dd 	.word	0x200010dd
 80020e4:	200010e0 	.word	0x200010e0
 80020e8:	200010f0 	.word	0x200010f0
 80020ec:	200010d4 	.word	0x200010d4
 80020f0:	200010e8 	.word	0x200010e8

080020f4 <usart3_init_keyboard>:

void usart3_init_keyboard(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART3, ENABLE);
 80020f8:	2101      	movs	r1, #1
 80020fa:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80020fe:	f7fe ff99 	bl	8001034 <RCC_APB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOB | RCC_APB2Periph_AFIO, ENABLE);
 8002102:	2101      	movs	r1, #1
 8002104:	2009      	movs	r0, #9
 8002106:	f7fe ff77 	bl	8000ff8 <RCC_APB2PeriphClockCmd>
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPU;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
*/
	//Tx PB10 (no remap, usart2)
	GPIOB->CRH	&= ~GPIO_CRH_CNF10 & ~GPIO_CRH_MODE10;
 800210a:	4a1e      	ldr	r2, [pc, #120]	; (8002184 <usart3_init_keyboard+0x90>)
 800210c:	4b1d      	ldr	r3, [pc, #116]	; (8002184 <usart3_init_keyboard+0x90>)
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002114:	6053      	str	r3, [r2, #4]
	GPIOB->CRH |= GPIO_CRH_CNF10_1 | GPIO_CRH_MODE10; //CNF2 0b10 PP alt, MODE2 0b11 Output mode max speed 50 MHz
 8002116:	4a1b      	ldr	r2, [pc, #108]	; (8002184 <usart3_init_keyboard+0x90>)
 8002118:	4b1a      	ldr	r3, [pc, #104]	; (8002184 <usart3_init_keyboard+0x90>)
 800211a:	685b      	ldr	r3, [r3, #4]
 800211c:	f443 6330 	orr.w	r3, r3, #2816	; 0xb00
 8002120:	6053      	str	r3, [r2, #4]

	//Rx PB11
	GPIOB->CRH &= ~GPIO_CRH_CNF11 & ~GPIO_CRH_MODE11;
 8002122:	4a18      	ldr	r2, [pc, #96]	; (8002184 <usart3_init_keyboard+0x90>)
 8002124:	4b17      	ldr	r3, [pc, #92]	; (8002184 <usart3_init_keyboard+0x90>)
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800212c:	6053      	str	r3, [r2, #4]
	GPIOB->CRH |= GPIO_CRH_CNF11_0 ; //input
 800212e:	4a15      	ldr	r2, [pc, #84]	; (8002184 <usart3_init_keyboard+0x90>)
 8002130:	4b14      	ldr	r3, [pc, #80]	; (8002184 <usart3_init_keyboard+0x90>)
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002138:	6053      	str	r3, [r2, #4]
	USART3->BRR =  0xA93; //13.300Hz //    ,    
 800213a:	4b13      	ldr	r3, [pc, #76]	; (8002188 <usart3_init_keyboard+0x94>)
 800213c:	f640 2293 	movw	r2, #2707	; 0xa93
 8002140:	811a      	strh	r2, [r3, #8]
	USART3->CR1 = 0;
 8002142:	4b11      	ldr	r3, [pc, #68]	; (8002188 <usart3_init_keyboard+0x94>)
 8002144:	2200      	movs	r2, #0
 8002146:	819a      	strh	r2, [r3, #12]
	USART3->CR1 |= 	USART_CR1_RXNEIE 	| //   ,
 8002148:	4a0f      	ldr	r2, [pc, #60]	; (8002188 <usart3_init_keyboard+0x94>)
 800214a:	4b0f      	ldr	r3, [pc, #60]	; (8002188 <usart3_init_keyboard+0x94>)
 800214c:	899b      	ldrh	r3, [r3, #12]
 800214e:	b29b      	uxth	r3, r3
 8002150:	f443 53b3 	orr.w	r3, r3, #5728	; 0x1660
 8002154:	f043 030c 	orr.w	r3, r3, #12
 8002158:	b29b      	uxth	r3, r3
 800215a:	8193      	strh	r3, [r2, #12]
									USART_CR1_PCE 		| // parity
									USART_CR1_PS			| // odd parity 
									USART_CR1_TE 			|	//Transmitter enable
									USART_CR1_RE 			; //Receiver enable

	USART3->CR2 = 0;
 800215c:	4b0a      	ldr	r3, [pc, #40]	; (8002188 <usart3_init_keyboard+0x94>)
 800215e:	2200      	movs	r2, #0
 8002160:	821a      	strh	r2, [r3, #16]
	USART3->CR3 = 0;
 8002162:	4b09      	ldr	r3, [pc, #36]	; (8002188 <usart3_init_keyboard+0x94>)
 8002164:	2200      	movs	r2, #0
 8002166:	829a      	strh	r2, [r3, #20]
	USART3->CR1 |= USART_CR1_UE; // UART3
 8002168:	4a07      	ldr	r2, [pc, #28]	; (8002188 <usart3_init_keyboard+0x94>)
 800216a:	4b07      	ldr	r3, [pc, #28]	; (8002188 <usart3_init_keyboard+0x94>)
 800216c:	899b      	ldrh	r3, [r3, #12]
 800216e:	b29b      	uxth	r3, r3
 8002170:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002174:	b29b      	uxth	r3, r3
 8002176:	8193      	strh	r3, [r2, #12]
	NVIC_EnableIRQ (USART3_IRQn); // 
 8002178:	2027      	movs	r0, #39	; 0x27
 800217a:	f7ff fd6f 	bl	8001c5c <NVIC_EnableIRQ>
}
 800217e:	bf00      	nop
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	40010c00 	.word	0x40010c00
 8002188:	40004800 	.word	0x40004800

0800218c <keyscan_work>:


void keyscan_work(uint8_t code){
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	4603      	mov	r3, r0
 8002194:	71fb      	strb	r3, [r7, #7]
	static uint8_t last_code = 0;
	if(last_code == 0xf0){ //  ,   
 8002196:	4b1f      	ldr	r3, [pc, #124]	; (8002214 <keyscan_work+0x88>)
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	2bf0      	cmp	r3, #240	; 0xf0
 800219c:	d033      	beq.n	8002206 <keyscan_work+0x7a>
	}else if(code == 0xE0){ //   ,   
 800219e:	79fb      	ldrb	r3, [r7, #7]
 80021a0:	2be0      	cmp	r3, #224	; 0xe0
 80021a2:	d030      	beq.n	8002206 <keyscan_work+0x7a>
	}else if(code == 0x70){//0
 80021a4:	79fb      	ldrb	r3, [r7, #7]
 80021a6:	2b70      	cmp	r3, #112	; 0x70
 80021a8:	d102      	bne.n	80021b0 <keyscan_work+0x24>
	//  
		threeButtonClickHandler();
 80021aa:	f000 fc01 	bl	80029b0 <threeButtonClickHandler>
 80021ae:	e02a      	b.n	8002206 <keyscan_work+0x7a>
	}else if(code == 0x69){//1
 80021b0:	79fb      	ldrb	r3, [r7, #7]
 80021b2:	2b69      	cmp	r3, #105	; 0x69
 80021b4:	d027      	beq.n	8002206 <keyscan_work+0x7a>
	}else if(code == 0x72){//2
 80021b6:	79fb      	ldrb	r3, [r7, #7]
 80021b8:	2b72      	cmp	r3, #114	; 0x72
 80021ba:	d103      	bne.n	80021c4 <keyscan_work+0x38>
		screenSM(SCR_COMM_down);
 80021bc:	2001      	movs	r0, #1
 80021be:	f000 fff7 	bl	80031b0 <screenSM>
 80021c2:	e020      	b.n	8002206 <keyscan_work+0x7a>
	}else if(code == 0x7A){//3
 80021c4:	79fb      	ldrb	r3, [r7, #7]
 80021c6:	2b7a      	cmp	r3, #122	; 0x7a
 80021c8:	d01d      	beq.n	8002206 <keyscan_work+0x7a>
	}else if(code == 0x6B){//4
 80021ca:	79fb      	ldrb	r3, [r7, #7]
 80021cc:	2b6b      	cmp	r3, #107	; 0x6b
 80021ce:	d103      	bne.n	80021d8 <keyscan_work+0x4c>
		screenSM(SCR_COMM_back);
 80021d0:	2003      	movs	r0, #3
 80021d2:	f000 ffed 	bl	80031b0 <screenSM>
 80021d6:	e016      	b.n	8002206 <keyscan_work+0x7a>
	}else if(code == 0x73){//5
 80021d8:	79fb      	ldrb	r3, [r7, #7]
 80021da:	2b73      	cmp	r3, #115	; 0x73
 80021dc:	d103      	bne.n	80021e6 <keyscan_work+0x5a>
		screenSM(SCR_COMM_select);
 80021de:	2002      	movs	r0, #2
 80021e0:	f000 ffe6 	bl	80031b0 <screenSM>
 80021e4:	e00f      	b.n	8002206 <keyscan_work+0x7a>
	}else if(code == 0x74){//6
 80021e6:	79fb      	ldrb	r3, [r7, #7]
 80021e8:	2b74      	cmp	r3, #116	; 0x74
 80021ea:	d103      	bne.n	80021f4 <keyscan_work+0x68>
		screenSM(SCR_COMM_select);
 80021ec:	2002      	movs	r0, #2
 80021ee:	f000 ffdf 	bl	80031b0 <screenSM>
 80021f2:	e008      	b.n	8002206 <keyscan_work+0x7a>
	}else if(code == 0x6C){//7
 80021f4:	79fb      	ldrb	r3, [r7, #7]
 80021f6:	2b6c      	cmp	r3, #108	; 0x6c
 80021f8:	d005      	beq.n	8002206 <keyscan_work+0x7a>
	}else if(code == 0x75){//8
 80021fa:	79fb      	ldrb	r3, [r7, #7]
 80021fc:	2b75      	cmp	r3, #117	; 0x75
 80021fe:	d102      	bne.n	8002206 <keyscan_work+0x7a>
		screenSM(SCR_COMM_up);
 8002200:	2000      	movs	r0, #0
 8002202:	f000 ffd5 	bl	80031b0 <screenSM>
	}else if(code == 0x5A){// Enter
		// , , 

	}else{
	}
	last_code = code;
 8002206:	4a03      	ldr	r2, [pc, #12]	; (8002214 <keyscan_work+0x88>)
 8002208:	79fb      	ldrb	r3, [r7, #7]
 800220a:	7013      	strb	r3, [r2, #0]
}
 800220c:	bf00      	nop
 800220e:	3708      	adds	r7, #8
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}
 8002214:	200000e8 	.word	0x200000e8

08002218 <redGreenButtonClickHandler>:
void __attribute__ ((weak)) yellowButtonClickHandler(void){
}
void __attribute__ ((weak)) yellowButtonPressHandler(void){
}

void __attribute__ ((weak)) redGreenButtonClickHandler(void){
 8002218:	b480      	push	{r7}
 800221a:	af00      	add	r7, sp, #0
}
 800221c:	bf00      	nop
 800221e:	46bd      	mov	sp, r7
 8002220:	bc80      	pop	{r7}
 8002222:	4770      	bx	lr

08002224 <yellowGreenButtonClickHandler>:
void __attribute__ ((weak)) redYellowButtonClickHandler(void){
}
void __attribute__ ((weak)) redBlueButtonClickHandler(void){
}

void __attribute__ ((weak)) yellowGreenButtonClickHandler(void){
 8002224:	b480      	push	{r7}
 8002226:	af00      	add	r7, sp, #0
}
 8002228:	bf00      	nop
 800222a:	46bd      	mov	sp, r7
 800222c:	bc80      	pop	{r7}
 800222e:	4770      	bx	lr

08002230 <greenBlueButtonClickHandler>:
void __attribute__ ((weak)) yellowBlueButtonClickHandler(void){
}
void __attribute__ ((weak)) greenBlueButtonClickHandler(void){
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
}
 8002234:	bf00      	nop
 8002236:	46bd      	mov	sp, r7
 8002238:	bc80      	pop	{r7}
 800223a:	4770      	bx	lr

0800223c <show_received>:
		sprintf(ret, "");
}

int32_t rab_koef_per = 14651;

void show_received(char * ret){
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%10d", (int)(RECEIVE_DATA[3]));
 8002244:	4b05      	ldr	r3, [pc, #20]	; (800225c <show_received+0x20>)
 8002246:	68db      	ldr	r3, [r3, #12]
 8002248:	461a      	mov	r2, r3
 800224a:	4905      	ldr	r1, [pc, #20]	; (8002260 <show_received+0x24>)
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f001 fcef 	bl	8003c30 <siprintf>
}
 8002252:	bf00      	nop
 8002254:	3708      	adds	r7, #8
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	200000c4 	.word	0x200000c4
 8002260:	080044d4 	.word	0x080044d4
 8002264:	00000000 	.word	0x00000000

08002268 <show_curr>:

void show_curr(char * ret){
 8002268:	b590      	push	{r4, r7, lr}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]

	if (current_value>0.001)
 8002270:	4b41      	ldr	r3, [pc, #260]	; (8002378 <show_curr+0x110>)
 8002272:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002276:	a33e      	add	r3, pc, #248	; (adr r3, 8002370 <show_curr+0x108>)
 8002278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800227c:	f7fe fbb8 	bl	80009f0 <__aeabi_dcmpgt>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d033      	beq.n	80022ee <show_curr+0x86>
		sprintf(ret, " %2d.%02d", (int)(100*current_value)/100, (int)((int)(100*current_value))%100);
 8002286:	4b3c      	ldr	r3, [pc, #240]	; (8002378 <show_curr+0x110>)
 8002288:	e9d3 0100 	ldrd	r0, r1, [r3]
 800228c:	f04f 0200 	mov.w	r2, #0
 8002290:	4b3a      	ldr	r3, [pc, #232]	; (800237c <show_curr+0x114>)
 8002292:	f7fe f91d 	bl	80004d0 <__aeabi_dmul>
 8002296:	4603      	mov	r3, r0
 8002298:	460c      	mov	r4, r1
 800229a:	4618      	mov	r0, r3
 800229c:	4621      	mov	r1, r4
 800229e:	f7fe fbb1 	bl	8000a04 <__aeabi_d2iz>
 80022a2:	4603      	mov	r3, r0
 80022a4:	4a36      	ldr	r2, [pc, #216]	; (8002380 <show_curr+0x118>)
 80022a6:	fb82 1203 	smull	r1, r2, r2, r3
 80022aa:	1152      	asrs	r2, r2, #5
 80022ac:	17db      	asrs	r3, r3, #31
 80022ae:	1ad4      	subs	r4, r2, r3
 80022b0:	4b31      	ldr	r3, [pc, #196]	; (8002378 <show_curr+0x110>)
 80022b2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80022b6:	f04f 0200 	mov.w	r2, #0
 80022ba:	4b30      	ldr	r3, [pc, #192]	; (800237c <show_curr+0x114>)
 80022bc:	f7fe f908 	bl	80004d0 <__aeabi_dmul>
 80022c0:	4602      	mov	r2, r0
 80022c2:	460b      	mov	r3, r1
 80022c4:	4610      	mov	r0, r2
 80022c6:	4619      	mov	r1, r3
 80022c8:	f7fe fb9c 	bl	8000a04 <__aeabi_d2iz>
 80022cc:	4602      	mov	r2, r0
 80022ce:	4b2c      	ldr	r3, [pc, #176]	; (8002380 <show_curr+0x118>)
 80022d0:	fb83 1302 	smull	r1, r3, r3, r2
 80022d4:	1159      	asrs	r1, r3, #5
 80022d6:	17d3      	asrs	r3, r2, #31
 80022d8:	1acb      	subs	r3, r1, r3
 80022da:	2164      	movs	r1, #100	; 0x64
 80022dc:	fb01 f303 	mul.w	r3, r1, r3
 80022e0:	1ad3      	subs	r3, r2, r3
 80022e2:	4622      	mov	r2, r4
 80022e4:	4927      	ldr	r1, [pc, #156]	; (8002384 <show_curr+0x11c>)
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	f001 fca2 	bl	8003c30 <siprintf>
	else
		sprintf(ret, "-%2d.%02d", abs((int)(100*current_value)/100), abs((int)((int)(100*current_value))%100));

//	sprintf(ret, "%2d.%02d", (int)(100*current_value)/100, (int)((int)(100*current_value))%100);
}
 80022ec:	e039      	b.n	8002362 <show_curr+0xfa>
		sprintf(ret, "-%2d.%02d", abs((int)(100*current_value)/100), abs((int)((int)(100*current_value))%100));
 80022ee:	4b22      	ldr	r3, [pc, #136]	; (8002378 <show_curr+0x110>)
 80022f0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80022f4:	f04f 0200 	mov.w	r2, #0
 80022f8:	4b20      	ldr	r3, [pc, #128]	; (800237c <show_curr+0x114>)
 80022fa:	f7fe f8e9 	bl	80004d0 <__aeabi_dmul>
 80022fe:	4603      	mov	r3, r0
 8002300:	460c      	mov	r4, r1
 8002302:	4618      	mov	r0, r3
 8002304:	4621      	mov	r1, r4
 8002306:	f7fe fb7d 	bl	8000a04 <__aeabi_d2iz>
 800230a:	4603      	mov	r3, r0
 800230c:	4a1c      	ldr	r2, [pc, #112]	; (8002380 <show_curr+0x118>)
 800230e:	fb82 1203 	smull	r1, r2, r2, r3
 8002312:	1152      	asrs	r2, r2, #5
 8002314:	17db      	asrs	r3, r3, #31
 8002316:	1ad3      	subs	r3, r2, r3
 8002318:	ea83 74e3 	eor.w	r4, r3, r3, asr #31
 800231c:	eba4 74e3 	sub.w	r4, r4, r3, asr #31
 8002320:	4b15      	ldr	r3, [pc, #84]	; (8002378 <show_curr+0x110>)
 8002322:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002326:	f04f 0200 	mov.w	r2, #0
 800232a:	4b14      	ldr	r3, [pc, #80]	; (800237c <show_curr+0x114>)
 800232c:	f7fe f8d0 	bl	80004d0 <__aeabi_dmul>
 8002330:	4602      	mov	r2, r0
 8002332:	460b      	mov	r3, r1
 8002334:	4610      	mov	r0, r2
 8002336:	4619      	mov	r1, r3
 8002338:	f7fe fb64 	bl	8000a04 <__aeabi_d2iz>
 800233c:	4602      	mov	r2, r0
 800233e:	4b10      	ldr	r3, [pc, #64]	; (8002380 <show_curr+0x118>)
 8002340:	fb83 1302 	smull	r1, r3, r3, r2
 8002344:	1159      	asrs	r1, r3, #5
 8002346:	17d3      	asrs	r3, r2, #31
 8002348:	1acb      	subs	r3, r1, r3
 800234a:	2164      	movs	r1, #100	; 0x64
 800234c:	fb01 f303 	mul.w	r3, r1, r3
 8002350:	1ad3      	subs	r3, r2, r3
 8002352:	2b00      	cmp	r3, #0
 8002354:	bfb8      	it	lt
 8002356:	425b      	neglt	r3, r3
 8002358:	4622      	mov	r2, r4
 800235a:	490b      	ldr	r1, [pc, #44]	; (8002388 <show_curr+0x120>)
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f001 fc67 	bl	8003c30 <siprintf>
}
 8002362:	bf00      	nop
 8002364:	370c      	adds	r7, #12
 8002366:	46bd      	mov	sp, r7
 8002368:	bd90      	pop	{r4, r7, pc}
 800236a:	bf00      	nop
 800236c:	f3af 8000 	nop.w
 8002370:	d2f1a9fc 	.word	0xd2f1a9fc
 8002374:	3f50624d 	.word	0x3f50624d
 8002378:	20000cb8 	.word	0x20000cb8
 800237c:	40590000 	.word	0x40590000
 8002380:	51eb851f 	.word	0x51eb851f
 8002384:	080044dc 	.word	0x080044dc
 8002388:	080044e8 	.word	0x080044e8
 800238c:	00000000 	.word	0x00000000

08002390 <show_voltage>:
void show_voltage(char * ret){
 8002390:	b5b0      	push	{r4, r5, r7, lr}
 8002392:	b084      	sub	sp, #16
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]

	double n = (((double)RECEIVE_DATA[3]-tenzo_zero_ofset)/0xffffff)*1000.0;
 8002398:	4b57      	ldr	r3, [pc, #348]	; (80024f8 <show_voltage+0x168>)
 800239a:	68db      	ldr	r3, [r3, #12]
 800239c:	4618      	mov	r0, r3
 800239e:	f7fe f831 	bl	8000404 <__aeabi_i2d>
 80023a2:	4604      	mov	r4, r0
 80023a4:	460d      	mov	r5, r1
 80023a6:	4b55      	ldr	r3, [pc, #340]	; (80024fc <show_voltage+0x16c>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4618      	mov	r0, r3
 80023ac:	f7fe f82a 	bl	8000404 <__aeabi_i2d>
 80023b0:	4602      	mov	r2, r0
 80023b2:	460b      	mov	r3, r1
 80023b4:	4620      	mov	r0, r4
 80023b6:	4629      	mov	r1, r5
 80023b8:	f7fd fed6 	bl	8000168 <__aeabi_dsub>
 80023bc:	4603      	mov	r3, r0
 80023be:	460c      	mov	r4, r1
 80023c0:	4618      	mov	r0, r3
 80023c2:	4621      	mov	r1, r4
 80023c4:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80023c8:	4b4d      	ldr	r3, [pc, #308]	; (8002500 <show_voltage+0x170>)
 80023ca:	f7fe f9ab 	bl	8000724 <__aeabi_ddiv>
 80023ce:	4603      	mov	r3, r0
 80023d0:	460c      	mov	r4, r1
 80023d2:	4618      	mov	r0, r3
 80023d4:	4621      	mov	r1, r4
 80023d6:	f04f 0200 	mov.w	r2, #0
 80023da:	4b4a      	ldr	r3, [pc, #296]	; (8002504 <show_voltage+0x174>)
 80023dc:	f7fe f878 	bl	80004d0 <__aeabi_dmul>
 80023e0:	4603      	mov	r3, r0
 80023e2:	460c      	mov	r4, r1
 80023e4:	e9c7 3402 	strd	r3, r4, [r7, #8]
	n /= 128.0;
 80023e8:	f04f 0200 	mov.w	r2, #0
 80023ec:	4b46      	ldr	r3, [pc, #280]	; (8002508 <show_voltage+0x178>)
 80023ee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80023f2:	f7fe f997 	bl	8000724 <__aeabi_ddiv>
 80023f6:	4603      	mov	r3, r0
 80023f8:	460c      	mov	r4, r1
 80023fa:	e9c7 3402 	strd	r3, r4, [r7, #8]

	if (n>0.001)
 80023fe:	a33c      	add	r3, pc, #240	; (adr r3, 80024f0 <show_voltage+0x160>)
 8002400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002404:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002408:	f7fe faf2 	bl	80009f0 <__aeabi_dcmpgt>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d031      	beq.n	8002476 <show_voltage+0xe6>
		sprintf(ret, " %2d.%02d", (int)(100*n)/100, (int)((int)(100*n))%100);
 8002412:	f04f 0200 	mov.w	r2, #0
 8002416:	4b3d      	ldr	r3, [pc, #244]	; (800250c <show_voltage+0x17c>)
 8002418:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800241c:	f7fe f858 	bl	80004d0 <__aeabi_dmul>
 8002420:	4603      	mov	r3, r0
 8002422:	460c      	mov	r4, r1
 8002424:	4618      	mov	r0, r3
 8002426:	4621      	mov	r1, r4
 8002428:	f7fe faec 	bl	8000a04 <__aeabi_d2iz>
 800242c:	4603      	mov	r3, r0
 800242e:	4a38      	ldr	r2, [pc, #224]	; (8002510 <show_voltage+0x180>)
 8002430:	fb82 1203 	smull	r1, r2, r2, r3
 8002434:	1152      	asrs	r2, r2, #5
 8002436:	17db      	asrs	r3, r3, #31
 8002438:	1ad4      	subs	r4, r2, r3
 800243a:	f04f 0200 	mov.w	r2, #0
 800243e:	4b33      	ldr	r3, [pc, #204]	; (800250c <show_voltage+0x17c>)
 8002440:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002444:	f7fe f844 	bl	80004d0 <__aeabi_dmul>
 8002448:	4602      	mov	r2, r0
 800244a:	460b      	mov	r3, r1
 800244c:	4610      	mov	r0, r2
 800244e:	4619      	mov	r1, r3
 8002450:	f7fe fad8 	bl	8000a04 <__aeabi_d2iz>
 8002454:	4602      	mov	r2, r0
 8002456:	4b2e      	ldr	r3, [pc, #184]	; (8002510 <show_voltage+0x180>)
 8002458:	fb83 1302 	smull	r1, r3, r3, r2
 800245c:	1159      	asrs	r1, r3, #5
 800245e:	17d3      	asrs	r3, r2, #31
 8002460:	1acb      	subs	r3, r1, r3
 8002462:	2164      	movs	r1, #100	; 0x64
 8002464:	fb01 f303 	mul.w	r3, r1, r3
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	4622      	mov	r2, r4
 800246c:	4929      	ldr	r1, [pc, #164]	; (8002514 <show_voltage+0x184>)
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	f001 fbde 	bl	8003c30 <siprintf>
	else
		sprintf(ret, "-%2d.%02d", abs((int)(100*n)/100), abs((int)((int)(100*n))%100));

//	sprintf(ret, "%2d.%02d", (int)(100*current_value)/100, (int)((int)(100*current_value))%100);
}
 8002474:	e037      	b.n	80024e6 <show_voltage+0x156>
		sprintf(ret, "-%2d.%02d", abs((int)(100*n)/100), abs((int)((int)(100*n))%100));
 8002476:	f04f 0200 	mov.w	r2, #0
 800247a:	4b24      	ldr	r3, [pc, #144]	; (800250c <show_voltage+0x17c>)
 800247c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002480:	f7fe f826 	bl	80004d0 <__aeabi_dmul>
 8002484:	4603      	mov	r3, r0
 8002486:	460c      	mov	r4, r1
 8002488:	4618      	mov	r0, r3
 800248a:	4621      	mov	r1, r4
 800248c:	f7fe faba 	bl	8000a04 <__aeabi_d2iz>
 8002490:	4603      	mov	r3, r0
 8002492:	4a1f      	ldr	r2, [pc, #124]	; (8002510 <show_voltage+0x180>)
 8002494:	fb82 1203 	smull	r1, r2, r2, r3
 8002498:	1152      	asrs	r2, r2, #5
 800249a:	17db      	asrs	r3, r3, #31
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	ea83 74e3 	eor.w	r4, r3, r3, asr #31
 80024a2:	eba4 74e3 	sub.w	r4, r4, r3, asr #31
 80024a6:	f04f 0200 	mov.w	r2, #0
 80024aa:	4b18      	ldr	r3, [pc, #96]	; (800250c <show_voltage+0x17c>)
 80024ac:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80024b0:	f7fe f80e 	bl	80004d0 <__aeabi_dmul>
 80024b4:	4602      	mov	r2, r0
 80024b6:	460b      	mov	r3, r1
 80024b8:	4610      	mov	r0, r2
 80024ba:	4619      	mov	r1, r3
 80024bc:	f7fe faa2 	bl	8000a04 <__aeabi_d2iz>
 80024c0:	4602      	mov	r2, r0
 80024c2:	4b13      	ldr	r3, [pc, #76]	; (8002510 <show_voltage+0x180>)
 80024c4:	fb83 1302 	smull	r1, r3, r3, r2
 80024c8:	1159      	asrs	r1, r3, #5
 80024ca:	17d3      	asrs	r3, r2, #31
 80024cc:	1acb      	subs	r3, r1, r3
 80024ce:	2164      	movs	r1, #100	; 0x64
 80024d0:	fb01 f303 	mul.w	r3, r1, r3
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	bfb8      	it	lt
 80024da:	425b      	neglt	r3, r3
 80024dc:	4622      	mov	r2, r4
 80024de:	490e      	ldr	r1, [pc, #56]	; (8002518 <show_voltage+0x188>)
 80024e0:	6878      	ldr	r0, [r7, #4]
 80024e2:	f001 fba5 	bl	8003c30 <siprintf>
}
 80024e6:	bf00      	nop
 80024e8:	3710      	adds	r7, #16
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bdb0      	pop	{r4, r5, r7, pc}
 80024ee:	bf00      	nop
 80024f0:	d2f1a9fc 	.word	0xd2f1a9fc
 80024f4:	3f50624d 	.word	0x3f50624d
 80024f8:	200000c4 	.word	0x200000c4
 80024fc:	20000028 	.word	0x20000028
 8002500:	416fffff 	.word	0x416fffff
 8002504:	408f4000 	.word	0x408f4000
 8002508:	40600000 	.word	0x40600000
 800250c:	40590000 	.word	0x40590000
 8002510:	51eb851f 	.word	0x51eb851f
 8002514:	080044dc 	.word	0x080044dc
 8002518:	080044e8 	.word	0x080044e8
 800251c:	00000000 	.word	0x00000000

08002520 <show_max>:
void show_max(char * ret){
 8002520:	b590      	push	{r4, r7, lr}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]

	if (max_value_in_experiment>0.001)
 8002528:	4b41      	ldr	r3, [pc, #260]	; (8002630 <show_max+0x110>)
 800252a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800252e:	a33e      	add	r3, pc, #248	; (adr r3, 8002628 <show_max+0x108>)
 8002530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002534:	f7fe fa5c 	bl	80009f0 <__aeabi_dcmpgt>
 8002538:	4603      	mov	r3, r0
 800253a:	2b00      	cmp	r3, #0
 800253c:	d033      	beq.n	80025a6 <show_max+0x86>
		sprintf(ret, " %2d.%02d", (int)(100*max_value_in_experiment)/100, (int)((int)(100*max_value_in_experiment))%100);
 800253e:	4b3c      	ldr	r3, [pc, #240]	; (8002630 <show_max+0x110>)
 8002540:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002544:	f04f 0200 	mov.w	r2, #0
 8002548:	4b3a      	ldr	r3, [pc, #232]	; (8002634 <show_max+0x114>)
 800254a:	f7fd ffc1 	bl	80004d0 <__aeabi_dmul>
 800254e:	4603      	mov	r3, r0
 8002550:	460c      	mov	r4, r1
 8002552:	4618      	mov	r0, r3
 8002554:	4621      	mov	r1, r4
 8002556:	f7fe fa55 	bl	8000a04 <__aeabi_d2iz>
 800255a:	4603      	mov	r3, r0
 800255c:	4a36      	ldr	r2, [pc, #216]	; (8002638 <show_max+0x118>)
 800255e:	fb82 1203 	smull	r1, r2, r2, r3
 8002562:	1152      	asrs	r2, r2, #5
 8002564:	17db      	asrs	r3, r3, #31
 8002566:	1ad4      	subs	r4, r2, r3
 8002568:	4b31      	ldr	r3, [pc, #196]	; (8002630 <show_max+0x110>)
 800256a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800256e:	f04f 0200 	mov.w	r2, #0
 8002572:	4b30      	ldr	r3, [pc, #192]	; (8002634 <show_max+0x114>)
 8002574:	f7fd ffac 	bl	80004d0 <__aeabi_dmul>
 8002578:	4602      	mov	r2, r0
 800257a:	460b      	mov	r3, r1
 800257c:	4610      	mov	r0, r2
 800257e:	4619      	mov	r1, r3
 8002580:	f7fe fa40 	bl	8000a04 <__aeabi_d2iz>
 8002584:	4602      	mov	r2, r0
 8002586:	4b2c      	ldr	r3, [pc, #176]	; (8002638 <show_max+0x118>)
 8002588:	fb83 1302 	smull	r1, r3, r3, r2
 800258c:	1159      	asrs	r1, r3, #5
 800258e:	17d3      	asrs	r3, r2, #31
 8002590:	1acb      	subs	r3, r1, r3
 8002592:	2164      	movs	r1, #100	; 0x64
 8002594:	fb01 f303 	mul.w	r3, r1, r3
 8002598:	1ad3      	subs	r3, r2, r3
 800259a:	4622      	mov	r2, r4
 800259c:	4927      	ldr	r1, [pc, #156]	; (800263c <show_max+0x11c>)
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f001 fb46 	bl	8003c30 <siprintf>
	else
		sprintf(ret, "-%2d.%02d", abs((int)(100*max_value_in_experiment)/100), abs((int)((int)(100*max_value_in_experiment))%100));

//	sprintf(ret, "%2d.%02d", (int)(100*max_value_in_experiment)/100, (int)((int)(100*max_value_in_experiment))%100);
}
 80025a4:	e039      	b.n	800261a <show_max+0xfa>
		sprintf(ret, "-%2d.%02d", abs((int)(100*max_value_in_experiment)/100), abs((int)((int)(100*max_value_in_experiment))%100));
 80025a6:	4b22      	ldr	r3, [pc, #136]	; (8002630 <show_max+0x110>)
 80025a8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80025ac:	f04f 0200 	mov.w	r2, #0
 80025b0:	4b20      	ldr	r3, [pc, #128]	; (8002634 <show_max+0x114>)
 80025b2:	f7fd ff8d 	bl	80004d0 <__aeabi_dmul>
 80025b6:	4603      	mov	r3, r0
 80025b8:	460c      	mov	r4, r1
 80025ba:	4618      	mov	r0, r3
 80025bc:	4621      	mov	r1, r4
 80025be:	f7fe fa21 	bl	8000a04 <__aeabi_d2iz>
 80025c2:	4603      	mov	r3, r0
 80025c4:	4a1c      	ldr	r2, [pc, #112]	; (8002638 <show_max+0x118>)
 80025c6:	fb82 1203 	smull	r1, r2, r2, r3
 80025ca:	1152      	asrs	r2, r2, #5
 80025cc:	17db      	asrs	r3, r3, #31
 80025ce:	1ad3      	subs	r3, r2, r3
 80025d0:	ea83 74e3 	eor.w	r4, r3, r3, asr #31
 80025d4:	eba4 74e3 	sub.w	r4, r4, r3, asr #31
 80025d8:	4b15      	ldr	r3, [pc, #84]	; (8002630 <show_max+0x110>)
 80025da:	e9d3 0100 	ldrd	r0, r1, [r3]
 80025de:	f04f 0200 	mov.w	r2, #0
 80025e2:	4b14      	ldr	r3, [pc, #80]	; (8002634 <show_max+0x114>)
 80025e4:	f7fd ff74 	bl	80004d0 <__aeabi_dmul>
 80025e8:	4602      	mov	r2, r0
 80025ea:	460b      	mov	r3, r1
 80025ec:	4610      	mov	r0, r2
 80025ee:	4619      	mov	r1, r3
 80025f0:	f7fe fa08 	bl	8000a04 <__aeabi_d2iz>
 80025f4:	4602      	mov	r2, r0
 80025f6:	4b10      	ldr	r3, [pc, #64]	; (8002638 <show_max+0x118>)
 80025f8:	fb83 1302 	smull	r1, r3, r3, r2
 80025fc:	1159      	asrs	r1, r3, #5
 80025fe:	17d3      	asrs	r3, r2, #31
 8002600:	1acb      	subs	r3, r1, r3
 8002602:	2164      	movs	r1, #100	; 0x64
 8002604:	fb01 f303 	mul.w	r3, r1, r3
 8002608:	1ad3      	subs	r3, r2, r3
 800260a:	2b00      	cmp	r3, #0
 800260c:	bfb8      	it	lt
 800260e:	425b      	neglt	r3, r3
 8002610:	4622      	mov	r2, r4
 8002612:	490b      	ldr	r1, [pc, #44]	; (8002640 <show_max+0x120>)
 8002614:	6878      	ldr	r0, [r7, #4]
 8002616:	f001 fb0b 	bl	8003c30 <siprintf>
}
 800261a:	bf00      	nop
 800261c:	370c      	adds	r7, #12
 800261e:	46bd      	mov	sp, r7
 8002620:	bd90      	pop	{r4, r7, pc}
 8002622:	bf00      	nop
 8002624:	f3af 8000 	nop.w
 8002628:	d2f1a9fc 	.word	0xd2f1a9fc
 800262c:	3f50624d 	.word	0x3f50624d
 8002630:	20000cb0 	.word	0x20000cb0
 8002634:	40590000 	.word	0x40590000
 8002638:	51eb851f 	.word	0x51eb851f
 800263c:	080044dc 	.word	0x080044dc
 8002640:	080044e8 	.word	0x080044e8

08002644 <show_experiment_state>:

void show_experiment_state(char * ret){
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
	if (experiment_state){
 800264c:	4b0a      	ldr	r3, [pc, #40]	; (8002678 <show_experiment_state+0x34>)
 800264e:	781b      	ldrb	r3, [r3, #0]
 8002650:	b2db      	uxtb	r3, r3
 8002652:	2b00      	cmp	r3, #0
 8002654:	d004      	beq.n	8002660 <show_experiment_state+0x1c>
		sprintf(ret, "run");
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	4a08      	ldr	r2, [pc, #32]	; (800267c <show_experiment_state+0x38>)
 800265a:	6810      	ldr	r0, [r2, #0]
 800265c:	6018      	str	r0, [r3, #0]
	}else{
		sprintf(ret, "stop");
	}
}
 800265e:	e005      	b.n	800266c <show_experiment_state+0x28>
		sprintf(ret, "stop");
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	4a07      	ldr	r2, [pc, #28]	; (8002680 <show_experiment_state+0x3c>)
 8002664:	6810      	ldr	r0, [r2, #0]
 8002666:	6018      	str	r0, [r3, #0]
 8002668:	7912      	ldrb	r2, [r2, #4]
 800266a:	711a      	strb	r2, [r3, #4]
}
 800266c:	bf00      	nop
 800266e:	370c      	adds	r7, #12
 8002670:	46bd      	mov	sp, r7
 8002672:	bc80      	pop	{r7}
 8002674:	4770      	bx	lr
 8002676:	bf00      	nop
 8002678:	20000cc0 	.word	0x20000cc0
 800267c:	080044f4 	.word	0x080044f4
 8002680:	080044f8 	.word	0x080044f8
 8002684:	00000000 	.word	0x00000000

08002688 <show_tenzoconst_k>:

void show_tenzoconst_k(char * ret){
 8002688:	b590      	push	{r4, r7, lr}
 800268a:	b083      	sub	sp, #12
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%1d.%04d", (int)(tenzoconst_k*10)/10, (int)(tenzoconst_k*10000)%10000);
 8002690:	4b1d      	ldr	r3, [pc, #116]	; (8002708 <show_tenzoconst_k+0x80>)
 8002692:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002696:	f04f 0200 	mov.w	r2, #0
 800269a:	4b1c      	ldr	r3, [pc, #112]	; (800270c <show_tenzoconst_k+0x84>)
 800269c:	f7fd ff18 	bl	80004d0 <__aeabi_dmul>
 80026a0:	4603      	mov	r3, r0
 80026a2:	460c      	mov	r4, r1
 80026a4:	4618      	mov	r0, r3
 80026a6:	4621      	mov	r1, r4
 80026a8:	f7fe f9ac 	bl	8000a04 <__aeabi_d2iz>
 80026ac:	4603      	mov	r3, r0
 80026ae:	4a18      	ldr	r2, [pc, #96]	; (8002710 <show_tenzoconst_k+0x88>)
 80026b0:	fb82 1203 	smull	r1, r2, r2, r3
 80026b4:	1092      	asrs	r2, r2, #2
 80026b6:	17db      	asrs	r3, r3, #31
 80026b8:	1ad4      	subs	r4, r2, r3
 80026ba:	4b13      	ldr	r3, [pc, #76]	; (8002708 <show_tenzoconst_k+0x80>)
 80026bc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80026c0:	a30f      	add	r3, pc, #60	; (adr r3, 8002700 <show_tenzoconst_k+0x78>)
 80026c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026c6:	f7fd ff03 	bl	80004d0 <__aeabi_dmul>
 80026ca:	4602      	mov	r2, r0
 80026cc:	460b      	mov	r3, r1
 80026ce:	4610      	mov	r0, r2
 80026d0:	4619      	mov	r1, r3
 80026d2:	f7fe f997 	bl	8000a04 <__aeabi_d2iz>
 80026d6:	4602      	mov	r2, r0
 80026d8:	4b0e      	ldr	r3, [pc, #56]	; (8002714 <show_tenzoconst_k+0x8c>)
 80026da:	fb83 1302 	smull	r1, r3, r3, r2
 80026de:	1319      	asrs	r1, r3, #12
 80026e0:	17d3      	asrs	r3, r2, #31
 80026e2:	1acb      	subs	r3, r1, r3
 80026e4:	f242 7110 	movw	r1, #10000	; 0x2710
 80026e8:	fb01 f303 	mul.w	r3, r1, r3
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	4622      	mov	r2, r4
 80026f0:	4909      	ldr	r1, [pc, #36]	; (8002718 <show_tenzoconst_k+0x90>)
 80026f2:	6878      	ldr	r0, [r7, #4]
 80026f4:	f001 fa9c 	bl	8003c30 <siprintf>
}
 80026f8:	bf00      	nop
 80026fa:	370c      	adds	r7, #12
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd90      	pop	{r4, r7, pc}
 8002700:	00000000 	.word	0x00000000
 8002704:	40c38800 	.word	0x40c38800
 8002708:	20000018 	.word	0x20000018
 800270c:	40240000 	.word	0x40240000
 8002710:	66666667 	.word	0x66666667
 8002714:	68db8bad 	.word	0x68db8bad
 8002718:	08004500 	.word	0x08004500
 800271c:	00000000 	.word	0x00000000

08002720 <inc_tenzoconst_k>:
void inc_tenzoconst_k(void){
 8002720:	b598      	push	{r3, r4, r7, lr}
 8002722:	af00      	add	r7, sp, #0
	tenzoconst_k += 0.0001;
 8002724:	4b0a      	ldr	r3, [pc, #40]	; (8002750 <inc_tenzoconst_k+0x30>)
 8002726:	e9d3 0100 	ldrd	r0, r1, [r3]
 800272a:	a307      	add	r3, pc, #28	; (adr r3, 8002748 <inc_tenzoconst_k+0x28>)
 800272c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002730:	f7fd fd1c 	bl	800016c <__adddf3>
 8002734:	4603      	mov	r3, r0
 8002736:	460c      	mov	r4, r1
 8002738:	4a05      	ldr	r2, [pc, #20]	; (8002750 <inc_tenzoconst_k+0x30>)
 800273a:	e882 0018 	stmia.w	r2, {r3, r4}
}
 800273e:	bf00      	nop
 8002740:	bd98      	pop	{r3, r4, r7, pc}
 8002742:	bf00      	nop
 8002744:	f3af 8000 	nop.w
 8002748:	eb1c432d 	.word	0xeb1c432d
 800274c:	3f1a36e2 	.word	0x3f1a36e2
 8002750:	20000018 	.word	0x20000018
 8002754:	00000000 	.word	0x00000000

08002758 <dec_tenzoconst_k>:
void dec_tenzoconst_k(void){
 8002758:	b598      	push	{r3, r4, r7, lr}
 800275a:	af00      	add	r7, sp, #0
	tenzoconst_k -= 0.0001;
 800275c:	4b0a      	ldr	r3, [pc, #40]	; (8002788 <dec_tenzoconst_k+0x30>)
 800275e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002762:	a307      	add	r3, pc, #28	; (adr r3, 8002780 <dec_tenzoconst_k+0x28>)
 8002764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002768:	f7fd fcfe 	bl	8000168 <__aeabi_dsub>
 800276c:	4603      	mov	r3, r0
 800276e:	460c      	mov	r4, r1
 8002770:	4a05      	ldr	r2, [pc, #20]	; (8002788 <dec_tenzoconst_k+0x30>)
 8002772:	e882 0018 	stmia.w	r2, {r3, r4}
}
 8002776:	bf00      	nop
 8002778:	bd98      	pop	{r3, r4, r7, pc}
 800277a:	bf00      	nop
 800277c:	f3af 8000 	nop.w
 8002780:	eb1c432d 	.word	0xeb1c432d
 8002784:	3f1a36e2 	.word	0x3f1a36e2
 8002788:	20000018 	.word	0x20000018

0800278c <show_tenzoconst_nom>:

void show_tenzoconst_nom(char * ret){
 800278c:	b590      	push	{r4, r7, lr}
 800278e:	b083      	sub	sp, #12
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%4d", (int)tenzoconst_nom);
 8002794:	4b07      	ldr	r3, [pc, #28]	; (80027b4 <show_tenzoconst_nom+0x28>)
 8002796:	cb18      	ldmia	r3, {r3, r4}
 8002798:	4618      	mov	r0, r3
 800279a:	4621      	mov	r1, r4
 800279c:	f7fe f932 	bl	8000a04 <__aeabi_d2iz>
 80027a0:	4603      	mov	r3, r0
 80027a2:	461a      	mov	r2, r3
 80027a4:	4904      	ldr	r1, [pc, #16]	; (80027b8 <show_tenzoconst_nom+0x2c>)
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f001 fa42 	bl	8003c30 <siprintf>
}
 80027ac:	bf00      	nop
 80027ae:	370c      	adds	r7, #12
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd90      	pop	{r4, r7, pc}
 80027b4:	20000020 	.word	0x20000020
 80027b8:	0800450c 	.word	0x0800450c

080027bc <inc_tenzoconst_nom>:
void inc_tenzoconst_nom(void){
 80027bc:	b598      	push	{r3, r4, r7, lr}
 80027be:	af00      	add	r7, sp, #0
	tenzoconst_nom += 1;
 80027c0:	4b07      	ldr	r3, [pc, #28]	; (80027e0 <inc_tenzoconst_nom+0x24>)
 80027c2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80027c6:	f04f 0200 	mov.w	r2, #0
 80027ca:	4b06      	ldr	r3, [pc, #24]	; (80027e4 <inc_tenzoconst_nom+0x28>)
 80027cc:	f7fd fcce 	bl	800016c <__adddf3>
 80027d0:	4603      	mov	r3, r0
 80027d2:	460c      	mov	r4, r1
 80027d4:	4a02      	ldr	r2, [pc, #8]	; (80027e0 <inc_tenzoconst_nom+0x24>)
 80027d6:	e882 0018 	stmia.w	r2, {r3, r4}
}
 80027da:	bf00      	nop
 80027dc:	bd98      	pop	{r3, r4, r7, pc}
 80027de:	bf00      	nop
 80027e0:	20000020 	.word	0x20000020
 80027e4:	3ff00000 	.word	0x3ff00000

080027e8 <dec_tenzoconst_nom>:
void dec_tenzoconst_nom(void){
 80027e8:	b598      	push	{r3, r4, r7, lr}
 80027ea:	af00      	add	r7, sp, #0
	tenzoconst_nom -= 1;
 80027ec:	4b07      	ldr	r3, [pc, #28]	; (800280c <dec_tenzoconst_nom+0x24>)
 80027ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 80027f2:	f04f 0200 	mov.w	r2, #0
 80027f6:	4b06      	ldr	r3, [pc, #24]	; (8002810 <dec_tenzoconst_nom+0x28>)
 80027f8:	f7fd fcb6 	bl	8000168 <__aeabi_dsub>
 80027fc:	4603      	mov	r3, r0
 80027fe:	460c      	mov	r4, r1
 8002800:	4a02      	ldr	r2, [pc, #8]	; (800280c <dec_tenzoconst_nom+0x24>)
 8002802:	e882 0018 	stmia.w	r2, {r3, r4}
}
 8002806:	bf00      	nop
 8002808:	bd98      	pop	{r3, r4, r7, pc}
 800280a:	bf00      	nop
 800280c:	20000020 	.word	0x20000020
 8002810:	3ff00000 	.word	0x3ff00000
 8002814:	00000000 	.word	0x00000000

08002818 <show_tenzo_zero>:




void show_tenzo_zero(char * ret){
 8002818:	b590      	push	{r4, r7, lr}
 800281a:	b08b      	sub	sp, #44	; 0x2c
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
	double k = tenzoconst_k;
 8002820:	4b31      	ldr	r3, [pc, #196]	; (80028e8 <show_tenzo_zero+0xd0>)
 8002822:	cb18      	ldmia	r3, {r3, r4}
 8002824:	e9c7 3408 	strd	r3, r4, [r7, #32]
	double f = tenzoconst_nom;
 8002828:	4b30      	ldr	r3, [pc, #192]	; (80028ec <show_tenzo_zero+0xd4>)
 800282a:	cb18      	ldmia	r3, {r3, r4}
 800282c:	e9c7 3406 	strd	r3, r4, [r7, #24]
	double n = (((double)tenzo_zero_ofset)/0xffffff)*1000.0;
 8002830:	4b2f      	ldr	r3, [pc, #188]	; (80028f0 <show_tenzo_zero+0xd8>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4618      	mov	r0, r3
 8002836:	f7fd fde5 	bl	8000404 <__aeabi_i2d>
 800283a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800283e:	4b2d      	ldr	r3, [pc, #180]	; (80028f4 <show_tenzo_zero+0xdc>)
 8002840:	f7fd ff70 	bl	8000724 <__aeabi_ddiv>
 8002844:	4603      	mov	r3, r0
 8002846:	460c      	mov	r4, r1
 8002848:	4618      	mov	r0, r3
 800284a:	4621      	mov	r1, r4
 800284c:	f04f 0200 	mov.w	r2, #0
 8002850:	4b29      	ldr	r3, [pc, #164]	; (80028f8 <show_tenzo_zero+0xe0>)
 8002852:	f7fd fe3d 	bl	80004d0 <__aeabi_dmul>
 8002856:	4603      	mov	r3, r0
 8002858:	460c      	mov	r4, r1
 800285a:	e9c7 3404 	strd	r3, r4, [r7, #16]
	n /= 128.0;
 800285e:	f04f 0200 	mov.w	r2, #0
 8002862:	4b26      	ldr	r3, [pc, #152]	; (80028fc <show_tenzo_zero+0xe4>)
 8002864:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002868:	f7fd ff5c 	bl	8000724 <__aeabi_ddiv>
 800286c:	4603      	mov	r3, r0
 800286e:	460c      	mov	r4, r1
 8002870:	e9c7 3404 	strd	r3, r4, [r7, #16]
	double	current_value__ = (n*f/k);
 8002874:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002878:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800287c:	f7fd fe28 	bl	80004d0 <__aeabi_dmul>
 8002880:	4603      	mov	r3, r0
 8002882:	460c      	mov	r4, r1
 8002884:	4618      	mov	r0, r3
 8002886:	4621      	mov	r1, r4
 8002888:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800288c:	f7fd ff4a 	bl	8000724 <__aeabi_ddiv>
 8002890:	4603      	mov	r3, r0
 8002892:	460c      	mov	r4, r1
 8002894:	e9c7 3402 	strd	r3, r4, [r7, #8]
	current_value__ = 4.9348 * current_value__ + 32.651;
 8002898:	a30f      	add	r3, pc, #60	; (adr r3, 80028d8 <show_tenzo_zero+0xc0>)
 800289a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800289e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80028a2:	f7fd fe15 	bl	80004d0 <__aeabi_dmul>
 80028a6:	4603      	mov	r3, r0
 80028a8:	460c      	mov	r4, r1
 80028aa:	4618      	mov	r0, r3
 80028ac:	4621      	mov	r1, r4
 80028ae:	a30c      	add	r3, pc, #48	; (adr r3, 80028e0 <show_tenzo_zero+0xc8>)
 80028b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028b4:	f7fd fc5a 	bl	800016c <__adddf3>
 80028b8:	4603      	mov	r3, r0
 80028ba:	460c      	mov	r4, r1
 80028bc:	e9c7 3402 	strd	r3, r4, [r7, #8]

//	sprintf(ret, "%2d.%02d", (int)(100*current_value__)/100, (int)((int)(100*current_value__))%100);
	sprintf(ret, "%7d", (int)(tenzo_zero_ofset));
 80028c0:	4b0b      	ldr	r3, [pc, #44]	; (80028f0 <show_tenzo_zero+0xd8>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	461a      	mov	r2, r3
 80028c6:	490e      	ldr	r1, [pc, #56]	; (8002900 <show_tenzo_zero+0xe8>)
 80028c8:	6878      	ldr	r0, [r7, #4]
 80028ca:	f001 f9b1 	bl	8003c30 <siprintf>
//	sprintf(ret, "%2d.%02d", (int)(100*current_value__)/100, (int)((int)(100*current_value__))%100);

}
 80028ce:	bf00      	nop
 80028d0:	372c      	adds	r7, #44	; 0x2c
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd90      	pop	{r4, r7, pc}
 80028d6:	bf00      	nop
 80028d8:	36113405 	.word	0x36113405
 80028dc:	4013bd3c 	.word	0x4013bd3c
 80028e0:	f7ced917 	.word	0xf7ced917
 80028e4:	40405353 	.word	0x40405353
 80028e8:	20000018 	.word	0x20000018
 80028ec:	20000020 	.word	0x20000020
 80028f0:	20000028 	.word	0x20000028
 80028f4:	416fffff 	.word	0x416fffff
 80028f8:	408f4000 	.word	0x408f4000
 80028fc:	40600000 	.word	0x40600000
 8002900:	08004510 	.word	0x08004510

08002904 <set_tenzo_zero>:

void set_tenzo_zero(void){
 8002904:	b480      	push	{r7}
 8002906:	af00      	add	r7, sp, #0
	tenzo_zero_ofset = RECEIVE_DATA[3];
 8002908:	4b03      	ldr	r3, [pc, #12]	; (8002918 <set_tenzo_zero+0x14>)
 800290a:	68db      	ldr	r3, [r3, #12]
 800290c:	4a03      	ldr	r2, [pc, #12]	; (800291c <set_tenzo_zero+0x18>)
 800290e:	6013      	str	r3, [r2, #0]
}
 8002910:	bf00      	nop
 8002912:	46bd      	mov	sp, r7
 8002914:	bc80      	pop	{r7}
 8002916:	4770      	bx	lr
 8002918:	200000c4 	.word	0x200000c4
 800291c:	20000028 	.word	0x20000028

08002920 <blueButtonClickHandler>:



/*   <----KEY CALLBACKS---->   */

void blueButtonClickHandler(void){
 8002920:	b580      	push	{r7, lr}
 8002922:	af00      	add	r7, sp, #0
	screenSM(SCR_COMM_up);
 8002924:	2000      	movs	r0, #0
 8002926:	f000 fc43 	bl	80031b0 <screenSM>
}
 800292a:	bf00      	nop
 800292c:	bd80      	pop	{r7, pc}

0800292e <yellowButtonClickHandler>:

void yellowButtonClickHandler(void){
 800292e:	b580      	push	{r7, lr}
 8002930:	af00      	add	r7, sp, #0
	screenSM(SCR_COMM_down);
 8002932:	2001      	movs	r0, #1
 8002934:	f000 fc3c 	bl	80031b0 <screenSM>
}
 8002938:	bf00      	nop
 800293a:	bd80      	pop	{r7, pc}

0800293c <redButtonClickHandler>:



void redButtonClickHandler(void){
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
	userExperimentClick();
 8002940:	f000 fd38 	bl	80033b4 <userExperimentClick>
}
 8002944:	bf00      	nop
 8002946:	bd80      	pop	{r7, pc}

08002948 <greenButtonClickHandler>:
void greenButtonClickHandler(void){
 8002948:	b580      	push	{r7, lr}
 800294a:	af00      	add	r7, sp, #0
	screenSM(SCR_COMM_select);
 800294c:	2002      	movs	r0, #2
 800294e:	f000 fc2f 	bl	80031b0 <screenSM>
}
 8002952:	bf00      	nop
 8002954:	bd80      	pop	{r7, pc}

08002956 <blueButtonPressHandler>:

void blueButtonPressHandler(void){
 8002956:	b580      	push	{r7, lr}
 8002958:	af00      	add	r7, sp, #0
	screenSM(SCR_COMM_up);
 800295a:	2000      	movs	r0, #0
 800295c:	f000 fc28 	bl	80031b0 <screenSM>
}
 8002960:	bf00      	nop
 8002962:	bd80      	pop	{r7, pc}

08002964 <yellowButtonPressHandler>:

void yellowButtonPressHandler(void){
 8002964:	b580      	push	{r7, lr}
 8002966:	af00      	add	r7, sp, #0
	screenSM(SCR_COMM_down);
 8002968:	2001      	movs	r0, #1
 800296a:	f000 fc21 	bl	80031b0 <screenSM>
}
 800296e:	bf00      	nop
 8002970:	bd80      	pop	{r7, pc}

08002972 <redButtonPressHandler>:

void redButtonPressHandler(void){
 8002972:	b580      	push	{r7, lr}
 8002974:	af00      	add	r7, sp, #0
	redButtonClickHandler();
 8002976:	f7ff ffe1 	bl	800293c <redButtonClickHandler>
}
 800297a:	bf00      	nop
 800297c:	bd80      	pop	{r7, pc}

0800297e <greenButtonPressHandler>:

void greenButtonPressHandler(void){
 800297e:	b580      	push	{r7, lr}
 8002980:	af00      	add	r7, sp, #0
	screenSM(SCR_COMM_select);
 8002982:	2002      	movs	r0, #2
 8002984:	f000 fc14 	bl	80031b0 <screenSM>
}
 8002988:	bf00      	nop
 800298a:	bd80      	pop	{r7, pc}

0800298c <yellowBlueButtonClickHandler>:


void yellowBlueButtonClickHandler(void){
 800298c:	b480      	push	{r7}
 800298e:	af00      	add	r7, sp, #0

}
 8002990:	bf00      	nop
 8002992:	46bd      	mov	sp, r7
 8002994:	bc80      	pop	{r7}
 8002996:	4770      	bx	lr

08002998 <redYellowButtonClickHandler>:

void redYellowButtonClickHandler(void){
 8002998:	b480      	push	{r7}
 800299a:	af00      	add	r7, sp, #0

}
 800299c:	bf00      	nop
 800299e:	46bd      	mov	sp, r7
 80029a0:	bc80      	pop	{r7}
 80029a2:	4770      	bx	lr

080029a4 <redBlueButtonClickHandler>:

void redBlueButtonClickHandler(void){ //    
 80029a4:	b480      	push	{r7}
 80029a6:	af00      	add	r7, sp, #0

}
 80029a8:	bf00      	nop
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bc80      	pop	{r7}
 80029ae:	4770      	bx	lr

080029b0 <threeButtonClickHandler>:

void threeButtonClickHandler(void){
 80029b0:	b480      	push	{r7}
 80029b2:	af00      	add	r7, sp, #0

}
 80029b4:	bf00      	nop
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bc80      	pop	{r7}
 80029ba:	4770      	bx	lr

080029bc <menuInit>:
#include "screen.h"

void menuInit(void){
 80029bc:	b590      	push	{r4, r7, lr}
 80029be:	b085      	sub	sp, #20
 80029c0:	af04      	add	r7, sp, #16
	static WINDOW_TYPE menu_window[20];
	static ITEM_TYPE item[55];
	static uint32_t item_index = 0;
	static uint32_t obj_index = 0;
	
		initWindow(W(MAIN), "", 0);
 80029c2:	2200      	movs	r2, #0
 80029c4:	49a3      	ldr	r1, [pc, #652]	; (8002c54 <menuInit+0x298>)
 80029c6:	48a4      	ldr	r0, [pc, #656]	; (8002c58 <menuInit+0x29c>)
 80029c8:	f000 f980 	bl	8002ccc <initWindow>
//		initWindow(W(DATA_MANAGE), " ", W(MAIN));


	initItemParameter(&(item[item_index++]), 	". ", W(MAIN), initObjNotchangeable(&(obj[obj_index++]), show_max), 0, 1, line);
 80029cc:	4ba3      	ldr	r3, [pc, #652]	; (8002c5c <menuInit+0x2a0>)
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	1c53      	adds	r3, r2, #1
 80029d2:	49a2      	ldr	r1, [pc, #648]	; (8002c5c <menuInit+0x2a0>)
 80029d4:	600b      	str	r3, [r1, #0]
 80029d6:	4613      	mov	r3, r2
 80029d8:	00db      	lsls	r3, r3, #3
 80029da:	4413      	add	r3, r2
 80029dc:	009b      	lsls	r3, r3, #2
 80029de:	4aa0      	ldr	r2, [pc, #640]	; (8002c60 <menuInit+0x2a4>)
 80029e0:	189c      	adds	r4, r3, r2
 80029e2:	4ba0      	ldr	r3, [pc, #640]	; (8002c64 <menuInit+0x2a8>)
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	1c53      	adds	r3, r2, #1
 80029e8:	499e      	ldr	r1, [pc, #632]	; (8002c64 <menuInit+0x2a8>)
 80029ea:	600b      	str	r3, [r1, #0]
 80029ec:	4613      	mov	r3, r2
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	4413      	add	r3, r2
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	4a9c      	ldr	r2, [pc, #624]	; (8002c68 <menuInit+0x2ac>)
 80029f6:	4413      	add	r3, r2
 80029f8:	499c      	ldr	r1, [pc, #624]	; (8002c6c <menuInit+0x2b0>)
 80029fa:	4618      	mov	r0, r3
 80029fc:	f000 fa24 	bl	8002e48 <initObjNotchangeable>
 8002a00:	4602      	mov	r2, r0
 8002a02:	2300      	movs	r3, #0
 8002a04:	9302      	str	r3, [sp, #8]
 8002a06:	2301      	movs	r3, #1
 8002a08:	9301      	str	r3, [sp, #4]
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	9300      	str	r3, [sp, #0]
 8002a0e:	4613      	mov	r3, r2
 8002a10:	4a91      	ldr	r2, [pc, #580]	; (8002c58 <menuInit+0x29c>)
 8002a12:	4997      	ldr	r1, [pc, #604]	; (8002c70 <menuInit+0x2b4>)
 8002a14:	4620      	mov	r0, r4
 8002a16:	f000 f9ad 	bl	8002d74 <initItemParameter>
	initItemParameter(&(item[item_index++]), 	".", W(MAIN), initObjNotchangeable(&(obj[obj_index++]), show_curr), 0, 2, line);
 8002a1a:	4b90      	ldr	r3, [pc, #576]	; (8002c5c <menuInit+0x2a0>)
 8002a1c:	681a      	ldr	r2, [r3, #0]
 8002a1e:	1c53      	adds	r3, r2, #1
 8002a20:	498e      	ldr	r1, [pc, #568]	; (8002c5c <menuInit+0x2a0>)
 8002a22:	600b      	str	r3, [r1, #0]
 8002a24:	4613      	mov	r3, r2
 8002a26:	00db      	lsls	r3, r3, #3
 8002a28:	4413      	add	r3, r2
 8002a2a:	009b      	lsls	r3, r3, #2
 8002a2c:	4a8c      	ldr	r2, [pc, #560]	; (8002c60 <menuInit+0x2a4>)
 8002a2e:	189c      	adds	r4, r3, r2
 8002a30:	4b8c      	ldr	r3, [pc, #560]	; (8002c64 <menuInit+0x2a8>)
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	1c53      	adds	r3, r2, #1
 8002a36:	498b      	ldr	r1, [pc, #556]	; (8002c64 <menuInit+0x2a8>)
 8002a38:	600b      	str	r3, [r1, #0]
 8002a3a:	4613      	mov	r3, r2
 8002a3c:	009b      	lsls	r3, r3, #2
 8002a3e:	4413      	add	r3, r2
 8002a40:	009b      	lsls	r3, r3, #2
 8002a42:	4a89      	ldr	r2, [pc, #548]	; (8002c68 <menuInit+0x2ac>)
 8002a44:	4413      	add	r3, r2
 8002a46:	498b      	ldr	r1, [pc, #556]	; (8002c74 <menuInit+0x2b8>)
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f000 f9fd 	bl	8002e48 <initObjNotchangeable>
 8002a4e:	4602      	mov	r2, r0
 8002a50:	2300      	movs	r3, #0
 8002a52:	9302      	str	r3, [sp, #8]
 8002a54:	2302      	movs	r3, #2
 8002a56:	9301      	str	r3, [sp, #4]
 8002a58:	2300      	movs	r3, #0
 8002a5a:	9300      	str	r3, [sp, #0]
 8002a5c:	4613      	mov	r3, r2
 8002a5e:	4a7e      	ldr	r2, [pc, #504]	; (8002c58 <menuInit+0x29c>)
 8002a60:	4985      	ldr	r1, [pc, #532]	; (8002c78 <menuInit+0x2bc>)
 8002a62:	4620      	mov	r0, r4
 8002a64:	f000 f986 	bl	8002d74 <initItemParameter>
	initItemParameter(&(item[item_index++]), 	".", W(MAIN), initObjNotchangeable(&(obj[obj_index++]), show_voltage), 0, 3, line);
 8002a68:	4b7c      	ldr	r3, [pc, #496]	; (8002c5c <menuInit+0x2a0>)
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	1c53      	adds	r3, r2, #1
 8002a6e:	497b      	ldr	r1, [pc, #492]	; (8002c5c <menuInit+0x2a0>)
 8002a70:	600b      	str	r3, [r1, #0]
 8002a72:	4613      	mov	r3, r2
 8002a74:	00db      	lsls	r3, r3, #3
 8002a76:	4413      	add	r3, r2
 8002a78:	009b      	lsls	r3, r3, #2
 8002a7a:	4a79      	ldr	r2, [pc, #484]	; (8002c60 <menuInit+0x2a4>)
 8002a7c:	189c      	adds	r4, r3, r2
 8002a7e:	4b79      	ldr	r3, [pc, #484]	; (8002c64 <menuInit+0x2a8>)
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	1c53      	adds	r3, r2, #1
 8002a84:	4977      	ldr	r1, [pc, #476]	; (8002c64 <menuInit+0x2a8>)
 8002a86:	600b      	str	r3, [r1, #0]
 8002a88:	4613      	mov	r3, r2
 8002a8a:	009b      	lsls	r3, r3, #2
 8002a8c:	4413      	add	r3, r2
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	4a75      	ldr	r2, [pc, #468]	; (8002c68 <menuInit+0x2ac>)
 8002a92:	4413      	add	r3, r2
 8002a94:	4979      	ldr	r1, [pc, #484]	; (8002c7c <menuInit+0x2c0>)
 8002a96:	4618      	mov	r0, r3
 8002a98:	f000 f9d6 	bl	8002e48 <initObjNotchangeable>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	9302      	str	r3, [sp, #8]
 8002aa2:	2303      	movs	r3, #3
 8002aa4:	9301      	str	r3, [sp, #4]
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	9300      	str	r3, [sp, #0]
 8002aaa:	4613      	mov	r3, r2
 8002aac:	4a6a      	ldr	r2, [pc, #424]	; (8002c58 <menuInit+0x29c>)
 8002aae:	4974      	ldr	r1, [pc, #464]	; (8002c80 <menuInit+0x2c4>)
 8002ab0:	4620      	mov	r0, r4
 8002ab2:	f000 f95f 	bl	8002d74 <initItemParameter>
	initItemParameter(&(item[item_index++]), "", W(MAIN), initObjNotchangeable(&(obj[obj_index++]), show_experiment_state), 12, 0, column);
 8002ab6:	4b69      	ldr	r3, [pc, #420]	; (8002c5c <menuInit+0x2a0>)
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	1c53      	adds	r3, r2, #1
 8002abc:	4967      	ldr	r1, [pc, #412]	; (8002c5c <menuInit+0x2a0>)
 8002abe:	600b      	str	r3, [r1, #0]
 8002ac0:	4613      	mov	r3, r2
 8002ac2:	00db      	lsls	r3, r3, #3
 8002ac4:	4413      	add	r3, r2
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	4a65      	ldr	r2, [pc, #404]	; (8002c60 <menuInit+0x2a4>)
 8002aca:	189c      	adds	r4, r3, r2
 8002acc:	4b65      	ldr	r3, [pc, #404]	; (8002c64 <menuInit+0x2a8>)
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	1c53      	adds	r3, r2, #1
 8002ad2:	4964      	ldr	r1, [pc, #400]	; (8002c64 <menuInit+0x2a8>)
 8002ad4:	600b      	str	r3, [r1, #0]
 8002ad6:	4613      	mov	r3, r2
 8002ad8:	009b      	lsls	r3, r3, #2
 8002ada:	4413      	add	r3, r2
 8002adc:	009b      	lsls	r3, r3, #2
 8002ade:	4a62      	ldr	r2, [pc, #392]	; (8002c68 <menuInit+0x2ac>)
 8002ae0:	4413      	add	r3, r2
 8002ae2:	4968      	ldr	r1, [pc, #416]	; (8002c84 <menuInit+0x2c8>)
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f000 f9af 	bl	8002e48 <initObjNotchangeable>
 8002aea:	4602      	mov	r2, r0
 8002aec:	2301      	movs	r3, #1
 8002aee:	9302      	str	r3, [sp, #8]
 8002af0:	2300      	movs	r3, #0
 8002af2:	9301      	str	r3, [sp, #4]
 8002af4:	230c      	movs	r3, #12
 8002af6:	9300      	str	r3, [sp, #0]
 8002af8:	4613      	mov	r3, r2
 8002afa:	4a57      	ldr	r2, [pc, #348]	; (8002c58 <menuInit+0x29c>)
 8002afc:	4962      	ldr	r1, [pc, #392]	; (8002c88 <menuInit+0x2cc>)
 8002afe:	4620      	mov	r0, r4
 8002b00:	f000 f938 	bl	8002d74 <initItemParameter>
	initItemParameter(&(item[item_index++]), 	".:    ", W(MAIN), initObjChangeable(&(obj[obj_index++]), inc_tenzoconst_k, dec_tenzoconst_k, show_tenzoconst_k), 0, 4, line);
 8002b04:	4b55      	ldr	r3, [pc, #340]	; (8002c5c <menuInit+0x2a0>)
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	1c53      	adds	r3, r2, #1
 8002b0a:	4954      	ldr	r1, [pc, #336]	; (8002c5c <menuInit+0x2a0>)
 8002b0c:	600b      	str	r3, [r1, #0]
 8002b0e:	4613      	mov	r3, r2
 8002b10:	00db      	lsls	r3, r3, #3
 8002b12:	4413      	add	r3, r2
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	4a52      	ldr	r2, [pc, #328]	; (8002c60 <menuInit+0x2a4>)
 8002b18:	189c      	adds	r4, r3, r2
 8002b1a:	4b52      	ldr	r3, [pc, #328]	; (8002c64 <menuInit+0x2a8>)
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	1c53      	adds	r3, r2, #1
 8002b20:	4950      	ldr	r1, [pc, #320]	; (8002c64 <menuInit+0x2a8>)
 8002b22:	600b      	str	r3, [r1, #0]
 8002b24:	4613      	mov	r3, r2
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	4413      	add	r3, r2
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	4a4e      	ldr	r2, [pc, #312]	; (8002c68 <menuInit+0x2ac>)
 8002b2e:	1898      	adds	r0, r3, r2
 8002b30:	4b56      	ldr	r3, [pc, #344]	; (8002c8c <menuInit+0x2d0>)
 8002b32:	4a57      	ldr	r2, [pc, #348]	; (8002c90 <menuInit+0x2d4>)
 8002b34:	4957      	ldr	r1, [pc, #348]	; (8002c94 <menuInit+0x2d8>)
 8002b36:	f000 f973 	bl	8002e20 <initObjChangeable>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	9302      	str	r3, [sp, #8]
 8002b40:	2304      	movs	r3, #4
 8002b42:	9301      	str	r3, [sp, #4]
 8002b44:	2300      	movs	r3, #0
 8002b46:	9300      	str	r3, [sp, #0]
 8002b48:	4613      	mov	r3, r2
 8002b4a:	4a43      	ldr	r2, [pc, #268]	; (8002c58 <menuInit+0x29c>)
 8002b4c:	4952      	ldr	r1, [pc, #328]	; (8002c98 <menuInit+0x2dc>)
 8002b4e:	4620      	mov	r0, r4
 8002b50:	f000 f910 	bl	8002d74 <initItemParameter>
	initItemParameter(&(item[item_index++]), 	": ", W(MAIN), initObjChangeable(&(obj[obj_index++]), inc_tenzoconst_nom, dec_tenzoconst_nom, show_tenzoconst_nom), 0, 5, line);
 8002b54:	4b41      	ldr	r3, [pc, #260]	; (8002c5c <menuInit+0x2a0>)
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	1c53      	adds	r3, r2, #1
 8002b5a:	4940      	ldr	r1, [pc, #256]	; (8002c5c <menuInit+0x2a0>)
 8002b5c:	600b      	str	r3, [r1, #0]
 8002b5e:	4613      	mov	r3, r2
 8002b60:	00db      	lsls	r3, r3, #3
 8002b62:	4413      	add	r3, r2
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	4a3e      	ldr	r2, [pc, #248]	; (8002c60 <menuInit+0x2a4>)
 8002b68:	189c      	adds	r4, r3, r2
 8002b6a:	4b3e      	ldr	r3, [pc, #248]	; (8002c64 <menuInit+0x2a8>)
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	1c53      	adds	r3, r2, #1
 8002b70:	493c      	ldr	r1, [pc, #240]	; (8002c64 <menuInit+0x2a8>)
 8002b72:	600b      	str	r3, [r1, #0]
 8002b74:	4613      	mov	r3, r2
 8002b76:	009b      	lsls	r3, r3, #2
 8002b78:	4413      	add	r3, r2
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	4a3a      	ldr	r2, [pc, #232]	; (8002c68 <menuInit+0x2ac>)
 8002b7e:	1898      	adds	r0, r3, r2
 8002b80:	4b46      	ldr	r3, [pc, #280]	; (8002c9c <menuInit+0x2e0>)
 8002b82:	4a47      	ldr	r2, [pc, #284]	; (8002ca0 <menuInit+0x2e4>)
 8002b84:	4947      	ldr	r1, [pc, #284]	; (8002ca4 <menuInit+0x2e8>)
 8002b86:	f000 f94b 	bl	8002e20 <initObjChangeable>
 8002b8a:	4602      	mov	r2, r0
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	9302      	str	r3, [sp, #8]
 8002b90:	2305      	movs	r3, #5
 8002b92:	9301      	str	r3, [sp, #4]
 8002b94:	2300      	movs	r3, #0
 8002b96:	9300      	str	r3, [sp, #0]
 8002b98:	4613      	mov	r3, r2
 8002b9a:	4a2f      	ldr	r2, [pc, #188]	; (8002c58 <menuInit+0x29c>)
 8002b9c:	4942      	ldr	r1, [pc, #264]	; (8002ca8 <menuInit+0x2ec>)
 8002b9e:	4620      	mov	r0, r4
 8002ba0:	f000 f8e8 	bl	8002d74 <initItemParameter>
	initItemParameter(&(item[item_index++]), 	" 0:", W(MAIN), initObjChangeable(&(obj[obj_index++]), set_tenzo_zero, set_tenzo_zero, show_tenzo_zero), 0, 6, line);
 8002ba4:	4b2d      	ldr	r3, [pc, #180]	; (8002c5c <menuInit+0x2a0>)
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	1c53      	adds	r3, r2, #1
 8002baa:	492c      	ldr	r1, [pc, #176]	; (8002c5c <menuInit+0x2a0>)
 8002bac:	600b      	str	r3, [r1, #0]
 8002bae:	4613      	mov	r3, r2
 8002bb0:	00db      	lsls	r3, r3, #3
 8002bb2:	4413      	add	r3, r2
 8002bb4:	009b      	lsls	r3, r3, #2
 8002bb6:	4a2a      	ldr	r2, [pc, #168]	; (8002c60 <menuInit+0x2a4>)
 8002bb8:	189c      	adds	r4, r3, r2
 8002bba:	4b2a      	ldr	r3, [pc, #168]	; (8002c64 <menuInit+0x2a8>)
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	1c53      	adds	r3, r2, #1
 8002bc0:	4928      	ldr	r1, [pc, #160]	; (8002c64 <menuInit+0x2a8>)
 8002bc2:	600b      	str	r3, [r1, #0]
 8002bc4:	4613      	mov	r3, r2
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	4413      	add	r3, r2
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	4a26      	ldr	r2, [pc, #152]	; (8002c68 <menuInit+0x2ac>)
 8002bce:	1898      	adds	r0, r3, r2
 8002bd0:	4b36      	ldr	r3, [pc, #216]	; (8002cac <menuInit+0x2f0>)
 8002bd2:	4a37      	ldr	r2, [pc, #220]	; (8002cb0 <menuInit+0x2f4>)
 8002bd4:	4936      	ldr	r1, [pc, #216]	; (8002cb0 <menuInit+0x2f4>)
 8002bd6:	f000 f923 	bl	8002e20 <initObjChangeable>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	2300      	movs	r3, #0
 8002bde:	9302      	str	r3, [sp, #8]
 8002be0:	2306      	movs	r3, #6
 8002be2:	9301      	str	r3, [sp, #4]
 8002be4:	2300      	movs	r3, #0
 8002be6:	9300      	str	r3, [sp, #0]
 8002be8:	4613      	mov	r3, r2
 8002bea:	4a1b      	ldr	r2, [pc, #108]	; (8002c58 <menuInit+0x29c>)
 8002bec:	4931      	ldr	r1, [pc, #196]	; (8002cb4 <menuInit+0x2f8>)
 8002bee:	4620      	mov	r0, r4
 8002bf0:	f000 f8c0 	bl	8002d74 <initItemParameter>

	initItemParameter(&(item[item_index++]), 	"711", W(MAIN), initObjNotchangeable(&(obj[obj_index++]), show_received), 0, 7, line);
 8002bf4:	4b19      	ldr	r3, [pc, #100]	; (8002c5c <menuInit+0x2a0>)
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	1c53      	adds	r3, r2, #1
 8002bfa:	4918      	ldr	r1, [pc, #96]	; (8002c5c <menuInit+0x2a0>)
 8002bfc:	600b      	str	r3, [r1, #0]
 8002bfe:	4613      	mov	r3, r2
 8002c00:	00db      	lsls	r3, r3, #3
 8002c02:	4413      	add	r3, r2
 8002c04:	009b      	lsls	r3, r3, #2
 8002c06:	4a16      	ldr	r2, [pc, #88]	; (8002c60 <menuInit+0x2a4>)
 8002c08:	189c      	adds	r4, r3, r2
 8002c0a:	4b16      	ldr	r3, [pc, #88]	; (8002c64 <menuInit+0x2a8>)
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	1c53      	adds	r3, r2, #1
 8002c10:	4914      	ldr	r1, [pc, #80]	; (8002c64 <menuInit+0x2a8>)
 8002c12:	600b      	str	r3, [r1, #0]
 8002c14:	4613      	mov	r3, r2
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	4413      	add	r3, r2
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	4a12      	ldr	r2, [pc, #72]	; (8002c68 <menuInit+0x2ac>)
 8002c1e:	4413      	add	r3, r2
 8002c20:	4925      	ldr	r1, [pc, #148]	; (8002cb8 <menuInit+0x2fc>)
 8002c22:	4618      	mov	r0, r3
 8002c24:	f000 f910 	bl	8002e48 <initObjNotchangeable>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	9302      	str	r3, [sp, #8]
 8002c2e:	2307      	movs	r3, #7
 8002c30:	9301      	str	r3, [sp, #4]
 8002c32:	2300      	movs	r3, #0
 8002c34:	9300      	str	r3, [sp, #0]
 8002c36:	4613      	mov	r3, r2
 8002c38:	4a07      	ldr	r2, [pc, #28]	; (8002c58 <menuInit+0x29c>)
 8002c3a:	4920      	ldr	r1, [pc, #128]	; (8002cbc <menuInit+0x300>)
 8002c3c:	4620      	mov	r0, r4
 8002c3e:	f000 f899 	bl	8002d74 <initItemParameter>


	initScreen(200, &(item[0]));
 8002c42:	4907      	ldr	r1, [pc, #28]	; (8002c60 <menuInit+0x2a4>)
 8002c44:	20c8      	movs	r0, #200	; 0xc8
 8002c46:	f000 f913 	bl	8002e70 <initScreen>

}
 8002c4a:	bf00      	nop
 8002c4c:	3704      	adds	r7, #4
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd90      	pop	{r4, r7, pc}
 8002c52:	bf00      	nop
 8002c54:	0800451c 	.word	0x0800451c
 8002c58:	200000ec 	.word	0x200000ec
 8002c5c:	2000022c 	.word	0x2000022c
 8002c60:	20000230 	.word	0x20000230
 8002c64:	200009ec 	.word	0x200009ec
 8002c68:	200009f0 	.word	0x200009f0
 8002c6c:	08002521 	.word	0x08002521
 8002c70:	08004524 	.word	0x08004524
 8002c74:	08002269 	.word	0x08002269
 8002c78:	0800452c 	.word	0x0800452c
 8002c7c:	08002391 	.word	0x08002391
 8002c80:	08004534 	.word	0x08004534
 8002c84:	08002645 	.word	0x08002645
 8002c88:	0800453c 	.word	0x0800453c
 8002c8c:	08002689 	.word	0x08002689
 8002c90:	08002759 	.word	0x08002759
 8002c94:	08002721 	.word	0x08002721
 8002c98:	08004544 	.word	0x08004544
 8002c9c:	0800278d 	.word	0x0800278d
 8002ca0:	080027e9 	.word	0x080027e9
 8002ca4:	080027bd 	.word	0x080027bd
 8002ca8:	08004550 	.word	0x08004550
 8002cac:	08002819 	.word	0x08002819
 8002cb0:	08002905 	.word	0x08002905
 8002cb4:	0800455c 	.word	0x0800455c
 8002cb8:	0800223d 	.word	0x0800223d
 8002cbc:	08004564 	.word	0x08004564

08002cc0 <voidFunct>:
volatile ITEM_TYPE * findNextSelectableItem(volatile ITEM_TYPE * item);
volatile ITEM_TYPE * findPrewSelectableItem(volatile ITEM_TYPE * item);
char isSelectableItem(volatile ITEM_TYPE * item);
void screenSM(SCREEN_COMMAND_TYPE cmd);

void voidFunct(void){
 8002cc0:	b480      	push	{r7}
 8002cc2:	af00      	add	r7, sp, #0
}
 8002cc4:	bf00      	nop
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bc80      	pop	{r7}
 8002cca:	4770      	bx	lr

08002ccc <initWindow>:

volatile ITEM_TYPE *CURRENT_ITEM;

volatile SCREEN_STATE_TYPE screen_state;

void initWindow(volatile WINDOW_TYPE * window, char *name, volatile WINDOW_TYPE * par_window){
 8002ccc:	b480      	push	{r7}
 8002cce:	b085      	sub	sp, #20
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	60f8      	str	r0, [r7, #12]
 8002cd4:	60b9      	str	r1, [r7, #8]
 8002cd6:	607a      	str	r2, [r7, #4]
	window->firs_item_ptr = 0;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	605a      	str	r2, [r3, #4]
	window->selected_item_ptr = 0;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	609a      	str	r2, [r3, #8]
	window->name = name;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	68ba      	ldr	r2, [r7, #8]
 8002ce8:	601a      	str	r2, [r3, #0]
	window->parent_window = par_window;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	687a      	ldr	r2, [r7, #4]
 8002cee:	60da      	str	r2, [r3, #12]
}
 8002cf0:	bf00      	nop
 8002cf2:	3714      	adds	r7, #20
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bc80      	pop	{r7}
 8002cf8:	4770      	bx	lr

08002cfa <insertItemToList>:

void insertItemToList(volatile WINDOW_TYPE * par_window, volatile ITEM_TYPE * item){
 8002cfa:	b580      	push	{r7, lr}
 8002cfc:	b084      	sub	sp, #16
 8002cfe:	af00      	add	r7, sp, #0
 8002d00:	6078      	str	r0, [r7, #4]
 8002d02:	6039      	str	r1, [r7, #0]
	volatile ITEM_TYPE * 		item_ptr = par_window->firs_item_ptr;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	60fb      	str	r3, [r7, #12]
	if(item_ptr){
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d021      	beq.n	8002d54 <insertItemToList+0x5a>
		item->prew_item = item_ptr->prew_item;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	695a      	ldr	r2, [r3, #20]
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	615a      	str	r2, [r3, #20]
		item->next_item = item_ptr;
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	68fa      	ldr	r2, [r7, #12]
 8002d1c:	611a      	str	r2, [r3, #16]
		item_ptr->prew_item->next_item = item;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	695b      	ldr	r3, [r3, #20]
 8002d22:	683a      	ldr	r2, [r7, #0]
 8002d24:	611a      	str	r2, [r3, #16]
		item_ptr->prew_item = item;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	683a      	ldr	r2, [r7, #0]
 8002d2a:	615a      	str	r2, [r3, #20]
		if(!isSelectableItem(item->parent_window->selected_item_ptr))
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	699b      	ldr	r3, [r3, #24]
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	4618      	mov	r0, r3
 8002d34:	f000 f9e2 	bl	80030fc <isSelectableItem>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d116      	bne.n	8002d6c <insertItemToList+0x72>
			if (isSelectableItem(item))
 8002d3e:	6838      	ldr	r0, [r7, #0]
 8002d40:	f000 f9dc 	bl	80030fc <isSelectableItem>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d010      	beq.n	8002d6c <insertItemToList+0x72>
				item->parent_window->selected_item_ptr = item;
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	699b      	ldr	r3, [r3, #24]
 8002d4e:	683a      	ldr	r2, [r7, #0]
 8002d50:	609a      	str	r2, [r3, #8]
		par_window->selected_item_ptr = item;
		item->prew_item = item;
		item->next_item = item;		
	}

}
 8002d52:	e00b      	b.n	8002d6c <insertItemToList+0x72>
		par_window->firs_item_ptr = item;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	683a      	ldr	r2, [r7, #0]
 8002d58:	605a      	str	r2, [r3, #4]
		par_window->selected_item_ptr = item;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	683a      	ldr	r2, [r7, #0]
 8002d5e:	609a      	str	r2, [r3, #8]
		item->prew_item = item;
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	683a      	ldr	r2, [r7, #0]
 8002d64:	615a      	str	r2, [r3, #20]
		item->next_item = item;		
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	683a      	ldr	r2, [r7, #0]
 8002d6a:	611a      	str	r2, [r3, #16]
}
 8002d6c:	bf00      	nop
 8002d6e:	3710      	adds	r7, #16
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}

08002d74 <initItemParameter>:
							char *									name, 
							volatile WINDOW_TYPE * 	par_window, 
							ITEM_OBJ * 							obj,
							char 										x_pos, 
							char 										y_pos,
							PARAM_VIEW_ENUM_TYPE 		view_mode){
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b084      	sub	sp, #16
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	60f8      	str	r0, [r7, #12]
 8002d7c:	60b9      	str	r1, [r7, #8]
 8002d7e:	607a      	str	r2, [r7, #4]
 8002d80:	603b      	str	r3, [r7, #0]
	if(!item) return;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d026      	beq.n	8002dd6 <initItemParameter+0x62>
	if(!par_window) return;							
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d025      	beq.n	8002dda <initItemParameter+0x66>
	item->view_mode = view_mode;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002d94:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	item->name = name;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	68ba      	ldr	r2, [r7, #8]
 8002d9c:	601a      	str	r2, [r3, #0]
	item->next_item = 0;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2200      	movs	r2, #0
 8002da2:	611a      	str	r2, [r3, #16]
	item->parent_window = par_window;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	687a      	ldr	r2, [r7, #4]
 8002da8:	619a      	str	r2, [r3, #24]



	item->child_window = 0;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	2200      	movs	r2, #0
 8002dae:	61da      	str	r2, [r3, #28]

	item->x_pos = x_pos;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	7e3a      	ldrb	r2, [r7, #24]
 8002db4:	f883 2020 	strb.w	r2, [r3, #32]
	item->y_pos = y_pos;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	7f3a      	ldrb	r2, [r7, #28]
 8002dbc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	
	item->item_type = parameter;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	711a      	strb	r2, [r3, #4]
	item->obj = obj;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	683a      	ldr	r2, [r7, #0]
 8002dca:	609a      	str	r2, [r3, #8]
								
	insertItemToList(par_window, item);
 8002dcc:	68f9      	ldr	r1, [r7, #12]
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f7ff ff93 	bl	8002cfa <insertItemToList>
 8002dd4:	e002      	b.n	8002ddc <initItemParameter+0x68>
	if(!item) return;
 8002dd6:	bf00      	nop
 8002dd8:	e000      	b.n	8002ddc <initItemParameter+0x68>
	if(!par_window) return;							
 8002dda:	bf00      	nop
}
 8002ddc:	3710      	adds	r7, #16
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
	...

08002de4 <initObj>:
	item->obj = 0;	
	
	insertItemToList(par_window, item);
}

ITEM_OBJ * initObj(ITEM_OBJ * obj, void (*dec) (void), void (*inc) (void), void (*show) (char *), OBJ_TYPE_ENUM type){
 8002de4:	b480      	push	{r7}
 8002de6:	b085      	sub	sp, #20
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	60f8      	str	r0, [r7, #12]
 8002dec:	60b9      	str	r1, [r7, #8]
 8002dee:	607a      	str	r2, [r7, #4]
 8002df0:	603b      	str	r3, [r7, #0]
	obj->dec = dec;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	68ba      	ldr	r2, [r7, #8]
 8002df6:	601a      	str	r2, [r3, #0]
	obj->inc = inc;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	687a      	ldr	r2, [r7, #4]
 8002dfc:	605a      	str	r2, [r3, #4]
	obj->show = show;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	683a      	ldr	r2, [r7, #0]
 8002e02:	609a      	str	r2, [r3, #8]
	obj->type = type;
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	7e3a      	ldrb	r2, [r7, #24]
 8002e08:	741a      	strb	r2, [r3, #16]
	obj->set = voidFunct;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	4a03      	ldr	r2, [pc, #12]	; (8002e1c <initObj+0x38>)
 8002e0e:	60da      	str	r2, [r3, #12]
	return obj;
 8002e10:	68fb      	ldr	r3, [r7, #12]
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3714      	adds	r7, #20
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bc80      	pop	{r7}
 8002e1a:	4770      	bx	lr
 8002e1c:	08002cc1 	.word	0x08002cc1

08002e20 <initObjChangeable>:

ITEM_OBJ * initObjChangeable(ITEM_OBJ * obj, void (*inc) (void), void (*dec) (void), void (*show) (char *)){
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b086      	sub	sp, #24
 8002e24:	af02      	add	r7, sp, #8
 8002e26:	60f8      	str	r0, [r7, #12]
 8002e28:	60b9      	str	r1, [r7, #8]
 8002e2a:	607a      	str	r2, [r7, #4]
 8002e2c:	603b      	str	r3, [r7, #0]
	return initObj(obj, dec, inc, show, changeable);
 8002e2e:	2300      	movs	r3, #0
 8002e30:	9300      	str	r3, [sp, #0]
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	68ba      	ldr	r2, [r7, #8]
 8002e36:	6879      	ldr	r1, [r7, #4]
 8002e38:	68f8      	ldr	r0, [r7, #12]
 8002e3a:	f7ff ffd3 	bl	8002de4 <initObj>
 8002e3e:	4603      	mov	r3, r0
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	3710      	adds	r7, #16
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}

08002e48 <initObjNotchangeable>:

ITEM_OBJ * initObjNotchangeable(ITEM_OBJ * obj, void (*show) (char *)){
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b084      	sub	sp, #16
 8002e4c:	af02      	add	r7, sp, #8
 8002e4e:	6078      	str	r0, [r7, #4]
 8002e50:	6039      	str	r1, [r7, #0]
	return initObj(obj, voidFunct, voidFunct, show, notchangeable);
 8002e52:	2301      	movs	r3, #1
 8002e54:	9300      	str	r3, [sp, #0]
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	4a04      	ldr	r2, [pc, #16]	; (8002e6c <initObjNotchangeable+0x24>)
 8002e5a:	4904      	ldr	r1, [pc, #16]	; (8002e6c <initObjNotchangeable+0x24>)
 8002e5c:	6878      	ldr	r0, [r7, #4]
 8002e5e:	f7ff ffc1 	bl	8002de4 <initObj>
 8002e62:	4603      	mov	r3, r0
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3708      	adds	r7, #8
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}
 8002e6c:	08002cc1 	.word	0x08002cc1

08002e70 <initScreen>:



void initScreen(uint32_t interval, volatile ITEM_TYPE * curr_item){
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b082      	sub	sp, #8
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
 8002e78:	6039      	str	r1, [r7, #0]
	upd_interval = interval;
 8002e7a:	4a16      	ldr	r2, [pc, #88]	; (8002ed4 <initScreen+0x64>)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6013      	str	r3, [r2, #0]
	upd_counter = upd_interval;
 8002e80:	4b14      	ldr	r3, [pc, #80]	; (8002ed4 <initScreen+0x64>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a14      	ldr	r2, [pc, #80]	; (8002ed8 <initScreen+0x68>)
 8002e86:	6013      	str	r3, [r2, #0]
	screen_state = SELECT_ITEM;
 8002e88:	4b14      	ldr	r3, [pc, #80]	; (8002edc <initScreen+0x6c>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	701a      	strb	r2, [r3, #0]
	
	if(isSelectableItem(curr_item)){
 8002e8e:	6838      	ldr	r0, [r7, #0]
 8002e90:	f000 f934 	bl	80030fc <isSelectableItem>
 8002e94:	4603      	mov	r3, r0
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d003      	beq.n	8002ea2 <initScreen+0x32>
		CURRENT_ITEM = curr_item;
 8002e9a:	4a11      	ldr	r2, [pc, #68]	; (8002ee0 <initScreen+0x70>)
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	6013      	str	r3, [r2, #0]
		CURRENT_ITEM = findNextSelectableItem(curr_item);
		if(CURRENT_ITEM)
			if(CURRENT_ITEM->parent_window)
				CURRENT_ITEM->parent_window->selected_item_ptr = CURRENT_ITEM;
	}
}
 8002ea0:	e014      	b.n	8002ecc <initScreen+0x5c>
		CURRENT_ITEM = findNextSelectableItem(curr_item);
 8002ea2:	6838      	ldr	r0, [r7, #0]
 8002ea4:	f000 f94e 	bl	8003144 <findNextSelectableItem>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	4b0d      	ldr	r3, [pc, #52]	; (8002ee0 <initScreen+0x70>)
 8002eac:	601a      	str	r2, [r3, #0]
		if(CURRENT_ITEM)
 8002eae:	4b0c      	ldr	r3, [pc, #48]	; (8002ee0 <initScreen+0x70>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d00a      	beq.n	8002ecc <initScreen+0x5c>
			if(CURRENT_ITEM->parent_window)
 8002eb6:	4b0a      	ldr	r3, [pc, #40]	; (8002ee0 <initScreen+0x70>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	699b      	ldr	r3, [r3, #24]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d005      	beq.n	8002ecc <initScreen+0x5c>
				CURRENT_ITEM->parent_window->selected_item_ptr = CURRENT_ITEM;
 8002ec0:	4b07      	ldr	r3, [pc, #28]	; (8002ee0 <initScreen+0x70>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	699b      	ldr	r3, [r3, #24]
 8002ec6:	4a06      	ldr	r2, [pc, #24]	; (8002ee0 <initScreen+0x70>)
 8002ec8:	6812      	ldr	r2, [r2, #0]
 8002eca:	609a      	str	r2, [r3, #8]
}
 8002ecc:	bf00      	nop
 8002ece:	3708      	adds	r7, #8
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	20001100 	.word	0x20001100
 8002ed8:	200010fc 	.word	0x200010fc
 8002edc:	200010f8 	.word	0x200010f8
 8002ee0:	20001104 	.word	0x20001104

08002ee4 <screenWork>:

void screenWork(void){
 8002ee4:	b480      	push	{r7}
 8002ee6:	af00      	add	r7, sp, #0
	if(upd_counter > 0){
 8002ee8:	4b06      	ldr	r3, [pc, #24]	; (8002f04 <screenWork+0x20>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d004      	beq.n	8002efa <screenWork+0x16>
		upd_counter--;
 8002ef0:	4b04      	ldr	r3, [pc, #16]	; (8002f04 <screenWork+0x20>)
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	3b01      	subs	r3, #1
 8002ef6:	4a03      	ldr	r2, [pc, #12]	; (8002f04 <screenWork+0x20>)
 8002ef8:	6013      	str	r3, [r2, #0]
	}
}
 8002efa:	bf00      	nop
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bc80      	pop	{r7}
 8002f00:	4770      	bx	lr
 8002f02:	bf00      	nop
 8002f04:	200010fc 	.word	0x200010fc

08002f08 <strLength>:
char strLength(char *str){
 8002f08:	b480      	push	{r7}
 8002f0a:	b085      	sub	sp, #20
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
	unsigned char ret = 0;
 8002f10:	2300      	movs	r3, #0
 8002f12:	73fb      	strb	r3, [r7, #15]
	while(str[ret++]);
 8002f14:	bf00      	nop
 8002f16:	7bfb      	ldrb	r3, [r7, #15]
 8002f18:	1c5a      	adds	r2, r3, #1
 8002f1a:	73fa      	strb	r2, [r7, #15]
 8002f1c:	461a      	mov	r2, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	4413      	add	r3, r2
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d1f6      	bne.n	8002f16 <strLength+0xe>
	return ret-1;
 8002f28:	7bfb      	ldrb	r3, [r7, #15]
 8002f2a:	3b01      	subs	r3, #1
 8002f2c:	b2db      	uxtb	r3, r3
}
 8002f2e:	4618      	mov	r0, r3
 8002f30:	3714      	adds	r7, #20
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bc80      	pop	{r7}
 8002f36:	4770      	bx	lr

08002f38 <updateScreen>:
char updateScreen(void){
 8002f38:	b590      	push	{r4, r7, lr}
 8002f3a:	b089      	sub	sp, #36	; 0x24
 8002f3c:	af00      	add	r7, sp, #0
	if(upd_counter > 0)
 8002f3e:	4b6a      	ldr	r3, [pc, #424]	; (80030e8 <updateScreen+0x1b0>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d001      	beq.n	8002f4a <updateScreen+0x12>
		return 0;
 8002f46:	2300      	movs	r3, #0
 8002f48:	e0ca      	b.n	80030e0 <updateScreen+0x1a8>
	upd_counter = upd_interval;
 8002f4a:	4b68      	ldr	r3, [pc, #416]	; (80030ec <updateScreen+0x1b4>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	4a66      	ldr	r2, [pc, #408]	; (80030e8 <updateScreen+0x1b0>)
 8002f50:	6013      	str	r3, [r2, #0]

	glcd_Buffer_Clear();
 8002f52:	f7fe fb41 	bl	80015d8 <glcd_Buffer_Clear>

	volatile WINDOW_TYPE * curr_window = CURRENT_ITEM->parent_window;
 8002f56:	4b66      	ldr	r3, [pc, #408]	; (80030f0 <updateScreen+0x1b8>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	699b      	ldr	r3, [r3, #24]
 8002f5c:	617b      	str	r3, [r7, #20]
	volatile ITEM_TYPE * curr_item = curr_window->firs_item_ptr->prew_item;
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	695b      	ldr	r3, [r3, #20]
 8002f64:	61fb      	str	r3, [r7, #28]
//	glcd_String(curr_window->name, 2, 0, FonON_InversOFF); //  
	do{ 
		curr_item = curr_item->next_item;
 8002f66:	69fb      	ldr	r3, [r7, #28]
 8002f68:	691b      	ldr	r3, [r3, #16]
 8002f6a:	61fb      	str	r3, [r7, #28]
		char *temp;
		char temp_str[10] = "00";
 8002f6c:	f243 0330 	movw	r3, #12336	; 0x3030
 8002f70:	607b      	str	r3, [r7, #4]
 8002f72:	f107 0308 	add.w	r3, r7, #8
 8002f76:	2200      	movs	r2, #0
 8002f78:	601a      	str	r2, [r3, #0]
 8002f7a:	809a      	strh	r2, [r3, #4]
		temp = temp_str;
 8002f7c:	1d3b      	adds	r3, r7, #4
 8002f7e:	613b      	str	r3, [r7, #16]
		if(curr_item->item_type == parameter){
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	791b      	ldrb	r3, [r3, #4]
 8002f84:	b2db      	uxtb	r3, r3
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d105      	bne.n	8002f96 <updateScreen+0x5e>
			curr_item->obj->show(temp);
 8002f8a:	69fb      	ldr	r3, [r7, #28]
 8002f8c:	689b      	ldr	r3, [r3, #8]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	6938      	ldr	r0, [r7, #16]
 8002f92:	4798      	blx	r3
 8002f94:	e012      	b.n	8002fbc <updateScreen+0x84>
		}else if(curr_item->item_type == submenu){
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	791b      	ldrb	r3, [r3, #4]
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d106      	bne.n	8002fae <updateScreen+0x76>
			sprintf(temp, ">");
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	4954      	ldr	r1, [pc, #336]	; (80030f4 <updateScreen+0x1bc>)
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	460b      	mov	r3, r1
 8002fa8:	881b      	ldrh	r3, [r3, #0]
 8002faa:	8013      	strh	r3, [r2, #0]
 8002fac:	e006      	b.n	8002fbc <updateScreen+0x84>
		}else if(curr_item->item_type == labelitem){
 8002fae:	69fb      	ldr	r3, [r7, #28]
 8002fb0:	791b      	ldrb	r3, [r3, #4]
 8002fb2:	b2db      	uxtb	r3, r3
 8002fb4:	2b02      	cmp	r3, #2
 8002fb6:	d101      	bne.n	8002fbc <updateScreen+0x84>
			temp_str[0] = 0;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	713b      	strb	r3, [r7, #4]
		}
		char item_fon = FonOFF_InversOFF;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	76fb      	strb	r3, [r7, #27]
		char value_fon = FonOFF_InversOFF;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	76bb      	strb	r3, [r7, #26]
		if(curr_item == CURRENT_ITEM ){
 8002fc4:	4b4a      	ldr	r3, [pc, #296]	; (80030f0 <updateScreen+0x1b8>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	69fa      	ldr	r2, [r7, #28]
 8002fca:	429a      	cmp	r2, r3
 8002fcc:	d10e      	bne.n	8002fec <updateScreen+0xb4>
			if(screen_state == SELECT_ITEM){
 8002fce:	4b4a      	ldr	r3, [pc, #296]	; (80030f8 <updateScreen+0x1c0>)
 8002fd0:	781b      	ldrb	r3, [r3, #0]
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d102      	bne.n	8002fde <updateScreen+0xa6>
				item_fon = FonON_InversON;
 8002fd8:	2303      	movs	r3, #3
 8002fda:	76fb      	strb	r3, [r7, #27]
 8002fdc:	e006      	b.n	8002fec <updateScreen+0xb4>
			}else if(screen_state == MODIFY_VALUE){
 8002fde:	4b46      	ldr	r3, [pc, #280]	; (80030f8 <updateScreen+0x1c0>)
 8002fe0:	781b      	ldrb	r3, [r3, #0]
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	2b01      	cmp	r3, #1
 8002fe6:	d101      	bne.n	8002fec <updateScreen+0xb4>
				value_fon = FonON_InversON;
 8002fe8:	2303      	movs	r3, #3
 8002fea:	76bb      	strb	r3, [r7, #26]
			}
		}
		if(curr_item->view_mode == line){
 8002fec:	69fb      	ldr	r3, [r7, #28]
 8002fee:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8002ff2:	b2db      	uxtb	r3, r3
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d121      	bne.n	800303c <updateScreen+0x104>
			glcd_String(curr_item->name, curr_item->x_pos, curr_item->y_pos, item_fon);
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	6818      	ldr	r0, [r3, #0]
 8002ffc:	69fb      	ldr	r3, [r7, #28]
 8002ffe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003002:	b2d9      	uxtb	r1, r3
 8003004:	69fb      	ldr	r3, [r7, #28]
 8003006:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800300a:	b2da      	uxtb	r2, r3
 800300c:	7efb      	ldrb	r3, [r7, #27]
 800300e:	f7fe fc13 	bl	8001838 <glcd_String>
			glcd_String (temp, curr_item->x_pos+strLength(curr_item->name), curr_item->y_pos, value_fon);
 8003012:	69fb      	ldr	r3, [r7, #28]
 8003014:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003018:	b2dc      	uxtb	r4, r3
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4618      	mov	r0, r3
 8003020:	f7ff ff72 	bl	8002f08 <strLength>
 8003024:	4603      	mov	r3, r0
 8003026:	4423      	add	r3, r4
 8003028:	b2d9      	uxtb	r1, r3
 800302a:	69fb      	ldr	r3, [r7, #28]
 800302c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003030:	b2da      	uxtb	r2, r3
 8003032:	7ebb      	ldrb	r3, [r7, #26]
 8003034:	6938      	ldr	r0, [r7, #16]
 8003036:	f7fe fbff 	bl	8001838 <glcd_String>
 800303a:	e047      	b.n	80030cc <updateScreen+0x194>
		}else if(curr_item->view_mode == column){
 800303c:	69fb      	ldr	r3, [r7, #28]
 800303e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003042:	b2db      	uxtb	r3, r3
 8003044:	2b01      	cmp	r3, #1
 8003046:	d11b      	bne.n	8003080 <updateScreen+0x148>
			glcd_String(curr_item->name, curr_item->x_pos, curr_item->y_pos, item_fon);
 8003048:	69fb      	ldr	r3, [r7, #28]
 800304a:	6818      	ldr	r0, [r3, #0]
 800304c:	69fb      	ldr	r3, [r7, #28]
 800304e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003052:	b2d9      	uxtb	r1, r3
 8003054:	69fb      	ldr	r3, [r7, #28]
 8003056:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800305a:	b2da      	uxtb	r2, r3
 800305c:	7efb      	ldrb	r3, [r7, #27]
 800305e:	f7fe fbeb 	bl	8001838 <glcd_String>
			glcd_String (temp, curr_item->x_pos, curr_item->y_pos+1, value_fon);
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003068:	b2d9      	uxtb	r1, r3
 800306a:	69fb      	ldr	r3, [r7, #28]
 800306c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003070:	b2db      	uxtb	r3, r3
 8003072:	3301      	adds	r3, #1
 8003074:	b2da      	uxtb	r2, r3
 8003076:	7ebb      	ldrb	r3, [r7, #26]
 8003078:	6938      	ldr	r0, [r7, #16]
 800307a:	f7fe fbdd 	bl	8001838 <glcd_String>
 800307e:	e025      	b.n	80030cc <updateScreen+0x194>
		}else if(curr_item->view_mode == unvisible_value){
 8003080:	69fb      	ldr	r3, [r7, #28]
 8003082:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003086:	b2db      	uxtb	r3, r3
 8003088:	2b02      	cmp	r3, #2
 800308a:	d10d      	bne.n	80030a8 <updateScreen+0x170>
			glcd_String(curr_item->name, curr_item->x_pos, curr_item->y_pos, item_fon);
 800308c:	69fb      	ldr	r3, [r7, #28]
 800308e:	6818      	ldr	r0, [r3, #0]
 8003090:	69fb      	ldr	r3, [r7, #28]
 8003092:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003096:	b2d9      	uxtb	r1, r3
 8003098:	69fb      	ldr	r3, [r7, #28]
 800309a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800309e:	b2da      	uxtb	r2, r3
 80030a0:	7efb      	ldrb	r3, [r7, #27]
 80030a2:	f7fe fbc9 	bl	8001838 <glcd_String>
 80030a6:	e011      	b.n	80030cc <updateScreen+0x194>
		}else if(curr_item->view_mode == unvisible_name){
 80030a8:	69fb      	ldr	r3, [r7, #28]
 80030aa:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	2b03      	cmp	r3, #3
 80030b2:	d10b      	bne.n	80030cc <updateScreen+0x194>
			glcd_String (temp, curr_item->x_pos, curr_item->y_pos, value_fon);
 80030b4:	69fb      	ldr	r3, [r7, #28]
 80030b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80030ba:	b2d9      	uxtb	r1, r3
 80030bc:	69fb      	ldr	r3, [r7, #28]
 80030be:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80030c2:	b2da      	uxtb	r2, r3
 80030c4:	7ebb      	ldrb	r3, [r7, #26]
 80030c6:	6938      	ldr	r0, [r7, #16]
 80030c8:	f7fe fbb6 	bl	8001838 <glcd_String>
		}

	}while(curr_item != curr_window->firs_item_ptr->prew_item);
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	695a      	ldr	r2, [r3, #20]
 80030d2:	69fb      	ldr	r3, [r7, #28]
 80030d4:	429a      	cmp	r2, r3
 80030d6:	f47f af46 	bne.w	8002f66 <updateScreen+0x2e>

	return glcd_Show();
 80030da:	f7fe fa97 	bl	800160c <glcd_Show>
 80030de:	4603      	mov	r3, r0
}
 80030e0:	4618      	mov	r0, r3
 80030e2:	3724      	adds	r7, #36	; 0x24
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd90      	pop	{r4, r7, pc}
 80030e8:	200010fc 	.word	0x200010fc
 80030ec:	20001100 	.word	0x20001100
 80030f0:	20001104 	.word	0x20001104
 80030f4:	0800456c 	.word	0x0800456c
 80030f8:	200010f8 	.word	0x200010f8

080030fc <isSelectableItem>:

char isSelectableItem(volatile ITEM_TYPE * item){
 80030fc:	b480      	push	{r7}
 80030fe:	b083      	sub	sp, #12
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
		if(!item){
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d016      	beq.n	8003138 <isSelectableItem+0x3c>
		}else if(item->item_type == submenu){
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	791b      	ldrb	r3, [r3, #4]
 800310e:	b2db      	uxtb	r3, r3
 8003110:	2b01      	cmp	r3, #1
 8003112:	d101      	bne.n	8003118 <isSelectableItem+0x1c>
			return 1;
 8003114:	2301      	movs	r3, #1
 8003116:	e010      	b.n	800313a <isSelectableItem+0x3e>
		}else if(item->item_type == parameter){
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	791b      	ldrb	r3, [r3, #4]
 800311c:	b2db      	uxtb	r3, r3
 800311e:	2b00      	cmp	r3, #0
 8003120:	d10a      	bne.n	8003138 <isSelectableItem+0x3c>
			if(item->obj)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	2b00      	cmp	r3, #0
 8003128:	d006      	beq.n	8003138 <isSelectableItem+0x3c>
				if(item->obj->type == changeable)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	7c1b      	ldrb	r3, [r3, #16]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d101      	bne.n	8003138 <isSelectableItem+0x3c>
					return 1;
 8003134:	2301      	movs	r3, #1
 8003136:	e000      	b.n	800313a <isSelectableItem+0x3e>
		}
		return 0;
 8003138:	2300      	movs	r3, #0
}
 800313a:	4618      	mov	r0, r3
 800313c:	370c      	adds	r7, #12
 800313e:	46bd      	mov	sp, r7
 8003140:	bc80      	pop	{r7}
 8003142:	4770      	bx	lr

08003144 <findNextSelectableItem>:
volatile ITEM_TYPE * findNextSelectableItem(volatile ITEM_TYPE * item){
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
	volatile ITEM_TYPE * tmp_item = item->next_item;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	691b      	ldr	r3, [r3, #16]
 8003150:	60fb      	str	r3, [r7, #12]
	for(; tmp_item; tmp_item = tmp_item->next_item){
 8003152:	e00a      	b.n	800316a <findNextSelectableItem+0x26>
		if(isSelectableItem(tmp_item))
 8003154:	68f8      	ldr	r0, [r7, #12]
 8003156:	f7ff ffd1 	bl	80030fc <isSelectableItem>
 800315a:	4603      	mov	r3, r0
 800315c:	2b00      	cmp	r3, #0
 800315e:	d001      	beq.n	8003164 <findNextSelectableItem+0x20>
			return tmp_item;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	e006      	b.n	8003172 <findNextSelectableItem+0x2e>
	for(; tmp_item; tmp_item = tmp_item->next_item){
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	691b      	ldr	r3, [r3, #16]
 8003168:	60fb      	str	r3, [r7, #12]
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d1f1      	bne.n	8003154 <findNextSelectableItem+0x10>
	}
	return item;
 8003170:	687b      	ldr	r3, [r7, #4]
}
 8003172:	4618      	mov	r0, r3
 8003174:	3710      	adds	r7, #16
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}

0800317a <findPrewSelectableItem>:

volatile ITEM_TYPE * findPrewSelectableItem(volatile ITEM_TYPE * item){
 800317a:	b580      	push	{r7, lr}
 800317c:	b084      	sub	sp, #16
 800317e:	af00      	add	r7, sp, #0
 8003180:	6078      	str	r0, [r7, #4]
	volatile ITEM_TYPE * tmp_item = item->prew_item;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	695b      	ldr	r3, [r3, #20]
 8003186:	60fb      	str	r3, [r7, #12]
	for(; tmp_item; tmp_item = tmp_item->prew_item){
 8003188:	e00a      	b.n	80031a0 <findPrewSelectableItem+0x26>
		if(isSelectableItem(tmp_item))
 800318a:	68f8      	ldr	r0, [r7, #12]
 800318c:	f7ff ffb6 	bl	80030fc <isSelectableItem>
 8003190:	4603      	mov	r3, r0
 8003192:	2b00      	cmp	r3, #0
 8003194:	d001      	beq.n	800319a <findPrewSelectableItem+0x20>
			return tmp_item;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	e006      	b.n	80031a8 <findPrewSelectableItem+0x2e>
	for(; tmp_item; tmp_item = tmp_item->prew_item){
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	695b      	ldr	r3, [r3, #20]
 800319e:	60fb      	str	r3, [r7, #12]
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d1f1      	bne.n	800318a <findPrewSelectableItem+0x10>
	}
	
	return item;
 80031a6:	687b      	ldr	r3, [r7, #4]
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3710      	adds	r7, #16
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}

080031b0 <screenSM>:

void screenSM(SCREEN_COMMAND_TYPE cmd){
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	4603      	mov	r3, r0
 80031b8:	71fb      	strb	r3, [r7, #7]
	if(screen_state == SELECT_ITEM){
 80031ba:	4b56      	ldr	r3, [pc, #344]	; (8003314 <screenSM+0x164>)
 80031bc:	781b      	ldrb	r3, [r3, #0]
 80031be:	b2db      	uxtb	r3, r3
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d16a      	bne.n	800329a <screenSM+0xea>
		if(cmd == SCR_COMM_select){
 80031c4:	79fb      	ldrb	r3, [r7, #7]
 80031c6:	2b02      	cmp	r3, #2
 80031c8:	d12e      	bne.n	8003228 <screenSM+0x78>
			if(CURRENT_ITEM->item_type == parameter){
 80031ca:	4b53      	ldr	r3, [pc, #332]	; (8003318 <screenSM+0x168>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	791b      	ldrb	r3, [r3, #4]
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d10d      	bne.n	80031f2 <screenSM+0x42>
				if(CURRENT_ITEM->obj->type == changeable){
 80031d6:	4b50      	ldr	r3, [pc, #320]	; (8003318 <screenSM+0x168>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	7c1b      	ldrb	r3, [r3, #16]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d103      	bne.n	80031ea <screenSM+0x3a>
					screen_state = MODIFY_VALUE;
 80031e2:	4b4c      	ldr	r3, [pc, #304]	; (8003314 <screenSM+0x164>)
 80031e4:	2201      	movs	r2, #1
 80031e6:	701a      	strb	r2, [r3, #0]
 80031e8:	e050      	b.n	800328c <screenSM+0xdc>
				}else if(CURRENT_ITEM->obj->type == notchangeable){
 80031ea:	4b4b      	ldr	r3, [pc, #300]	; (8003318 <screenSM+0x168>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	689b      	ldr	r3, [r3, #8]
 80031f0:	e04c      	b.n	800328c <screenSM+0xdc>
				}
			}else if(CURRENT_ITEM->item_type == submenu){
 80031f2:	4b49      	ldr	r3, [pc, #292]	; (8003318 <screenSM+0x168>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	791b      	ldrb	r3, [r3, #4]
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d146      	bne.n	800328c <screenSM+0xdc>
				if(CURRENT_ITEM->child_window)
 80031fe:	4b46      	ldr	r3, [pc, #280]	; (8003318 <screenSM+0x168>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	69db      	ldr	r3, [r3, #28]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d041      	beq.n	800328c <screenSM+0xdc>
					if(CURRENT_ITEM->child_window->firs_item_ptr){
 8003208:	4b43      	ldr	r3, [pc, #268]	; (8003318 <screenSM+0x168>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	69db      	ldr	r3, [r3, #28]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d03b      	beq.n	800328c <screenSM+0xdc>
						CURRENT_ITEM = CURRENT_ITEM->child_window->selected_item_ptr;
 8003214:	4b40      	ldr	r3, [pc, #256]	; (8003318 <screenSM+0x168>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	69db      	ldr	r3, [r3, #28]
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	4a3e      	ldr	r2, [pc, #248]	; (8003318 <screenSM+0x168>)
 800321e:	6013      	str	r3, [r2, #0]
						screen_state = SELECT_ITEM;
 8003220:	4b3c      	ldr	r3, [pc, #240]	; (8003314 <screenSM+0x164>)
 8003222:	2200      	movs	r2, #0
 8003224:	701a      	strb	r2, [r3, #0]
 8003226:	e031      	b.n	800328c <screenSM+0xdc>
					}				
			}
		}else if(cmd == SCR_COMM_up){
 8003228:	79fb      	ldrb	r3, [r7, #7]
 800322a:	2b00      	cmp	r3, #0
 800322c:	d108      	bne.n	8003240 <screenSM+0x90>
			CURRENT_ITEM = findPrewSelectableItem(CURRENT_ITEM);
 800322e:	4b3a      	ldr	r3, [pc, #232]	; (8003318 <screenSM+0x168>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4618      	mov	r0, r3
 8003234:	f7ff ffa1 	bl	800317a <findPrewSelectableItem>
 8003238:	4602      	mov	r2, r0
 800323a:	4b37      	ldr	r3, [pc, #220]	; (8003318 <screenSM+0x168>)
 800323c:	601a      	str	r2, [r3, #0]
 800323e:	e025      	b.n	800328c <screenSM+0xdc>
		}else if(cmd == SCR_COMM_down){
 8003240:	79fb      	ldrb	r3, [r7, #7]
 8003242:	2b01      	cmp	r3, #1
 8003244:	d108      	bne.n	8003258 <screenSM+0xa8>
			CURRENT_ITEM = findNextSelectableItem(CURRENT_ITEM);
 8003246:	4b34      	ldr	r3, [pc, #208]	; (8003318 <screenSM+0x168>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4618      	mov	r0, r3
 800324c:	f7ff ff7a 	bl	8003144 <findNextSelectableItem>
 8003250:	4602      	mov	r2, r0
 8003252:	4b31      	ldr	r3, [pc, #196]	; (8003318 <screenSM+0x168>)
 8003254:	601a      	str	r2, [r3, #0]
 8003256:	e019      	b.n	800328c <screenSM+0xdc>
		}else if(cmd == SCR_COMM_back){
 8003258:	79fb      	ldrb	r3, [r7, #7]
 800325a:	2b03      	cmp	r3, #3
 800325c:	d116      	bne.n	800328c <screenSM+0xdc>
			if(CURRENT_ITEM->parent_window->parent_window){
 800325e:	4b2e      	ldr	r3, [pc, #184]	; (8003318 <screenSM+0x168>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	699b      	ldr	r3, [r3, #24]
 8003264:	68db      	ldr	r3, [r3, #12]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d010      	beq.n	800328c <screenSM+0xdc>
				if(CURRENT_ITEM->obj)
 800326a:	4b2b      	ldr	r3, [pc, #172]	; (8003318 <screenSM+0x168>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d004      	beq.n	800327e <screenSM+0xce>
					CURRENT_ITEM->obj->set();///////
 8003274:	4b28      	ldr	r3, [pc, #160]	; (8003318 <screenSM+0x168>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	689b      	ldr	r3, [r3, #8]
 800327a:	68db      	ldr	r3, [r3, #12]
 800327c:	4798      	blx	r3
				CURRENT_ITEM = CURRENT_ITEM->parent_window->parent_window->selected_item_ptr;
 800327e:	4b26      	ldr	r3, [pc, #152]	; (8003318 <screenSM+0x168>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	699b      	ldr	r3, [r3, #24]
 8003284:	68db      	ldr	r3, [r3, #12]
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	4a23      	ldr	r2, [pc, #140]	; (8003318 <screenSM+0x168>)
 800328a:	6013      	str	r3, [r2, #0]
			}
		}else if(cmd == SCR_COMM_defoult){
		}
		CURRENT_ITEM->parent_window->selected_item_ptr = CURRENT_ITEM;
 800328c:	4b22      	ldr	r3, [pc, #136]	; (8003318 <screenSM+0x168>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	699b      	ldr	r3, [r3, #24]
 8003292:	4a21      	ldr	r2, [pc, #132]	; (8003318 <screenSM+0x168>)
 8003294:	6812      	ldr	r2, [r2, #0]
 8003296:	609a      	str	r2, [r3, #8]
		}else if(cmd == SCR_COMM_back){
			screen_state = SELECT_ITEM;
		}else if(cmd == SCR_COMM_defoult){
		}
	}
}
 8003298:	e037      	b.n	800330a <screenSM+0x15a>
	}else if(screen_state == MODIFY_VALUE){
 800329a:	4b1e      	ldr	r3, [pc, #120]	; (8003314 <screenSM+0x164>)
 800329c:	781b      	ldrb	r3, [r3, #0]
 800329e:	b2db      	uxtb	r3, r3
 80032a0:	2b01      	cmp	r3, #1
 80032a2:	d132      	bne.n	800330a <screenSM+0x15a>
		if(cmd == SCR_COMM_select){
 80032a4:	79fb      	ldrb	r3, [r7, #7]
 80032a6:	2b02      	cmp	r3, #2
 80032a8:	d103      	bne.n	80032b2 <screenSM+0x102>
				screen_state = SELECT_ITEM;
 80032aa:	4b1a      	ldr	r3, [pc, #104]	; (8003314 <screenSM+0x164>)
 80032ac:	2200      	movs	r2, #0
 80032ae:	701a      	strb	r2, [r3, #0]
}
 80032b0:	e02b      	b.n	800330a <screenSM+0x15a>
		}else if(cmd == SCR_COMM_up){
 80032b2:	79fb      	ldrb	r3, [r7, #7]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d10f      	bne.n	80032d8 <screenSM+0x128>
			if(CURRENT_ITEM->item_type == parameter){
 80032b8:	4b17      	ldr	r3, [pc, #92]	; (8003318 <screenSM+0x168>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	791b      	ldrb	r3, [r3, #4]
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d105      	bne.n	80032d0 <screenSM+0x120>
				CURRENT_ITEM->obj->inc();
 80032c4:	4b14      	ldr	r3, [pc, #80]	; (8003318 <screenSM+0x168>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	4798      	blx	r3
}
 80032ce:	e01c      	b.n	800330a <screenSM+0x15a>
			}else if(CURRENT_ITEM->item_type == submenu){
 80032d0:	4b11      	ldr	r3, [pc, #68]	; (8003318 <screenSM+0x168>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	791b      	ldrb	r3, [r3, #4]
}
 80032d6:	e018      	b.n	800330a <screenSM+0x15a>
		}else if(cmd == SCR_COMM_down){
 80032d8:	79fb      	ldrb	r3, [r7, #7]
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d10f      	bne.n	80032fe <screenSM+0x14e>
			if(CURRENT_ITEM->item_type == parameter){
 80032de:	4b0e      	ldr	r3, [pc, #56]	; (8003318 <screenSM+0x168>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	791b      	ldrb	r3, [r3, #4]
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d105      	bne.n	80032f6 <screenSM+0x146>
				CURRENT_ITEM->obj->dec();
 80032ea:	4b0b      	ldr	r3, [pc, #44]	; (8003318 <screenSM+0x168>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4798      	blx	r3
}
 80032f4:	e009      	b.n	800330a <screenSM+0x15a>
			}else if(CURRENT_ITEM->item_type == submenu){
 80032f6:	4b08      	ldr	r3, [pc, #32]	; (8003318 <screenSM+0x168>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	791b      	ldrb	r3, [r3, #4]
}
 80032fc:	e005      	b.n	800330a <screenSM+0x15a>
		}else if(cmd == SCR_COMM_back){
 80032fe:	79fb      	ldrb	r3, [r7, #7]
 8003300:	2b03      	cmp	r3, #3
 8003302:	d102      	bne.n	800330a <screenSM+0x15a>
			screen_state = SELECT_ITEM;
 8003304:	4b03      	ldr	r3, [pc, #12]	; (8003314 <screenSM+0x164>)
 8003306:	2200      	movs	r2, #0
 8003308:	701a      	strb	r2, [r3, #0]
}
 800330a:	bf00      	nop
 800330c:	3708      	adds	r7, #8
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	200010f8 	.word	0x200010f8
 8003318:	20001104 	.word	0x20001104

0800331c <NVIC_SetPriority>:
{
 800331c:	b480      	push	{r7}
 800331e:	b083      	sub	sp, #12
 8003320:	af00      	add	r7, sp, #0
 8003322:	4603      	mov	r3, r0
 8003324:	6039      	str	r1, [r7, #0]
 8003326:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8003328:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800332c:	2b00      	cmp	r3, #0
 800332e:	da0b      	bge.n	8003348 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8003330:	490d      	ldr	r1, [pc, #52]	; (8003368 <NVIC_SetPriority+0x4c>)
 8003332:	79fb      	ldrb	r3, [r7, #7]
 8003334:	f003 030f 	and.w	r3, r3, #15
 8003338:	3b04      	subs	r3, #4
 800333a:	683a      	ldr	r2, [r7, #0]
 800333c:	b2d2      	uxtb	r2, r2
 800333e:	0112      	lsls	r2, r2, #4
 8003340:	b2d2      	uxtb	r2, r2
 8003342:	440b      	add	r3, r1
 8003344:	761a      	strb	r2, [r3, #24]
}
 8003346:	e009      	b.n	800335c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8003348:	4908      	ldr	r1, [pc, #32]	; (800336c <NVIC_SetPriority+0x50>)
 800334a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800334e:	683a      	ldr	r2, [r7, #0]
 8003350:	b2d2      	uxtb	r2, r2
 8003352:	0112      	lsls	r2, r2, #4
 8003354:	b2d2      	uxtb	r2, r2
 8003356:	440b      	add	r3, r1
 8003358:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800335c:	bf00      	nop
 800335e:	370c      	adds	r7, #12
 8003360:	46bd      	mov	sp, r7
 8003362:	bc80      	pop	{r7}
 8003364:	4770      	bx	lr
 8003366:	bf00      	nop
 8003368:	e000ed00 	.word	0xe000ed00
 800336c:	e000e100 	.word	0xe000e100

08003370 <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b082      	sub	sp, #8
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800337e:	d301      	bcc.n	8003384 <SysTick_Config+0x14>
 8003380:	2301      	movs	r3, #1
 8003382:	e011      	b.n	80033a8 <SysTick_Config+0x38>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8003384:	4a0a      	ldr	r2, [pc, #40]	; (80033b0 <SysTick_Config+0x40>)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800338c:	3b01      	subs	r3, #1
 800338e:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 8003390:	210f      	movs	r1, #15
 8003392:	f04f 30ff 	mov.w	r0, #4294967295
 8003396:	f7ff ffc1 	bl	800331c <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 800339a:	4b05      	ldr	r3, [pc, #20]	; (80033b0 <SysTick_Config+0x40>)
 800339c:	2200      	movs	r2, #0
 800339e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033a0:	4b03      	ldr	r3, [pc, #12]	; (80033b0 <SysTick_Config+0x40>)
 80033a2:	2207      	movs	r2, #7
 80033a4:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 80033a6:	2300      	movs	r3, #0
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	3708      	adds	r7, #8
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	e000e010 	.word	0xe000e010

080033b4 <userExperimentClick>:

volatile double tenzoconst_k = 2.0000;
volatile double tenzoconst_nom = 100.0;
volatile int32_t tenzo_zero_ofset = 95859;

void userExperimentClick(void){
 80033b4:	b490      	push	{r4, r7}
 80033b6:	af00      	add	r7, sp, #0
	if(experiment_state == 1){
 80033b8:	4b0b      	ldr	r3, [pc, #44]	; (80033e8 <userExperimentClick+0x34>)
 80033ba:	781b      	ldrb	r3, [r3, #0]
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	2b01      	cmp	r3, #1
 80033c0:	d103      	bne.n	80033ca <userExperimentClick+0x16>
		experiment_state = 0;
 80033c2:	4b09      	ldr	r3, [pc, #36]	; (80033e8 <userExperimentClick+0x34>)
 80033c4:	2200      	movs	r2, #0
 80033c6:	701a      	strb	r2, [r3, #0]
	}else{
		experiment_state = 1;
		max_value_in_experiment = 0;
	}
}
 80033c8:	e009      	b.n	80033de <userExperimentClick+0x2a>
		experiment_state = 1;
 80033ca:	4b07      	ldr	r3, [pc, #28]	; (80033e8 <userExperimentClick+0x34>)
 80033cc:	2201      	movs	r2, #1
 80033ce:	701a      	strb	r2, [r3, #0]
		max_value_in_experiment = 0;
 80033d0:	4a06      	ldr	r2, [pc, #24]	; (80033ec <userExperimentClick+0x38>)
 80033d2:	f04f 0300 	mov.w	r3, #0
 80033d6:	f04f 0400 	mov.w	r4, #0
 80033da:	e882 0018 	stmia.w	r2, {r3, r4}
}
 80033de:	bf00      	nop
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bc90      	pop	{r4, r7}
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	20000cc0 	.word	0x20000cc0
 80033ec:	20000cb0 	.word	0x20000cb0

080033f0 <maintaskWork>:

void maintaskWork(void){
 80033f0:	b5b0      	push	{r4, r5, r7, lr}
 80033f2:	b0a8      	sub	sp, #160	; 0xa0
 80033f4:	af00      	add	r7, sp, #0
	if (isReceived()){
 80033f6:	f7fe fbb7 	bl	8001b68 <isReceived>
 80033fa:	4603      	mov	r3, r0
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	f000 8116 	beq.w	800362e <maintaskWork+0x23e>


		double k = tenzoconst_k;
 8003402:	4b8f      	ldr	r3, [pc, #572]	; (8003640 <maintaskWork+0x250>)
 8003404:	cb18      	ldmia	r3, {r3, r4}
 8003406:	e9c7 3426 	strd	r3, r4, [r7, #152]	; 0x98
		double f = tenzoconst_nom;
 800340a:	4b8e      	ldr	r3, [pc, #568]	; (8003644 <maintaskWork+0x254>)
 800340c:	cb18      	ldmia	r3, {r3, r4}
 800340e:	e9c7 3424 	strd	r3, r4, [r7, #144]	; 0x90
		uint32_t set_point = 1.0;
 8003412:	2301      	movs	r3, #1
 8003414:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c

		double n = (((double)RECEIVE_DATA[3]-tenzo_zero_ofset)/0xffffff)*1000.0;
 8003418:	4b8b      	ldr	r3, [pc, #556]	; (8003648 <maintaskWork+0x258>)
 800341a:	68db      	ldr	r3, [r3, #12]
 800341c:	4618      	mov	r0, r3
 800341e:	f7fc fff1 	bl	8000404 <__aeabi_i2d>
 8003422:	4604      	mov	r4, r0
 8003424:	460d      	mov	r5, r1
 8003426:	4b89      	ldr	r3, [pc, #548]	; (800364c <maintaskWork+0x25c>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4618      	mov	r0, r3
 800342c:	f7fc ffea 	bl	8000404 <__aeabi_i2d>
 8003430:	4602      	mov	r2, r0
 8003432:	460b      	mov	r3, r1
 8003434:	4620      	mov	r0, r4
 8003436:	4629      	mov	r1, r5
 8003438:	f7fc fe96 	bl	8000168 <__aeabi_dsub>
 800343c:	4603      	mov	r3, r0
 800343e:	460c      	mov	r4, r1
 8003440:	4618      	mov	r0, r3
 8003442:	4621      	mov	r1, r4
 8003444:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8003448:	4b81      	ldr	r3, [pc, #516]	; (8003650 <maintaskWork+0x260>)
 800344a:	f7fd f96b 	bl	8000724 <__aeabi_ddiv>
 800344e:	4603      	mov	r3, r0
 8003450:	460c      	mov	r4, r1
 8003452:	4618      	mov	r0, r3
 8003454:	4621      	mov	r1, r4
 8003456:	f04f 0200 	mov.w	r2, #0
 800345a:	4b7e      	ldr	r3, [pc, #504]	; (8003654 <maintaskWork+0x264>)
 800345c:	f7fd f838 	bl	80004d0 <__aeabi_dmul>
 8003460:	4603      	mov	r3, r0
 8003462:	460c      	mov	r4, r1
 8003464:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80
		n /= 128.0;
 8003468:	f04f 0200 	mov.w	r2, #0
 800346c:	4b7a      	ldr	r3, [pc, #488]	; (8003658 <maintaskWork+0x268>)
 800346e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003472:	f7fd f957 	bl	8000724 <__aeabi_ddiv>
 8003476:	4603      	mov	r3, r0
 8003478:	460c      	mov	r4, r1
 800347a:	e9c7 3420 	strd	r3, r4, [r7, #128]	; 0x80

		current_value = (n*f/k);
 800347e:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8003482:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003486:	f7fd f823 	bl	80004d0 <__aeabi_dmul>
 800348a:	4603      	mov	r3, r0
 800348c:	460c      	mov	r4, r1
 800348e:	4618      	mov	r0, r3
 8003490:	4621      	mov	r1, r4
 8003492:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8003496:	f7fd f945 	bl	8000724 <__aeabi_ddiv>
 800349a:	4603      	mov	r3, r0
 800349c:	460c      	mov	r4, r1
 800349e:	4a6f      	ldr	r2, [pc, #444]	; (800365c <maintaskWork+0x26c>)
 80034a0:	e882 0018 	stmia.w	r2, {r3, r4}
//		current_value = 4.9348 * current_value + 32.651;

		if(experiment_state == 1){
 80034a4:	4b6e      	ldr	r3, [pc, #440]	; (8003660 <maintaskWork+0x270>)
 80034a6:	781b      	ldrb	r3, [r3, #0]
 80034a8:	b2db      	uxtb	r3, r3
 80034aa:	2b01      	cmp	r3, #1
 80034ac:	f040 80bf 	bne.w	800362e <maintaskWork+0x23e>

			char usart_send_str[128];
			if (current_value>0)
 80034b0:	4b6a      	ldr	r3, [pc, #424]	; (800365c <maintaskWork+0x26c>)
 80034b2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80034b6:	f04f 0200 	mov.w	r2, #0
 80034ba:	f04f 0300 	mov.w	r3, #0
 80034be:	f7fd fa97 	bl	80009f0 <__aeabi_dcmpgt>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d033      	beq.n	8003530 <maintaskWork+0x140>
				sprintf(usart_send_str, "current value: %2d.%02d\r\n", (int)(100*current_value)/100, (int)((int)(100*current_value))%100);
 80034c8:	4b64      	ldr	r3, [pc, #400]	; (800365c <maintaskWork+0x26c>)
 80034ca:	e9d3 0100 	ldrd	r0, r1, [r3]
 80034ce:	f04f 0200 	mov.w	r2, #0
 80034d2:	4b64      	ldr	r3, [pc, #400]	; (8003664 <maintaskWork+0x274>)
 80034d4:	f7fc fffc 	bl	80004d0 <__aeabi_dmul>
 80034d8:	4603      	mov	r3, r0
 80034da:	460c      	mov	r4, r1
 80034dc:	4618      	mov	r0, r3
 80034de:	4621      	mov	r1, r4
 80034e0:	f7fd fa90 	bl	8000a04 <__aeabi_d2iz>
 80034e4:	4603      	mov	r3, r0
 80034e6:	4a60      	ldr	r2, [pc, #384]	; (8003668 <maintaskWork+0x278>)
 80034e8:	fb82 1203 	smull	r1, r2, r2, r3
 80034ec:	1152      	asrs	r2, r2, #5
 80034ee:	17db      	asrs	r3, r3, #31
 80034f0:	1ad4      	subs	r4, r2, r3
 80034f2:	4b5a      	ldr	r3, [pc, #360]	; (800365c <maintaskWork+0x26c>)
 80034f4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80034f8:	f04f 0200 	mov.w	r2, #0
 80034fc:	4b59      	ldr	r3, [pc, #356]	; (8003664 <maintaskWork+0x274>)
 80034fe:	f7fc ffe7 	bl	80004d0 <__aeabi_dmul>
 8003502:	4602      	mov	r2, r0
 8003504:	460b      	mov	r3, r1
 8003506:	4610      	mov	r0, r2
 8003508:	4619      	mov	r1, r3
 800350a:	f7fd fa7b 	bl	8000a04 <__aeabi_d2iz>
 800350e:	4602      	mov	r2, r0
 8003510:	4b55      	ldr	r3, [pc, #340]	; (8003668 <maintaskWork+0x278>)
 8003512:	fb83 1302 	smull	r1, r3, r3, r2
 8003516:	1159      	asrs	r1, r3, #5
 8003518:	17d3      	asrs	r3, r2, #31
 800351a:	1acb      	subs	r3, r1, r3
 800351c:	2164      	movs	r1, #100	; 0x64
 800351e:	fb01 f303 	mul.w	r3, r1, r3
 8003522:	1ad3      	subs	r3, r2, r3
 8003524:	4638      	mov	r0, r7
 8003526:	4622      	mov	r2, r4
 8003528:	4950      	ldr	r1, [pc, #320]	; (800366c <maintaskWork+0x27c>)
 800352a:	f000 fb81 	bl	8003c30 <siprintf>
 800352e:	e039      	b.n	80035a4 <maintaskWork+0x1b4>
			else
				sprintf(usart_send_str, "current value:-%2d.%02d\r\n", abs((int)(100*current_value)/100), abs((int)((int)(100*current_value))%100));
 8003530:	4b4a      	ldr	r3, [pc, #296]	; (800365c <maintaskWork+0x26c>)
 8003532:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003536:	f04f 0200 	mov.w	r2, #0
 800353a:	4b4a      	ldr	r3, [pc, #296]	; (8003664 <maintaskWork+0x274>)
 800353c:	f7fc ffc8 	bl	80004d0 <__aeabi_dmul>
 8003540:	4603      	mov	r3, r0
 8003542:	460c      	mov	r4, r1
 8003544:	4618      	mov	r0, r3
 8003546:	4621      	mov	r1, r4
 8003548:	f7fd fa5c 	bl	8000a04 <__aeabi_d2iz>
 800354c:	4603      	mov	r3, r0
 800354e:	4a46      	ldr	r2, [pc, #280]	; (8003668 <maintaskWork+0x278>)
 8003550:	fb82 1203 	smull	r1, r2, r2, r3
 8003554:	1152      	asrs	r2, r2, #5
 8003556:	17db      	asrs	r3, r3, #31
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	ea83 74e3 	eor.w	r4, r3, r3, asr #31
 800355e:	eba4 74e3 	sub.w	r4, r4, r3, asr #31
 8003562:	4b3e      	ldr	r3, [pc, #248]	; (800365c <maintaskWork+0x26c>)
 8003564:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003568:	f04f 0200 	mov.w	r2, #0
 800356c:	4b3d      	ldr	r3, [pc, #244]	; (8003664 <maintaskWork+0x274>)
 800356e:	f7fc ffaf 	bl	80004d0 <__aeabi_dmul>
 8003572:	4602      	mov	r2, r0
 8003574:	460b      	mov	r3, r1
 8003576:	4610      	mov	r0, r2
 8003578:	4619      	mov	r1, r3
 800357a:	f7fd fa43 	bl	8000a04 <__aeabi_d2iz>
 800357e:	4602      	mov	r2, r0
 8003580:	4b39      	ldr	r3, [pc, #228]	; (8003668 <maintaskWork+0x278>)
 8003582:	fb83 1302 	smull	r1, r3, r3, r2
 8003586:	1159      	asrs	r1, r3, #5
 8003588:	17d3      	asrs	r3, r2, #31
 800358a:	1acb      	subs	r3, r1, r3
 800358c:	2164      	movs	r1, #100	; 0x64
 800358e:	fb01 f303 	mul.w	r3, r1, r3
 8003592:	1ad3      	subs	r3, r2, r3
 8003594:	2b00      	cmp	r3, #0
 8003596:	bfb8      	it	lt
 8003598:	425b      	neglt	r3, r3
 800359a:	4638      	mov	r0, r7
 800359c:	4622      	mov	r2, r4
 800359e:	4934      	ldr	r1, [pc, #208]	; (8003670 <maintaskWork+0x280>)
 80035a0:	f000 fb46 	bl	8003c30 <siprintf>

			sendStringByUSART(usart_send_str);
 80035a4:	463b      	mov	r3, r7
 80035a6:	4618      	mov	r0, r3
 80035a8:	f000 faf2 	bl	8003b90 <sendStringByUSART>

			if(current_value > max_value_in_experiment){
 80035ac:	4b2b      	ldr	r3, [pc, #172]	; (800365c <maintaskWork+0x26c>)
 80035ae:	e9d3 0100 	ldrd	r0, r1, [r3]
 80035b2:	4b30      	ldr	r3, [pc, #192]	; (8003674 <maintaskWork+0x284>)
 80035b4:	cb18      	ldmia	r3, {r3, r4}
 80035b6:	461a      	mov	r2, r3
 80035b8:	4623      	mov	r3, r4
 80035ba:	f7fd fa19 	bl	80009f0 <__aeabi_dcmpgt>
 80035be:	4603      	mov	r3, r0
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d016      	beq.n	80035f2 <maintaskWork+0x202>
				max_value_in_experiment = current_value;
 80035c4:	4b25      	ldr	r3, [pc, #148]	; (800365c <maintaskWork+0x26c>)
 80035c6:	cb18      	ldmia	r3, {r3, r4}
 80035c8:	4a2a      	ldr	r2, [pc, #168]	; (8003674 <maintaskWork+0x284>)
 80035ca:	e882 0018 	stmia.w	r2, {r3, r4}
				set_point = max_value_in_experiment * 0.7; // 70%
 80035ce:	4b29      	ldr	r3, [pc, #164]	; (8003674 <maintaskWork+0x284>)
 80035d0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80035d4:	a318      	add	r3, pc, #96	; (adr r3, 8003638 <maintaskWork+0x248>)
 80035d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035da:	f7fc ff79 	bl	80004d0 <__aeabi_dmul>
 80035de:	4603      	mov	r3, r0
 80035e0:	460c      	mov	r4, r1
 80035e2:	4618      	mov	r0, r3
 80035e4:	4621      	mov	r1, r4
 80035e6:	f7fd fa35 	bl	8000a54 <__aeabi_d2uiz>
 80035ea:	4603      	mov	r3, r0
 80035ec:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
			}else if(max_value_in_experiment - current_value > set_point){
				experiment_state = 0;
			}
		}
	}
}
 80035f0:	e01d      	b.n	800362e <maintaskWork+0x23e>
			}else if(max_value_in_experiment - current_value > set_point){
 80035f2:	4b20      	ldr	r3, [pc, #128]	; (8003674 <maintaskWork+0x284>)
 80035f4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80035f8:	4b18      	ldr	r3, [pc, #96]	; (800365c <maintaskWork+0x26c>)
 80035fa:	cb18      	ldmia	r3, {r3, r4}
 80035fc:	461a      	mov	r2, r3
 80035fe:	4623      	mov	r3, r4
 8003600:	f7fc fdb2 	bl	8000168 <__aeabi_dsub>
 8003604:	4603      	mov	r3, r0
 8003606:	460c      	mov	r4, r1
 8003608:	4625      	mov	r5, r4
 800360a:	461c      	mov	r4, r3
 800360c:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 8003610:	f7fc fee8 	bl	80003e4 <__aeabi_ui2d>
 8003614:	4602      	mov	r2, r0
 8003616:	460b      	mov	r3, r1
 8003618:	4620      	mov	r0, r4
 800361a:	4629      	mov	r1, r5
 800361c:	f7fd f9e8 	bl	80009f0 <__aeabi_dcmpgt>
 8003620:	4603      	mov	r3, r0
 8003622:	2b00      	cmp	r3, #0
 8003624:	d100      	bne.n	8003628 <maintaskWork+0x238>
}
 8003626:	e002      	b.n	800362e <maintaskWork+0x23e>
				experiment_state = 0;
 8003628:	4b0d      	ldr	r3, [pc, #52]	; (8003660 <maintaskWork+0x270>)
 800362a:	2200      	movs	r2, #0
 800362c:	701a      	strb	r2, [r3, #0]
}
 800362e:	bf00      	nop
 8003630:	37a0      	adds	r7, #160	; 0xa0
 8003632:	46bd      	mov	sp, r7
 8003634:	bdb0      	pop	{r4, r5, r7, pc}
 8003636:	bf00      	nop
 8003638:	66666666 	.word	0x66666666
 800363c:	3fe66666 	.word	0x3fe66666
 8003640:	20000018 	.word	0x20000018
 8003644:	20000020 	.word	0x20000020
 8003648:	200000c4 	.word	0x200000c4
 800364c:	20000028 	.word	0x20000028
 8003650:	416fffff 	.word	0x416fffff
 8003654:	408f4000 	.word	0x408f4000
 8003658:	40600000 	.word	0x40600000
 800365c:	20000cb8 	.word	0x20000cb8
 8003660:	20000cc0 	.word	0x20000cc0
 8003664:	40590000 	.word	0x40590000
 8003668:	51eb851f 	.word	0x51eb851f
 800366c:	08004570 	.word	0x08004570
 8003670:	0800458c 	.word	0x0800458c
 8003674:	20000cb0 	.word	0x20000cb0

08003678 <main>:

int main(void){
 8003678:	b580      	push	{r7, lr}
 800367a:	b082      	sub	sp, #8
 800367c:	af00      	add	r7, sp, #0

   	RCC_HCLKConfig( RCC_SYSCLK_Div2);
 800367e:	2080      	movs	r0, #128	; 0x80
 8003680:	f7fd fb98 	bl	8000db4 <RCC_HCLKConfig>
	RCC_PCLK2Config(RCC_HCLK_Div1);
 8003684:	2000      	movs	r0, #0
 8003686:	f7fd fbcd 	bl	8000e24 <RCC_PCLK2Config>
	RCC_PCLK1Config(RCC_HCLK_Div1);
 800368a:	2000      	movs	r0, #0
 800368c:	f7fd fbae 	bl	8000dec <RCC_PCLK1Config>

	SystemCoreClockUpdate();
 8003690:	f000 f930 	bl	80038f4 <SystemCoreClockUpdate>
	SysTick_Config(SystemCoreClock / 1000);
 8003694:	4b18      	ldr	r3, [pc, #96]	; (80036f8 <main+0x80>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a18      	ldr	r2, [pc, #96]	; (80036fc <main+0x84>)
 800369a:	fba2 2303 	umull	r2, r3, r2, r3
 800369e:	099b      	lsrs	r3, r3, #6
 80036a0:	4618      	mov	r0, r3
 80036a2:	f7ff fe65 	bl	8003370 <SysTick_Config>


	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 80036a6:	2101      	movs	r1, #1
 80036a8:	2004      	movs	r0, #4
 80036aa:	f7fd fca5 	bl	8000ff8 <RCC_APB2PeriphClockCmd>



	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_4 | GPIO_Pin_2;
 80036ae:	4b14      	ldr	r3, [pc, #80]	; (8003700 <main+0x88>)
 80036b0:	2214      	movs	r2, #20
 80036b2:	801a      	strh	r2, [r3, #0]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80036b4:	4b12      	ldr	r3, [pc, #72]	; (8003700 <main+0x88>)
 80036b6:	2203      	movs	r2, #3
 80036b8:	709a      	strb	r2, [r3, #2]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80036ba:	4b11      	ldr	r3, [pc, #68]	; (8003700 <main+0x88>)
 80036bc:	2210      	movs	r2, #16
 80036be:	70da      	strb	r2, [r3, #3]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80036c0:	490f      	ldr	r1, [pc, #60]	; (8003700 <main+0x88>)
 80036c2:	4810      	ldr	r0, [pc, #64]	; (8003704 <main+0x8c>)
 80036c4:	f7fd fa84 	bl	8000bd0 <GPIO_Init>




	initUsart();
 80036c8:	f000 fa06 	bl	8003ad8 <initUsart>



	GLCD_Init();
 80036cc:	f7fd ff65 	bl	800159a <GLCD_Init>
	menuInit();
 80036d0:	f7ff f974 	bl	80029bc <menuInit>

	screenSM(SCR_COMM_down);
 80036d4:	2001      	movs	r0, #1
 80036d6:	f7ff fd6b 	bl	80031b0 <screenSM>
	initKeyboard();
 80036da:	f7fe fad7 	bl	8001c8c <initKeyboard>

	usart3_init_keyboard();
 80036de:	f7fe fd09 	bl	80020f4 <usart3_init_keyboard>

	initHX711drv();
 80036e2:	f7fe fa65 	bl	8001bb0 <initHX711drv>

	uint16_t i = 0;
 80036e6:	2300      	movs	r3, #0
 80036e8:	80fb      	strh	r3, [r7, #6]
	while (1){
		updateScreen();
 80036ea:	f7ff fc25 	bl	8002f38 <updateScreen>
		i++;
 80036ee:	88fb      	ldrh	r3, [r7, #6]
 80036f0:	3301      	adds	r3, #1
 80036f2:	80fb      	strh	r3, [r7, #6]
		updateScreen();
 80036f4:	e7f9      	b.n	80036ea <main+0x72>
 80036f6:	bf00      	nop
 80036f8:	2000002c 	.word	0x2000002c
 80036fc:	10624dd3 	.word	0x10624dd3
 8003700:	20001108 	.word	0x20001108
 8003704:	40010800 	.word	0x40010800

08003708 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003708:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003740 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800370c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800370e:	e003      	b.n	8003718 <LoopCopyDataInit>

08003710 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003710:	4b0c      	ldr	r3, [pc, #48]	; (8003744 <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 8003712:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003714:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003716:	3104      	adds	r1, #4

08003718 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003718:	480b      	ldr	r0, [pc, #44]	; (8003748 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 800371a:	4b0c      	ldr	r3, [pc, #48]	; (800374c <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 800371c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800371e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003720:	d3f6      	bcc.n	8003710 <CopyDataInit>
	ldr	r2, =_sbss
 8003722:	4a0b      	ldr	r2, [pc, #44]	; (8003750 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 8003724:	e002      	b.n	800372c <LoopFillZerobss>

08003726 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003726:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003728:	f842 3b04 	str.w	r3, [r2], #4

0800372c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800372c:	4b09      	ldr	r3, [pc, #36]	; (8003754 <LoopFillZerobss+0x28>)
	cmp	r2, r3
 800372e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003730:	d3f9      	bcc.n	8003726 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003732:	f000 f8ab 	bl	800388c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003736:	f000 fa57 	bl	8003be8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800373a:	f7ff ff9d 	bl	8003678 <main>
	bx	lr
 800373e:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003740:	20005000 	.word	0x20005000
	ldr	r3, =_sidata
 8003744:	08004de4 	.word	0x08004de4
	ldr	r0, =_sdata
 8003748:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800374c:	200000a4 	.word	0x200000a4
	ldr	r2, =_sbss
 8003750:	200000a8 	.word	0x200000a8
	ldr	r3, = _ebss
 8003754:	20001260 	.word	0x20001260

08003758 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003758:	e7fe      	b.n	8003758 <ADC1_2_IRQHandler>

0800375a <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 800375a:	b480      	push	{r7}
 800375c:	af00      	add	r7, sp, #0
}
 800375e:	bf00      	nop
 8003760:	46bd      	mov	sp, r7
 8003762:	bc80      	pop	{r7}
 8003764:	4770      	bx	lr

08003766 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8003766:	b480      	push	{r7}
 8003768:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 800376a:	e7fe      	b.n	800376a <HardFault_Handler+0x4>

0800376c <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 800376c:	b480      	push	{r7}
 800376e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8003770:	e7fe      	b.n	8003770 <MemManage_Handler+0x4>

08003772 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8003772:	b480      	push	{r7}
 8003774:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8003776:	e7fe      	b.n	8003776 <BusFault_Handler+0x4>

08003778 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8003778:	b480      	push	{r7}
 800377a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 800377c:	e7fe      	b.n	800377c <UsageFault_Handler+0x4>

0800377e <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800377e:	b480      	push	{r7}
 8003780:	af00      	add	r7, sp, #0
}
 8003782:	bf00      	nop
 8003784:	46bd      	mov	sp, r7
 8003786:	bc80      	pop	{r7}
 8003788:	4770      	bx	lr

0800378a <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 800378a:	b480      	push	{r7}
 800378c:	af00      	add	r7, sp, #0
}
 800378e:	bf00      	nop
 8003790:	46bd      	mov	sp, r7
 8003792:	bc80      	pop	{r7}
 8003794:	4770      	bx	lr

08003796 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8003796:	b480      	push	{r7}
 8003798:	af00      	add	r7, sp, #0
}
 800379a:	bf00      	nop
 800379c:	46bd      	mov	sp, r7
 800379e:	bc80      	pop	{r7}
 80037a0:	4770      	bx	lr
	...

080037a4 <SysTick_Handler>:
  * @param  None
  * @retval None
  */
void maintaskWork(void);//in main.c
void SysTick_Handler(void)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	af00      	add	r7, sp, #0
	volatile static uint8_t trig = 0;
	trig = !trig;
 80037a8:	4b1c      	ldr	r3, [pc, #112]	; (800381c <SysTick_Handler+0x78>)
 80037aa:	781b      	ldrb	r3, [r3, #0]
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	bf0c      	ite	eq
 80037b2:	2301      	moveq	r3, #1
 80037b4:	2300      	movne	r3, #0
 80037b6:	b2db      	uxtb	r3, r3
 80037b8:	461a      	mov	r2, r3
 80037ba:	4b18      	ldr	r3, [pc, #96]	; (800381c <SysTick_Handler+0x78>)
 80037bc:	701a      	strb	r2, [r3, #0]
	if (trig != 0){
 80037be:	4b17      	ldr	r3, [pc, #92]	; (800381c <SysTick_Handler+0x78>)
 80037c0:	781b      	ldrb	r3, [r3, #0]
 80037c2:	b2db      	uxtb	r3, r3
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d004      	beq.n	80037d2 <SysTick_Handler+0x2e>
		GPIO_SetBits(GPIOA, GPIO_Pin_2);
 80037c8:	2104      	movs	r1, #4
 80037ca:	4815      	ldr	r0, [pc, #84]	; (8003820 <SysTick_Handler+0x7c>)
 80037cc:	f7fd fad5 	bl	8000d7a <GPIO_SetBits>
 80037d0:	e003      	b.n	80037da <SysTick_Handler+0x36>
	}else{
		GPIO_ResetBits(GPIOA, GPIO_Pin_2);
 80037d2:	2104      	movs	r1, #4
 80037d4:	4812      	ldr	r0, [pc, #72]	; (8003820 <SysTick_Handler+0x7c>)
 80037d6:	f7fd fade 	bl	8000d96 <GPIO_ResetBits>
	}

	screenWork();
 80037da:	f7ff fb83 	bl	8002ee4 <screenWork>
	keyboadrWork();
 80037de:	f7fe fbe7 	bl	8001fb0 <keyboadrWork>

	maintaskWork();
 80037e2:	f7ff fe05 	bl	80033f0 <maintaskWork>

	trig = !trig;
 80037e6:	4b0d      	ldr	r3, [pc, #52]	; (800381c <SysTick_Handler+0x78>)
 80037e8:	781b      	ldrb	r3, [r3, #0]
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	bf0c      	ite	eq
 80037f0:	2301      	moveq	r3, #1
 80037f2:	2300      	movne	r3, #0
 80037f4:	b2db      	uxtb	r3, r3
 80037f6:	461a      	mov	r2, r3
 80037f8:	4b08      	ldr	r3, [pc, #32]	; (800381c <SysTick_Handler+0x78>)
 80037fa:	701a      	strb	r2, [r3, #0]
	if (trig != 0){
 80037fc:	4b07      	ldr	r3, [pc, #28]	; (800381c <SysTick_Handler+0x78>)
 80037fe:	781b      	ldrb	r3, [r3, #0]
 8003800:	b2db      	uxtb	r3, r3
 8003802:	2b00      	cmp	r3, #0
 8003804:	d004      	beq.n	8003810 <SysTick_Handler+0x6c>
		GPIO_SetBits(GPIOA, GPIO_Pin_2);
 8003806:	2104      	movs	r1, #4
 8003808:	4805      	ldr	r0, [pc, #20]	; (8003820 <SysTick_Handler+0x7c>)
 800380a:	f7fd fab6 	bl	8000d7a <GPIO_SetBits>
	}else{
		GPIO_ResetBits(GPIOA, GPIO_Pin_2);
	}
}
 800380e:	e003      	b.n	8003818 <SysTick_Handler+0x74>
		GPIO_ResetBits(GPIOA, GPIO_Pin_2);
 8003810:	2104      	movs	r1, #4
 8003812:	4803      	ldr	r0, [pc, #12]	; (8003820 <SysTick_Handler+0x7c>)
 8003814:	f7fd fabf 	bl	8000d96 <GPIO_ResetBits>
}
 8003818:	bf00      	nop
 800381a:	bd80      	pop	{r7, pc}
 800381c:	20000cc1 	.word	0x20000cc1
 8003820:	40010800 	.word	0x40010800

08003824 <USART3_IRQHandler>:

/**
  * @}
  */ 
void USART3_IRQHandler(void) //      
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b082      	sub	sp, #8
 8003828:	af00      	add	r7, sp, #0

	if (USART3->SR & USART_SR_RXNE ){ //    
 800382a:	4b14      	ldr	r3, [pc, #80]	; (800387c <USART3_IRQHandler+0x58>)
 800382c:	881b      	ldrh	r3, [r3, #0]
 800382e:	b29b      	uxth	r3, r3
 8003830:	f003 0320 	and.w	r3, r3, #32
 8003834:	2b00      	cmp	r3, #0
 8003836:	d00e      	beq.n	8003856 <USART3_IRQHandler+0x32>
		uint8_t val = USART3->DR;
 8003838:	4b10      	ldr	r3, [pc, #64]	; (800387c <USART3_IRQHandler+0x58>)
 800383a:	889b      	ldrh	r3, [r3, #4]
 800383c:	b29b      	uxth	r3, r3
 800383e:	71fb      	strb	r3, [r7, #7]
		keyscan_work(USART3->DR);
 8003840:	4b0e      	ldr	r3, [pc, #56]	; (800387c <USART3_IRQHandler+0x58>)
 8003842:	889b      	ldrh	r3, [r3, #4]
 8003844:	b29b      	uxth	r3, r3
 8003846:	b2db      	uxtb	r3, r3
 8003848:	4618      	mov	r0, r3
 800384a:	f7fe fc9f 	bl	800218c <keyscan_work>
		USART3->DR = val;
 800384e:	4b0b      	ldr	r3, [pc, #44]	; (800387c <USART3_IRQHandler+0x58>)
 8003850:	79fa      	ldrb	r2, [r7, #7]
 8003852:	b292      	uxth	r2, r2
 8003854:	809a      	strh	r2, [r3, #4]
	}
	if (USART3->SR & USART_SR_TC){ //    (transmit complite)
 8003856:	4b09      	ldr	r3, [pc, #36]	; (800387c <USART3_IRQHandler+0x58>)
 8003858:	881b      	ldrh	r3, [r3, #0]
 800385a:	b29b      	uxth	r3, r3
 800385c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003860:	2b00      	cmp	r3, #0
 8003862:	d007      	beq.n	8003874 <USART3_IRQHandler+0x50>
//		sendNextByte();
		USART3->SR &= ~USART_SR_TC;
 8003864:	4a05      	ldr	r2, [pc, #20]	; (800387c <USART3_IRQHandler+0x58>)
 8003866:	4b05      	ldr	r3, [pc, #20]	; (800387c <USART3_IRQHandler+0x58>)
 8003868:	881b      	ldrh	r3, [r3, #0]
 800386a:	b29b      	uxth	r3, r3
 800386c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003870:	b29b      	uxth	r3, r3
 8003872:	8013      	strh	r3, [r2, #0]
	}
}
 8003874:	bf00      	nop
 8003876:	3708      	adds	r7, #8
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}
 800387c:	40004800 	.word	0x40004800

08003880 <DMA1_Channel3_IRQHandler>:

void DMA1_Channel3_IRQHandler(void)
{
 8003880:	b480      	push	{r7}
 8003882:	af00      	add	r7, sp, #0
//	GPIO_ResetBits(GPIOA, GPIO_Pin_4);
}
 8003884:	bf00      	nop
 8003886:	46bd      	mov	sp, r7
 8003888:	bc80      	pop	{r7}
 800388a:	4770      	bx	lr

0800388c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003890:	4a15      	ldr	r2, [pc, #84]	; (80038e8 <SystemInit+0x5c>)
 8003892:	4b15      	ldr	r3, [pc, #84]	; (80038e8 <SystemInit+0x5c>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f043 0301 	orr.w	r3, r3, #1
 800389a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 800389c:	4912      	ldr	r1, [pc, #72]	; (80038e8 <SystemInit+0x5c>)
 800389e:	4b12      	ldr	r3, [pc, #72]	; (80038e8 <SystemInit+0x5c>)
 80038a0:	685a      	ldr	r2, [r3, #4]
 80038a2:	4b12      	ldr	r3, [pc, #72]	; (80038ec <SystemInit+0x60>)
 80038a4:	4013      	ands	r3, r2
 80038a6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80038a8:	4a0f      	ldr	r2, [pc, #60]	; (80038e8 <SystemInit+0x5c>)
 80038aa:	4b0f      	ldr	r3, [pc, #60]	; (80038e8 <SystemInit+0x5c>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80038b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038b6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80038b8:	4a0b      	ldr	r2, [pc, #44]	; (80038e8 <SystemInit+0x5c>)
 80038ba:	4b0b      	ldr	r3, [pc, #44]	; (80038e8 <SystemInit+0x5c>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80038c2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80038c4:	4a08      	ldr	r2, [pc, #32]	; (80038e8 <SystemInit+0x5c>)
 80038c6:	4b08      	ldr	r3, [pc, #32]	; (80038e8 <SystemInit+0x5c>)
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80038ce:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80038d0:	4b05      	ldr	r3, [pc, #20]	; (80038e8 <SystemInit+0x5c>)
 80038d2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80038d6:	609a      	str	r2, [r3, #8]
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 80038d8:	f000 f878 	bl	80039cc <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80038dc:	4b04      	ldr	r3, [pc, #16]	; (80038f0 <SystemInit+0x64>)
 80038de:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80038e2:	609a      	str	r2, [r3, #8]
#endif 
}
 80038e4:	bf00      	nop
 80038e6:	bd80      	pop	{r7, pc}
 80038e8:	40021000 	.word	0x40021000
 80038ec:	f8ff0000 	.word	0xf8ff0000
 80038f0:	e000ed00 	.word	0xe000ed00

080038f4 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b085      	sub	sp, #20
 80038f8:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 80038fa:	2300      	movs	r3, #0
 80038fc:	60fb      	str	r3, [r7, #12]
 80038fe:	2300      	movs	r3, #0
 8003900:	60bb      	str	r3, [r7, #8]
 8003902:	2300      	movs	r3, #0
 8003904:	607b      	str	r3, [r7, #4]
#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
  uint32_t prediv1factor = 0;
#endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8003906:	4b2c      	ldr	r3, [pc, #176]	; (80039b8 <SystemCoreClockUpdate+0xc4>)
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	f003 030c 	and.w	r3, r3, #12
 800390e:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2b04      	cmp	r3, #4
 8003914:	d007      	beq.n	8003926 <SystemCoreClockUpdate+0x32>
 8003916:	2b08      	cmp	r3, #8
 8003918:	d009      	beq.n	800392e <SystemCoreClockUpdate+0x3a>
 800391a:	2b00      	cmp	r3, #0
 800391c:	d133      	bne.n	8003986 <SystemCoreClockUpdate+0x92>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 800391e:	4b27      	ldr	r3, [pc, #156]	; (80039bc <SystemCoreClockUpdate+0xc8>)
 8003920:	4a27      	ldr	r2, [pc, #156]	; (80039c0 <SystemCoreClockUpdate+0xcc>)
 8003922:	601a      	str	r2, [r3, #0]
      break;
 8003924:	e033      	b.n	800398e <SystemCoreClockUpdate+0x9a>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8003926:	4b25      	ldr	r3, [pc, #148]	; (80039bc <SystemCoreClockUpdate+0xc8>)
 8003928:	4a25      	ldr	r2, [pc, #148]	; (80039c0 <SystemCoreClockUpdate+0xcc>)
 800392a:	601a      	str	r2, [r3, #0]
      break;
 800392c:	e02f      	b.n	800398e <SystemCoreClockUpdate+0x9a>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 800392e:	4b22      	ldr	r3, [pc, #136]	; (80039b8 <SystemCoreClockUpdate+0xc4>)
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003936:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8003938:	4b1f      	ldr	r3, [pc, #124]	; (80039b8 <SystemCoreClockUpdate+0xc4>)
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003940:	607b      	str	r3, [r7, #4]
      
#ifndef STM32F10X_CL      
      pllmull = ( pllmull >> 18) + 2;
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	0c9b      	lsrs	r3, r3, #18
 8003946:	3302      	adds	r3, #2
 8003948:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d106      	bne.n	800395e <SystemCoreClockUpdate+0x6a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8003950:	68bb      	ldr	r3, [r7, #8]
 8003952:	4a1c      	ldr	r2, [pc, #112]	; (80039c4 <SystemCoreClockUpdate+0xd0>)
 8003954:	fb02 f303 	mul.w	r3, r2, r3
 8003958:	4a18      	ldr	r2, [pc, #96]	; (80039bc <SystemCoreClockUpdate+0xc8>)
 800395a:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F10X_CL */ 
      break;
 800395c:	e017      	b.n	800398e <SystemCoreClockUpdate+0x9a>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 800395e:	4b16      	ldr	r3, [pc, #88]	; (80039b8 <SystemCoreClockUpdate+0xc4>)
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003966:	2b00      	cmp	r3, #0
 8003968:	d006      	beq.n	8003978 <SystemCoreClockUpdate+0x84>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	4a15      	ldr	r2, [pc, #84]	; (80039c4 <SystemCoreClockUpdate+0xd0>)
 800396e:	fb02 f303 	mul.w	r3, r2, r3
 8003972:	4a12      	ldr	r2, [pc, #72]	; (80039bc <SystemCoreClockUpdate+0xc8>)
 8003974:	6013      	str	r3, [r2, #0]
      break;
 8003976:	e00a      	b.n	800398e <SystemCoreClockUpdate+0x9a>
          SystemCoreClock = HSE_VALUE * pllmull;
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	4a11      	ldr	r2, [pc, #68]	; (80039c0 <SystemCoreClockUpdate+0xcc>)
 800397c:	fb02 f303 	mul.w	r3, r2, r3
 8003980:	4a0e      	ldr	r2, [pc, #56]	; (80039bc <SystemCoreClockUpdate+0xc8>)
 8003982:	6013      	str	r3, [r2, #0]
      break;
 8003984:	e003      	b.n	800398e <SystemCoreClockUpdate+0x9a>

    default:
      SystemCoreClock = HSI_VALUE;
 8003986:	4b0d      	ldr	r3, [pc, #52]	; (80039bc <SystemCoreClockUpdate+0xc8>)
 8003988:	4a0d      	ldr	r2, [pc, #52]	; (80039c0 <SystemCoreClockUpdate+0xcc>)
 800398a:	601a      	str	r2, [r3, #0]
      break;
 800398c:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800398e:	4b0a      	ldr	r3, [pc, #40]	; (80039b8 <SystemCoreClockUpdate+0xc4>)
 8003990:	685b      	ldr	r3, [r3, #4]
 8003992:	091b      	lsrs	r3, r3, #4
 8003994:	f003 030f 	and.w	r3, r3, #15
 8003998:	4a0b      	ldr	r2, [pc, #44]	; (80039c8 <SystemCoreClockUpdate+0xd4>)
 800399a:	5cd3      	ldrb	r3, [r2, r3]
 800399c:	b2db      	uxtb	r3, r3
 800399e:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 80039a0:	4b06      	ldr	r3, [pc, #24]	; (80039bc <SystemCoreClockUpdate+0xc8>)
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	fa22 f303 	lsr.w	r3, r2, r3
 80039aa:	4a04      	ldr	r2, [pc, #16]	; (80039bc <SystemCoreClockUpdate+0xc8>)
 80039ac:	6013      	str	r3, [r2, #0]
}
 80039ae:	bf00      	nop
 80039b0:	3714      	adds	r7, #20
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bc80      	pop	{r7}
 80039b6:	4770      	bx	lr
 80039b8:	40021000 	.word	0x40021000
 80039bc:	2000002c 	.word	0x2000002c
 80039c0:	007a1200 	.word	0x007a1200
 80039c4:	003d0900 	.word	0x003d0900
 80039c8:	20000030 	.word	0x20000030

080039cc <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 80039d0:	f000 f802 	bl	80039d8 <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 80039d4:	bf00      	nop
 80039d6:	bd80      	pop	{r7, pc}

080039d8 <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 80039d8:	b480      	push	{r7}
 80039da:	b083      	sub	sp, #12
 80039dc:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80039de:	2300      	movs	r3, #0
 80039e0:	607b      	str	r3, [r7, #4]
 80039e2:	2300      	movs	r3, #0
 80039e4:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80039e6:	4a3a      	ldr	r2, [pc, #232]	; (8003ad0 <SetSysClockTo72+0xf8>)
 80039e8:	4b39      	ldr	r3, [pc, #228]	; (8003ad0 <SetSysClockTo72+0xf8>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039f0:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80039f2:	4b37      	ldr	r3, [pc, #220]	; (8003ad0 <SetSysClockTo72+0xf8>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039fa:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	3301      	adds	r3, #1
 8003a00:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d103      	bne.n	8003a10 <SetSysClockTo72+0x38>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003a0e:	d1f0      	bne.n	80039f2 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8003a10:	4b2f      	ldr	r3, [pc, #188]	; (8003ad0 <SetSysClockTo72+0xf8>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d002      	beq.n	8003a22 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	603b      	str	r3, [r7, #0]
 8003a20:	e001      	b.n	8003a26 <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8003a22:	2300      	movs	r3, #0
 8003a24:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d14b      	bne.n	8003ac4 <SetSysClockTo72+0xec>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 8003a2c:	4a29      	ldr	r2, [pc, #164]	; (8003ad4 <SetSysClockTo72+0xfc>)
 8003a2e:	4b29      	ldr	r3, [pc, #164]	; (8003ad4 <SetSysClockTo72+0xfc>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f043 0310 	orr.w	r3, r3, #16
 8003a36:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 8003a38:	4a26      	ldr	r2, [pc, #152]	; (8003ad4 <SetSysClockTo72+0xfc>)
 8003a3a:	4b26      	ldr	r3, [pc, #152]	; (8003ad4 <SetSysClockTo72+0xfc>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f023 0303 	bic.w	r3, r3, #3
 8003a42:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 8003a44:	4a23      	ldr	r2, [pc, #140]	; (8003ad4 <SetSysClockTo72+0xfc>)
 8003a46:	4b23      	ldr	r3, [pc, #140]	; (8003ad4 <SetSysClockTo72+0xfc>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f043 0302 	orr.w	r3, r3, #2
 8003a4e:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8003a50:	4a1f      	ldr	r2, [pc, #124]	; (8003ad0 <SetSysClockTo72+0xf8>)
 8003a52:	4b1f      	ldr	r3, [pc, #124]	; (8003ad0 <SetSysClockTo72+0xf8>)
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8003a58:	4a1d      	ldr	r2, [pc, #116]	; (8003ad0 <SetSysClockTo72+0xf8>)
 8003a5a:	4b1d      	ldr	r3, [pc, #116]	; (8003ad0 <SetSysClockTo72+0xf8>)
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 8003a60:	4a1b      	ldr	r2, [pc, #108]	; (8003ad0 <SetSysClockTo72+0xf8>)
 8003a62:	4b1b      	ldr	r3, [pc, #108]	; (8003ad0 <SetSysClockTo72+0xf8>)
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003a6a:	6053      	str	r3, [r2, #4]
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
                            RCC_CFGR_PLLMULL9); 
#else    
    /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 8003a6c:	4a18      	ldr	r2, [pc, #96]	; (8003ad0 <SetSysClockTo72+0xf8>)
 8003a6e:	4b18      	ldr	r3, [pc, #96]	; (8003ad0 <SetSysClockTo72+0xf8>)
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8003a76:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 8003a78:	4a15      	ldr	r2, [pc, #84]	; (8003ad0 <SetSysClockTo72+0xf8>)
 8003a7a:	4b15      	ldr	r3, [pc, #84]	; (8003ad0 <SetSysClockTo72+0xf8>)
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 8003a82:	6053      	str	r3, [r2, #4]
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8003a84:	4a12      	ldr	r2, [pc, #72]	; (8003ad0 <SetSysClockTo72+0xf8>)
 8003a86:	4b12      	ldr	r3, [pc, #72]	; (8003ad0 <SetSysClockTo72+0xf8>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a8e:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8003a90:	bf00      	nop
 8003a92:	4b0f      	ldr	r3, [pc, #60]	; (8003ad0 <SetSysClockTo72+0xf8>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d0f9      	beq.n	8003a92 <SetSysClockTo72+0xba>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8003a9e:	4a0c      	ldr	r2, [pc, #48]	; (8003ad0 <SetSysClockTo72+0xf8>)
 8003aa0:	4b0b      	ldr	r3, [pc, #44]	; (8003ad0 <SetSysClockTo72+0xf8>)
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	f023 0303 	bic.w	r3, r3, #3
 8003aa8:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8003aaa:	4a09      	ldr	r2, [pc, #36]	; (8003ad0 <SetSysClockTo72+0xf8>)
 8003aac:	4b08      	ldr	r3, [pc, #32]	; (8003ad0 <SetSysClockTo72+0xf8>)
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	f043 0302 	orr.w	r3, r3, #2
 8003ab4:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8003ab6:	bf00      	nop
 8003ab8:	4b05      	ldr	r3, [pc, #20]	; (8003ad0 <SetSysClockTo72+0xf8>)
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	f003 030c 	and.w	r3, r3, #12
 8003ac0:	2b08      	cmp	r3, #8
 8003ac2:	d1f9      	bne.n	8003ab8 <SetSysClockTo72+0xe0>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 8003ac4:	bf00      	nop
 8003ac6:	370c      	adds	r7, #12
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bc80      	pop	{r7}
 8003acc:	4770      	bx	lr
 8003ace:	bf00      	nop
 8003ad0:	40021000 	.word	0x40021000
 8003ad4:	40022000 	.word	0x40022000

08003ad8 <initUsart>:

#define BUFF_SIZE 256

char send_buffer[BUFF_SIZE];

void initUsart(void){
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b090      	sub	sp, #64	; 0x40
 8003adc:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	DMA_InitTypeDef DMA_InitStructure;

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_GPIOA, ENABLE);
 8003ade:	2101      	movs	r1, #1
 8003ae0:	2004      	movs	r0, #4
 8003ae2:	f7fd fa89 	bl	8000ff8 <RCC_APB2PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_AFIO, ENABLE);
 8003ae6:	2101      	movs	r1, #1
 8003ae8:	2001      	movs	r0, #1
 8003aea:	f7fd fa85 	bl	8000ff8 <RCC_APB2PeriphClockCmd>
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 8003aee:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003af2:	87bb      	strh	r3, [r7, #60]	; 0x3c
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003af4:	2303      	movs	r3, #3
 8003af6:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 8003afa:	2318      	movs	r3, #24
 8003afc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8003b00:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003b04:	4619      	mov	r1, r3
 8003b06:	481d      	ldr	r0, [pc, #116]	; (8003b7c <initUsart+0xa4>)
 8003b08:	f7fd f862 	bl	8000bd0 <GPIO_Init>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 8003b0c:	2101      	movs	r1, #1
 8003b0e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003b12:	f7fd fa71 	bl	8000ff8 <RCC_APB2PeriphClockCmd>
	USART_StructInit(&USART_InitStructure);
 8003b16:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f7fd fc12 	bl	8001344 <USART_StructInit>
	USART_InitStructure.USART_Mode = USART_Mode_Tx;
 8003b20:	2308      	movs	r3, #8
 8003b22:	86fb      	strh	r3, [r7, #54]	; 0x36
	USART_Init(USART1, &USART_InitStructure);
 8003b24:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003b28:	4619      	mov	r1, r3
 8003b2a:	4815      	ldr	r0, [pc, #84]	; (8003b80 <initUsart+0xa8>)
 8003b2c:	f7fd fb50 	bl	80011d0 <USART_Init>
	USART_DMACmd(USART1, USART_DMAReq_Tx, ENABLE);
 8003b30:	2201      	movs	r2, #1
 8003b32:	2180      	movs	r1, #128	; 0x80
 8003b34:	4812      	ldr	r0, [pc, #72]	; (8003b80 <initUsart+0xa8>)
 8003b36:	f7fd fc40 	bl	80013ba <USART_DMACmd>
	USART_Cmd(USART1, ENABLE);
 8003b3a:	2101      	movs	r1, #1
 8003b3c:	4810      	ldr	r0, [pc, #64]	; (8003b80 <initUsart+0xa8>)
 8003b3e:	f7fd fc1d 	bl	800137c <USART_Cmd>
	USART_SendData(USART1, 0xfa);
 8003b42:	21fa      	movs	r1, #250	; 0xfa
 8003b44:	480e      	ldr	r0, [pc, #56]	; (8003b80 <initUsart+0xa8>)
 8003b46:	f7fd fc5b 	bl	8001400 <USART_SendData>


	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
 8003b4a:	2101      	movs	r1, #1
 8003b4c:	2001      	movs	r0, #1
 8003b4e:	f7fd fa35 	bl	8000fbc <RCC_AHBPeriphClockCmd>
	DMA_StructInit(&DMA_InitStructure);
 8003b52:	463b      	mov	r3, r7
 8003b54:	4618      	mov	r0, r3
 8003b56:	f7fc ffdb 	bl	8000b10 <DMA_StructInit>
	DMA_InitStructure.DMA_PeripheralBaseAddr = (int)&(USART1->DR);
 8003b5a:	4b0a      	ldr	r3, [pc, #40]	; (8003b84 <initUsart+0xac>)
 8003b5c:	603b      	str	r3, [r7, #0]
	DMA_InitStructure.DMA_MemoryBaseAddr = (int)send_buffer;
 8003b5e:	4b0a      	ldr	r3, [pc, #40]	; (8003b88 <initUsart+0xb0>)
 8003b60:	607b      	str	r3, [r7, #4]
	DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST;
 8003b62:	2310      	movs	r3, #16
 8003b64:	60bb      	str	r3, [r7, #8]
	DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8003b66:	2380      	movs	r3, #128	; 0x80
 8003b68:	617b      	str	r3, [r7, #20]
	DMA_Init(DMA1_Channel4, &DMA_InitStructure);
 8003b6a:	463b      	mov	r3, r7
 8003b6c:	4619      	mov	r1, r3
 8003b6e:	4807      	ldr	r0, [pc, #28]	; (8003b8c <initUsart+0xb4>)
 8003b70:	f7fc ff90 	bl	8000a94 <DMA_Init>
}
 8003b74:	bf00      	nop
 8003b76:	3740      	adds	r7, #64	; 0x40
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}
 8003b7c:	40010800 	.word	0x40010800
 8003b80:	40013800 	.word	0x40013800
 8003b84:	40013804 	.word	0x40013804
 8003b88:	2000115c 	.word	0x2000115c
 8003b8c:	40020044 	.word	0x40020044

08003b90 <sendStringByUSART>:

uint8_t sendStringByUSART(char * str){
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b084      	sub	sp, #16
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
	if (DMA_GetCurrDataCounter(DMA1_Channel4))
 8003b98:	4811      	ldr	r0, [pc, #68]	; (8003be0 <sendStringByUSART+0x50>)
 8003b9a:	f7fd f80d 	bl	8000bb8 <DMA_GetCurrDataCounter>
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d001      	beq.n	8003ba8 <sendStringByUSART+0x18>
		return 1;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e016      	b.n	8003bd6 <sendStringByUSART+0x46>
	sprintf(send_buffer, "%s", str);
 8003ba8:	6879      	ldr	r1, [r7, #4]
 8003baa:	480e      	ldr	r0, [pc, #56]	; (8003be4 <sendStringByUSART+0x54>)
 8003bac:	f000 f864 	bl	8003c78 <strcpy>
	DMA_Cmd(DMA1_Channel4, DISABLE);
 8003bb0:	2100      	movs	r1, #0
 8003bb2:	480b      	ldr	r0, [pc, #44]	; (8003be0 <sendStringByUSART+0x50>)
 8003bb4:	f7fc ffd6 	bl	8000b64 <DMA_Cmd>
	uint16_t str_length;
	str_length = strlen(send_buffer);
 8003bb8:	480a      	ldr	r0, [pc, #40]	; (8003be4 <sendStringByUSART+0x54>)
 8003bba:	f7fc fac9 	bl	8000150 <strlen>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	81fb      	strh	r3, [r7, #14]
	DMA_SetCurrDataCounter(DMA1_Channel4, str_length);
 8003bc2:	89fb      	ldrh	r3, [r7, #14]
 8003bc4:	4619      	mov	r1, r3
 8003bc6:	4806      	ldr	r0, [pc, #24]	; (8003be0 <sendStringByUSART+0x50>)
 8003bc8:	f7fc ffe8 	bl	8000b9c <DMA_SetCurrDataCounter>
	DMA_Cmd(DMA1_Channel4, ENABLE);
 8003bcc:	2101      	movs	r1, #1
 8003bce:	4804      	ldr	r0, [pc, #16]	; (8003be0 <sendStringByUSART+0x50>)
 8003bd0:	f7fc ffc8 	bl	8000b64 <DMA_Cmd>
	return 0;
 8003bd4:	2300      	movs	r3, #0
}
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	3710      	adds	r7, #16
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}
 8003bde:	bf00      	nop
 8003be0:	40020044 	.word	0x40020044
 8003be4:	2000115c 	.word	0x2000115c

08003be8 <__libc_init_array>:
 8003be8:	b570      	push	{r4, r5, r6, lr}
 8003bea:	2500      	movs	r5, #0
 8003bec:	4e0c      	ldr	r6, [pc, #48]	; (8003c20 <__libc_init_array+0x38>)
 8003bee:	4c0d      	ldr	r4, [pc, #52]	; (8003c24 <__libc_init_array+0x3c>)
 8003bf0:	1ba4      	subs	r4, r4, r6
 8003bf2:	10a4      	asrs	r4, r4, #2
 8003bf4:	42a5      	cmp	r5, r4
 8003bf6:	d109      	bne.n	8003c0c <__libc_init_array+0x24>
 8003bf8:	f000 fc5c 	bl	80044b4 <_init>
 8003bfc:	2500      	movs	r5, #0
 8003bfe:	4e0a      	ldr	r6, [pc, #40]	; (8003c28 <__libc_init_array+0x40>)
 8003c00:	4c0a      	ldr	r4, [pc, #40]	; (8003c2c <__libc_init_array+0x44>)
 8003c02:	1ba4      	subs	r4, r4, r6
 8003c04:	10a4      	asrs	r4, r4, #2
 8003c06:	42a5      	cmp	r5, r4
 8003c08:	d105      	bne.n	8003c16 <__libc_init_array+0x2e>
 8003c0a:	bd70      	pop	{r4, r5, r6, pc}
 8003c0c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003c10:	4798      	blx	r3
 8003c12:	3501      	adds	r5, #1
 8003c14:	e7ee      	b.n	8003bf4 <__libc_init_array+0xc>
 8003c16:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003c1a:	4798      	blx	r3
 8003c1c:	3501      	adds	r5, #1
 8003c1e:	e7f2      	b.n	8003c06 <__libc_init_array+0x1e>
 8003c20:	08004ddc 	.word	0x08004ddc
 8003c24:	08004ddc 	.word	0x08004ddc
 8003c28:	08004ddc 	.word	0x08004ddc
 8003c2c:	08004de0 	.word	0x08004de0

08003c30 <siprintf>:
 8003c30:	b40e      	push	{r1, r2, r3}
 8003c32:	f44f 7102 	mov.w	r1, #520	; 0x208
 8003c36:	b500      	push	{lr}
 8003c38:	b09c      	sub	sp, #112	; 0x70
 8003c3a:	f8ad 1014 	strh.w	r1, [sp, #20]
 8003c3e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003c42:	9104      	str	r1, [sp, #16]
 8003c44:	9107      	str	r1, [sp, #28]
 8003c46:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003c4a:	ab1d      	add	r3, sp, #116	; 0x74
 8003c4c:	9002      	str	r0, [sp, #8]
 8003c4e:	9006      	str	r0, [sp, #24]
 8003c50:	4808      	ldr	r0, [pc, #32]	; (8003c74 <siprintf+0x44>)
 8003c52:	f853 2b04 	ldr.w	r2, [r3], #4
 8003c56:	f8ad 1016 	strh.w	r1, [sp, #22]
 8003c5a:	6800      	ldr	r0, [r0, #0]
 8003c5c:	a902      	add	r1, sp, #8
 8003c5e:	9301      	str	r3, [sp, #4]
 8003c60:	f000 f86e 	bl	8003d40 <_svfiprintf_r>
 8003c64:	2200      	movs	r2, #0
 8003c66:	9b02      	ldr	r3, [sp, #8]
 8003c68:	701a      	strb	r2, [r3, #0]
 8003c6a:	b01c      	add	sp, #112	; 0x70
 8003c6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003c70:	b003      	add	sp, #12
 8003c72:	4770      	bx	lr
 8003c74:	20000040 	.word	0x20000040

08003c78 <strcpy>:
 8003c78:	4603      	mov	r3, r0
 8003c7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003c7e:	f803 2b01 	strb.w	r2, [r3], #1
 8003c82:	2a00      	cmp	r2, #0
 8003c84:	d1f9      	bne.n	8003c7a <strcpy+0x2>
 8003c86:	4770      	bx	lr

08003c88 <__ssputs_r>:
 8003c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c8c:	688e      	ldr	r6, [r1, #8]
 8003c8e:	4682      	mov	sl, r0
 8003c90:	429e      	cmp	r6, r3
 8003c92:	460c      	mov	r4, r1
 8003c94:	4691      	mov	r9, r2
 8003c96:	4698      	mov	r8, r3
 8003c98:	d835      	bhi.n	8003d06 <__ssputs_r+0x7e>
 8003c9a:	898a      	ldrh	r2, [r1, #12]
 8003c9c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003ca0:	d031      	beq.n	8003d06 <__ssputs_r+0x7e>
 8003ca2:	2302      	movs	r3, #2
 8003ca4:	6825      	ldr	r5, [r4, #0]
 8003ca6:	6909      	ldr	r1, [r1, #16]
 8003ca8:	1a6f      	subs	r7, r5, r1
 8003caa:	6965      	ldr	r5, [r4, #20]
 8003cac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003cb0:	fb95 f5f3 	sdiv	r5, r5, r3
 8003cb4:	f108 0301 	add.w	r3, r8, #1
 8003cb8:	443b      	add	r3, r7
 8003cba:	429d      	cmp	r5, r3
 8003cbc:	bf38      	it	cc
 8003cbe:	461d      	movcc	r5, r3
 8003cc0:	0553      	lsls	r3, r2, #21
 8003cc2:	d531      	bpl.n	8003d28 <__ssputs_r+0xa0>
 8003cc4:	4629      	mov	r1, r5
 8003cc6:	f000 fb47 	bl	8004358 <_malloc_r>
 8003cca:	4606      	mov	r6, r0
 8003ccc:	b950      	cbnz	r0, 8003ce4 <__ssputs_r+0x5c>
 8003cce:	230c      	movs	r3, #12
 8003cd0:	f8ca 3000 	str.w	r3, [sl]
 8003cd4:	89a3      	ldrh	r3, [r4, #12]
 8003cd6:	f04f 30ff 	mov.w	r0, #4294967295
 8003cda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003cde:	81a3      	strh	r3, [r4, #12]
 8003ce0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ce4:	463a      	mov	r2, r7
 8003ce6:	6921      	ldr	r1, [r4, #16]
 8003ce8:	f000 fac4 	bl	8004274 <memcpy>
 8003cec:	89a3      	ldrh	r3, [r4, #12]
 8003cee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003cf2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003cf6:	81a3      	strh	r3, [r4, #12]
 8003cf8:	6126      	str	r6, [r4, #16]
 8003cfa:	443e      	add	r6, r7
 8003cfc:	6026      	str	r6, [r4, #0]
 8003cfe:	4646      	mov	r6, r8
 8003d00:	6165      	str	r5, [r4, #20]
 8003d02:	1bed      	subs	r5, r5, r7
 8003d04:	60a5      	str	r5, [r4, #8]
 8003d06:	4546      	cmp	r6, r8
 8003d08:	bf28      	it	cs
 8003d0a:	4646      	movcs	r6, r8
 8003d0c:	4649      	mov	r1, r9
 8003d0e:	4632      	mov	r2, r6
 8003d10:	6820      	ldr	r0, [r4, #0]
 8003d12:	f000 faba 	bl	800428a <memmove>
 8003d16:	68a3      	ldr	r3, [r4, #8]
 8003d18:	2000      	movs	r0, #0
 8003d1a:	1b9b      	subs	r3, r3, r6
 8003d1c:	60a3      	str	r3, [r4, #8]
 8003d1e:	6823      	ldr	r3, [r4, #0]
 8003d20:	441e      	add	r6, r3
 8003d22:	6026      	str	r6, [r4, #0]
 8003d24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d28:	462a      	mov	r2, r5
 8003d2a:	f000 fb73 	bl	8004414 <_realloc_r>
 8003d2e:	4606      	mov	r6, r0
 8003d30:	2800      	cmp	r0, #0
 8003d32:	d1e1      	bne.n	8003cf8 <__ssputs_r+0x70>
 8003d34:	6921      	ldr	r1, [r4, #16]
 8003d36:	4650      	mov	r0, sl
 8003d38:	f000 fac2 	bl	80042c0 <_free_r>
 8003d3c:	e7c7      	b.n	8003cce <__ssputs_r+0x46>
	...

08003d40 <_svfiprintf_r>:
 8003d40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d44:	b09d      	sub	sp, #116	; 0x74
 8003d46:	9303      	str	r3, [sp, #12]
 8003d48:	898b      	ldrh	r3, [r1, #12]
 8003d4a:	4680      	mov	r8, r0
 8003d4c:	061c      	lsls	r4, r3, #24
 8003d4e:	460d      	mov	r5, r1
 8003d50:	4616      	mov	r6, r2
 8003d52:	d50f      	bpl.n	8003d74 <_svfiprintf_r+0x34>
 8003d54:	690b      	ldr	r3, [r1, #16]
 8003d56:	b96b      	cbnz	r3, 8003d74 <_svfiprintf_r+0x34>
 8003d58:	2140      	movs	r1, #64	; 0x40
 8003d5a:	f000 fafd 	bl	8004358 <_malloc_r>
 8003d5e:	6028      	str	r0, [r5, #0]
 8003d60:	6128      	str	r0, [r5, #16]
 8003d62:	b928      	cbnz	r0, 8003d70 <_svfiprintf_r+0x30>
 8003d64:	230c      	movs	r3, #12
 8003d66:	f8c8 3000 	str.w	r3, [r8]
 8003d6a:	f04f 30ff 	mov.w	r0, #4294967295
 8003d6e:	e0c4      	b.n	8003efa <_svfiprintf_r+0x1ba>
 8003d70:	2340      	movs	r3, #64	; 0x40
 8003d72:	616b      	str	r3, [r5, #20]
 8003d74:	2300      	movs	r3, #0
 8003d76:	9309      	str	r3, [sp, #36]	; 0x24
 8003d78:	2320      	movs	r3, #32
 8003d7a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003d7e:	2330      	movs	r3, #48	; 0x30
 8003d80:	f04f 0b01 	mov.w	fp, #1
 8003d84:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003d88:	4637      	mov	r7, r6
 8003d8a:	463c      	mov	r4, r7
 8003d8c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d13c      	bne.n	8003e0e <_svfiprintf_r+0xce>
 8003d94:	ebb7 0a06 	subs.w	sl, r7, r6
 8003d98:	d00b      	beq.n	8003db2 <_svfiprintf_r+0x72>
 8003d9a:	4653      	mov	r3, sl
 8003d9c:	4632      	mov	r2, r6
 8003d9e:	4629      	mov	r1, r5
 8003da0:	4640      	mov	r0, r8
 8003da2:	f7ff ff71 	bl	8003c88 <__ssputs_r>
 8003da6:	3001      	adds	r0, #1
 8003da8:	f000 80a2 	beq.w	8003ef0 <_svfiprintf_r+0x1b0>
 8003dac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003dae:	4453      	add	r3, sl
 8003db0:	9309      	str	r3, [sp, #36]	; 0x24
 8003db2:	783b      	ldrb	r3, [r7, #0]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	f000 809b 	beq.w	8003ef0 <_svfiprintf_r+0x1b0>
 8003dba:	2300      	movs	r3, #0
 8003dbc:	f04f 32ff 	mov.w	r2, #4294967295
 8003dc0:	9304      	str	r3, [sp, #16]
 8003dc2:	9307      	str	r3, [sp, #28]
 8003dc4:	9205      	str	r2, [sp, #20]
 8003dc6:	9306      	str	r3, [sp, #24]
 8003dc8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003dcc:	931a      	str	r3, [sp, #104]	; 0x68
 8003dce:	2205      	movs	r2, #5
 8003dd0:	7821      	ldrb	r1, [r4, #0]
 8003dd2:	4850      	ldr	r0, [pc, #320]	; (8003f14 <_svfiprintf_r+0x1d4>)
 8003dd4:	f000 fa40 	bl	8004258 <memchr>
 8003dd8:	1c67      	adds	r7, r4, #1
 8003dda:	9b04      	ldr	r3, [sp, #16]
 8003ddc:	b9d8      	cbnz	r0, 8003e16 <_svfiprintf_r+0xd6>
 8003dde:	06d9      	lsls	r1, r3, #27
 8003de0:	bf44      	itt	mi
 8003de2:	2220      	movmi	r2, #32
 8003de4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003de8:	071a      	lsls	r2, r3, #28
 8003dea:	bf44      	itt	mi
 8003dec:	222b      	movmi	r2, #43	; 0x2b
 8003dee:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003df2:	7822      	ldrb	r2, [r4, #0]
 8003df4:	2a2a      	cmp	r2, #42	; 0x2a
 8003df6:	d016      	beq.n	8003e26 <_svfiprintf_r+0xe6>
 8003df8:	2100      	movs	r1, #0
 8003dfa:	200a      	movs	r0, #10
 8003dfc:	9a07      	ldr	r2, [sp, #28]
 8003dfe:	4627      	mov	r7, r4
 8003e00:	783b      	ldrb	r3, [r7, #0]
 8003e02:	3401      	adds	r4, #1
 8003e04:	3b30      	subs	r3, #48	; 0x30
 8003e06:	2b09      	cmp	r3, #9
 8003e08:	d950      	bls.n	8003eac <_svfiprintf_r+0x16c>
 8003e0a:	b1c9      	cbz	r1, 8003e40 <_svfiprintf_r+0x100>
 8003e0c:	e011      	b.n	8003e32 <_svfiprintf_r+0xf2>
 8003e0e:	2b25      	cmp	r3, #37	; 0x25
 8003e10:	d0c0      	beq.n	8003d94 <_svfiprintf_r+0x54>
 8003e12:	4627      	mov	r7, r4
 8003e14:	e7b9      	b.n	8003d8a <_svfiprintf_r+0x4a>
 8003e16:	4a3f      	ldr	r2, [pc, #252]	; (8003f14 <_svfiprintf_r+0x1d4>)
 8003e18:	463c      	mov	r4, r7
 8003e1a:	1a80      	subs	r0, r0, r2
 8003e1c:	fa0b f000 	lsl.w	r0, fp, r0
 8003e20:	4318      	orrs	r0, r3
 8003e22:	9004      	str	r0, [sp, #16]
 8003e24:	e7d3      	b.n	8003dce <_svfiprintf_r+0x8e>
 8003e26:	9a03      	ldr	r2, [sp, #12]
 8003e28:	1d11      	adds	r1, r2, #4
 8003e2a:	6812      	ldr	r2, [r2, #0]
 8003e2c:	9103      	str	r1, [sp, #12]
 8003e2e:	2a00      	cmp	r2, #0
 8003e30:	db01      	blt.n	8003e36 <_svfiprintf_r+0xf6>
 8003e32:	9207      	str	r2, [sp, #28]
 8003e34:	e004      	b.n	8003e40 <_svfiprintf_r+0x100>
 8003e36:	4252      	negs	r2, r2
 8003e38:	f043 0302 	orr.w	r3, r3, #2
 8003e3c:	9207      	str	r2, [sp, #28]
 8003e3e:	9304      	str	r3, [sp, #16]
 8003e40:	783b      	ldrb	r3, [r7, #0]
 8003e42:	2b2e      	cmp	r3, #46	; 0x2e
 8003e44:	d10d      	bne.n	8003e62 <_svfiprintf_r+0x122>
 8003e46:	787b      	ldrb	r3, [r7, #1]
 8003e48:	1c79      	adds	r1, r7, #1
 8003e4a:	2b2a      	cmp	r3, #42	; 0x2a
 8003e4c:	d132      	bne.n	8003eb4 <_svfiprintf_r+0x174>
 8003e4e:	9b03      	ldr	r3, [sp, #12]
 8003e50:	3702      	adds	r7, #2
 8003e52:	1d1a      	adds	r2, r3, #4
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	9203      	str	r2, [sp, #12]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	bfb8      	it	lt
 8003e5c:	f04f 33ff 	movlt.w	r3, #4294967295
 8003e60:	9305      	str	r3, [sp, #20]
 8003e62:	4c2d      	ldr	r4, [pc, #180]	; (8003f18 <_svfiprintf_r+0x1d8>)
 8003e64:	2203      	movs	r2, #3
 8003e66:	7839      	ldrb	r1, [r7, #0]
 8003e68:	4620      	mov	r0, r4
 8003e6a:	f000 f9f5 	bl	8004258 <memchr>
 8003e6e:	b138      	cbz	r0, 8003e80 <_svfiprintf_r+0x140>
 8003e70:	2340      	movs	r3, #64	; 0x40
 8003e72:	1b00      	subs	r0, r0, r4
 8003e74:	fa03 f000 	lsl.w	r0, r3, r0
 8003e78:	9b04      	ldr	r3, [sp, #16]
 8003e7a:	3701      	adds	r7, #1
 8003e7c:	4303      	orrs	r3, r0
 8003e7e:	9304      	str	r3, [sp, #16]
 8003e80:	7839      	ldrb	r1, [r7, #0]
 8003e82:	2206      	movs	r2, #6
 8003e84:	4825      	ldr	r0, [pc, #148]	; (8003f1c <_svfiprintf_r+0x1dc>)
 8003e86:	1c7e      	adds	r6, r7, #1
 8003e88:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003e8c:	f000 f9e4 	bl	8004258 <memchr>
 8003e90:	2800      	cmp	r0, #0
 8003e92:	d035      	beq.n	8003f00 <_svfiprintf_r+0x1c0>
 8003e94:	4b22      	ldr	r3, [pc, #136]	; (8003f20 <_svfiprintf_r+0x1e0>)
 8003e96:	b9fb      	cbnz	r3, 8003ed8 <_svfiprintf_r+0x198>
 8003e98:	9b03      	ldr	r3, [sp, #12]
 8003e9a:	3307      	adds	r3, #7
 8003e9c:	f023 0307 	bic.w	r3, r3, #7
 8003ea0:	3308      	adds	r3, #8
 8003ea2:	9303      	str	r3, [sp, #12]
 8003ea4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003ea6:	444b      	add	r3, r9
 8003ea8:	9309      	str	r3, [sp, #36]	; 0x24
 8003eaa:	e76d      	b.n	8003d88 <_svfiprintf_r+0x48>
 8003eac:	fb00 3202 	mla	r2, r0, r2, r3
 8003eb0:	2101      	movs	r1, #1
 8003eb2:	e7a4      	b.n	8003dfe <_svfiprintf_r+0xbe>
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	240a      	movs	r4, #10
 8003eb8:	4618      	mov	r0, r3
 8003eba:	9305      	str	r3, [sp, #20]
 8003ebc:	460f      	mov	r7, r1
 8003ebe:	783a      	ldrb	r2, [r7, #0]
 8003ec0:	3101      	adds	r1, #1
 8003ec2:	3a30      	subs	r2, #48	; 0x30
 8003ec4:	2a09      	cmp	r2, #9
 8003ec6:	d903      	bls.n	8003ed0 <_svfiprintf_r+0x190>
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d0ca      	beq.n	8003e62 <_svfiprintf_r+0x122>
 8003ecc:	9005      	str	r0, [sp, #20]
 8003ece:	e7c8      	b.n	8003e62 <_svfiprintf_r+0x122>
 8003ed0:	fb04 2000 	mla	r0, r4, r0, r2
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	e7f1      	b.n	8003ebc <_svfiprintf_r+0x17c>
 8003ed8:	ab03      	add	r3, sp, #12
 8003eda:	9300      	str	r3, [sp, #0]
 8003edc:	462a      	mov	r2, r5
 8003ede:	4b11      	ldr	r3, [pc, #68]	; (8003f24 <_svfiprintf_r+0x1e4>)
 8003ee0:	a904      	add	r1, sp, #16
 8003ee2:	4640      	mov	r0, r8
 8003ee4:	f3af 8000 	nop.w
 8003ee8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003eec:	4681      	mov	r9, r0
 8003eee:	d1d9      	bne.n	8003ea4 <_svfiprintf_r+0x164>
 8003ef0:	89ab      	ldrh	r3, [r5, #12]
 8003ef2:	065b      	lsls	r3, r3, #25
 8003ef4:	f53f af39 	bmi.w	8003d6a <_svfiprintf_r+0x2a>
 8003ef8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003efa:	b01d      	add	sp, #116	; 0x74
 8003efc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f00:	ab03      	add	r3, sp, #12
 8003f02:	9300      	str	r3, [sp, #0]
 8003f04:	462a      	mov	r2, r5
 8003f06:	4b07      	ldr	r3, [pc, #28]	; (8003f24 <_svfiprintf_r+0x1e4>)
 8003f08:	a904      	add	r1, sp, #16
 8003f0a:	4640      	mov	r0, r8
 8003f0c:	f000 f884 	bl	8004018 <_printf_i>
 8003f10:	e7ea      	b.n	8003ee8 <_svfiprintf_r+0x1a8>
 8003f12:	bf00      	nop
 8003f14:	08004da8 	.word	0x08004da8
 8003f18:	08004dae 	.word	0x08004dae
 8003f1c:	08004db2 	.word	0x08004db2
 8003f20:	00000000 	.word	0x00000000
 8003f24:	08003c89 	.word	0x08003c89

08003f28 <_printf_common>:
 8003f28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f2c:	4691      	mov	r9, r2
 8003f2e:	461f      	mov	r7, r3
 8003f30:	688a      	ldr	r2, [r1, #8]
 8003f32:	690b      	ldr	r3, [r1, #16]
 8003f34:	4606      	mov	r6, r0
 8003f36:	4293      	cmp	r3, r2
 8003f38:	bfb8      	it	lt
 8003f3a:	4613      	movlt	r3, r2
 8003f3c:	f8c9 3000 	str.w	r3, [r9]
 8003f40:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003f44:	460c      	mov	r4, r1
 8003f46:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003f4a:	b112      	cbz	r2, 8003f52 <_printf_common+0x2a>
 8003f4c:	3301      	adds	r3, #1
 8003f4e:	f8c9 3000 	str.w	r3, [r9]
 8003f52:	6823      	ldr	r3, [r4, #0]
 8003f54:	0699      	lsls	r1, r3, #26
 8003f56:	bf42      	ittt	mi
 8003f58:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003f5c:	3302      	addmi	r3, #2
 8003f5e:	f8c9 3000 	strmi.w	r3, [r9]
 8003f62:	6825      	ldr	r5, [r4, #0]
 8003f64:	f015 0506 	ands.w	r5, r5, #6
 8003f68:	d107      	bne.n	8003f7a <_printf_common+0x52>
 8003f6a:	f104 0a19 	add.w	sl, r4, #25
 8003f6e:	68e3      	ldr	r3, [r4, #12]
 8003f70:	f8d9 2000 	ldr.w	r2, [r9]
 8003f74:	1a9b      	subs	r3, r3, r2
 8003f76:	429d      	cmp	r5, r3
 8003f78:	db2a      	blt.n	8003fd0 <_printf_common+0xa8>
 8003f7a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003f7e:	6822      	ldr	r2, [r4, #0]
 8003f80:	3300      	adds	r3, #0
 8003f82:	bf18      	it	ne
 8003f84:	2301      	movne	r3, #1
 8003f86:	0692      	lsls	r2, r2, #26
 8003f88:	d42f      	bmi.n	8003fea <_printf_common+0xc2>
 8003f8a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003f8e:	4639      	mov	r1, r7
 8003f90:	4630      	mov	r0, r6
 8003f92:	47c0      	blx	r8
 8003f94:	3001      	adds	r0, #1
 8003f96:	d022      	beq.n	8003fde <_printf_common+0xb6>
 8003f98:	6823      	ldr	r3, [r4, #0]
 8003f9a:	68e5      	ldr	r5, [r4, #12]
 8003f9c:	f003 0306 	and.w	r3, r3, #6
 8003fa0:	2b04      	cmp	r3, #4
 8003fa2:	bf18      	it	ne
 8003fa4:	2500      	movne	r5, #0
 8003fa6:	f8d9 2000 	ldr.w	r2, [r9]
 8003faa:	f04f 0900 	mov.w	r9, #0
 8003fae:	bf08      	it	eq
 8003fb0:	1aad      	subeq	r5, r5, r2
 8003fb2:	68a3      	ldr	r3, [r4, #8]
 8003fb4:	6922      	ldr	r2, [r4, #16]
 8003fb6:	bf08      	it	eq
 8003fb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	bfc4      	itt	gt
 8003fc0:	1a9b      	subgt	r3, r3, r2
 8003fc2:	18ed      	addgt	r5, r5, r3
 8003fc4:	341a      	adds	r4, #26
 8003fc6:	454d      	cmp	r5, r9
 8003fc8:	d11b      	bne.n	8004002 <_printf_common+0xda>
 8003fca:	2000      	movs	r0, #0
 8003fcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	4652      	mov	r2, sl
 8003fd4:	4639      	mov	r1, r7
 8003fd6:	4630      	mov	r0, r6
 8003fd8:	47c0      	blx	r8
 8003fda:	3001      	adds	r0, #1
 8003fdc:	d103      	bne.n	8003fe6 <_printf_common+0xbe>
 8003fde:	f04f 30ff 	mov.w	r0, #4294967295
 8003fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fe6:	3501      	adds	r5, #1
 8003fe8:	e7c1      	b.n	8003f6e <_printf_common+0x46>
 8003fea:	2030      	movs	r0, #48	; 0x30
 8003fec:	18e1      	adds	r1, r4, r3
 8003fee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003ff2:	1c5a      	adds	r2, r3, #1
 8003ff4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003ff8:	4422      	add	r2, r4
 8003ffa:	3302      	adds	r3, #2
 8003ffc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004000:	e7c3      	b.n	8003f8a <_printf_common+0x62>
 8004002:	2301      	movs	r3, #1
 8004004:	4622      	mov	r2, r4
 8004006:	4639      	mov	r1, r7
 8004008:	4630      	mov	r0, r6
 800400a:	47c0      	blx	r8
 800400c:	3001      	adds	r0, #1
 800400e:	d0e6      	beq.n	8003fde <_printf_common+0xb6>
 8004010:	f109 0901 	add.w	r9, r9, #1
 8004014:	e7d7      	b.n	8003fc6 <_printf_common+0x9e>
	...

08004018 <_printf_i>:
 8004018:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800401c:	4617      	mov	r7, r2
 800401e:	7e0a      	ldrb	r2, [r1, #24]
 8004020:	b085      	sub	sp, #20
 8004022:	2a6e      	cmp	r2, #110	; 0x6e
 8004024:	4698      	mov	r8, r3
 8004026:	4606      	mov	r6, r0
 8004028:	460c      	mov	r4, r1
 800402a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800402c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8004030:	f000 80bc 	beq.w	80041ac <_printf_i+0x194>
 8004034:	d81a      	bhi.n	800406c <_printf_i+0x54>
 8004036:	2a63      	cmp	r2, #99	; 0x63
 8004038:	d02e      	beq.n	8004098 <_printf_i+0x80>
 800403a:	d80a      	bhi.n	8004052 <_printf_i+0x3a>
 800403c:	2a00      	cmp	r2, #0
 800403e:	f000 80c8 	beq.w	80041d2 <_printf_i+0x1ba>
 8004042:	2a58      	cmp	r2, #88	; 0x58
 8004044:	f000 808a 	beq.w	800415c <_printf_i+0x144>
 8004048:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800404c:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8004050:	e02a      	b.n	80040a8 <_printf_i+0x90>
 8004052:	2a64      	cmp	r2, #100	; 0x64
 8004054:	d001      	beq.n	800405a <_printf_i+0x42>
 8004056:	2a69      	cmp	r2, #105	; 0x69
 8004058:	d1f6      	bne.n	8004048 <_printf_i+0x30>
 800405a:	6821      	ldr	r1, [r4, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004062:	d023      	beq.n	80040ac <_printf_i+0x94>
 8004064:	1d11      	adds	r1, r2, #4
 8004066:	6019      	str	r1, [r3, #0]
 8004068:	6813      	ldr	r3, [r2, #0]
 800406a:	e027      	b.n	80040bc <_printf_i+0xa4>
 800406c:	2a73      	cmp	r2, #115	; 0x73
 800406e:	f000 80b4 	beq.w	80041da <_printf_i+0x1c2>
 8004072:	d808      	bhi.n	8004086 <_printf_i+0x6e>
 8004074:	2a6f      	cmp	r2, #111	; 0x6f
 8004076:	d02a      	beq.n	80040ce <_printf_i+0xb6>
 8004078:	2a70      	cmp	r2, #112	; 0x70
 800407a:	d1e5      	bne.n	8004048 <_printf_i+0x30>
 800407c:	680a      	ldr	r2, [r1, #0]
 800407e:	f042 0220 	orr.w	r2, r2, #32
 8004082:	600a      	str	r2, [r1, #0]
 8004084:	e003      	b.n	800408e <_printf_i+0x76>
 8004086:	2a75      	cmp	r2, #117	; 0x75
 8004088:	d021      	beq.n	80040ce <_printf_i+0xb6>
 800408a:	2a78      	cmp	r2, #120	; 0x78
 800408c:	d1dc      	bne.n	8004048 <_printf_i+0x30>
 800408e:	2278      	movs	r2, #120	; 0x78
 8004090:	496f      	ldr	r1, [pc, #444]	; (8004250 <_printf_i+0x238>)
 8004092:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8004096:	e064      	b.n	8004162 <_printf_i+0x14a>
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800409e:	1d11      	adds	r1, r2, #4
 80040a0:	6019      	str	r1, [r3, #0]
 80040a2:	6813      	ldr	r3, [r2, #0]
 80040a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80040a8:	2301      	movs	r3, #1
 80040aa:	e0a3      	b.n	80041f4 <_printf_i+0x1dc>
 80040ac:	f011 0f40 	tst.w	r1, #64	; 0x40
 80040b0:	f102 0104 	add.w	r1, r2, #4
 80040b4:	6019      	str	r1, [r3, #0]
 80040b6:	d0d7      	beq.n	8004068 <_printf_i+0x50>
 80040b8:	f9b2 3000 	ldrsh.w	r3, [r2]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	da03      	bge.n	80040c8 <_printf_i+0xb0>
 80040c0:	222d      	movs	r2, #45	; 0x2d
 80040c2:	425b      	negs	r3, r3
 80040c4:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80040c8:	4962      	ldr	r1, [pc, #392]	; (8004254 <_printf_i+0x23c>)
 80040ca:	220a      	movs	r2, #10
 80040cc:	e017      	b.n	80040fe <_printf_i+0xe6>
 80040ce:	6820      	ldr	r0, [r4, #0]
 80040d0:	6819      	ldr	r1, [r3, #0]
 80040d2:	f010 0f80 	tst.w	r0, #128	; 0x80
 80040d6:	d003      	beq.n	80040e0 <_printf_i+0xc8>
 80040d8:	1d08      	adds	r0, r1, #4
 80040da:	6018      	str	r0, [r3, #0]
 80040dc:	680b      	ldr	r3, [r1, #0]
 80040de:	e006      	b.n	80040ee <_printf_i+0xd6>
 80040e0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80040e4:	f101 0004 	add.w	r0, r1, #4
 80040e8:	6018      	str	r0, [r3, #0]
 80040ea:	d0f7      	beq.n	80040dc <_printf_i+0xc4>
 80040ec:	880b      	ldrh	r3, [r1, #0]
 80040ee:	2a6f      	cmp	r2, #111	; 0x6f
 80040f0:	bf14      	ite	ne
 80040f2:	220a      	movne	r2, #10
 80040f4:	2208      	moveq	r2, #8
 80040f6:	4957      	ldr	r1, [pc, #348]	; (8004254 <_printf_i+0x23c>)
 80040f8:	2000      	movs	r0, #0
 80040fa:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80040fe:	6865      	ldr	r5, [r4, #4]
 8004100:	2d00      	cmp	r5, #0
 8004102:	60a5      	str	r5, [r4, #8]
 8004104:	f2c0 809c 	blt.w	8004240 <_printf_i+0x228>
 8004108:	6820      	ldr	r0, [r4, #0]
 800410a:	f020 0004 	bic.w	r0, r0, #4
 800410e:	6020      	str	r0, [r4, #0]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d13f      	bne.n	8004194 <_printf_i+0x17c>
 8004114:	2d00      	cmp	r5, #0
 8004116:	f040 8095 	bne.w	8004244 <_printf_i+0x22c>
 800411a:	4675      	mov	r5, lr
 800411c:	2a08      	cmp	r2, #8
 800411e:	d10b      	bne.n	8004138 <_printf_i+0x120>
 8004120:	6823      	ldr	r3, [r4, #0]
 8004122:	07da      	lsls	r2, r3, #31
 8004124:	d508      	bpl.n	8004138 <_printf_i+0x120>
 8004126:	6923      	ldr	r3, [r4, #16]
 8004128:	6862      	ldr	r2, [r4, #4]
 800412a:	429a      	cmp	r2, r3
 800412c:	bfde      	ittt	le
 800412e:	2330      	movle	r3, #48	; 0x30
 8004130:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004134:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004138:	ebae 0305 	sub.w	r3, lr, r5
 800413c:	6123      	str	r3, [r4, #16]
 800413e:	f8cd 8000 	str.w	r8, [sp]
 8004142:	463b      	mov	r3, r7
 8004144:	aa03      	add	r2, sp, #12
 8004146:	4621      	mov	r1, r4
 8004148:	4630      	mov	r0, r6
 800414a:	f7ff feed 	bl	8003f28 <_printf_common>
 800414e:	3001      	adds	r0, #1
 8004150:	d155      	bne.n	80041fe <_printf_i+0x1e6>
 8004152:	f04f 30ff 	mov.w	r0, #4294967295
 8004156:	b005      	add	sp, #20
 8004158:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800415c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8004160:	493c      	ldr	r1, [pc, #240]	; (8004254 <_printf_i+0x23c>)
 8004162:	6822      	ldr	r2, [r4, #0]
 8004164:	6818      	ldr	r0, [r3, #0]
 8004166:	f012 0f80 	tst.w	r2, #128	; 0x80
 800416a:	f100 0504 	add.w	r5, r0, #4
 800416e:	601d      	str	r5, [r3, #0]
 8004170:	d001      	beq.n	8004176 <_printf_i+0x15e>
 8004172:	6803      	ldr	r3, [r0, #0]
 8004174:	e002      	b.n	800417c <_printf_i+0x164>
 8004176:	0655      	lsls	r5, r2, #25
 8004178:	d5fb      	bpl.n	8004172 <_printf_i+0x15a>
 800417a:	8803      	ldrh	r3, [r0, #0]
 800417c:	07d0      	lsls	r0, r2, #31
 800417e:	bf44      	itt	mi
 8004180:	f042 0220 	orrmi.w	r2, r2, #32
 8004184:	6022      	strmi	r2, [r4, #0]
 8004186:	b91b      	cbnz	r3, 8004190 <_printf_i+0x178>
 8004188:	6822      	ldr	r2, [r4, #0]
 800418a:	f022 0220 	bic.w	r2, r2, #32
 800418e:	6022      	str	r2, [r4, #0]
 8004190:	2210      	movs	r2, #16
 8004192:	e7b1      	b.n	80040f8 <_printf_i+0xe0>
 8004194:	4675      	mov	r5, lr
 8004196:	fbb3 f0f2 	udiv	r0, r3, r2
 800419a:	fb02 3310 	mls	r3, r2, r0, r3
 800419e:	5ccb      	ldrb	r3, [r1, r3]
 80041a0:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80041a4:	4603      	mov	r3, r0
 80041a6:	2800      	cmp	r0, #0
 80041a8:	d1f5      	bne.n	8004196 <_printf_i+0x17e>
 80041aa:	e7b7      	b.n	800411c <_printf_i+0x104>
 80041ac:	6808      	ldr	r0, [r1, #0]
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	f010 0f80 	tst.w	r0, #128	; 0x80
 80041b4:	6949      	ldr	r1, [r1, #20]
 80041b6:	d004      	beq.n	80041c2 <_printf_i+0x1aa>
 80041b8:	1d10      	adds	r0, r2, #4
 80041ba:	6018      	str	r0, [r3, #0]
 80041bc:	6813      	ldr	r3, [r2, #0]
 80041be:	6019      	str	r1, [r3, #0]
 80041c0:	e007      	b.n	80041d2 <_printf_i+0x1ba>
 80041c2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80041c6:	f102 0004 	add.w	r0, r2, #4
 80041ca:	6018      	str	r0, [r3, #0]
 80041cc:	6813      	ldr	r3, [r2, #0]
 80041ce:	d0f6      	beq.n	80041be <_printf_i+0x1a6>
 80041d0:	8019      	strh	r1, [r3, #0]
 80041d2:	2300      	movs	r3, #0
 80041d4:	4675      	mov	r5, lr
 80041d6:	6123      	str	r3, [r4, #16]
 80041d8:	e7b1      	b.n	800413e <_printf_i+0x126>
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	1d11      	adds	r1, r2, #4
 80041de:	6019      	str	r1, [r3, #0]
 80041e0:	6815      	ldr	r5, [r2, #0]
 80041e2:	2100      	movs	r1, #0
 80041e4:	6862      	ldr	r2, [r4, #4]
 80041e6:	4628      	mov	r0, r5
 80041e8:	f000 f836 	bl	8004258 <memchr>
 80041ec:	b108      	cbz	r0, 80041f2 <_printf_i+0x1da>
 80041ee:	1b40      	subs	r0, r0, r5
 80041f0:	6060      	str	r0, [r4, #4]
 80041f2:	6863      	ldr	r3, [r4, #4]
 80041f4:	6123      	str	r3, [r4, #16]
 80041f6:	2300      	movs	r3, #0
 80041f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80041fc:	e79f      	b.n	800413e <_printf_i+0x126>
 80041fe:	6923      	ldr	r3, [r4, #16]
 8004200:	462a      	mov	r2, r5
 8004202:	4639      	mov	r1, r7
 8004204:	4630      	mov	r0, r6
 8004206:	47c0      	blx	r8
 8004208:	3001      	adds	r0, #1
 800420a:	d0a2      	beq.n	8004152 <_printf_i+0x13a>
 800420c:	6823      	ldr	r3, [r4, #0]
 800420e:	079b      	lsls	r3, r3, #30
 8004210:	d507      	bpl.n	8004222 <_printf_i+0x20a>
 8004212:	2500      	movs	r5, #0
 8004214:	f104 0919 	add.w	r9, r4, #25
 8004218:	68e3      	ldr	r3, [r4, #12]
 800421a:	9a03      	ldr	r2, [sp, #12]
 800421c:	1a9b      	subs	r3, r3, r2
 800421e:	429d      	cmp	r5, r3
 8004220:	db05      	blt.n	800422e <_printf_i+0x216>
 8004222:	68e0      	ldr	r0, [r4, #12]
 8004224:	9b03      	ldr	r3, [sp, #12]
 8004226:	4298      	cmp	r0, r3
 8004228:	bfb8      	it	lt
 800422a:	4618      	movlt	r0, r3
 800422c:	e793      	b.n	8004156 <_printf_i+0x13e>
 800422e:	2301      	movs	r3, #1
 8004230:	464a      	mov	r2, r9
 8004232:	4639      	mov	r1, r7
 8004234:	4630      	mov	r0, r6
 8004236:	47c0      	blx	r8
 8004238:	3001      	adds	r0, #1
 800423a:	d08a      	beq.n	8004152 <_printf_i+0x13a>
 800423c:	3501      	adds	r5, #1
 800423e:	e7eb      	b.n	8004218 <_printf_i+0x200>
 8004240:	2b00      	cmp	r3, #0
 8004242:	d1a7      	bne.n	8004194 <_printf_i+0x17c>
 8004244:	780b      	ldrb	r3, [r1, #0]
 8004246:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800424a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800424e:	e765      	b.n	800411c <_printf_i+0x104>
 8004250:	08004dca 	.word	0x08004dca
 8004254:	08004db9 	.word	0x08004db9

08004258 <memchr>:
 8004258:	b510      	push	{r4, lr}
 800425a:	b2c9      	uxtb	r1, r1
 800425c:	4402      	add	r2, r0
 800425e:	4290      	cmp	r0, r2
 8004260:	4603      	mov	r3, r0
 8004262:	d101      	bne.n	8004268 <memchr+0x10>
 8004264:	2000      	movs	r0, #0
 8004266:	bd10      	pop	{r4, pc}
 8004268:	781c      	ldrb	r4, [r3, #0]
 800426a:	3001      	adds	r0, #1
 800426c:	428c      	cmp	r4, r1
 800426e:	d1f6      	bne.n	800425e <memchr+0x6>
 8004270:	4618      	mov	r0, r3
 8004272:	bd10      	pop	{r4, pc}

08004274 <memcpy>:
 8004274:	b510      	push	{r4, lr}
 8004276:	1e43      	subs	r3, r0, #1
 8004278:	440a      	add	r2, r1
 800427a:	4291      	cmp	r1, r2
 800427c:	d100      	bne.n	8004280 <memcpy+0xc>
 800427e:	bd10      	pop	{r4, pc}
 8004280:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004284:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004288:	e7f7      	b.n	800427a <memcpy+0x6>

0800428a <memmove>:
 800428a:	4288      	cmp	r0, r1
 800428c:	b510      	push	{r4, lr}
 800428e:	eb01 0302 	add.w	r3, r1, r2
 8004292:	d803      	bhi.n	800429c <memmove+0x12>
 8004294:	1e42      	subs	r2, r0, #1
 8004296:	4299      	cmp	r1, r3
 8004298:	d10c      	bne.n	80042b4 <memmove+0x2a>
 800429a:	bd10      	pop	{r4, pc}
 800429c:	4298      	cmp	r0, r3
 800429e:	d2f9      	bcs.n	8004294 <memmove+0xa>
 80042a0:	1881      	adds	r1, r0, r2
 80042a2:	1ad2      	subs	r2, r2, r3
 80042a4:	42d3      	cmn	r3, r2
 80042a6:	d100      	bne.n	80042aa <memmove+0x20>
 80042a8:	bd10      	pop	{r4, pc}
 80042aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80042ae:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80042b2:	e7f7      	b.n	80042a4 <memmove+0x1a>
 80042b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80042b8:	f802 4f01 	strb.w	r4, [r2, #1]!
 80042bc:	e7eb      	b.n	8004296 <memmove+0xc>
	...

080042c0 <_free_r>:
 80042c0:	b538      	push	{r3, r4, r5, lr}
 80042c2:	4605      	mov	r5, r0
 80042c4:	2900      	cmp	r1, #0
 80042c6:	d043      	beq.n	8004350 <_free_r+0x90>
 80042c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80042cc:	1f0c      	subs	r4, r1, #4
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	bfb8      	it	lt
 80042d2:	18e4      	addlt	r4, r4, r3
 80042d4:	f000 f8d4 	bl	8004480 <__malloc_lock>
 80042d8:	4a1e      	ldr	r2, [pc, #120]	; (8004354 <_free_r+0x94>)
 80042da:	6813      	ldr	r3, [r2, #0]
 80042dc:	4610      	mov	r0, r2
 80042de:	b933      	cbnz	r3, 80042ee <_free_r+0x2e>
 80042e0:	6063      	str	r3, [r4, #4]
 80042e2:	6014      	str	r4, [r2, #0]
 80042e4:	4628      	mov	r0, r5
 80042e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80042ea:	f000 b8ca 	b.w	8004482 <__malloc_unlock>
 80042ee:	42a3      	cmp	r3, r4
 80042f0:	d90b      	bls.n	800430a <_free_r+0x4a>
 80042f2:	6821      	ldr	r1, [r4, #0]
 80042f4:	1862      	adds	r2, r4, r1
 80042f6:	4293      	cmp	r3, r2
 80042f8:	bf01      	itttt	eq
 80042fa:	681a      	ldreq	r2, [r3, #0]
 80042fc:	685b      	ldreq	r3, [r3, #4]
 80042fe:	1852      	addeq	r2, r2, r1
 8004300:	6022      	streq	r2, [r4, #0]
 8004302:	6063      	str	r3, [r4, #4]
 8004304:	6004      	str	r4, [r0, #0]
 8004306:	e7ed      	b.n	80042e4 <_free_r+0x24>
 8004308:	4613      	mov	r3, r2
 800430a:	685a      	ldr	r2, [r3, #4]
 800430c:	b10a      	cbz	r2, 8004312 <_free_r+0x52>
 800430e:	42a2      	cmp	r2, r4
 8004310:	d9fa      	bls.n	8004308 <_free_r+0x48>
 8004312:	6819      	ldr	r1, [r3, #0]
 8004314:	1858      	adds	r0, r3, r1
 8004316:	42a0      	cmp	r0, r4
 8004318:	d10b      	bne.n	8004332 <_free_r+0x72>
 800431a:	6820      	ldr	r0, [r4, #0]
 800431c:	4401      	add	r1, r0
 800431e:	1858      	adds	r0, r3, r1
 8004320:	4282      	cmp	r2, r0
 8004322:	6019      	str	r1, [r3, #0]
 8004324:	d1de      	bne.n	80042e4 <_free_r+0x24>
 8004326:	6810      	ldr	r0, [r2, #0]
 8004328:	6852      	ldr	r2, [r2, #4]
 800432a:	4401      	add	r1, r0
 800432c:	6019      	str	r1, [r3, #0]
 800432e:	605a      	str	r2, [r3, #4]
 8004330:	e7d8      	b.n	80042e4 <_free_r+0x24>
 8004332:	d902      	bls.n	800433a <_free_r+0x7a>
 8004334:	230c      	movs	r3, #12
 8004336:	602b      	str	r3, [r5, #0]
 8004338:	e7d4      	b.n	80042e4 <_free_r+0x24>
 800433a:	6820      	ldr	r0, [r4, #0]
 800433c:	1821      	adds	r1, r4, r0
 800433e:	428a      	cmp	r2, r1
 8004340:	bf01      	itttt	eq
 8004342:	6811      	ldreq	r1, [r2, #0]
 8004344:	6852      	ldreq	r2, [r2, #4]
 8004346:	1809      	addeq	r1, r1, r0
 8004348:	6021      	streq	r1, [r4, #0]
 800434a:	6062      	str	r2, [r4, #4]
 800434c:	605c      	str	r4, [r3, #4]
 800434e:	e7c9      	b.n	80042e4 <_free_r+0x24>
 8004350:	bd38      	pop	{r3, r4, r5, pc}
 8004352:	bf00      	nop
 8004354:	20000cc4 	.word	0x20000cc4

08004358 <_malloc_r>:
 8004358:	b570      	push	{r4, r5, r6, lr}
 800435a:	1ccd      	adds	r5, r1, #3
 800435c:	f025 0503 	bic.w	r5, r5, #3
 8004360:	3508      	adds	r5, #8
 8004362:	2d0c      	cmp	r5, #12
 8004364:	bf38      	it	cc
 8004366:	250c      	movcc	r5, #12
 8004368:	2d00      	cmp	r5, #0
 800436a:	4606      	mov	r6, r0
 800436c:	db01      	blt.n	8004372 <_malloc_r+0x1a>
 800436e:	42a9      	cmp	r1, r5
 8004370:	d903      	bls.n	800437a <_malloc_r+0x22>
 8004372:	230c      	movs	r3, #12
 8004374:	6033      	str	r3, [r6, #0]
 8004376:	2000      	movs	r0, #0
 8004378:	bd70      	pop	{r4, r5, r6, pc}
 800437a:	f000 f881 	bl	8004480 <__malloc_lock>
 800437e:	4a23      	ldr	r2, [pc, #140]	; (800440c <_malloc_r+0xb4>)
 8004380:	6814      	ldr	r4, [r2, #0]
 8004382:	4621      	mov	r1, r4
 8004384:	b991      	cbnz	r1, 80043ac <_malloc_r+0x54>
 8004386:	4c22      	ldr	r4, [pc, #136]	; (8004410 <_malloc_r+0xb8>)
 8004388:	6823      	ldr	r3, [r4, #0]
 800438a:	b91b      	cbnz	r3, 8004394 <_malloc_r+0x3c>
 800438c:	4630      	mov	r0, r6
 800438e:	f000 f867 	bl	8004460 <_sbrk_r>
 8004392:	6020      	str	r0, [r4, #0]
 8004394:	4629      	mov	r1, r5
 8004396:	4630      	mov	r0, r6
 8004398:	f000 f862 	bl	8004460 <_sbrk_r>
 800439c:	1c43      	adds	r3, r0, #1
 800439e:	d126      	bne.n	80043ee <_malloc_r+0x96>
 80043a0:	230c      	movs	r3, #12
 80043a2:	4630      	mov	r0, r6
 80043a4:	6033      	str	r3, [r6, #0]
 80043a6:	f000 f86c 	bl	8004482 <__malloc_unlock>
 80043aa:	e7e4      	b.n	8004376 <_malloc_r+0x1e>
 80043ac:	680b      	ldr	r3, [r1, #0]
 80043ae:	1b5b      	subs	r3, r3, r5
 80043b0:	d41a      	bmi.n	80043e8 <_malloc_r+0x90>
 80043b2:	2b0b      	cmp	r3, #11
 80043b4:	d90f      	bls.n	80043d6 <_malloc_r+0x7e>
 80043b6:	600b      	str	r3, [r1, #0]
 80043b8:	18cc      	adds	r4, r1, r3
 80043ba:	50cd      	str	r5, [r1, r3]
 80043bc:	4630      	mov	r0, r6
 80043be:	f000 f860 	bl	8004482 <__malloc_unlock>
 80043c2:	f104 000b 	add.w	r0, r4, #11
 80043c6:	1d23      	adds	r3, r4, #4
 80043c8:	f020 0007 	bic.w	r0, r0, #7
 80043cc:	1ac3      	subs	r3, r0, r3
 80043ce:	d01b      	beq.n	8004408 <_malloc_r+0xb0>
 80043d0:	425a      	negs	r2, r3
 80043d2:	50e2      	str	r2, [r4, r3]
 80043d4:	bd70      	pop	{r4, r5, r6, pc}
 80043d6:	428c      	cmp	r4, r1
 80043d8:	bf0b      	itete	eq
 80043da:	6863      	ldreq	r3, [r4, #4]
 80043dc:	684b      	ldrne	r3, [r1, #4]
 80043de:	6013      	streq	r3, [r2, #0]
 80043e0:	6063      	strne	r3, [r4, #4]
 80043e2:	bf18      	it	ne
 80043e4:	460c      	movne	r4, r1
 80043e6:	e7e9      	b.n	80043bc <_malloc_r+0x64>
 80043e8:	460c      	mov	r4, r1
 80043ea:	6849      	ldr	r1, [r1, #4]
 80043ec:	e7ca      	b.n	8004384 <_malloc_r+0x2c>
 80043ee:	1cc4      	adds	r4, r0, #3
 80043f0:	f024 0403 	bic.w	r4, r4, #3
 80043f4:	42a0      	cmp	r0, r4
 80043f6:	d005      	beq.n	8004404 <_malloc_r+0xac>
 80043f8:	1a21      	subs	r1, r4, r0
 80043fa:	4630      	mov	r0, r6
 80043fc:	f000 f830 	bl	8004460 <_sbrk_r>
 8004400:	3001      	adds	r0, #1
 8004402:	d0cd      	beq.n	80043a0 <_malloc_r+0x48>
 8004404:	6025      	str	r5, [r4, #0]
 8004406:	e7d9      	b.n	80043bc <_malloc_r+0x64>
 8004408:	bd70      	pop	{r4, r5, r6, pc}
 800440a:	bf00      	nop
 800440c:	20000cc4 	.word	0x20000cc4
 8004410:	20000cc8 	.word	0x20000cc8

08004414 <_realloc_r>:
 8004414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004416:	4607      	mov	r7, r0
 8004418:	4614      	mov	r4, r2
 800441a:	460e      	mov	r6, r1
 800441c:	b921      	cbnz	r1, 8004428 <_realloc_r+0x14>
 800441e:	4611      	mov	r1, r2
 8004420:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004424:	f7ff bf98 	b.w	8004358 <_malloc_r>
 8004428:	b922      	cbnz	r2, 8004434 <_realloc_r+0x20>
 800442a:	f7ff ff49 	bl	80042c0 <_free_r>
 800442e:	4625      	mov	r5, r4
 8004430:	4628      	mov	r0, r5
 8004432:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004434:	f000 f826 	bl	8004484 <_malloc_usable_size_r>
 8004438:	4284      	cmp	r4, r0
 800443a:	d90f      	bls.n	800445c <_realloc_r+0x48>
 800443c:	4621      	mov	r1, r4
 800443e:	4638      	mov	r0, r7
 8004440:	f7ff ff8a 	bl	8004358 <_malloc_r>
 8004444:	4605      	mov	r5, r0
 8004446:	2800      	cmp	r0, #0
 8004448:	d0f2      	beq.n	8004430 <_realloc_r+0x1c>
 800444a:	4631      	mov	r1, r6
 800444c:	4622      	mov	r2, r4
 800444e:	f7ff ff11 	bl	8004274 <memcpy>
 8004452:	4631      	mov	r1, r6
 8004454:	4638      	mov	r0, r7
 8004456:	f7ff ff33 	bl	80042c0 <_free_r>
 800445a:	e7e9      	b.n	8004430 <_realloc_r+0x1c>
 800445c:	4635      	mov	r5, r6
 800445e:	e7e7      	b.n	8004430 <_realloc_r+0x1c>

08004460 <_sbrk_r>:
 8004460:	b538      	push	{r3, r4, r5, lr}
 8004462:	2300      	movs	r3, #0
 8004464:	4c05      	ldr	r4, [pc, #20]	; (800447c <_sbrk_r+0x1c>)
 8004466:	4605      	mov	r5, r0
 8004468:	4608      	mov	r0, r1
 800446a:	6023      	str	r3, [r4, #0]
 800446c:	f000 f814 	bl	8004498 <_sbrk>
 8004470:	1c43      	adds	r3, r0, #1
 8004472:	d102      	bne.n	800447a <_sbrk_r+0x1a>
 8004474:	6823      	ldr	r3, [r4, #0]
 8004476:	b103      	cbz	r3, 800447a <_sbrk_r+0x1a>
 8004478:	602b      	str	r3, [r5, #0]
 800447a:	bd38      	pop	{r3, r4, r5, pc}
 800447c:	2000125c 	.word	0x2000125c

08004480 <__malloc_lock>:
 8004480:	4770      	bx	lr

08004482 <__malloc_unlock>:
 8004482:	4770      	bx	lr

08004484 <_malloc_usable_size_r>:
 8004484:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8004488:	2800      	cmp	r0, #0
 800448a:	f1a0 0004 	sub.w	r0, r0, #4
 800448e:	bfbc      	itt	lt
 8004490:	580b      	ldrlt	r3, [r1, r0]
 8004492:	18c0      	addlt	r0, r0, r3
 8004494:	4770      	bx	lr
	...

08004498 <_sbrk>:
 8004498:	4b04      	ldr	r3, [pc, #16]	; (80044ac <_sbrk+0x14>)
 800449a:	4602      	mov	r2, r0
 800449c:	6819      	ldr	r1, [r3, #0]
 800449e:	b909      	cbnz	r1, 80044a4 <_sbrk+0xc>
 80044a0:	4903      	ldr	r1, [pc, #12]	; (80044b0 <_sbrk+0x18>)
 80044a2:	6019      	str	r1, [r3, #0]
 80044a4:	6818      	ldr	r0, [r3, #0]
 80044a6:	4402      	add	r2, r0
 80044a8:	601a      	str	r2, [r3, #0]
 80044aa:	4770      	bx	lr
 80044ac:	20000ccc 	.word	0x20000ccc
 80044b0:	20001260 	.word	0x20001260

080044b4 <_init>:
 80044b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044b6:	bf00      	nop
 80044b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044ba:	bc08      	pop	{r3}
 80044bc:	469e      	mov	lr, r3
 80044be:	4770      	bx	lr

080044c0 <_fini>:
 80044c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044c2:	bf00      	nop
 80044c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80044c6:	bc08      	pop	{r3}
 80044c8:	469e      	mov	lr, r3
 80044ca:	4770      	bx	lr
