vendor_name = ModelSim
source_file = 1, C:/Users/genne/OneDrive/Escritorio/taller_digitales/sumador_vhdl/sumador_vhdl.vhd
source_file = 1, C:/Users/genne/OneDrive/Escritorio/taller_digitales/sumador_vhdl/sumador_tb.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/genne/OneDrive/Escritorio/taller_digitales/sumador_vhdl/db/sumador_vhdl.cbx.xml
design_name = sumador_vhdl
instance = comp, \O~output , O~output, sumador_vhdl, 1
instance = comp, \s~output , s~output, sumador_vhdl, 1
instance = comp, \a~input , a~input, sumador_vhdl, 1
instance = comp, \b~input , b~input, sumador_vhdl, 1
instance = comp, \c~input , c~input, sumador_vhdl, 1
instance = comp, \O~0 , O~0, sumador_vhdl, 1
instance = comp, \s~0 , s~0, sumador_vhdl, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, sumador_vhdl, 1
