============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 21 2024  11:52:58 pm
  Module:                 b15
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                Pin                          Type       Fanout Load Slew Delay Arrival   
                                                               (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------
(clock CLK)                               launch                                     0 R 
InstQueueRd_Addr_reg[3]/CK                                           100    +0       0 R 
InstQueueRd_Addr_reg[3]/Q                 DFFRX4HVT          4  3.6   81  +493     493 R 
g122835/AN                                                                  +0     493   
g122835/Y                                 NAND2BX4HVT        4  3.4   60  +178     671 R 
g84090__3680/B                                                              +0     671   
g84090__3680/Y                            OR2X6HVT          10  3.7   47  +145     816 R 
fopt123940/A                                                                +0     816   
fopt123940/Y                              INVX2HVT           1  0.6   38   +54     871 F 
g83755__1705/B1                                                             +0     871   
g83755__1705/Y                            AOI22X2HVT         1  0.7   91   +77     947 R 
g83567__7410/B                                                              +0     947   
g83567__7410/Y                            NAND2X2HVT         1  0.3   82  +112    1060 F 
g83499__6131/A                                                              +0    1060   
g83499__6131/Y                            NOR2X1HVT          1  0.7   81  +112    1172 R 
g83457__6260/A                                                              +0    1172   
g83457__6260/Y                            NAND2X2HVT         4  1.1  121  +149    1320 F 
g122815/B                                                                   +0    1320   
g122815/Y                                 XNOR2XLHVT         2  1.0   69  +285    1605 R 
csa_tree_sub_357_67_groupi_g3099/B                                          +0    1605   
csa_tree_sub_357_67_groupi_g3099/Y        NAND2X2HVT         2  0.8  105  +113    1718 F 
csa_tree_sub_357_67_groupi_g3060/A                                          +0    1718   
csa_tree_sub_357_67_groupi_g3060/Y        NAND2X2HVT         3  1.1   53   +91    1809 R 
csa_tree_sub_357_67_groupi_g3031/A0                                         +0    1809   
csa_tree_sub_357_67_groupi_g3031/Y        OAI21X2HVT         2  0.5  106  +144    1953 F 
csa_tree_sub_357_67_groupi_g3008/B0                                         +0    1953   
csa_tree_sub_357_67_groupi_g3008/Y        AOI2BB1XLHVT       1  0.3   67  +122    2074 R 
csa_tree_sub_357_67_groupi_g2997/A1N                                        +0    2074   
csa_tree_sub_357_67_groupi_g2997/Y        AOI2BB1X4HVT      16  3.4   96  +193    2267 R 
g6/B                                                                        +0    2267   
g6/Y                                      NOR2X1HVT          1  0.3   53   +97    2364 F 
g5/B                                                                        +0    2364   
g5/Y                                      NOR2BX1HVT         1  0.5   67   +76    2440 R 
csa_tree_sub_357_67_groupi_g2955/S0                                         +0    2440   
csa_tree_sub_357_67_groupi_g2955/Y        MXI2X1HVT          2  0.5   89  +145    2585 R 
g121295/A                                                                   +0    2585   
g121295/Y                                 MXI2X1HVT          1  0.3  127  +177    2762 F 
g118641/A1                                                                  +0    2762   
g118641/Y                                 OAI211X1HVT        1  0.3   90  +143    2905 R 
InstAddrPointer_reg[24]/D            <<<  DFFRHQX1HVT                       +0    2905   
InstAddrPointer_reg[24]/CK                setup                      100  +204    3109 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK)                               capture                                 2500 R 
                                          uncertainty                      -10    2490 R 
-----------------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :    -619ps (TIMING VIOLATION)
Start-point  : InstQueueRd_Addr_reg[3]/CK
End-point    : InstAddrPointer_reg[24]/D

