// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "11/14/2020 01:14:25"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cache_t (
	clk,
	clr,
	BUS_addr_o,
	BUS_data_o,
	BUS_req_o,
	BUS_ready_o,
	BUS_RW_o,
	DMA_o,
	grant_o,
	CPU_stall_o,
	CPU_addr_o,
	CPU_data_o,
	CPU_ready_o,
	CPU_stall_in,
	next_pc_o);
input 	clk;
input 	clr;
output 	[31:0] BUS_addr_o;
output 	[31:0] BUS_data_o;
output 	BUS_req_o;
output 	BUS_ready_o;
output 	BUS_RW_o;
output 	[7:0] DMA_o;
output 	[7:0] grant_o;
output 	CPU_stall_o;
output 	[31:0] CPU_addr_o;
output 	[31:0] CPU_data_o;
output 	CPU_ready_o;
input 	CPU_stall_in;
output 	[31:0] next_pc_o;

// Design Ports Information
// BUS_addr_o[0]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[1]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[2]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[3]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[4]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[5]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[6]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[7]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[8]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[9]	=>  Location: PIN_N12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[10]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[11]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[12]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[13]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[14]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[15]	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[16]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[17]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[18]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[19]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[20]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[21]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[22]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[23]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[24]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[25]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[26]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[27]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[28]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[29]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[30]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_addr_o[31]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[0]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[1]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[2]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[3]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[4]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[5]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[6]	=>  Location: PIN_P15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[7]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[8]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[9]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[10]	=>  Location: PIN_L16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[11]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[12]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[13]	=>  Location: PIN_L15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[14]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[15]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[16]	=>  Location: PIN_N15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[17]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[18]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[19]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[20]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[21]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[22]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[23]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[24]	=>  Location: PIN_N14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[25]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[26]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[27]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[28]	=>  Location: PIN_L13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[29]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[30]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_data_o[31]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_ready_o	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_RW_o	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUS_req_o	=>  Location: LCCOMB_X24_Y10_N0,	 I/O Standard: None,	 Current Strength: Default
// DMA_o[0]	=>  Location: LCCOMB_X24_Y10_N2,	 I/O Standard: None,	 Current Strength: Default
// DMA_o[1]	=>  Location: LCCOMB_X17_Y29_N0,	 I/O Standard: None,	 Current Strength: Default
// DMA_o[2]	=>  Location: LCCOMB_X24_Y10_N4,	 I/O Standard: None,	 Current Strength: Default
// DMA_o[3]	=>  Location: LCCOMB_X24_Y10_N6,	 I/O Standard: None,	 Current Strength: Default
// DMA_o[4]	=>  Location: LCCOMB_X17_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
// DMA_o[5]	=>  Location: LCCOMB_X48_Y26_N0,	 I/O Standard: None,	 Current Strength: Default
// DMA_o[6]	=>  Location: LCCOMB_X2_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
// DMA_o[7]	=>  Location: LCCOMB_X27_Y7_N0,	 I/O Standard: None,	 Current Strength: Default
// grant_o[0]	=>  Location: LCCOMB_X24_Y10_N8,	 I/O Standard: None,	 Current Strength: Default
// grant_o[1]	=>  Location: LCCOMB_X44_Y8_N0,	 I/O Standard: None,	 Current Strength: Default
// grant_o[2]	=>  Location: LCCOMB_X1_Y6_N0,	 I/O Standard: None,	 Current Strength: Default
// grant_o[3]	=>  Location: LCCOMB_X24_Y10_N10,	 I/O Standard: None,	 Current Strength: Default
// grant_o[4]	=>  Location: LCCOMB_X24_Y10_N12,	 I/O Standard: None,	 Current Strength: Default
// grant_o[5]	=>  Location: LCCOMB_X48_Y1_N0,	 I/O Standard: None,	 Current Strength: Default
// grant_o[6]	=>  Location: LCCOMB_X24_Y8_N0,	 I/O Standard: None,	 Current Strength: Default
// grant_o[7]	=>  Location: LCCOMB_X38_Y7_N0,	 I/O Standard: None,	 Current Strength: Default
// CPU_stall_o	=>  Location: LCCOMB_X24_Y10_N14,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[0]	=>  Location: LCCOMB_X21_Y7_N0,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[1]	=>  Location: LCCOMB_X21_Y7_N2,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[2]	=>  Location: LCCOMB_X21_Y7_N4,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[3]	=>  Location: LCCOMB_X21_Y5_N0,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[4]	=>  Location: LCCOMB_X21_Y5_N2,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[5]	=>  Location: LCCOMB_X20_Y5_N0,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[6]	=>  Location: LCCOMB_X51_Y30_N0,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[7]	=>  Location: LCCOMB_X21_Y7_N6,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[8]	=>  Location: LCCOMB_X21_Y7_N8,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[9]	=>  Location: LCCOMB_X21_Y7_N10,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[10]	=>  Location: LCCOMB_X21_Y7_N12,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[11]	=>  Location: LCCOMB_X47_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[12]	=>  Location: LCCOMB_X21_Y7_N14,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[13]	=>  Location: LCCOMB_X25_Y15_N0,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[14]	=>  Location: LCCOMB_X8_Y30_N0,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[15]	=>  Location: LCCOMB_X19_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[16]	=>  Location: LCCOMB_X19_Y9_N2,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[17]	=>  Location: LCCOMB_X21_Y10_N0,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[18]	=>  Location: LCCOMB_X38_Y33_N0,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[19]	=>  Location: LCCOMB_X19_Y9_N4,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[20]	=>  Location: LCCOMB_X19_Y9_N6,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[21]	=>  Location: LCCOMB_X17_Y19_N0,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[22]	=>  Location: LCCOMB_X19_Y9_N8,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[23]	=>  Location: LCCOMB_X12_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[24]	=>  Location: LCCOMB_X8_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[25]	=>  Location: LCCOMB_X51_Y33_N0,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[26]	=>  Location: LCCOMB_X19_Y9_N10,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[27]	=>  Location: LCCOMB_X15_Y7_N0,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[28]	=>  Location: LCCOMB_X37_Y6_N0,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[29]	=>  Location: LCCOMB_X20_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[30]	=>  Location: LCCOMB_X37_Y2_N0,	 I/O Standard: None,	 Current Strength: Default
// CPU_addr_o[31]	=>  Location: LCCOMB_X20_Y11_N2,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[0]	=>  Location: LCCOMB_X24_Y10_N16,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[1]	=>  Location: LCCOMB_X21_Y10_N2,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[2]	=>  Location: LCCOMB_X21_Y10_N4,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[3]	=>  Location: LCCOMB_X24_Y10_N18,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[4]	=>  Location: LCCOMB_X19_Y9_N12,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[5]	=>  Location: LCCOMB_X19_Y9_N14,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[6]	=>  Location: LCCOMB_X20_Y11_N4,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[7]	=>  Location: LCCOMB_X19_Y12_N0,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[8]	=>  Location: LCCOMB_X20_Y11_N6,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[9]	=>  Location: LCCOMB_X20_Y11_N8,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[10]	=>  Location: LCCOMB_X20_Y11_N10,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[11]	=>  Location: LCCOMB_X20_Y11_N12,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[12]	=>  Location: LCCOMB_X20_Y11_N14,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[13]	=>  Location: LCCOMB_X20_Y11_N16,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[14]	=>  Location: LCCOMB_X20_Y8_N0,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[15]	=>  Location: LCCOMB_X24_Y8_N2,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[16]	=>  Location: LCCOMB_X24_Y8_N4,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[17]	=>  Location: LCCOMB_X24_Y8_N6,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[18]	=>  Location: LCCOMB_X20_Y8_N2,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[19]	=>  Location: LCCOMB_X24_Y8_N8,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[20]	=>  Location: LCCOMB_X24_Y8_N10,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[21]	=>  Location: LCCOMB_X26_Y8_N0,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[22]	=>  Location: LCCOMB_X24_Y7_N0,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[23]	=>  Location: LCCOMB_X24_Y7_N2,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[24]	=>  Location: LCCOMB_X24_Y7_N4,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[25]	=>  Location: LCCOMB_X21_Y7_N16,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[26]	=>  Location: LCCOMB_X24_Y8_N12,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[27]	=>  Location: LCCOMB_X24_Y10_N20,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[28]	=>  Location: LCCOMB_X24_Y8_N14,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[29]	=>  Location: LCCOMB_X24_Y8_N16,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[30]	=>  Location: LCCOMB_X18_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// CPU_data_o[31]	=>  Location: LCCOMB_X20_Y11_N18,	 I/O Standard: None,	 Current Strength: Default
// CPU_ready_o	=>  Location: LCCOMB_X20_Y8_N4,	 I/O Standard: None,	 Current Strength: Default
// CPU_stall_in	=>  Location: LCCOMB_X20_Y8_N6,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[0]	=>  Location: LCCOMB_X40_Y28_N0,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[1]	=>  Location: LCCOMB_X20_Y8_N8,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[2]	=>  Location: LCCOMB_X20_Y5_N2,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[3]	=>  Location: LCCOMB_X21_Y7_N18,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[4]	=>  Location: LCCOMB_X21_Y5_N4,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[5]	=>  Location: LCCOMB_X20_Y8_N10,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[6]	=>  Location: LCCOMB_X1_Y29_N0,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[7]	=>  Location: LCCOMB_X5_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[8]	=>  Location: LCCOMB_X20_Y8_N12,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[9]	=>  Location: LCCOMB_X20_Y8_N14,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[10]	=>  Location: LCCOMB_X16_Y32_N0,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[11]	=>  Location: LCCOMB_X37_Y2_N2,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[12]	=>  Location: LCCOMB_X34_Y24_N0,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[13]	=>  Location: LCCOMB_X51_Y21_N0,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[14]	=>  Location: LCCOMB_X40_Y12_N0,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[15]	=>  Location: LCCOMB_X10_Y9_N0,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[16]	=>  Location: LCCOMB_X41_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[17]	=>  Location: LCCOMB_X27_Y4_N0,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[18]	=>  Location: LCCOMB_X48_Y26_N2,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[19]	=>  Location: LCCOMB_X36_Y23_N0,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[20]	=>  Location: LCCOMB_X16_Y25_N0,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[21]	=>  Location: LCCOMB_X35_Y23_N0,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[22]	=>  Location: LCCOMB_X30_Y11_N0,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[23]	=>  Location: LCCOMB_X36_Y23_N2,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[24]	=>  Location: LCCOMB_X21_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[25]	=>  Location: LCCOMB_X27_Y8_N0,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[26]	=>  Location: LCCOMB_X32_Y22_N0,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[27]	=>  Location: LCCOMB_X44_Y3_N0,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[28]	=>  Location: LCCOMB_X52_Y17_N0,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[29]	=>  Location: LCCOMB_X52_Y17_N2,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[30]	=>  Location: LCCOMB_X49_Y17_N0,	 I/O Standard: None,	 Current Strength: Default
// next_pc_o[31]	=>  Location: LCCOMB_X44_Y13_N0,	 I/O Standard: None,	 Current Strength: Default
// clk	=>  Location: LCCOMB_X52_Y17_N6,	 I/O Standard: None,	 Current Strength: Default
// clr	=>  Location: LCCOMB_X31_Y6_N8,	 I/O Standard: None,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("HomeBrewComputer_6_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \CPU_stall_in~input2 ;
wire \BUS_addr_o[0]~output_o ;
wire \BUS_addr_o[1]~output_o ;
wire \BUS_addr_o[2]~output_o ;
wire \BUS_addr_o[3]~output_o ;
wire \BUS_addr_o[4]~output_o ;
wire \BUS_addr_o[5]~output_o ;
wire \BUS_addr_o[6]~output_o ;
wire \BUS_addr_o[7]~output_o ;
wire \BUS_addr_o[8]~output_o ;
wire \BUS_addr_o[9]~output_o ;
wire \BUS_addr_o[10]~output_o ;
wire \BUS_addr_o[11]~output_o ;
wire \BUS_addr_o[12]~output_o ;
wire \BUS_addr_o[13]~output_o ;
wire \BUS_addr_o[14]~output_o ;
wire \BUS_addr_o[15]~output_o ;
wire \BUS_addr_o[16]~output_o ;
wire \BUS_addr_o[17]~output_o ;
wire \BUS_addr_o[18]~output_o ;
wire \BUS_addr_o[19]~output_o ;
wire \BUS_addr_o[20]~output_o ;
wire \BUS_addr_o[21]~output_o ;
wire \BUS_addr_o[22]~output_o ;
wire \BUS_addr_o[23]~output_o ;
wire \BUS_addr_o[24]~output_o ;
wire \BUS_addr_o[25]~output_o ;
wire \BUS_addr_o[26]~output_o ;
wire \BUS_addr_o[27]~output_o ;
wire \BUS_addr_o[28]~output_o ;
wire \BUS_addr_o[29]~output_o ;
wire \BUS_addr_o[30]~output_o ;
wire \BUS_addr_o[31]~output_o ;
wire \BUS_data_o[0]~output_o ;
wire \BUS_data_o[1]~output_o ;
wire \BUS_data_o[2]~output_o ;
wire \BUS_data_o[3]~output_o ;
wire \BUS_data_o[4]~output_o ;
wire \BUS_data_o[5]~output_o ;
wire \BUS_data_o[6]~output_o ;
wire \BUS_data_o[7]~output_o ;
wire \BUS_data_o[8]~output_o ;
wire \BUS_data_o[9]~output_o ;
wire \BUS_data_o[10]~output_o ;
wire \BUS_data_o[11]~output_o ;
wire \BUS_data_o[12]~output_o ;
wire \BUS_data_o[13]~output_o ;
wire \BUS_data_o[14]~output_o ;
wire \BUS_data_o[15]~output_o ;
wire \BUS_data_o[16]~output_o ;
wire \BUS_data_o[17]~output_o ;
wire \BUS_data_o[18]~output_o ;
wire \BUS_data_o[19]~output_o ;
wire \BUS_data_o[20]~output_o ;
wire \BUS_data_o[21]~output_o ;
wire \BUS_data_o[22]~output_o ;
wire \BUS_data_o[23]~output_o ;
wire \BUS_data_o[24]~output_o ;
wire \BUS_data_o[25]~output_o ;
wire \BUS_data_o[26]~output_o ;
wire \BUS_data_o[27]~output_o ;
wire \BUS_data_o[28]~output_o ;
wire \BUS_data_o[29]~output_o ;
wire \BUS_data_o[30]~output_o ;
wire \BUS_data_o[31]~output_o ;
wire \BUS_ready_o~output_o ;
wire \BUS_RW_o~output_o ;
wire \BUS_req_o~output0_o ;
wire \DMA_o[0]~output0_o ;
wire \DMA_o[1]~output0_o ;
wire \DMA_o[2]~output0_o ;
wire \DMA_o[3]~output0_o ;
wire \DMA_o[4]~output0_o ;
wire \DMA_o[5]~output0_o ;
wire \DMA_o[6]~output0_o ;
wire \DMA_o[7]~output0_o ;
wire \grant_o[0]~output0_o ;
wire \grant_o[1]~output0_o ;
wire \grant_o[2]~output0_o ;
wire \grant_o[3]~output0_o ;
wire \grant_o[4]~output0_o ;
wire \grant_o[5]~output0_o ;
wire \grant_o[6]~output0_o ;
wire \grant_o[7]~output0_o ;
wire \CPU_stall_o~output0_o ;
wire \CPU_addr_o[0]~output0_o ;
wire \CPU_addr_o[1]~output0_o ;
wire \CPU_addr_o[2]~output0_o ;
wire \CPU_addr_o[3]~output0_o ;
wire \CPU_addr_o[4]~output0_o ;
wire \CPU_addr_o[5]~output0_o ;
wire \CPU_addr_o[6]~output0_o ;
wire \CPU_addr_o[7]~output0_o ;
wire \CPU_addr_o[8]~output0_o ;
wire \CPU_addr_o[9]~output0_o ;
wire \CPU_addr_o[10]~output0_o ;
wire \CPU_addr_o[11]~output0_o ;
wire \CPU_addr_o[12]~output0_o ;
wire \CPU_addr_o[13]~output0_o ;
wire \CPU_addr_o[14]~output0_o ;
wire \CPU_addr_o[15]~output0_o ;
wire \CPU_addr_o[16]~output0_o ;
wire \CPU_addr_o[17]~output0_o ;
wire \CPU_addr_o[18]~output0_o ;
wire \CPU_addr_o[19]~output0_o ;
wire \CPU_addr_o[20]~output0_o ;
wire \CPU_addr_o[21]~output0_o ;
wire \CPU_addr_o[22]~output0_o ;
wire \CPU_addr_o[23]~output0_o ;
wire \CPU_addr_o[24]~output0_o ;
wire \CPU_addr_o[25]~output0_o ;
wire \CPU_addr_o[26]~output0_o ;
wire \CPU_addr_o[27]~output0_o ;
wire \CPU_addr_o[28]~output0_o ;
wire \CPU_addr_o[29]~output0_o ;
wire \CPU_addr_o[30]~output0_o ;
wire \CPU_addr_o[31]~output0_o ;
wire \CPU_data_o[0]~output0_o ;
wire \CPU_data_o[1]~output0_o ;
wire \CPU_data_o[2]~output0_o ;
wire \CPU_data_o[3]~output0_o ;
wire \CPU_data_o[4]~output0_o ;
wire \CPU_data_o[5]~output0_o ;
wire \CPU_data_o[6]~output0_o ;
wire \CPU_data_o[7]~output0_o ;
wire \CPU_data_o[8]~output0_o ;
wire \CPU_data_o[9]~output0_o ;
wire \CPU_data_o[10]~output0_o ;
wire \CPU_data_o[11]~output0_o ;
wire \CPU_data_o[12]~output0_o ;
wire \CPU_data_o[13]~output0_o ;
wire \CPU_data_o[14]~output0_o ;
wire \CPU_data_o[15]~output0_o ;
wire \CPU_data_o[16]~output0_o ;
wire \CPU_data_o[17]~output0_o ;
wire \CPU_data_o[18]~output0_o ;
wire \CPU_data_o[19]~output0_o ;
wire \CPU_data_o[20]~output0_o ;
wire \CPU_data_o[21]~output0_o ;
wire \CPU_data_o[22]~output0_o ;
wire \CPU_data_o[23]~output0_o ;
wire \CPU_data_o[24]~output0_o ;
wire \CPU_data_o[25]~output0_o ;
wire \CPU_data_o[26]~output0_o ;
wire \CPU_data_o[27]~output0_o ;
wire \CPU_data_o[28]~output0_o ;
wire \CPU_data_o[29]~output0_o ;
wire \CPU_data_o[30]~output0_o ;
wire \CPU_data_o[31]~output0_o ;
wire \CPU_ready_o~output0_o ;
wire \next_pc_o[0]~output0_o ;
wire \next_pc_o[1]~output0_o ;
wire \next_pc_o[2]~output0_o ;
wire \next_pc_o[3]~output0_o ;
wire \next_pc_o[4]~output0_o ;
wire \next_pc_o[5]~output0_o ;
wire \next_pc_o[6]~output0_o ;
wire \next_pc_o[7]~output0_o ;
wire \next_pc_o[8]~output0_o ;
wire \next_pc_o[9]~output0_o ;
wire \next_pc_o[10]~output0_o ;
wire \next_pc_o[11]~output0_o ;
wire \next_pc_o[12]~output0_o ;
wire \next_pc_o[13]~output0_o ;
wire \next_pc_o[14]~output0_o ;
wire \next_pc_o[15]~output0_o ;
wire \next_pc_o[16]~output0_o ;
wire \next_pc_o[17]~output0_o ;
wire \next_pc_o[18]~output0_o ;
wire \next_pc_o[19]~output0_o ;
wire \next_pc_o[20]~output0_o ;
wire \next_pc_o[21]~output0_o ;
wire \next_pc_o[22]~output0_o ;
wire \next_pc_o[23]~output0_o ;
wire \next_pc_o[24]~output0_o ;
wire \next_pc_o[25]~output0_o ;
wire \next_pc_o[26]~output0_o ;
wire \next_pc_o[27]~output0_o ;
wire \next_pc_o[28]~output0_o ;
wire \next_pc_o[29]~output0_o ;
wire \next_pc_o[30]~output0_o ;
wire \next_pc_o[31]~output0_o ;
wire \clk~input2 ;
wire \clk~clkctrl_outclk ;
wire \memory|state.010~q ;
wire \memory|state.011~feeder_combout ;
wire \memory|state.011~q ;
wire \memory|state~11_combout ;
wire \memory|state.000~q ;
wire \CPU_stall~0_combout ;
wire \CPU_stall~q ;
wire \address.raddr_a[0]~0_combout ;
wire \address.raddr_a[0]~1 ;
wire \address.raddr_a[1]~2_combout ;
wire \address.raddr_a[1]~3 ;
wire \address.raddr_a[2]~4_combout ;
wire \I_cache|RAM_B.raddr_a[3]~1_combout ;
wire \I_cache|RAM_B.raddr_a[3]~2_combout ;
wire \memory|always1~1_combout ;
wire \memory|state.001~q ;
wire \memory|ready~0_combout ;
wire \memory|ready~q ;
wire \memory|selected_reg~feeder_combout ;
wire \memory|state.100~q ;
wire \memory|selected_reg~1_combout ;
wire \memory|selected_reg~q ;
wire \memory|ready_out~1_combout ;
wire \I_cache|ready_o~2_combout ;
wire \clr~input2 ;
wire \address~3_combout ;
wire \I_cache|addr_reg~1_combout ;
wire \address~0_combout ;
wire \I_cache|addr_reg~0_combout ;
wire \address~2_combout ;
wire \I_cache|addr_reg~3_combout ;
wire \I_cache|RAM_B.raddr_a[1]~5_combout ;
wire \I_cache|RAM_B.raddr_a[1]~6_combout ;
wire \address~1_combout ;
wire \I_cache|addr_reg~2_combout ;
wire \I_cache|RAM_B.raddr_a[0]~3_combout ;
wire \I_cache|RAM_B.raddr_a[0]~4_combout ;
wire \I_cache|Decoder0~26_combout ;
wire \memory|data~32_combout ;
wire \memory|mem_rtl_0_bypass[16]~feeder_combout ;
wire \memory|data_reg~2_combout ;
wire \memory|data_reg~34_combout ;
wire \~GND~combout ;
wire \memory|addr_reg~9_combout ;
wire \memory|addr_reg~6_combout ;
wire \memory|addr_reg~10_combout ;
wire \memory|addr_reg~7_combout ;
wire \I_cache|RAM_B.raddr_a[2]~0_combout ;
wire \memory|addr_reg~11_combout ;
wire \memory|addr_reg~8_combout ;
wire \memory|mem_rtl_0_bypass[18]~feeder_combout ;
wire \memory|mem_rtl_0_bypass[20]~feeder_combout ;
wire \memory|mem_rtl_0_bypass[26]~feeder_combout ;
wire \memory|mem_rtl_0_bypass[30]~feeder_combout ;
wire \memory|mem_rtl_0_bypass[32]~feeder_combout ;
wire \memory|mem_rtl_0_bypass[34]~feeder_combout ;
wire \memory|mem_rtl_0_bypass[36]~feeder_combout ;
wire \memory|mem_rtl_0_bypass[38]~feeder_combout ;
wire \memory|mem_rtl_0_bypass[40]~feeder_combout ;
wire \memory|mem_rtl_0_bypass[42]~feeder_combout ;
wire \memory|mem_rtl_0_bypass[46]~feeder_combout ;
wire \memory|mem_rtl_0_bypass[48]~feeder_combout ;
wire \memory|mem_rtl_0_bypass[52]~feeder_combout ;
wire \memory|mem_rtl_0_bypass[56]~feeder_combout ;
wire \memory|mem_rtl_0_bypass[58]~feeder_combout ;
wire \memory|mem_rtl_0_bypass[60]~feeder_combout ;
wire \memory|mem_rtl_0_bypass[66]~feeder_combout ;
wire \memory|mem_rtl_0_bypass[70]~feeder_combout ;
wire \memory|mem_rtl_0_bypass[74]~feeder_combout ;
wire \memory|mem_rtl_0_bypass[76]~feeder_combout ;
wire \memory|mem_rtl_0_bypass[78]~feeder_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \memory|data[31]~64_combout ;
wire \memory|data_reg~33_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \memory|data[30]~63_combout ;
wire \memory|data_reg~32_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \memory|data[29]~62_combout ;
wire \memory|data_reg~31_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \memory|mem_rtl_0_bypass[72]~feeder_combout ;
wire \memory|data[28]~61_combout ;
wire \memory|data_reg~30_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \memory|data[27]~60_combout ;
wire \memory|data_reg~29_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \memory|mem_rtl_0_bypass[68]~feeder_combout ;
wire \memory|data[26]~59_combout ;
wire \memory|data_reg~28_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \memory|data[25]~58_combout ;
wire \memory|data_reg~27_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \memory|mem_rtl_0_bypass[64]~feeder_combout ;
wire \memory|data[24]~57_combout ;
wire \memory|data_reg~26_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \memory|mem_rtl_0_bypass[62]~feeder_combout ;
wire \memory|data[23]~56_combout ;
wire \memory|data_reg~25_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \memory|data[22]~55_combout ;
wire \memory|data_reg~24_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \memory|data[21]~54_combout ;
wire \memory|data_reg~23_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \memory|data[20]~53_combout ;
wire \memory|data_reg~22_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \memory|mem_rtl_0_bypass[54]~feeder_combout ;
wire \memory|data[19]~52_combout ;
wire \memory|data_reg~21_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \memory|data[18]~51_combout ;
wire \memory|data_reg~20_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \memory|mem_rtl_0_bypass[50]~feeder_combout ;
wire \memory|data[17]~50_combout ;
wire \memory|data_reg~19_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \memory|data[16]~49_combout ;
wire \memory|data_reg~18_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \memory|data[15]~48_combout ;
wire \memory|data_reg~17_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \memory|mem_rtl_0_bypass[44]~feeder_combout ;
wire \memory|data[14]~47_combout ;
wire \memory|data_reg~16_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \memory|data[13]~46_combout ;
wire \memory|data_reg~15_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \memory|data[12]~45_combout ;
wire \memory|data_reg~14_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \memory|data[11]~44_combout ;
wire \memory|data_reg~13_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \memory|data[10]~43_combout ;
wire \memory|data_reg~12_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \memory|data[9]~42_combout ;
wire \memory|data_reg~11_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \memory|data[8]~41_combout ;
wire \memory|data_reg~10_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \memory|data[7]~40_combout ;
wire \memory|data_reg~9_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \memory|mem_rtl_0_bypass[28]~feeder_combout ;
wire \memory|data[6]~39_combout ;
wire \memory|data_reg~8_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \memory|data[5]~38_combout ;
wire \memory|data_reg~7_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \memory|mem_rtl_0_bypass[24]~feeder_combout ;
wire \memory|data[4]~37_combout ;
wire \memory|data_reg~6_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \memory|mem_rtl_0_bypass[22]~feeder_combout ;
wire \memory|data[3]~36_combout ;
wire \memory|data_reg~5_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \memory|data[2]~35_combout ;
wire \memory|data_reg~4_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \memory|data[1]~34_combout ;
wire \memory|data_reg~3_combout ;
wire \memory|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \memory|data[0]~33_combout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 ;
wire \I_cache|Equal0~5_combout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 ;
wire \I_cache|Equal0~6_combout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 ;
wire \I_cache|Equal0~3_combout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 ;
wire \I_cache|Equal0~0_combout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 ;
wire \I_cache|Equal0~2_combout ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 ;
wire \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 ;
wire \I_cache|Equal0~1_combout ;
wire \I_cache|Equal0~4_combout ;
wire \I_cache|Equal0~7_combout ;
wire \I_cache|random~0_combout ;
wire \I_cache|random~q ;
wire \I_cache|Decoder0~18_combout ;
wire \I_cache|Decoder0~16_combout ;
wire \I_cache|Decoder0~17_combout ;
wire \I_cache|Decoder0~1_combout ;
wire \I_cache|Decoder0~19_combout ;
wire \I_cache|VALID_B~8_combout ;
wire \I_cache|Decoder0~21_combout ;
wire \I_cache|VALID_B~11_combout ;
wire \I_cache|Decoder0~20_combout ;
wire \I_cache|Decoder0~22_combout ;
wire \I_cache|VALID_B~9_combout ;
wire \I_cache|Decoder0~7_combout ;
wire \I_cache|Decoder0~23_combout ;
wire \I_cache|VALID_B~10_combout ;
wire \I_cache|Mux1~4_combout ;
wire \I_cache|Mux1~5_combout ;
wire \I_cache|Decoder0~13_combout ;
wire \I_cache|VALID_B~7_combout ;
wire \I_cache|Decoder0~9_combout ;
wire \I_cache|Decoder0~10_combout ;
wire \I_cache|Decoder0~11_combout ;
wire \I_cache|VALID_B~4_combout ;
wire \I_cache|Decoder0~12_combout ;
wire \I_cache|Decoder0~15_combout ;
wire \I_cache|VALID_B~6_combout ;
wire \I_cache|Decoder0~14_combout ;
wire \I_cache|VALID_B~5_combout ;
wire \I_cache|Mux1~2_combout ;
wire \I_cache|Mux1~3_combout ;
wire \I_cache|Mux1~6_combout ;
wire \I_cache|Decoder0~3_combout ;
wire \I_cache|VALID_B~3_combout ;
wire \I_cache|Decoder0~0_combout ;
wire \I_cache|Decoder0~2_combout ;
wire \I_cache|Decoder0~4_combout ;
wire \I_cache|VALID_B~0_combout ;
wire \I_cache|Decoder0~5_combout ;
wire \I_cache|Decoder0~6_combout ;
wire \I_cache|VALID_B~1_combout ;
wire \I_cache|Decoder0~8_combout ;
wire \I_cache|VALID_B~2_combout ;
wire \I_cache|Mux1~0_combout ;
wire \I_cache|Mux1~1_combout ;
wire \I_cache|VALID_B~15_combout ;
wire \I_cache|Decoder0~24_combout ;
wire \I_cache|Decoder0~25_combout ;
wire \I_cache|Decoder0~27_combout ;
wire \I_cache|VALID_B~12_combout ;
wire \I_cache|Decoder0~28_combout ;
wire \I_cache|Decoder0~29_combout ;
wire \I_cache|VALID_B~13_combout ;
wire \I_cache|Decoder0~30_combout ;
wire \I_cache|VALID_B~14_combout ;
wire \I_cache|Mux1~7_combout ;
wire \I_cache|Mux1~8_combout ;
wire \I_cache|Mux1~9_combout ;
wire \I_cache|WE_B~0_combout ;
wire \I_cache|WE_A~0_combout ;
wire \I_cache|WE_B~1_combout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 ;
wire \I_cache|Equal1~6_combout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 ;
wire \I_cache|Equal1~5_combout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 ;
wire \I_cache|Equal1~3_combout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 ;
wire \I_cache|Equal1~2_combout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 ;
wire \I_cache|Equal1~1_combout ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 ;
wire \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 ;
wire \I_cache|Equal1~0_combout ;
wire \I_cache|Equal1~4_combout ;
wire \I_cache|Equal1~7_combout ;
wire \I_cache|WE_A~1_combout ;
wire \I_cache|WE_A~2_combout ;
wire \I_cache|VALID_A~15_combout ;
wire \I_cache|VALID_A~12_combout ;
wire \I_cache|VALID_A~14_combout ;
wire \I_cache|VALID_A~13_combout ;
wire \I_cache|Mux0~7_combout ;
wire \I_cache|Mux0~8_combout ;
wire \I_cache|VALID_A~3_combout ;
wire \I_cache|VALID_A~0_combout ;
wire \I_cache|VALID_A~2_combout ;
wire \I_cache|VALID_A~1_combout ;
wire \I_cache|Mux0~0_combout ;
wire \I_cache|Mux0~1_combout ;
wire \I_cache|VALID_A~4_combout ;
wire \I_cache|VALID_A~7_combout ;
wire \I_cache|VALID_A~5_combout ;
wire \I_cache|VALID_A~6_combout ;
wire \I_cache|Mux0~2_combout ;
wire \I_cache|Mux0~3_combout ;
wire \I_cache|VALID_A~11_combout ;
wire \I_cache|VALID_A~8_combout ;
wire \I_cache|VALID_A~9_combout ;
wire \I_cache|VALID_A~10_combout ;
wire \I_cache|Mux0~4_combout ;
wire \I_cache|Mux0~5_combout ;
wire \I_cache|Mux0~6_combout ;
wire \I_cache|Mux0~9_combout ;
wire \I_cache|comb~0_combout ;
wire \I_cache|CPU_req_reg~0_combout ;
wire \I_cache|CPU_req_reg~q ;
wire \I_cache|ready_o~1_combout ;
wire \bus_control_0|state~0_combout ;
wire \bus_control_0|state~q ;
wire \I_cache|req~1_combout ;
wire \bus_control_0|grant[0]~1_combout ;
wire \memory|mem~0_combout ;
wire \memory|mem~1_combout ;
wire \memory|mem~2_combout ;
wire \memory|mem~3_combout ;
wire \memory|mem~4_combout ;
wire \memory|mem~5_combout ;
wire \memory|mem~6_combout ;
wire \memory|mem~7_combout ;
wire \memory|mem~8_combout ;
wire \memory|mem~9_combout ;
wire \memory|mem~10_combout ;
wire \memory|mem~11_combout ;
wire \memory|mem~12_combout ;
wire \memory|mem~13_combout ;
wire \memory|mem~14_combout ;
wire \memory|mem~15_combout ;
wire \memory|mem~16_combout ;
wire \memory|mem~17_combout ;
wire \memory|mem~18_combout ;
wire \memory|mem~19_combout ;
wire \memory|mem~20_combout ;
wire \memory|mem~21_combout ;
wire \memory|mem~22_combout ;
wire \memory|mem~23_combout ;
wire \memory|mem~24_combout ;
wire \memory|mem~25_combout ;
wire \memory|mem~26_combout ;
wire \memory|mem~27_combout ;
wire \memory|mem~28_combout ;
wire \memory|mem~29_combout ;
wire \memory|mem~30_combout ;
wire \memory|mem~31_combout ;
wire \I_cache|ready_in~0_combout ;
wire \I_cache|data_o~0_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \I_cache|HIT_A~combout ;
wire \I_cache|data_o~1_combout ;
wire \I_cache|data_o~2_combout ;
wire \I_cache|data_o~3_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 ;
wire \I_cache|data_o~4_combout ;
wire \I_cache|data_o~5_combout ;
wire \I_cache|data_o~6_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 ;
wire \I_cache|data_o~7_combout ;
wire \I_cache|data_o~8_combout ;
wire \I_cache|data_o~9_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 ;
wire \I_cache|data_o~10_combout ;
wire \I_cache|data_o~11_combout ;
wire \I_cache|data_o~12_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 ;
wire \I_cache|data_o~13_combout ;
wire \I_cache|data_o~14_combout ;
wire \I_cache|data_o~15_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 ;
wire \I_cache|data_o~16_combout ;
wire \I_cache|data_o~17_combout ;
wire \I_cache|data_o~18_combout ;
wire \I_cache|RAM_B_rtl_0_bypass[7]~feeder_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 ;
wire \I_cache|data_o~19_combout ;
wire \I_cache|data_o~20_combout ;
wire \I_cache|data_o~21_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 ;
wire \I_cache|data_o~22_combout ;
wire \I_cache|data_o~23_combout ;
wire \I_cache|data_o~24_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 ;
wire \I_cache|data_o~25_combout ;
wire \I_cache|data_o~26_combout ;
wire \I_cache|data_o~27_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 ;
wire \I_cache|data_o~28_combout ;
wire \I_cache|data_o~29_combout ;
wire \I_cache|data_o~30_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 ;
wire \I_cache|data_o~31_combout ;
wire \I_cache|data_o~32_combout ;
wire \I_cache|data_o~33_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 ;
wire \I_cache|data_o~34_combout ;
wire \I_cache|data_o~35_combout ;
wire \I_cache|data_o~36_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 ;
wire \I_cache|data_o~37_combout ;
wire \I_cache|data_o~38_combout ;
wire \I_cache|data_o~39_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \I_cache|data_o~40_combout ;
wire \I_cache|data_o~41_combout ;
wire \I_cache|data_o~42_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 ;
wire \I_cache|data_o~43_combout ;
wire \I_cache|data_o~44_combout ;
wire \I_cache|data_o~45_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 ;
wire \I_cache|data_o~46_combout ;
wire \I_cache|data_o~47_combout ;
wire \I_cache|data_o~48_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 ;
wire \I_cache|data_o~49_combout ;
wire \I_cache|data_o~50_combout ;
wire \I_cache|data_o~51_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 ;
wire \I_cache|data_o~52_combout ;
wire \I_cache|data_o~53_combout ;
wire \I_cache|data_o~54_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 ;
wire \I_cache|data_o~55_combout ;
wire \I_cache|data_o~56_combout ;
wire \I_cache|data_o~57_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 ;
wire \I_cache|data_o~58_combout ;
wire \I_cache|data_o~59_combout ;
wire \I_cache|data_o~60_combout ;
wire \I_cache|RAM_A_rtl_0_bypass[21]~feeder_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 ;
wire \I_cache|data_o~61_combout ;
wire \I_cache|data_o~62_combout ;
wire \I_cache|data_o~63_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 ;
wire \I_cache|data_o~64_combout ;
wire \I_cache|data_o~65_combout ;
wire \I_cache|data_o~66_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 ;
wire \I_cache|data_o~67_combout ;
wire \I_cache|data_o~68_combout ;
wire \I_cache|data_o~69_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 ;
wire \I_cache|data_o~70_combout ;
wire \I_cache|data_o~71_combout ;
wire \I_cache|data_o~72_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 ;
wire \I_cache|data_o~73_combout ;
wire \I_cache|data_o~74_combout ;
wire \I_cache|data_o~75_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 ;
wire \I_cache|data_o~76_combout ;
wire \I_cache|data_o~77_combout ;
wire \I_cache|data_o~78_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 ;
wire \I_cache|data_o~79_combout ;
wire \I_cache|data_o~80_combout ;
wire \I_cache|data_o~81_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 ;
wire \I_cache|data_o~82_combout ;
wire \I_cache|data_o~83_combout ;
wire \I_cache|data_o~84_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 ;
wire \I_cache|data_o~85_combout ;
wire \I_cache|data_o~86_combout ;
wire \I_cache|data_o~87_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 ;
wire \I_cache|data_o~88_combout ;
wire \I_cache|data_o~89_combout ;
wire \I_cache|data_o~90_combout ;
wire \I_cache|RAM_A_rtl_0_bypass[31]~feeder_combout ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 ;
wire \I_cache|data_o~91_combout ;
wire \I_cache|data_o~92_combout ;
wire \I_cache|data_o~93_combout ;
wire \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 ;
wire \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 ;
wire \I_cache|data_o~94_combout ;
wire \I_cache|data_o~95_combout ;
wire \I_cache|data_o~96_combout ;
wire [0:32] \I_cache|RAM_A_rtl_0_bypass ;
wire [127:0] \I_cache|VALID_A ;
wire [31:0] i;
wire [127:0] \I_cache|VALID_B ;
wire [0:23] \I_cache|TAG_B_rtl_0_bypass ;
wire [7:0] \bus_control_0|grant_reg ;
wire [0:78] \memory|mem_rtl_0_bypass ;
wire [0:23] \I_cache|TAG_A_rtl_0_bypass ;
wire [31:0] \I_cache|addr_reg ;
wire [0:32] \I_cache|RAM_B_rtl_0_bypass ;
wire [31:0] \memory|data_reg ;
wire [31:0] \memory|addr_reg ;

wire [35:0] \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [35:0] \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;

assign \memory|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \memory|mem_rtl_0|auto_generated|ram_block1a1  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \memory|mem_rtl_0|auto_generated|ram_block1a2  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \memory|mem_rtl_0|auto_generated|ram_block1a3  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \memory|mem_rtl_0|auto_generated|ram_block1a4  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \memory|mem_rtl_0|auto_generated|ram_block1a5  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \memory|mem_rtl_0|auto_generated|ram_block1a6  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \memory|mem_rtl_0|auto_generated|ram_block1a7  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \memory|mem_rtl_0|auto_generated|ram_block1a8  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \memory|mem_rtl_0|auto_generated|ram_block1a9  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \memory|mem_rtl_0|auto_generated|ram_block1a10  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \memory|mem_rtl_0|auto_generated|ram_block1a11  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \memory|mem_rtl_0|auto_generated|ram_block1a12  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \memory|mem_rtl_0|auto_generated|ram_block1a13  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \memory|mem_rtl_0|auto_generated|ram_block1a14  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \memory|mem_rtl_0|auto_generated|ram_block1a15  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \memory|mem_rtl_0|auto_generated|ram_block1a16  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \memory|mem_rtl_0|auto_generated|ram_block1a17  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \memory|mem_rtl_0|auto_generated|ram_block1a18  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \memory|mem_rtl_0|auto_generated|ram_block1a19  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \memory|mem_rtl_0|auto_generated|ram_block1a20  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \memory|mem_rtl_0|auto_generated|ram_block1a21  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \memory|mem_rtl_0|auto_generated|ram_block1a22  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \memory|mem_rtl_0|auto_generated|ram_block1a23  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \memory|mem_rtl_0|auto_generated|ram_block1a24  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \memory|mem_rtl_0|auto_generated|ram_block1a25  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \memory|mem_rtl_0|auto_generated|ram_block1a26  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \memory|mem_rtl_0|auto_generated|ram_block1a27  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \memory|mem_rtl_0|auto_generated|ram_block1a28  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \memory|mem_rtl_0|auto_generated|ram_block1a29  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \memory|mem_rtl_0|auto_generated|ram_block1a30  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \memory|mem_rtl_0|auto_generated|ram_block1a31  = \memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];
assign \I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];
assign \I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35];

assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13~portbdataout  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [1];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [2];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [3];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [4];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [5];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [6];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [7];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [8];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [9];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [10];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [11];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [12];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [13];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [14];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [15];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [16];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [17];
assign \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31  = \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [18];

assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13~portbdataout  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [1];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [2];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [3];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [4];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [5];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [6];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [7];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [8];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [9];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [10];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [11];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [12];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [13];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [14];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [15];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [16];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [17];
assign \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31  = \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [18];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \BUS_addr_o[0]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[0]~output .bus_hold = "false";
defparam \BUS_addr_o[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \BUS_addr_o[1]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[1]~output .bus_hold = "false";
defparam \BUS_addr_o[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \BUS_addr_o[2]~output (
	.i(\I_cache|RAM_B.raddr_a[0]~4_combout ),
	.oe(\bus_control_0|grant[0]~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[2]~output .bus_hold = "false";
defparam \BUS_addr_o[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \BUS_addr_o[3]~output (
	.i(\I_cache|RAM_B.raddr_a[1]~6_combout ),
	.oe(\bus_control_0|grant[0]~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[3]~output .bus_hold = "false";
defparam \BUS_addr_o[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \BUS_addr_o[4]~output (
	.i(\I_cache|RAM_B.raddr_a[2]~0_combout ),
	.oe(\bus_control_0|grant[0]~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[4]~output .bus_hold = "false";
defparam \BUS_addr_o[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \BUS_addr_o[5]~output (
	.i(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.oe(\bus_control_0|grant[0]~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[5]~output .bus_hold = "false";
defparam \BUS_addr_o[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \BUS_addr_o[6]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[6]~output .bus_hold = "false";
defparam \BUS_addr_o[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \BUS_addr_o[7]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[7]~output .bus_hold = "false";
defparam \BUS_addr_o[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \BUS_addr_o[8]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[8]~output .bus_hold = "false";
defparam \BUS_addr_o[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N23
cycloneive_io_obuf \BUS_addr_o[9]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[9]~output .bus_hold = "false";
defparam \BUS_addr_o[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \BUS_addr_o[10]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[10]~output .bus_hold = "false";
defparam \BUS_addr_o[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \BUS_addr_o[11]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[11]~output .bus_hold = "false";
defparam \BUS_addr_o[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \BUS_addr_o[12]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[12]~output .bus_hold = "false";
defparam \BUS_addr_o[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \BUS_addr_o[13]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[13]~output .bus_hold = "false";
defparam \BUS_addr_o[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \BUS_addr_o[14]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[14]~output .bus_hold = "false";
defparam \BUS_addr_o[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \BUS_addr_o[15]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[15]~output .bus_hold = "false";
defparam \BUS_addr_o[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \BUS_addr_o[16]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[16]~output .bus_hold = "false";
defparam \BUS_addr_o[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \BUS_addr_o[17]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[17]~output .bus_hold = "false";
defparam \BUS_addr_o[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \BUS_addr_o[18]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[18]~output .bus_hold = "false";
defparam \BUS_addr_o[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \BUS_addr_o[19]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[19]~output .bus_hold = "false";
defparam \BUS_addr_o[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \BUS_addr_o[20]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[20]~output .bus_hold = "false";
defparam \BUS_addr_o[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \BUS_addr_o[21]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[21]~output .bus_hold = "false";
defparam \BUS_addr_o[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \BUS_addr_o[22]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[22]~output .bus_hold = "false";
defparam \BUS_addr_o[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \BUS_addr_o[23]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[23]~output .bus_hold = "false";
defparam \BUS_addr_o[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \BUS_addr_o[24]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[24]~output .bus_hold = "false";
defparam \BUS_addr_o[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cycloneive_io_obuf \BUS_addr_o[25]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[25]~output .bus_hold = "false";
defparam \BUS_addr_o[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \BUS_addr_o[26]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[26]~output .bus_hold = "false";
defparam \BUS_addr_o[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \BUS_addr_o[27]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[27]~output .bus_hold = "false";
defparam \BUS_addr_o[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \BUS_addr_o[28]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[28]~output .bus_hold = "false";
defparam \BUS_addr_o[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \BUS_addr_o[29]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[29]~output .bus_hold = "false";
defparam \BUS_addr_o[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \BUS_addr_o[30]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[30]~output .bus_hold = "false";
defparam \BUS_addr_o[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \BUS_addr_o[31]~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_addr_o[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_addr_o[31]~output .bus_hold = "false";
defparam \BUS_addr_o[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N23
cycloneive_io_obuf \BUS_data_o[0]~output (
	.i(\memory|mem~0_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[0]~output .bus_hold = "false";
defparam \BUS_data_o[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \BUS_data_o[1]~output (
	.i(\memory|mem~1_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[1]~output .bus_hold = "false";
defparam \BUS_data_o[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cycloneive_io_obuf \BUS_data_o[2]~output (
	.i(\memory|mem~2_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[2]~output .bus_hold = "false";
defparam \BUS_data_o[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cycloneive_io_obuf \BUS_data_o[3]~output (
	.i(\memory|mem~3_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[3]~output .bus_hold = "false";
defparam \BUS_data_o[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \BUS_data_o[4]~output (
	.i(\memory|mem~4_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[4]~output .bus_hold = "false";
defparam \BUS_data_o[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cycloneive_io_obuf \BUS_data_o[5]~output (
	.i(\memory|mem~5_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[5]~output .bus_hold = "false";
defparam \BUS_data_o[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N16
cycloneive_io_obuf \BUS_data_o[6]~output (
	.i(\memory|mem~6_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[6]~output .bus_hold = "false";
defparam \BUS_data_o[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \BUS_data_o[7]~output (
	.i(\memory|mem~7_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[7]~output .bus_hold = "false";
defparam \BUS_data_o[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cycloneive_io_obuf \BUS_data_o[8]~output (
	.i(\memory|mem~8_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[8]~output .bus_hold = "false";
defparam \BUS_data_o[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \BUS_data_o[9]~output (
	.i(\memory|mem~9_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[9]~output .bus_hold = "false";
defparam \BUS_data_o[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cycloneive_io_obuf \BUS_data_o[10]~output (
	.i(\memory|mem~10_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[10]~output .bus_hold = "false";
defparam \BUS_data_o[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
cycloneive_io_obuf \BUS_data_o[11]~output (
	.i(\memory|mem~11_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[11]~output .bus_hold = "false";
defparam \BUS_data_o[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cycloneive_io_obuf \BUS_data_o[12]~output (
	.i(\memory|mem~12_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[12]~output .bus_hold = "false";
defparam \BUS_data_o[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cycloneive_io_obuf \BUS_data_o[13]~output (
	.i(\memory|mem~13_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[13]~output .bus_hold = "false";
defparam \BUS_data_o[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \BUS_data_o[14]~output (
	.i(\memory|mem~14_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[14]~output .bus_hold = "false";
defparam \BUS_data_o[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \BUS_data_o[15]~output (
	.i(\memory|mem~15_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[15]~output .bus_hold = "false";
defparam \BUS_data_o[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N16
cycloneive_io_obuf \BUS_data_o[16]~output (
	.i(\memory|mem~16_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[16]~output .bus_hold = "false";
defparam \BUS_data_o[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cycloneive_io_obuf \BUS_data_o[17]~output (
	.i(\memory|mem~17_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[17]~output .bus_hold = "false";
defparam \BUS_data_o[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \BUS_data_o[18]~output (
	.i(\memory|mem~18_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[18]~output .bus_hold = "false";
defparam \BUS_data_o[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cycloneive_io_obuf \BUS_data_o[19]~output (
	.i(\memory|mem~19_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[19]~output .bus_hold = "false";
defparam \BUS_data_o[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \BUS_data_o[20]~output (
	.i(\memory|mem~20_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[20]~output .bus_hold = "false";
defparam \BUS_data_o[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \BUS_data_o[21]~output (
	.i(\memory|mem~21_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[21]~output .bus_hold = "false";
defparam \BUS_data_o[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y7_N9
cycloneive_io_obuf \BUS_data_o[22]~output (
	.i(\memory|mem~22_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[22]~output .bus_hold = "false";
defparam \BUS_data_o[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \BUS_data_o[23]~output (
	.i(\memory|mem~23_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[23]~output .bus_hold = "false";
defparam \BUS_data_o[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N23
cycloneive_io_obuf \BUS_data_o[24]~output (
	.i(\memory|mem~24_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[24]~output .bus_hold = "false";
defparam \BUS_data_o[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
cycloneive_io_obuf \BUS_data_o[25]~output (
	.i(\memory|mem~25_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[25]~output .bus_hold = "false";
defparam \BUS_data_o[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \BUS_data_o[26]~output (
	.i(\memory|mem~26_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[26]~output .bus_hold = "false";
defparam \BUS_data_o[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \BUS_data_o[27]~output (
	.i(\memory|mem~27_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[27]~output .bus_hold = "false";
defparam \BUS_data_o[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y10_N16
cycloneive_io_obuf \BUS_data_o[28]~output (
	.i(\memory|mem~28_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[28]~output .bus_hold = "false";
defparam \BUS_data_o[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N23
cycloneive_io_obuf \BUS_data_o[29]~output (
	.i(\memory|mem~29_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[29]~output .bus_hold = "false";
defparam \BUS_data_o[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneive_io_obuf \BUS_data_o[30]~output (
	.i(\memory|mem~30_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[30]~output .bus_hold = "false";
defparam \BUS_data_o[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cycloneive_io_obuf \BUS_data_o[31]~output (
	.i(\memory|mem~31_combout ),
	.oe(\memory|data~32_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_data_o[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_data_o[31]~output .bus_hold = "false";
defparam \BUS_data_o[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \BUS_ready_o~output (
	.i(\memory|ready~q ),
	.oe(\memory|ready_out~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_ready_o~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_ready_o~output .bus_hold = "false";
defparam \BUS_ready_o~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cycloneive_io_obuf \BUS_RW_o~output (
	.i(!\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_RW_o~output_o ),
	.obar());
// synopsys translate_off
defparam \BUS_RW_o~output .bus_hold = "false";
defparam \BUS_RW_o~output .open_drain_output = "true";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_io_obuf \BUS_req_o~output0 (
	.i(\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BUS_req_o~output0_o ),
	.obar());
// synopsys translate_off
defparam \BUS_req_o~output0 .bus_hold = "false";
defparam \BUS_req_o~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cycloneive_io_obuf \DMA_o[0]~output0 (
	.i(\I_cache|ready_o~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DMA_o[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \DMA_o[0]~output0 .bus_hold = "false";
defparam \DMA_o[0]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X17_Y29_N0
cycloneive_io_obuf \DMA_o[1]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DMA_o[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \DMA_o[1]~output0 .bus_hold = "false";
defparam \DMA_o[1]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneive_io_obuf \DMA_o[2]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DMA_o[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \DMA_o[2]~output0 .bus_hold = "false";
defparam \DMA_o[2]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneive_io_obuf \DMA_o[3]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DMA_o[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \DMA_o[3]~output0 .bus_hold = "false";
defparam \DMA_o[3]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X17_Y15_N0
cycloneive_io_obuf \DMA_o[4]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DMA_o[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \DMA_o[4]~output0 .bus_hold = "false";
defparam \DMA_o[4]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N0
cycloneive_io_obuf \DMA_o[5]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DMA_o[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \DMA_o[5]~output0 .bus_hold = "false";
defparam \DMA_o[5]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X2_Y15_N0
cycloneive_io_obuf \DMA_o[6]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DMA_o[6]~output0_o ),
	.obar());
// synopsys translate_off
defparam \DMA_o[6]~output0 .bus_hold = "false";
defparam \DMA_o[6]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X27_Y7_N0
cycloneive_io_obuf \DMA_o[7]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DMA_o[7]~output0_o ),
	.obar());
// synopsys translate_off
defparam \DMA_o[7]~output0 .bus_hold = "false";
defparam \DMA_o[7]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneive_io_obuf \grant_o[0]~output0 (
	.i(\bus_control_0|grant[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\grant_o[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \grant_o[0]~output0 .bus_hold = "false";
defparam \grant_o[0]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X44_Y8_N0
cycloneive_io_obuf \grant_o[1]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\grant_o[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \grant_o[1]~output0 .bus_hold = "false";
defparam \grant_o[1]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X1_Y6_N0
cycloneive_io_obuf \grant_o[2]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\grant_o[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \grant_o[2]~output0 .bus_hold = "false";
defparam \grant_o[2]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneive_io_obuf \grant_o[3]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\grant_o[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \grant_o[3]~output0 .bus_hold = "false";
defparam \grant_o[3]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneive_io_obuf \grant_o[4]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\grant_o[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \grant_o[4]~output0 .bus_hold = "false";
defparam \grant_o[4]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X48_Y1_N0
cycloneive_io_obuf \grant_o[5]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\grant_o[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \grant_o[5]~output0 .bus_hold = "false";
defparam \grant_o[5]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N0
cycloneive_io_obuf \grant_o[6]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\grant_o[6]~output0_o ),
	.obar());
// synopsys translate_off
defparam \grant_o[6]~output0 .bus_hold = "false";
defparam \grant_o[6]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y7_N0
cycloneive_io_obuf \grant_o[7]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\grant_o[7]~output0_o ),
	.obar());
// synopsys translate_off
defparam \grant_o[7]~output0 .bus_hold = "false";
defparam \grant_o[7]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneive_io_obuf \CPU_stall_o~output0 (
	.i(\CPU_stall~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_stall_o~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_stall_o~output0 .bus_hold = "false";
defparam \CPU_stall_o~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N0
cycloneive_io_obuf \CPU_addr_o[0]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[0]~output0 .bus_hold = "false";
defparam \CPU_addr_o[0]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N2
cycloneive_io_obuf \CPU_addr_o[1]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[1]~output0 .bus_hold = "false";
defparam \CPU_addr_o[1]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N4
cycloneive_io_obuf \CPU_addr_o[2]~output0 (
	.i(\I_cache|addr_reg [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[2]~output0 .bus_hold = "false";
defparam \CPU_addr_o[2]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N0
cycloneive_io_obuf \CPU_addr_o[3]~output0 (
	.i(\I_cache|addr_reg [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[3]~output0 .bus_hold = "false";
defparam \CPU_addr_o[3]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N2
cycloneive_io_obuf \CPU_addr_o[4]~output0 (
	.i(\I_cache|addr_reg [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[4]~output0 .bus_hold = "false";
defparam \CPU_addr_o[4]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N0
cycloneive_io_obuf \CPU_addr_o[5]~output0 (
	.i(\I_cache|addr_reg [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[5]~output0 .bus_hold = "false";
defparam \CPU_addr_o[5]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N0
cycloneive_io_obuf \CPU_addr_o[6]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[6]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[6]~output0 .bus_hold = "false";
defparam \CPU_addr_o[6]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N6
cycloneive_io_obuf \CPU_addr_o[7]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[7]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[7]~output0 .bus_hold = "false";
defparam \CPU_addr_o[7]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N8
cycloneive_io_obuf \CPU_addr_o[8]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[8]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[8]~output0 .bus_hold = "false";
defparam \CPU_addr_o[8]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N10
cycloneive_io_obuf \CPU_addr_o[9]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[9]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[9]~output0 .bus_hold = "false";
defparam \CPU_addr_o[9]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N12
cycloneive_io_obuf \CPU_addr_o[10]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[10]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[10]~output0 .bus_hold = "false";
defparam \CPU_addr_o[10]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X47_Y15_N0
cycloneive_io_obuf \CPU_addr_o[11]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[11]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[11]~output0 .bus_hold = "false";
defparam \CPU_addr_o[11]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N14
cycloneive_io_obuf \CPU_addr_o[12]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[12]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[12]~output0 .bus_hold = "false";
defparam \CPU_addr_o[12]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N0
cycloneive_io_obuf \CPU_addr_o[13]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[13]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[13]~output0 .bus_hold = "false";
defparam \CPU_addr_o[13]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X8_Y30_N0
cycloneive_io_obuf \CPU_addr_o[14]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[14]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[14]~output0 .bus_hold = "false";
defparam \CPU_addr_o[14]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N0
cycloneive_io_obuf \CPU_addr_o[15]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[15]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[15]~output0 .bus_hold = "false";
defparam \CPU_addr_o[15]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N2
cycloneive_io_obuf \CPU_addr_o[16]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[16]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[16]~output0 .bus_hold = "false";
defparam \CPU_addr_o[16]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneive_io_obuf \CPU_addr_o[17]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[17]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[17]~output0 .bus_hold = "false";
defparam \CPU_addr_o[17]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N0
cycloneive_io_obuf \CPU_addr_o[18]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[18]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[18]~output0 .bus_hold = "false";
defparam \CPU_addr_o[18]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N4
cycloneive_io_obuf \CPU_addr_o[19]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[19]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[19]~output0 .bus_hold = "false";
defparam \CPU_addr_o[19]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N6
cycloneive_io_obuf \CPU_addr_o[20]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[20]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[20]~output0 .bus_hold = "false";
defparam \CPU_addr_o[20]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneive_io_obuf \CPU_addr_o[21]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[21]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[21]~output0 .bus_hold = "false";
defparam \CPU_addr_o[21]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N8
cycloneive_io_obuf \CPU_addr_o[22]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[22]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[22]~output0 .bus_hold = "false";
defparam \CPU_addr_o[22]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N0
cycloneive_io_obuf \CPU_addr_o[23]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[23]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[23]~output0 .bus_hold = "false";
defparam \CPU_addr_o[23]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X8_Y9_N0
cycloneive_io_obuf \CPU_addr_o[24]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[24]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[24]~output0 .bus_hold = "false";
defparam \CPU_addr_o[24]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N0
cycloneive_io_obuf \CPU_addr_o[25]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[25]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[25]~output0 .bus_hold = "false";
defparam \CPU_addr_o[25]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N10
cycloneive_io_obuf \CPU_addr_o[26]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[26]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[26]~output0 .bus_hold = "false";
defparam \CPU_addr_o[26]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N0
cycloneive_io_obuf \CPU_addr_o[27]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[27]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[27]~output0 .bus_hold = "false";
defparam \CPU_addr_o[27]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X37_Y6_N0
cycloneive_io_obuf \CPU_addr_o[28]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[28]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[28]~output0 .bus_hold = "false";
defparam \CPU_addr_o[28]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N0
cycloneive_io_obuf \CPU_addr_o[29]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[29]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[29]~output0 .bus_hold = "false";
defparam \CPU_addr_o[29]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X37_Y2_N0
cycloneive_io_obuf \CPU_addr_o[30]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[30]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[30]~output0 .bus_hold = "false";
defparam \CPU_addr_o[30]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N2
cycloneive_io_obuf \CPU_addr_o[31]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_addr_o[31]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_addr_o[31]~output0 .bus_hold = "false";
defparam \CPU_addr_o[31]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneive_io_obuf \CPU_data_o[0]~output0 (
	.i(\I_cache|data_o~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[0]~output0 .bus_hold = "false";
defparam \CPU_data_o[0]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneive_io_obuf \CPU_data_o[1]~output0 (
	.i(\I_cache|data_o~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[1]~output0 .bus_hold = "false";
defparam \CPU_data_o[1]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneive_io_obuf \CPU_data_o[2]~output0 (
	.i(\I_cache|data_o~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[2]~output0 .bus_hold = "false";
defparam \CPU_data_o[2]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneive_io_obuf \CPU_data_o[3]~output0 (
	.i(\I_cache|data_o~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[3]~output0 .bus_hold = "false";
defparam \CPU_data_o[3]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N12
cycloneive_io_obuf \CPU_data_o[4]~output0 (
	.i(\I_cache|data_o~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[4]~output0 .bus_hold = "false";
defparam \CPU_data_o[4]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y9_N14
cycloneive_io_obuf \CPU_data_o[5]~output0 (
	.i(\I_cache|data_o~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[5]~output0 .bus_hold = "false";
defparam \CPU_data_o[5]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N4
cycloneive_io_obuf \CPU_data_o[6]~output0 (
	.i(\I_cache|data_o~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[6]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[6]~output0 .bus_hold = "false";
defparam \CPU_data_o[6]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X19_Y12_N0
cycloneive_io_obuf \CPU_data_o[7]~output0 (
	.i(\I_cache|data_o~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[7]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[7]~output0 .bus_hold = "false";
defparam \CPU_data_o[7]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N6
cycloneive_io_obuf \CPU_data_o[8]~output0 (
	.i(\I_cache|data_o~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[8]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[8]~output0 .bus_hold = "false";
defparam \CPU_data_o[8]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N8
cycloneive_io_obuf \CPU_data_o[9]~output0 (
	.i(\I_cache|data_o~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[9]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[9]~output0 .bus_hold = "false";
defparam \CPU_data_o[9]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N10
cycloneive_io_obuf \CPU_data_o[10]~output0 (
	.i(\I_cache|data_o~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[10]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[10]~output0 .bus_hold = "false";
defparam \CPU_data_o[10]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N12
cycloneive_io_obuf \CPU_data_o[11]~output0 (
	.i(\I_cache|data_o~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[11]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[11]~output0 .bus_hold = "false";
defparam \CPU_data_o[11]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N14
cycloneive_io_obuf \CPU_data_o[12]~output0 (
	.i(\I_cache|data_o~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[12]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[12]~output0 .bus_hold = "false";
defparam \CPU_data_o[12]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N16
cycloneive_io_obuf \CPU_data_o[13]~output0 (
	.i(\I_cache|data_o~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[13]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[13]~output0 .bus_hold = "false";
defparam \CPU_data_o[13]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N0
cycloneive_io_obuf \CPU_data_o[14]~output0 (
	.i(\I_cache|data_o~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[14]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[14]~output0 .bus_hold = "false";
defparam \CPU_data_o[14]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N2
cycloneive_io_obuf \CPU_data_o[15]~output0 (
	.i(\I_cache|data_o~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[15]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[15]~output0 .bus_hold = "false";
defparam \CPU_data_o[15]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N4
cycloneive_io_obuf \CPU_data_o[16]~output0 (
	.i(\I_cache|data_o~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[16]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[16]~output0 .bus_hold = "false";
defparam \CPU_data_o[16]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N6
cycloneive_io_obuf \CPU_data_o[17]~output0 (
	.i(\I_cache|data_o~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[17]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[17]~output0 .bus_hold = "false";
defparam \CPU_data_o[17]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N2
cycloneive_io_obuf \CPU_data_o[18]~output0 (
	.i(\I_cache|data_o~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[18]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[18]~output0 .bus_hold = "false";
defparam \CPU_data_o[18]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N8
cycloneive_io_obuf \CPU_data_o[19]~output0 (
	.i(\I_cache|data_o~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[19]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[19]~output0 .bus_hold = "false";
defparam \CPU_data_o[19]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N10
cycloneive_io_obuf \CPU_data_o[20]~output0 (
	.i(\I_cache|data_o~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[20]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[20]~output0 .bus_hold = "false";
defparam \CPU_data_o[20]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X26_Y8_N0
cycloneive_io_obuf \CPU_data_o[21]~output0 (
	.i(\I_cache|data_o~66_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[21]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[21]~output0 .bus_hold = "false";
defparam \CPU_data_o[21]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N0
cycloneive_io_obuf \CPU_data_o[22]~output0 (
	.i(\I_cache|data_o~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[22]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[22]~output0 .bus_hold = "false";
defparam \CPU_data_o[22]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N2
cycloneive_io_obuf \CPU_data_o[23]~output0 (
	.i(\I_cache|data_o~72_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[23]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[23]~output0 .bus_hold = "false";
defparam \CPU_data_o[23]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y7_N4
cycloneive_io_obuf \CPU_data_o[24]~output0 (
	.i(\I_cache|data_o~75_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[24]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[24]~output0 .bus_hold = "false";
defparam \CPU_data_o[24]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N16
cycloneive_io_obuf \CPU_data_o[25]~output0 (
	.i(\I_cache|data_o~78_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[25]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[25]~output0 .bus_hold = "false";
defparam \CPU_data_o[25]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N12
cycloneive_io_obuf \CPU_data_o[26]~output0 (
	.i(\I_cache|data_o~81_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[26]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[26]~output0 .bus_hold = "false";
defparam \CPU_data_o[26]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cycloneive_io_obuf \CPU_data_o[27]~output0 (
	.i(\I_cache|data_o~84_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[27]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[27]~output0 .bus_hold = "false";
defparam \CPU_data_o[27]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N14
cycloneive_io_obuf \CPU_data_o[28]~output0 (
	.i(\I_cache|data_o~87_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[28]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[28]~output0 .bus_hold = "false";
defparam \CPU_data_o[28]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X24_Y8_N16
cycloneive_io_obuf \CPU_data_o[29]~output0 (
	.i(\I_cache|data_o~90_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[29]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[29]~output0 .bus_hold = "false";
defparam \CPU_data_o[29]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X18_Y11_N0
cycloneive_io_obuf \CPU_data_o[30]~output0 (
	.i(\I_cache|data_o~93_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[30]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[30]~output0 .bus_hold = "false";
defparam \CPU_data_o[30]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y11_N18
cycloneive_io_obuf \CPU_data_o[31]~output0 (
	.i(\I_cache|data_o~96_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_data_o[31]~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_data_o[31]~output0 .bus_hold = "false";
defparam \CPU_data_o[31]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N4
cycloneive_io_obuf \CPU_ready_o~output0 (
	.i(\I_cache|ready_o~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CPU_ready_o~output0_o ),
	.obar());
// synopsys translate_off
defparam \CPU_ready_o~output0 .bus_hold = "false";
defparam \CPU_ready_o~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N0
cycloneive_io_obuf \next_pc_o[0]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[0]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[0]~output0 .bus_hold = "false";
defparam \next_pc_o[0]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N8
cycloneive_io_obuf \next_pc_o[1]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[1]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[1]~output0 .bus_hold = "false";
defparam \next_pc_o[1]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y5_N2
cycloneive_io_obuf \next_pc_o[2]~output0 (
	.i(\address~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[2]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[2]~output0 .bus_hold = "false";
defparam \next_pc_o[2]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y7_N18
cycloneive_io_obuf \next_pc_o[3]~output0 (
	.i(\address~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[3]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[3]~output0 .bus_hold = "false";
defparam \next_pc_o[3]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y5_N4
cycloneive_io_obuf \next_pc_o[4]~output0 (
	.i(\address~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[4]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[4]~output0 .bus_hold = "false";
defparam \next_pc_o[4]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N10
cycloneive_io_obuf \next_pc_o[5]~output0 (
	.i(\address~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[5]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[5]~output0 .bus_hold = "false";
defparam \next_pc_o[5]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X1_Y29_N0
cycloneive_io_obuf \next_pc_o[6]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[6]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[6]~output0 .bus_hold = "false";
defparam \next_pc_o[6]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N0
cycloneive_io_obuf \next_pc_o[7]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[7]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[7]~output0 .bus_hold = "false";
defparam \next_pc_o[7]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N12
cycloneive_io_obuf \next_pc_o[8]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[8]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[8]~output0 .bus_hold = "false";
defparam \next_pc_o[8]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N14
cycloneive_io_obuf \next_pc_o[9]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[9]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[9]~output0 .bus_hold = "false";
defparam \next_pc_o[9]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X16_Y32_N0
cycloneive_io_obuf \next_pc_o[10]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[10]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[10]~output0 .bus_hold = "false";
defparam \next_pc_o[10]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X37_Y2_N2
cycloneive_io_obuf \next_pc_o[11]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[11]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[11]~output0 .bus_hold = "false";
defparam \next_pc_o[11]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N0
cycloneive_io_obuf \next_pc_o[12]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[12]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[12]~output0 .bus_hold = "false";
defparam \next_pc_o[12]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X51_Y21_N0
cycloneive_io_obuf \next_pc_o[13]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[13]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[13]~output0 .bus_hold = "false";
defparam \next_pc_o[13]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X40_Y12_N0
cycloneive_io_obuf \next_pc_o[14]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[14]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[14]~output0 .bus_hold = "false";
defparam \next_pc_o[14]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N0
cycloneive_io_obuf \next_pc_o[15]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[15]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[15]~output0 .bus_hold = "false";
defparam \next_pc_o[15]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X41_Y11_N0
cycloneive_io_obuf \next_pc_o[16]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[16]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[16]~output0 .bus_hold = "false";
defparam \next_pc_o[16]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X27_Y4_N0
cycloneive_io_obuf \next_pc_o[17]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[17]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[17]~output0 .bus_hold = "false";
defparam \next_pc_o[17]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N2
cycloneive_io_obuf \next_pc_o[18]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[18]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[18]~output0 .bus_hold = "false";
defparam \next_pc_o[18]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N0
cycloneive_io_obuf \next_pc_o[19]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[19]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[19]~output0 .bus_hold = "false";
defparam \next_pc_o[19]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X16_Y25_N0
cycloneive_io_obuf \next_pc_o[20]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[20]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[20]~output0 .bus_hold = "false";
defparam \next_pc_o[20]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
cycloneive_io_obuf \next_pc_o[21]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[21]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[21]~output0 .bus_hold = "false";
defparam \next_pc_o[21]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X30_Y11_N0
cycloneive_io_obuf \next_pc_o[22]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[22]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[22]~output0 .bus_hold = "false";
defparam \next_pc_o[22]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N2
cycloneive_io_obuf \next_pc_o[23]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[23]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[23]~output0 .bus_hold = "false";
defparam \next_pc_o[23]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N0
cycloneive_io_obuf \next_pc_o[24]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[24]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[24]~output0 .bus_hold = "false";
defparam \next_pc_o[24]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X27_Y8_N0
cycloneive_io_obuf \next_pc_o[25]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[25]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[25]~output0 .bus_hold = "false";
defparam \next_pc_o[25]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cycloneive_io_obuf \next_pc_o[26]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[26]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[26]~output0 .bus_hold = "false";
defparam \next_pc_o[26]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X44_Y3_N0
cycloneive_io_obuf \next_pc_o[27]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[27]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[27]~output0 .bus_hold = "false";
defparam \next_pc_o[27]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X52_Y17_N0
cycloneive_io_obuf \next_pc_o[28]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[28]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[28]~output0 .bus_hold = "false";
defparam \next_pc_o[28]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X52_Y17_N2
cycloneive_io_obuf \next_pc_o[29]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[29]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[29]~output0 .bus_hold = "false";
defparam \next_pc_o[29]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X49_Y17_N0
cycloneive_io_obuf \next_pc_o[30]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[30]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[30]~output0 .bus_hold = "false";
defparam \next_pc_o[30]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X44_Y13_N0
cycloneive_io_obuf \next_pc_o[31]~output0 (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\next_pc_o[31]~output0_o ),
	.obar());
// synopsys translate_off
defparam \next_pc_o[31]~output0 .bus_hold = "false";
defparam \next_pc_o[31]~output0 .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X52_Y17_N6
cycloneive_io_ibuf \clk~input1 (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input2 ));
// synopsys translate_off
defparam \clk~input1 .bus_hold = "false";
defparam \clk~input1 .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input2 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X19_Y4_N17
dffeas \memory|state.010 (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|state.001~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|state.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|state.010 .is_wysiwyg = "true";
defparam \memory|state.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N26
cycloneive_lcell_comb \memory|state.011~feeder (
// Equation(s):
// \memory|state.011~feeder_combout  = \memory|state.010~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|state.010~q ),
	.cin(gnd),
	.combout(\memory|state.011~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|state.011~feeder .lut_mask = 16'hFF00;
defparam \memory|state.011~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N27
dffeas \memory|state.011 (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|state.011~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|state.011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|state.011 .is_wysiwyg = "true";
defparam \memory|state.011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N22
cycloneive_lcell_comb \memory|state~11 (
// Equation(s):
// \memory|state~11_combout  = (\memory|state.001~q ) # ((\memory|state.010~q ) # ((\memory|always1~1_combout ) # (\memory|state.011~q )))

	.dataa(\memory|state.001~q ),
	.datab(\memory|state.010~q ),
	.datac(\memory|always1~1_combout ),
	.datad(\memory|state.011~q ),
	.cin(gnd),
	.combout(\memory|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \memory|state~11 .lut_mask = 16'hFFFE;
defparam \memory|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N23
dffeas \memory|state.000 (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|state.000 .is_wysiwyg = "true";
defparam \memory|state.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cycloneive_lcell_comb \CPU_stall~0 (
// Equation(s):
// \CPU_stall~0_combout  = !\I_cache|ready_o~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_cache|ready_o~2_combout ),
	.cin(gnd),
	.combout(\CPU_stall~0_combout ),
	.cout());
// synopsys translate_off
defparam \CPU_stall~0 .lut_mask = 16'h00FF;
defparam \CPU_stall~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N15
dffeas CPU_stall(
	.clk(!\clk~clkctrl_outclk ),
	.d(\CPU_stall~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_stall~q ),
	.prn(vcc));
// synopsys translate_off
defparam CPU_stall.is_wysiwyg = "true";
defparam CPU_stall.power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N13
dffeas \i[1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\address.raddr_a[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[1]),
	.prn(vcc));
// synopsys translate_off
defparam \i[1] .is_wysiwyg = "true";
defparam \i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N10
cycloneive_lcell_comb \address.raddr_a[0]~0 (
// Equation(s):
// \address.raddr_a[0]~0_combout  = i[0] $ (VCC)
// \address.raddr_a[0]~1  = CARRY(i[0])

	.dataa(i[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\address.raddr_a[0]~0_combout ),
	.cout(\address.raddr_a[0]~1 ));
// synopsys translate_off
defparam \address.raddr_a[0]~0 .lut_mask = 16'h55AA;
defparam \address.raddr_a[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N11
dffeas \i[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\address.raddr_a[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[0]),
	.prn(vcc));
// synopsys translate_off
defparam \i[0] .is_wysiwyg = "true";
defparam \i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N12
cycloneive_lcell_comb \address.raddr_a[1]~2 (
// Equation(s):
// \address.raddr_a[1]~2_combout  = (i[1] & (!\address.raddr_a[0]~1 )) # (!i[1] & ((\address.raddr_a[0]~1 ) # (GND)))
// \address.raddr_a[1]~3  = CARRY((!\address.raddr_a[0]~1 ) # (!i[1]))

	.dataa(i[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\address.raddr_a[0]~1 ),
	.combout(\address.raddr_a[1]~2_combout ),
	.cout(\address.raddr_a[1]~3 ));
// synopsys translate_off
defparam \address.raddr_a[1]~2 .lut_mask = 16'h5A5F;
defparam \address.raddr_a[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X21_Y4_N15
dffeas \i[2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\address.raddr_a[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\CPU_stall~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i[2]),
	.prn(vcc));
// synopsys translate_off
defparam \i[2] .is_wysiwyg = "true";
defparam \i[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N14
cycloneive_lcell_comb \address.raddr_a[2]~4 (
// Equation(s):
// \address.raddr_a[2]~4_combout  = \address.raddr_a[1]~3  $ (!i[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(i[2]),
	.cin(\address.raddr_a[1]~3 ),
	.combout(\address.raddr_a[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \address.raddr_a[2]~4 .lut_mask = 16'hF00F;
defparam \address.raddr_a[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N24
cycloneive_lcell_comb \I_cache|RAM_B.raddr_a[3]~1 (
// Equation(s):
// \I_cache|RAM_B.raddr_a[3]~1_combout  = (\I_cache|ready_o~2_combout  & ((\address.raddr_a[0]~0_combout ))) # (!\I_cache|ready_o~2_combout  & (\I_cache|addr_reg [5]))

	.dataa(gnd),
	.datab(\I_cache|addr_reg [5]),
	.datac(\address.raddr_a[0]~0_combout ),
	.datad(\I_cache|ready_o~2_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_B.raddr_a[3]~1 .lut_mask = 16'hF0CC;
defparam \I_cache|RAM_B.raddr_a[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N18
cycloneive_lcell_comb \I_cache|RAM_B.raddr_a[3]~2 (
// Equation(s):
// \I_cache|RAM_B.raddr_a[3]~2_combout  = (\I_cache|RAM_B.raddr_a[3]~1_combout  & (((\address.raddr_a[1]~2_combout  & \address.raddr_a[2]~4_combout )) # (!\I_cache|ready_o~2_combout )))

	.dataa(\I_cache|ready_o~2_combout ),
	.datab(\address.raddr_a[1]~2_combout ),
	.datac(\address.raddr_a[2]~4_combout ),
	.datad(\I_cache|RAM_B.raddr_a[3]~1_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_B.raddr_a[3]~2 .lut_mask = 16'hD500;
defparam \I_cache|RAM_B.raddr_a[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N4
cycloneive_lcell_comb \memory|always1~1 (
// Equation(s):
// \memory|always1~1_combout  = (!\memory|state.000~q  & (\bus_control_0|grant[0]~1_combout  & !\I_cache|RAM_B.raddr_a[3]~2_combout ))

	.dataa(\memory|state.000~q ),
	.datab(gnd),
	.datac(\bus_control_0|grant[0]~1_combout ),
	.datad(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.cin(gnd),
	.combout(\memory|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|always1~1 .lut_mask = 16'h0050;
defparam \memory|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N31
dffeas \memory|state.001 (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|always1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|state.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|state.001 .is_wysiwyg = "true";
defparam \memory|state.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N2
cycloneive_lcell_comb \memory|ready~0 (
// Equation(s):
// \memory|ready~0_combout  = (\memory|state.001~q  & (((\memory|ready~q )))) # (!\memory|state.001~q  & ((\memory|state.010~q  & ((\memory|ready~q ))) # (!\memory|state.010~q  & (\memory|state.011~q ))))

	.dataa(\memory|state.001~q ),
	.datab(\memory|state.011~q ),
	.datac(\memory|ready~q ),
	.datad(\memory|state.010~q ),
	.cin(gnd),
	.combout(\memory|ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|ready~0 .lut_mask = 16'hF0E4;
defparam \memory|ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N3
dffeas \memory|ready (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|ready~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|ready .is_wysiwyg = "true";
defparam \memory|ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N12
cycloneive_lcell_comb \memory|selected_reg~feeder (
// Equation(s):
// \memory|selected_reg~feeder_combout  = \memory|always1~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|always1~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|selected_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|selected_reg~feeder .lut_mask = 16'hF0F0;
defparam \memory|selected_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N11
dffeas \memory|state.100 (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|state.011~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|state.100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|state.100 .is_wysiwyg = "true";
defparam \memory|state.100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N8
cycloneive_lcell_comb \memory|selected_reg~1 (
// Equation(s):
// \memory|selected_reg~1_combout  = (\memory|state.100~q ) # (!\memory|state.000~q )

	.dataa(\memory|state.100~q ),
	.datab(gnd),
	.datac(\memory|state.000~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|selected_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|selected_reg~1 .lut_mask = 16'hAFAF;
defparam \memory|selected_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N13
dffeas \memory|selected_reg (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|selected_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|selected_reg~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|selected_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory|selected_reg .is_wysiwyg = "true";
defparam \memory|selected_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N30
cycloneive_lcell_comb \memory|ready_out~1 (
// Equation(s):
// \memory|ready_out~1_combout  = (\memory|selected_reg~q ) # ((\bus_control_0|grant[0]~1_combout  & !\I_cache|RAM_B.raddr_a[3]~2_combout ))

	.dataa(\memory|selected_reg~q ),
	.datab(\bus_control_0|grant[0]~1_combout ),
	.datac(gnd),
	.datad(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.cin(gnd),
	.combout(\memory|ready_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|ready_out~1 .lut_mask = 16'hAAEE;
defparam \memory|ready_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
cycloneive_lcell_comb \I_cache|ready_o~2 (
// Equation(s):
// \I_cache|ready_o~2_combout  = ((\bus_control_0|grant[0]~1_combout  & ((\memory|ready~q ) # (!\memory|ready_out~1_combout )))) # (!\I_cache|ready_o~1_combout )

	.dataa(\I_cache|ready_o~1_combout ),
	.datab(\memory|ready~q ),
	.datac(\bus_control_0|grant[0]~1_combout ),
	.datad(\memory|ready_out~1_combout ),
	.cin(gnd),
	.combout(\I_cache|ready_o~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|ready_o~2 .lut_mask = 16'hD5F5;
defparam \I_cache|ready_o~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N8
cycloneive_io_ibuf \clr~input1 (
	.i(clr),
	.ibar(gnd),
	.o(\clr~input2 ));
// synopsys translate_off
defparam \clr~input1 .bus_hold = "false";
defparam \clr~input1 .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N2
cycloneive_lcell_comb \address~3 (
// Equation(s):
// \address~3_combout  = (\address.raddr_a[1]~2_combout  & (\address.raddr_a[0]~0_combout  & \address.raddr_a[2]~4_combout ))

	.dataa(\address.raddr_a[1]~2_combout ),
	.datab(\address.raddr_a[0]~0_combout ),
	.datac(\address.raddr_a[2]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\address~3_combout ),
	.cout());
// synopsys translate_off
defparam \address~3 .lut_mask = 16'h8080;
defparam \address~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N28
cycloneive_lcell_comb \I_cache|addr_reg~1 (
// Equation(s):
// \I_cache|addr_reg~1_combout  = (!\clr~input2  & ((\I_cache|ready_o~2_combout  & ((\address~3_combout ))) # (!\I_cache|ready_o~2_combout  & (\I_cache|addr_reg [5]))))

	.dataa(\I_cache|ready_o~2_combout ),
	.datab(\clr~input2 ),
	.datac(\I_cache|addr_reg [5]),
	.datad(\address~3_combout ),
	.cin(gnd),
	.combout(\I_cache|addr_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|addr_reg~1 .lut_mask = 16'h3210;
defparam \I_cache|addr_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N29
dffeas \I_cache|addr_reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|addr_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|addr_reg[5] .is_wysiwyg = "true";
defparam \I_cache|addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N26
cycloneive_lcell_comb \address~0 (
// Equation(s):
// \address~0_combout  = (\address.raddr_a[1]~2_combout  & (\address.raddr_a[2]~4_combout  $ (\address.raddr_a[0]~0_combout ))) # (!\address.raddr_a[1]~2_combout  & (\address.raddr_a[2]~4_combout  & \address.raddr_a[0]~0_combout ))

	.dataa(gnd),
	.datab(\address.raddr_a[1]~2_combout ),
	.datac(\address.raddr_a[2]~4_combout ),
	.datad(\address.raddr_a[0]~0_combout ),
	.cin(gnd),
	.combout(\address~0_combout ),
	.cout());
// synopsys translate_off
defparam \address~0 .lut_mask = 16'h3CC0;
defparam \address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N0
cycloneive_lcell_comb \I_cache|addr_reg~0 (
// Equation(s):
// \I_cache|addr_reg~0_combout  = (!\clr~input2  & ((\I_cache|ready_o~2_combout  & (\address~0_combout )) # (!\I_cache|ready_o~2_combout  & ((\I_cache|addr_reg [4])))))

	.dataa(\I_cache|ready_o~2_combout ),
	.datab(\address~0_combout ),
	.datac(\I_cache|addr_reg [4]),
	.datad(\clr~input2 ),
	.cin(gnd),
	.combout(\I_cache|addr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|addr_reg~0 .lut_mask = 16'h00D8;
defparam \I_cache|addr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N1
dffeas \I_cache|addr_reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|addr_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|addr_reg[4] .is_wysiwyg = "true";
defparam \I_cache|addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N4
cycloneive_lcell_comb \address~2 (
// Equation(s):
// \address~2_combout  = (\address.raddr_a[1]~2_combout  & (!\address.raddr_a[0]~0_combout )) # (!\address.raddr_a[1]~2_combout  & (\address.raddr_a[0]~0_combout  & \address.raddr_a[2]~4_combout ))

	.dataa(\address.raddr_a[1]~2_combout ),
	.datab(\address.raddr_a[0]~0_combout ),
	.datac(\address.raddr_a[2]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\address~2_combout ),
	.cout());
// synopsys translate_off
defparam \address~2 .lut_mask = 16'h6262;
defparam \address~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N20
cycloneive_lcell_comb \I_cache|addr_reg~3 (
// Equation(s):
// \I_cache|addr_reg~3_combout  = (!\clr~input2  & ((\I_cache|ready_o~2_combout  & (\address~2_combout )) # (!\I_cache|ready_o~2_combout  & ((\I_cache|addr_reg [3])))))

	.dataa(\address~2_combout ),
	.datab(\clr~input2 ),
	.datac(\I_cache|addr_reg [3]),
	.datad(\I_cache|ready_o~2_combout ),
	.cin(gnd),
	.combout(\I_cache|addr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|addr_reg~3 .lut_mask = 16'h2230;
defparam \I_cache|addr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N21
dffeas \I_cache|addr_reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|addr_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|addr_reg[3] .is_wysiwyg = "true";
defparam \I_cache|addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N0
cycloneive_lcell_comb \I_cache|RAM_B.raddr_a[1]~5 (
// Equation(s):
// \I_cache|RAM_B.raddr_a[1]~5_combout  = (\I_cache|ready_o~2_combout  & (!\address.raddr_a[0]~0_combout )) # (!\I_cache|ready_o~2_combout  & ((\I_cache|addr_reg [3])))

	.dataa(gnd),
	.datab(\address.raddr_a[0]~0_combout ),
	.datac(\I_cache|ready_o~2_combout ),
	.datad(\I_cache|addr_reg [3]),
	.cin(gnd),
	.combout(\I_cache|RAM_B.raddr_a[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_B.raddr_a[1]~5 .lut_mask = 16'h3F30;
defparam \I_cache|RAM_B.raddr_a[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N22
cycloneive_lcell_comb \I_cache|RAM_B.raddr_a[1]~6 (
// Equation(s):
// \I_cache|RAM_B.raddr_a[1]~6_combout  = (\I_cache|ready_o~2_combout  & ((\address.raddr_a[1]~2_combout  & ((\I_cache|RAM_B.raddr_a[1]~5_combout ))) # (!\address.raddr_a[1]~2_combout  & (\address.raddr_a[2]~4_combout  & !\I_cache|RAM_B.raddr_a[1]~5_combout 
// )))) # (!\I_cache|ready_o~2_combout  & (((\I_cache|RAM_B.raddr_a[1]~5_combout ))))

	.dataa(\I_cache|ready_o~2_combout ),
	.datab(\address.raddr_a[2]~4_combout ),
	.datac(\address.raddr_a[1]~2_combout ),
	.datad(\I_cache|RAM_B.raddr_a[1]~5_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_B.raddr_a[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_B.raddr_a[1]~6 .lut_mask = 16'hF508;
defparam \I_cache|RAM_B.raddr_a[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N6
cycloneive_lcell_comb \address~1 (
// Equation(s):
// \address~1_combout  = (\address.raddr_a[0]~0_combout  & (!\address.raddr_a[1]~2_combout  & !\address.raddr_a[2]~4_combout )) # (!\address.raddr_a[0]~0_combout  & ((\address.raddr_a[2]~4_combout )))

	.dataa(\address.raddr_a[1]~2_combout ),
	.datab(\address.raddr_a[0]~0_combout ),
	.datac(\address.raddr_a[2]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\address~1_combout ),
	.cout());
// synopsys translate_off
defparam \address~1 .lut_mask = 16'h3434;
defparam \address~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N18
cycloneive_lcell_comb \I_cache|addr_reg~2 (
// Equation(s):
// \I_cache|addr_reg~2_combout  = (!\clr~input2  & ((\I_cache|ready_o~2_combout  & ((\address~1_combout ))) # (!\I_cache|ready_o~2_combout  & (\I_cache|addr_reg [2]))))

	.dataa(\I_cache|ready_o~2_combout ),
	.datab(\clr~input2 ),
	.datac(\I_cache|addr_reg [2]),
	.datad(\address~1_combout ),
	.cin(gnd),
	.combout(\I_cache|addr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|addr_reg~2 .lut_mask = 16'h3210;
defparam \I_cache|addr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y4_N19
dffeas \I_cache|addr_reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|addr_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|addr_reg[2] .is_wysiwyg = "true";
defparam \I_cache|addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N8
cycloneive_lcell_comb \I_cache|RAM_B.raddr_a[0]~3 (
// Equation(s):
// \I_cache|RAM_B.raddr_a[0]~3_combout  = (\I_cache|ready_o~2_combout  & (!\address.raddr_a[0]~0_combout )) # (!\I_cache|ready_o~2_combout  & ((\I_cache|addr_reg [2])))

	.dataa(gnd),
	.datab(\address.raddr_a[0]~0_combout ),
	.datac(\I_cache|ready_o~2_combout ),
	.datad(\I_cache|addr_reg [2]),
	.cin(gnd),
	.combout(\I_cache|RAM_B.raddr_a[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_B.raddr_a[0]~3 .lut_mask = 16'h3F30;
defparam \I_cache|RAM_B.raddr_a[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N28
cycloneive_lcell_comb \I_cache|RAM_B.raddr_a[0]~4 (
// Equation(s):
// \I_cache|RAM_B.raddr_a[0]~4_combout  = (\I_cache|ready_o~2_combout  & ((\address.raddr_a[2]~4_combout  & ((\I_cache|RAM_B.raddr_a[0]~3_combout ))) # (!\address.raddr_a[2]~4_combout  & (!\address.raddr_a[1]~2_combout  & !\I_cache|RAM_B.raddr_a[0]~3_combout 
// )))) # (!\I_cache|ready_o~2_combout  & (((\I_cache|RAM_B.raddr_a[0]~3_combout ))))

	.dataa(\I_cache|ready_o~2_combout ),
	.datab(\address.raddr_a[2]~4_combout ),
	.datac(\address.raddr_a[1]~2_combout ),
	.datad(\I_cache|RAM_B.raddr_a[0]~3_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_B.raddr_a[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_B.raddr_a[0]~4 .lut_mask = 16'hDD02;
defparam \I_cache|RAM_B.raddr_a[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N16
cycloneive_lcell_comb \I_cache|Decoder0~26 (
// Equation(s):
// \I_cache|Decoder0~26_combout  = (!\I_cache|ready_o~2_combout  & (\I_cache|addr_reg [4] & (\I_cache|RAM_B.raddr_a[1]~6_combout  & \I_cache|RAM_B.raddr_a[0]~4_combout )))

	.dataa(\I_cache|ready_o~2_combout ),
	.datab(\I_cache|addr_reg [4]),
	.datac(\I_cache|RAM_B.raddr_a[1]~6_combout ),
	.datad(\I_cache|RAM_B.raddr_a[0]~4_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~26 .lut_mask = 16'h4000;
defparam \I_cache|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N0
cycloneive_lcell_comb \memory|data~32 (
// Equation(s):
// \memory|data~32_combout  = (\memory|selected_reg~q  & \memory|ready~q )

	.dataa(\memory|selected_reg~q ),
	.datab(gnd),
	.datac(\memory|ready~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|data~32_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data~32 .lut_mask = 16'hA0A0;
defparam \memory|data~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N14
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[16]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[16]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N15
dffeas \memory|mem_rtl_0_bypass[16] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N16
cycloneive_lcell_comb \memory|data_reg~2 (
// Equation(s):
// \memory|data_reg~2_combout  = (\memory|data[0]~33_combout  & (!\memory|state.000~q  & (!\I_cache|RAM_B.raddr_a[3]~2_combout  & \bus_control_0|grant[0]~1_combout )))

	.dataa(\memory|data[0]~33_combout ),
	.datab(\memory|state.000~q ),
	.datac(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datad(\bus_control_0|grant[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~2 .lut_mask = 16'h0200;
defparam \memory|data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N26
cycloneive_lcell_comb \memory|data_reg~34 (
// Equation(s):
// \memory|data_reg~34_combout  = (\memory|state.000~q  & (\memory|state.100~q )) # (!\memory|state.000~q  & (((\I_cache|RAM_B.raddr_a[3]~2_combout ) # (!\bus_control_0|grant[0]~1_combout ))))

	.dataa(\memory|state.100~q ),
	.datab(\memory|state.000~q ),
	.datac(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datad(\bus_control_0|grant[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~34_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~34 .lut_mask = 16'hB8BB;
defparam \memory|data_reg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N17
dffeas \memory|data_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[0] .is_wysiwyg = "true";
defparam \memory|data_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N31
dffeas \memory|mem_rtl_0_bypass[15] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N18
cycloneive_lcell_comb \memory|addr_reg~9 (
// Equation(s):
// \memory|addr_reg~9_combout  = (\memory|state.000~q  & (\memory|addr_reg [2] & (!\memory|always1~1_combout  & !\memory|state.100~q )))

	.dataa(\memory|state.000~q ),
	.datab(\memory|addr_reg [2]),
	.datac(\memory|always1~1_combout ),
	.datad(\memory|state.100~q ),
	.cin(gnd),
	.combout(\memory|addr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory|addr_reg~9 .lut_mask = 16'h0008;
defparam \memory|addr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N28
cycloneive_lcell_comb \memory|addr_reg~6 (
// Equation(s):
// \memory|addr_reg~6_combout  = (\memory|addr_reg~9_combout ) # ((\memory|always1~1_combout  & ((\I_cache|RAM_B.raddr_a[0]~4_combout ) # (!\bus_control_0|grant[0]~1_combout ))))

	.dataa(\I_cache|RAM_B.raddr_a[0]~4_combout ),
	.datab(\memory|always1~1_combout ),
	.datac(\bus_control_0|grant[0]~1_combout ),
	.datad(\memory|addr_reg~9_combout ),
	.cin(gnd),
	.combout(\memory|addr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|addr_reg~6 .lut_mask = 16'hFF8C;
defparam \memory|addr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N29
dffeas \memory|addr_reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|addr_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_reg[2] .is_wysiwyg = "true";
defparam \memory|addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N20
cycloneive_lcell_comb \memory|addr_reg~10 (
// Equation(s):
// \memory|addr_reg~10_combout  = (\memory|state.000~q  & (\memory|addr_reg [3] & (!\memory|always1~1_combout  & !\memory|state.100~q )))

	.dataa(\memory|state.000~q ),
	.datab(\memory|addr_reg [3]),
	.datac(\memory|always1~1_combout ),
	.datad(\memory|state.100~q ),
	.cin(gnd),
	.combout(\memory|addr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \memory|addr_reg~10 .lut_mask = 16'h0008;
defparam \memory|addr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N14
cycloneive_lcell_comb \memory|addr_reg~7 (
// Equation(s):
// \memory|addr_reg~7_combout  = (\memory|addr_reg~10_combout ) # ((\memory|always1~1_combout  & ((\I_cache|RAM_B.raddr_a[1]~6_combout ) # (!\bus_control_0|grant[0]~1_combout ))))

	.dataa(\I_cache|RAM_B.raddr_a[1]~6_combout ),
	.datab(\memory|always1~1_combout ),
	.datac(\bus_control_0|grant[0]~1_combout ),
	.datad(\memory|addr_reg~10_combout ),
	.cin(gnd),
	.combout(\memory|addr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory|addr_reg~7 .lut_mask = 16'hFF8C;
defparam \memory|addr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N15
dffeas \memory|addr_reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|addr_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_reg[3] .is_wysiwyg = "true";
defparam \memory|addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N22
cycloneive_lcell_comb \I_cache|RAM_B.raddr_a[2]~0 (
// Equation(s):
// \I_cache|RAM_B.raddr_a[2]~0_combout  = (\I_cache|ready_o~2_combout  & ((\address~0_combout ))) # (!\I_cache|ready_o~2_combout  & (\I_cache|addr_reg [4]))

	.dataa(gnd),
	.datab(\I_cache|addr_reg [4]),
	.datac(\I_cache|ready_o~2_combout ),
	.datad(\address~0_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_B.raddr_a[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_B.raddr_a[2]~0 .lut_mask = 16'hFC0C;
defparam \I_cache|RAM_B.raddr_a[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N6
cycloneive_lcell_comb \memory|addr_reg~11 (
// Equation(s):
// \memory|addr_reg~11_combout  = (\memory|state.000~q  & (\memory|addr_reg [4] & (!\memory|always1~1_combout  & !\memory|state.100~q )))

	.dataa(\memory|state.000~q ),
	.datab(\memory|addr_reg [4]),
	.datac(\memory|always1~1_combout ),
	.datad(\memory|state.100~q ),
	.cin(gnd),
	.combout(\memory|addr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \memory|addr_reg~11 .lut_mask = 16'h0008;
defparam \memory|addr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y4_N24
cycloneive_lcell_comb \memory|addr_reg~8 (
// Equation(s):
// \memory|addr_reg~8_combout  = (\memory|addr_reg~11_combout ) # ((\memory|always1~1_combout  & ((\I_cache|RAM_B.raddr_a[2]~0_combout ) # (!\bus_control_0|grant[0]~1_combout ))))

	.dataa(\bus_control_0|grant[0]~1_combout ),
	.datab(\I_cache|RAM_B.raddr_a[2]~0_combout ),
	.datac(\memory|always1~1_combout ),
	.datad(\memory|addr_reg~11_combout ),
	.cin(gnd),
	.combout(\memory|addr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory|addr_reg~8 .lut_mask = 16'hFFD0;
defparam \memory|addr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y4_N25
dffeas \memory|addr_reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|addr_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|addr_reg[4] .is_wysiwyg = "true";
defparam \memory|addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N6
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[18]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N7
dffeas \memory|mem_rtl_0_bypass[18] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N25
dffeas \memory|mem_rtl_0_bypass[17] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N14
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[20]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N15
dffeas \memory|mem_rtl_0_bypass[20] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N29
dffeas \memory|mem_rtl_0_bypass[19] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N2
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[26]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N3
dffeas \memory|mem_rtl_0_bypass[26] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N13
dffeas \memory|mem_rtl_0_bypass[25] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N13
dffeas \memory|mem_rtl_0_bypass[27] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N26
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[30]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N27
dffeas \memory|mem_rtl_0_bypass[30] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N9
dffeas \memory|mem_rtl_0_bypass[29] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N25
dffeas \memory|mem_rtl_0_bypass[31] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N22
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[32]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N23
dffeas \memory|mem_rtl_0_bypass[32] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N29
dffeas \memory|mem_rtl_0_bypass[33] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N22
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[34]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N23
dffeas \memory|mem_rtl_0_bypass[34] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N6
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[36]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N7
dffeas \memory|mem_rtl_0_bypass[36] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N10
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[38]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N11
dffeas \memory|mem_rtl_0_bypass[38] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N5
dffeas \memory|mem_rtl_0_bypass[37] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N13
dffeas \memory|mem_rtl_0_bypass[39] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N22
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[40]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N23
dffeas \memory|mem_rtl_0_bypass[40] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[42]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N31
dffeas \memory|mem_rtl_0_bypass[42] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N5
dffeas \memory|mem_rtl_0_bypass[41] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N20
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[46]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N21
dffeas \memory|mem_rtl_0_bypass[46] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [46]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N27
dffeas \memory|mem_rtl_0_bypass[45] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [45]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N28
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[48]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N29
dffeas \memory|mem_rtl_0_bypass[48] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [48]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N6
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[52]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N7
dffeas \memory|mem_rtl_0_bypass[52] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [52]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N15
dffeas \memory|mem_rtl_0_bypass[51] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [51]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N19
dffeas \memory|mem_rtl_0_bypass[55] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [55]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N0
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[56]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N1
dffeas \memory|mem_rtl_0_bypass[56] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [56]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N20
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[58]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N21
dffeas \memory|mem_rtl_0_bypass[58] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [58]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N5
dffeas \memory|mem_rtl_0_bypass[57] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [57]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N6
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[60]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N7
dffeas \memory|mem_rtl_0_bypass[60] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [60]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N27
dffeas \memory|mem_rtl_0_bypass[59] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [59]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N11
dffeas \memory|mem_rtl_0_bypass[63] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [63]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N5
dffeas \memory|mem_rtl_0_bypass[65] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [65]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N24
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[66]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N25
dffeas \memory|mem_rtl_0_bypass[66] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [66]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[70]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N13
dffeas \memory|mem_rtl_0_bypass[70] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [70]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N13
dffeas \memory|mem_rtl_0_bypass[71] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [71]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N15
dffeas \memory|mem_rtl_0_bypass[73] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [73]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N18
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[74]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N19
dffeas \memory|mem_rtl_0_bypass[74] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [74]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N27
dffeas \memory|mem_rtl_0_bypass[75] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [75]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N8
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[76]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[76]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[76]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[76]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N9
dffeas \memory|mem_rtl_0_bypass[76] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [76]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N22
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[78]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[78]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[78]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[78]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N23
dffeas \memory|mem_rtl_0_bypass[78] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [78]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N25
dffeas \memory|mem_rtl_0_bypass[77] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [77]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y9_N0
cycloneive_ram_block \memory|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(gnd),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\memory|data_reg [31],\memory|data_reg [30],\memory|data_reg [29],\memory|data_reg [28],\memory|data_reg [27],\memory|data_reg [26],\memory|data_reg [25],\memory|data_reg [24],\memory|data_reg [23],\memory|data_reg [22],\memory|data_reg [21],\memory|data_reg [20],\memory|data_reg [19],\memory|data_reg [18],
\memory|data_reg [17],\memory|data_reg [16],\memory|data_reg [15],\memory|data_reg [14],\memory|data_reg [13],\memory|data_reg [12],\memory|data_reg [11],\memory|data_reg [10],\memory|data_reg [9],\memory|data_reg [8],\memory|data_reg [7],\memory|data_reg [6],\memory|data_reg [5],\memory|data_reg [4],\memory|data_reg [3],
\memory|data_reg [2],\memory|data_reg [1],\memory|data_reg [0]}),
	.portaaddr({\memory|addr_reg [4],\memory|addr_reg [3],\memory|addr_reg [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\memory|addr_reg~8_combout ,\memory|addr_reg~7_combout ,\memory|addr_reg~6_combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "ram.mif";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "dummy_slave:memory|altsyncram:mem_rtl_0|altsyncram_48e1:auto_generated|ALTSYNCRAM";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \memory|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 1152'h00000001F00000001E00000001D00000001C00000001B00000001A00000001900000001800000001700000001600000001500000001400000001300000001200000001100000001000000000F00000000E00000000D00000000C00000000B00000000A000000009000000008000000007000000006000000005000000004000000003000000002000000001000000000;
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N20
cycloneive_lcell_comb \memory|data[31]~64 (
// Equation(s):
// \memory|data[31]~64_combout  = ((\memory|mem_rtl_0_bypass [78] & ((\memory|mem_rtl_0|auto_generated|ram_block1a31 ))) # (!\memory|mem_rtl_0_bypass [78] & (\memory|mem_rtl_0_bypass [77]))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0_bypass [78]),
	.datab(\memory|mem_rtl_0_bypass [77]),
	.datac(\memory|data~32_combout ),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\memory|data[31]~64_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[31]~64 .lut_mask = 16'hEF4F;
defparam \memory|data[31]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N10
cycloneive_lcell_comb \memory|data_reg~33 (
// Equation(s):
// \memory|data_reg~33_combout  = (!\I_cache|RAM_B.raddr_a[3]~2_combout  & (\memory|data[31]~64_combout  & (!\memory|state.000~q  & \bus_control_0|grant[0]~1_combout )))

	.dataa(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datab(\memory|data[31]~64_combout ),
	.datac(\memory|state.000~q ),
	.datad(\bus_control_0|grant[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~33_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~33 .lut_mask = 16'h0400;
defparam \memory|data_reg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N11
dffeas \memory|data_reg[31] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[31] .is_wysiwyg = "true";
defparam \memory|data_reg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N30
cycloneive_lcell_comb \memory|data[30]~63 (
// Equation(s):
// \memory|data[30]~63_combout  = ((\memory|mem_rtl_0_bypass [76] & ((\memory|mem_rtl_0|auto_generated|ram_block1a30 ))) # (!\memory|mem_rtl_0_bypass [76] & (\memory|mem_rtl_0_bypass [75]))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0_bypass [75]),
	.datab(\memory|mem_rtl_0_bypass [76]),
	.datac(\memory|data~32_combout ),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\memory|data[30]~63_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[30]~63 .lut_mask = 16'hEF2F;
defparam \memory|data[30]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N0
cycloneive_lcell_comb \memory|data_reg~32 (
// Equation(s):
// \memory|data_reg~32_combout  = (\memory|data[30]~63_combout  & (!\I_cache|RAM_B.raddr_a[3]~2_combout  & (!\memory|state.000~q  & \bus_control_0|grant[0]~1_combout )))

	.dataa(\memory|data[30]~63_combout ),
	.datab(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datac(\memory|state.000~q ),
	.datad(\bus_control_0|grant[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~32_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~32 .lut_mask = 16'h0200;
defparam \memory|data_reg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N1
dffeas \memory|data_reg[30] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[30] .is_wysiwyg = "true";
defparam \memory|data_reg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N16
cycloneive_lcell_comb \memory|data[29]~62 (
// Equation(s):
// \memory|data[29]~62_combout  = ((\memory|mem_rtl_0_bypass [74] & ((\memory|mem_rtl_0|auto_generated|ram_block1a29 ))) # (!\memory|mem_rtl_0_bypass [74] & (\memory|mem_rtl_0_bypass [73]))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0_bypass [73]),
	.datab(\memory|mem_rtl_0_bypass [74]),
	.datac(\memory|data~32_combout ),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\memory|data[29]~62_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[29]~62 .lut_mask = 16'hEF2F;
defparam \memory|data[29]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N22
cycloneive_lcell_comb \memory|data_reg~31 (
// Equation(s):
// \memory|data_reg~31_combout  = (!\memory|state.000~q  & (\memory|data[29]~62_combout  & (\bus_control_0|grant[0]~1_combout  & !\I_cache|RAM_B.raddr_a[3]~2_combout )))

	.dataa(\memory|state.000~q ),
	.datab(\memory|data[29]~62_combout ),
	.datac(\bus_control_0|grant[0]~1_combout ),
	.datad(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~31_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~31 .lut_mask = 16'h0040;
defparam \memory|data_reg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N23
dffeas \memory|data_reg[29] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[29] .is_wysiwyg = "true";
defparam \memory|data_reg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N18
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[72]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N19
dffeas \memory|mem_rtl_0_bypass[72] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [72]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N0
cycloneive_lcell_comb \memory|data[28]~61 (
// Equation(s):
// \memory|data[28]~61_combout  = ((\memory|mem_rtl_0_bypass [72] & ((\memory|mem_rtl_0|auto_generated|ram_block1a28 ))) # (!\memory|mem_rtl_0_bypass [72] & (\memory|mem_rtl_0_bypass [71]))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0_bypass [71]),
	.datab(\memory|data~32_combout ),
	.datac(\memory|mem_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\memory|mem_rtl_0_bypass [72]),
	.cin(gnd),
	.combout(\memory|data[28]~61_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[28]~61 .lut_mask = 16'hF3BB;
defparam \memory|data[28]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N26
cycloneive_lcell_comb \memory|data_reg~30 (
// Equation(s):
// \memory|data_reg~30_combout  = (!\memory|state.000~q  & (\memory|data[28]~61_combout  & (!\I_cache|RAM_B.raddr_a[3]~2_combout  & \bus_control_0|grant[0]~1_combout )))

	.dataa(\memory|state.000~q ),
	.datab(\memory|data[28]~61_combout ),
	.datac(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datad(\bus_control_0|grant[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~30_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~30 .lut_mask = 16'h0400;
defparam \memory|data_reg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N27
dffeas \memory|data_reg[28] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[28] .is_wysiwyg = "true";
defparam \memory|data_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N15
dffeas \memory|mem_rtl_0_bypass[69] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [69]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneive_lcell_comb \memory|data[27]~60 (
// Equation(s):
// \memory|data[27]~60_combout  = ((\memory|mem_rtl_0_bypass [70] & (\memory|mem_rtl_0|auto_generated|ram_block1a27 )) # (!\memory|mem_rtl_0_bypass [70] & ((\memory|mem_rtl_0_bypass [69])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0_bypass [70]),
	.datab(\memory|mem_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\memory|mem_rtl_0_bypass [69]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[27]~60_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[27]~60 .lut_mask = 16'hD8FF;
defparam \memory|data[27]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \memory|data_reg~29 (
// Equation(s):
// \memory|data_reg~29_combout  = (\memory|data[27]~60_combout  & (!\memory|state.000~q  & (\bus_control_0|grant[0]~1_combout  & !\I_cache|RAM_B.raddr_a[3]~2_combout )))

	.dataa(\memory|data[27]~60_combout ),
	.datab(\memory|state.000~q ),
	.datac(\bus_control_0|grant[0]~1_combout ),
	.datad(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~29_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~29 .lut_mask = 16'h0020;
defparam \memory|data_reg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N9
dffeas \memory|data_reg[27] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[27] .is_wysiwyg = "true";
defparam \memory|data_reg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N22
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[68]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N23
dffeas \memory|mem_rtl_0_bypass[68] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [68]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N29
dffeas \memory|mem_rtl_0_bypass[67] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [67]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N24
cycloneive_lcell_comb \memory|data[26]~59 (
// Equation(s):
// \memory|data[26]~59_combout  = ((\memory|mem_rtl_0_bypass [68] & (\memory|mem_rtl_0|auto_generated|ram_block1a26 )) # (!\memory|mem_rtl_0_bypass [68] & ((\memory|mem_rtl_0_bypass [67])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\memory|data~32_combout ),
	.datac(\memory|mem_rtl_0_bypass [68]),
	.datad(\memory|mem_rtl_0_bypass [67]),
	.cin(gnd),
	.combout(\memory|data[26]~59_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[26]~59 .lut_mask = 16'hBFB3;
defparam \memory|data[26]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N8
cycloneive_lcell_comb \memory|data_reg~28 (
// Equation(s):
// \memory|data_reg~28_combout  = (!\memory|state.000~q  & (!\I_cache|RAM_B.raddr_a[3]~2_combout  & (\memory|data[26]~59_combout  & \bus_control_0|grant[0]~1_combout )))

	.dataa(\memory|state.000~q ),
	.datab(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datac(\memory|data[26]~59_combout ),
	.datad(\bus_control_0|grant[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~28_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~28 .lut_mask = 16'h1000;
defparam \memory|data_reg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N9
dffeas \memory|data_reg[26] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[26] .is_wysiwyg = "true";
defparam \memory|data_reg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N2
cycloneive_lcell_comb \memory|data[25]~58 (
// Equation(s):
// \memory|data[25]~58_combout  = ((\memory|mem_rtl_0_bypass [66] & ((\memory|mem_rtl_0|auto_generated|ram_block1a25 ))) # (!\memory|mem_rtl_0_bypass [66] & (\memory|mem_rtl_0_bypass [65]))) # (!\memory|data~32_combout )

	.dataa(\memory|data~32_combout ),
	.datab(\memory|mem_rtl_0_bypass [65]),
	.datac(\memory|mem_rtl_0_bypass [66]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\memory|data[25]~58_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[25]~58 .lut_mask = 16'hFD5D;
defparam \memory|data[25]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N26
cycloneive_lcell_comb \memory|data_reg~27 (
// Equation(s):
// \memory|data_reg~27_combout  = (\memory|data[25]~58_combout  & (!\memory|state.000~q  & (!\I_cache|RAM_B.raddr_a[3]~2_combout  & \bus_control_0|grant[0]~1_combout )))

	.dataa(\memory|data[25]~58_combout ),
	.datab(\memory|state.000~q ),
	.datac(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datad(\bus_control_0|grant[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~27_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~27 .lut_mask = 16'h0200;
defparam \memory|data_reg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N27
dffeas \memory|data_reg[25] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[25] .is_wysiwyg = "true";
defparam \memory|data_reg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N12
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[64]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N13
dffeas \memory|mem_rtl_0_bypass[64] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [64]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N6
cycloneive_lcell_comb \memory|data[24]~57 (
// Equation(s):
// \memory|data[24]~57_combout  = ((\memory|mem_rtl_0_bypass [64] & ((\memory|mem_rtl_0|auto_generated|ram_block1a24 ))) # (!\memory|mem_rtl_0_bypass [64] & (\memory|mem_rtl_0_bypass [63]))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0_bypass [63]),
	.datab(\memory|data~32_combout ),
	.datac(\memory|mem_rtl_0|auto_generated|ram_block1a24 ),
	.datad(\memory|mem_rtl_0_bypass [64]),
	.cin(gnd),
	.combout(\memory|data[24]~57_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[24]~57 .lut_mask = 16'hF3BB;
defparam \memory|data[24]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N22
cycloneive_lcell_comb \memory|data_reg~26 (
// Equation(s):
// \memory|data_reg~26_combout  = (\bus_control_0|grant[0]~1_combout  & (!\memory|state.000~q  & (\memory|data[24]~57_combout  & !\I_cache|RAM_B.raddr_a[3]~2_combout )))

	.dataa(\bus_control_0|grant[0]~1_combout ),
	.datab(\memory|state.000~q ),
	.datac(\memory|data[24]~57_combout ),
	.datad(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~26_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~26 .lut_mask = 16'h0020;
defparam \memory|data_reg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N23
dffeas \memory|data_reg[24] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[24] .is_wysiwyg = "true";
defparam \memory|data_reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N17
dffeas \memory|mem_rtl_0_bypass[61] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [61]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y7_N8
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[62]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y7_N9
dffeas \memory|mem_rtl_0_bypass[62] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [62]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N2
cycloneive_lcell_comb \memory|data[23]~56 (
// Equation(s):
// \memory|data[23]~56_combout  = ((\memory|mem_rtl_0_bypass [62] & (\memory|mem_rtl_0|auto_generated|ram_block1a23 )) # (!\memory|mem_rtl_0_bypass [62] & ((\memory|mem_rtl_0_bypass [61])))) # (!\memory|data~32_combout )

	.dataa(\memory|data~32_combout ),
	.datab(\memory|mem_rtl_0|auto_generated|ram_block1a23 ),
	.datac(\memory|mem_rtl_0_bypass [61]),
	.datad(\memory|mem_rtl_0_bypass [62]),
	.cin(gnd),
	.combout(\memory|data[23]~56_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[23]~56 .lut_mask = 16'hDDF5;
defparam \memory|data[23]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N8
cycloneive_lcell_comb \memory|data_reg~25 (
// Equation(s):
// \memory|data_reg~25_combout  = (!\memory|state.000~q  & (\bus_control_0|grant[0]~1_combout  & (\memory|data[23]~56_combout  & !\I_cache|RAM_B.raddr_a[3]~2_combout )))

	.dataa(\memory|state.000~q ),
	.datab(\bus_control_0|grant[0]~1_combout ),
	.datac(\memory|data[23]~56_combout ),
	.datad(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~25_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~25 .lut_mask = 16'h0040;
defparam \memory|data_reg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N9
dffeas \memory|data_reg[23] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[23] .is_wysiwyg = "true";
defparam \memory|data_reg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N4
cycloneive_lcell_comb \memory|data[22]~55 (
// Equation(s):
// \memory|data[22]~55_combout  = ((\memory|mem_rtl_0_bypass [60] & ((\memory|mem_rtl_0|auto_generated|ram_block1a22 ))) # (!\memory|mem_rtl_0_bypass [60] & (\memory|mem_rtl_0_bypass [59]))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0_bypass [60]),
	.datab(\memory|mem_rtl_0_bypass [59]),
	.datac(\memory|data~32_combout ),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\memory|data[22]~55_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[22]~55 .lut_mask = 16'hEF4F;
defparam \memory|data[22]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N30
cycloneive_lcell_comb \memory|data_reg~24 (
// Equation(s):
// \memory|data_reg~24_combout  = (!\memory|state.000~q  & (\bus_control_0|grant[0]~1_combout  & (\memory|data[22]~55_combout  & !\I_cache|RAM_B.raddr_a[3]~2_combout )))

	.dataa(\memory|state.000~q ),
	.datab(\bus_control_0|grant[0]~1_combout ),
	.datac(\memory|data[22]~55_combout ),
	.datad(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~24_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~24 .lut_mask = 16'h0040;
defparam \memory|data_reg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N31
dffeas \memory|data_reg[22] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[22] .is_wysiwyg = "true";
defparam \memory|data_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N8
cycloneive_lcell_comb \memory|data[21]~54 (
// Equation(s):
// \memory|data[21]~54_combout  = ((\memory|mem_rtl_0_bypass [58] & ((\memory|mem_rtl_0|auto_generated|ram_block1a21 ))) # (!\memory|mem_rtl_0_bypass [58] & (\memory|mem_rtl_0_bypass [57]))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0_bypass [58]),
	.datab(\memory|data~32_combout ),
	.datac(\memory|mem_rtl_0_bypass [57]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\memory|data[21]~54_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[21]~54 .lut_mask = 16'hFB73;
defparam \memory|data[21]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N26
cycloneive_lcell_comb \memory|data_reg~23 (
// Equation(s):
// \memory|data_reg~23_combout  = (!\I_cache|RAM_B.raddr_a[3]~2_combout  & (!\memory|state.000~q  & (\memory|data[21]~54_combout  & \bus_control_0|grant[0]~1_combout )))

	.dataa(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datab(\memory|state.000~q ),
	.datac(\memory|data[21]~54_combout ),
	.datad(\bus_control_0|grant[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~23 .lut_mask = 16'h1000;
defparam \memory|data_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N27
dffeas \memory|data_reg[21] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[21] .is_wysiwyg = "true";
defparam \memory|data_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N30
cycloneive_lcell_comb \memory|data[20]~53 (
// Equation(s):
// \memory|data[20]~53_combout  = ((\memory|mem_rtl_0_bypass [56] & ((\memory|mem_rtl_0|auto_generated|ram_block1a20 ))) # (!\memory|mem_rtl_0_bypass [56] & (\memory|mem_rtl_0_bypass [55]))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0_bypass [55]),
	.datab(\memory|mem_rtl_0_bypass [56]),
	.datac(\memory|mem_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[20]~53_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[20]~53 .lut_mask = 16'hE2FF;
defparam \memory|data[20]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N10
cycloneive_lcell_comb \memory|data_reg~22 (
// Equation(s):
// \memory|data_reg~22_combout  = (\memory|data[20]~53_combout  & (!\memory|state.000~q  & (!\I_cache|RAM_B.raddr_a[3]~2_combout  & \bus_control_0|grant[0]~1_combout )))

	.dataa(\memory|data[20]~53_combout ),
	.datab(\memory|state.000~q ),
	.datac(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datad(\bus_control_0|grant[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~22 .lut_mask = 16'h0200;
defparam \memory|data_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N11
dffeas \memory|data_reg[20] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[20] .is_wysiwyg = "true";
defparam \memory|data_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N22
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[54]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N23
dffeas \memory|mem_rtl_0_bypass[54] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [54]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N17
dffeas \memory|mem_rtl_0_bypass[53] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [53]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N30
cycloneive_lcell_comb \memory|data[19]~52 (
// Equation(s):
// \memory|data[19]~52_combout  = ((\memory|mem_rtl_0_bypass [54] & (\memory|mem_rtl_0|auto_generated|ram_block1a19 )) # (!\memory|mem_rtl_0_bypass [54] & ((\memory|mem_rtl_0_bypass [53])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\memory|data~32_combout ),
	.datac(\memory|mem_rtl_0_bypass [54]),
	.datad(\memory|mem_rtl_0_bypass [53]),
	.cin(gnd),
	.combout(\memory|data[19]~52_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[19]~52 .lut_mask = 16'hBFB3;
defparam \memory|data[19]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N14
cycloneive_lcell_comb \memory|data_reg~21 (
// Equation(s):
// \memory|data_reg~21_combout  = (\memory|data[19]~52_combout  & (!\memory|state.000~q  & (!\I_cache|RAM_B.raddr_a[3]~2_combout  & \bus_control_0|grant[0]~1_combout )))

	.dataa(\memory|data[19]~52_combout ),
	.datab(\memory|state.000~q ),
	.datac(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datad(\bus_control_0|grant[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~21 .lut_mask = 16'h0200;
defparam \memory|data_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N15
dffeas \memory|data_reg[19] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[19] .is_wysiwyg = "true";
defparam \memory|data_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N8
cycloneive_lcell_comb \memory|data[18]~51 (
// Equation(s):
// \memory|data[18]~51_combout  = ((\memory|mem_rtl_0_bypass [52] & ((\memory|mem_rtl_0|auto_generated|ram_block1a18 ))) # (!\memory|mem_rtl_0_bypass [52] & (\memory|mem_rtl_0_bypass [51]))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0_bypass [52]),
	.datab(\memory|data~32_combout ),
	.datac(\memory|mem_rtl_0_bypass [51]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\memory|data[18]~51_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[18]~51 .lut_mask = 16'hFB73;
defparam \memory|data[18]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N12
cycloneive_lcell_comb \memory|data_reg~20 (
// Equation(s):
// \memory|data_reg~20_combout  = (\bus_control_0|grant[0]~1_combout  & (!\memory|state.000~q  & (\memory|data[18]~51_combout  & !\I_cache|RAM_B.raddr_a[3]~2_combout )))

	.dataa(\bus_control_0|grant[0]~1_combout ),
	.datab(\memory|state.000~q ),
	.datac(\memory|data[18]~51_combout ),
	.datad(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~20 .lut_mask = 16'h0020;
defparam \memory|data_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N13
dffeas \memory|data_reg[18] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[18] .is_wysiwyg = "true";
defparam \memory|data_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N20
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[50]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N21
dffeas \memory|mem_rtl_0_bypass[50] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [50]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N19
dffeas \memory|mem_rtl_0_bypass[49] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [49]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N22
cycloneive_lcell_comb \memory|data[17]~50 (
// Equation(s):
// \memory|data[17]~50_combout  = ((\memory|mem_rtl_0_bypass [50] & (\memory|mem_rtl_0|auto_generated|ram_block1a17 )) # (!\memory|mem_rtl_0_bypass [50] & ((\memory|mem_rtl_0_bypass [49])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\memory|mem_rtl_0_bypass [50]),
	.datac(\memory|data~32_combout ),
	.datad(\memory|mem_rtl_0_bypass [49]),
	.cin(gnd),
	.combout(\memory|data[17]~50_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[17]~50 .lut_mask = 16'hBF8F;
defparam \memory|data[17]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N4
cycloneive_lcell_comb \memory|data_reg~19 (
// Equation(s):
// \memory|data_reg~19_combout  = (\memory|data[17]~50_combout  & (!\memory|state.000~q  & (\bus_control_0|grant[0]~1_combout  & !\I_cache|RAM_B.raddr_a[3]~2_combout )))

	.dataa(\memory|data[17]~50_combout ),
	.datab(\memory|state.000~q ),
	.datac(\bus_control_0|grant[0]~1_combout ),
	.datad(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~19 .lut_mask = 16'h0020;
defparam \memory|data_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N5
dffeas \memory|data_reg[17] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[17] .is_wysiwyg = "true";
defparam \memory|data_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N3
dffeas \memory|mem_rtl_0_bypass[47] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [47]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N0
cycloneive_lcell_comb \memory|data[16]~49 (
// Equation(s):
// \memory|data[16]~49_combout  = ((\memory|mem_rtl_0_bypass [48] & (\memory|mem_rtl_0|auto_generated|ram_block1a16 )) # (!\memory|mem_rtl_0_bypass [48] & ((\memory|mem_rtl_0_bypass [47])))) # (!\memory|data~32_combout )

	.dataa(\memory|data~32_combout ),
	.datab(\memory|mem_rtl_0_bypass [48]),
	.datac(\memory|mem_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\memory|mem_rtl_0_bypass [47]),
	.cin(gnd),
	.combout(\memory|data[16]~49_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[16]~49 .lut_mask = 16'hF7D5;
defparam \memory|data[16]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N4
cycloneive_lcell_comb \memory|data_reg~18 (
// Equation(s):
// \memory|data_reg~18_combout  = (!\I_cache|RAM_B.raddr_a[3]~2_combout  & (\memory|data[16]~49_combout  & (!\memory|state.000~q  & \bus_control_0|grant[0]~1_combout )))

	.dataa(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datab(\memory|data[16]~49_combout ),
	.datac(\memory|state.000~q ),
	.datad(\bus_control_0|grant[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~18 .lut_mask = 16'h0400;
defparam \memory|data_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N5
dffeas \memory|data_reg[16] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[16] .is_wysiwyg = "true";
defparam \memory|data_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N30
cycloneive_lcell_comb \memory|data[15]~48 (
// Equation(s):
// \memory|data[15]~48_combout  = ((\memory|mem_rtl_0_bypass [46] & ((\memory|mem_rtl_0|auto_generated|ram_block1a15 ))) # (!\memory|mem_rtl_0_bypass [46] & (\memory|mem_rtl_0_bypass [45]))) # (!\memory|data~32_combout )

	.dataa(\memory|data~32_combout ),
	.datab(\memory|mem_rtl_0_bypass [46]),
	.datac(\memory|mem_rtl_0_bypass [45]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\memory|data[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[15]~48 .lut_mask = 16'hFD75;
defparam \memory|data[15]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N8
cycloneive_lcell_comb \memory|data_reg~17 (
// Equation(s):
// \memory|data_reg~17_combout  = (\memory|data[15]~48_combout  & (!\memory|state.000~q  & (\bus_control_0|grant[0]~1_combout  & !\I_cache|RAM_B.raddr_a[3]~2_combout )))

	.dataa(\memory|data[15]~48_combout ),
	.datab(\memory|state.000~q ),
	.datac(\bus_control_0|grant[0]~1_combout ),
	.datad(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~17 .lut_mask = 16'h0020;
defparam \memory|data_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N9
dffeas \memory|data_reg[15] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[15] .is_wysiwyg = "true";
defparam \memory|data_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N31
dffeas \memory|mem_rtl_0_bypass[43] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [43]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N26
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[44]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N27
dffeas \memory|mem_rtl_0_bypass[44] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [44]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N4
cycloneive_lcell_comb \memory|data[14]~47 (
// Equation(s):
// \memory|data[14]~47_combout  = ((\memory|mem_rtl_0_bypass [44] & (\memory|mem_rtl_0|auto_generated|ram_block1a14 )) # (!\memory|mem_rtl_0_bypass [44] & ((\memory|mem_rtl_0_bypass [43])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\memory|mem_rtl_0_bypass [43]),
	.datac(\memory|mem_rtl_0_bypass [44]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[14]~47_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[14]~47 .lut_mask = 16'hACFF;
defparam \memory|data[14]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N28
cycloneive_lcell_comb \memory|data_reg~16 (
// Equation(s):
// \memory|data_reg~16_combout  = (\bus_control_0|grant[0]~1_combout  & (!\memory|state.000~q  & (\memory|data[14]~47_combout  & !\I_cache|RAM_B.raddr_a[3]~2_combout )))

	.dataa(\bus_control_0|grant[0]~1_combout ),
	.datab(\memory|state.000~q ),
	.datac(\memory|data[14]~47_combout ),
	.datad(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~16 .lut_mask = 16'h0020;
defparam \memory|data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N29
dffeas \memory|data_reg[14] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[14] .is_wysiwyg = "true";
defparam \memory|data_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneive_lcell_comb \memory|data[13]~46 (
// Equation(s):
// \memory|data[13]~46_combout  = ((\memory|mem_rtl_0_bypass [42] & ((\memory|mem_rtl_0|auto_generated|ram_block1a13 ))) # (!\memory|mem_rtl_0_bypass [42] & (\memory|mem_rtl_0_bypass [41]))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0_bypass [42]),
	.datab(\memory|data~32_combout ),
	.datac(\memory|mem_rtl_0_bypass [41]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\memory|data[13]~46_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[13]~46 .lut_mask = 16'hFB73;
defparam \memory|data[13]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \memory|data_reg~15 (
// Equation(s):
// \memory|data_reg~15_combout  = (!\I_cache|RAM_B.raddr_a[3]~2_combout  & (\memory|data[13]~46_combout  & (!\memory|state.000~q  & \bus_control_0|grant[0]~1_combout )))

	.dataa(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datab(\memory|data[13]~46_combout ),
	.datac(\memory|state.000~q ),
	.datad(\bus_control_0|grant[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~15 .lut_mask = 16'h0400;
defparam \memory|data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N27
dffeas \memory|data_reg[13] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[13] .is_wysiwyg = "true";
defparam \memory|data_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \memory|data[12]~45 (
// Equation(s):
// \memory|data[12]~45_combout  = ((\memory|mem_rtl_0_bypass [40] & ((\memory|mem_rtl_0|auto_generated|ram_block1a12 ))) # (!\memory|mem_rtl_0_bypass [40] & (\memory|mem_rtl_0_bypass [39]))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0_bypass [39]),
	.datab(\memory|data~32_combout ),
	.datac(\memory|mem_rtl_0_bypass [40]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\memory|data[12]~45_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[12]~45 .lut_mask = 16'hFB3B;
defparam \memory|data[12]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \memory|data_reg~14 (
// Equation(s):
// \memory|data_reg~14_combout  = (!\I_cache|RAM_B.raddr_a[3]~2_combout  & (\memory|data[12]~45_combout  & (!\memory|state.000~q  & \bus_control_0|grant[0]~1_combout )))

	.dataa(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datab(\memory|data[12]~45_combout ),
	.datac(\memory|state.000~q ),
	.datad(\bus_control_0|grant[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~14 .lut_mask = 16'h0400;
defparam \memory|data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N25
dffeas \memory|data_reg[12] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[12] .is_wysiwyg = "true";
defparam \memory|data_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N30
cycloneive_lcell_comb \memory|data[11]~44 (
// Equation(s):
// \memory|data[11]~44_combout  = ((\memory|mem_rtl_0_bypass [38] & ((\memory|mem_rtl_0|auto_generated|ram_block1a11 ))) # (!\memory|mem_rtl_0_bypass [38] & (\memory|mem_rtl_0_bypass [37]))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0_bypass [38]),
	.datab(\memory|data~32_combout ),
	.datac(\memory|mem_rtl_0_bypass [37]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\memory|data[11]~44_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[11]~44 .lut_mask = 16'hFB73;
defparam \memory|data[11]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N16
cycloneive_lcell_comb \memory|data_reg~13 (
// Equation(s):
// \memory|data_reg~13_combout  = (\memory|data[11]~44_combout  & (!\memory|state.000~q  & (!\I_cache|RAM_B.raddr_a[3]~2_combout  & \bus_control_0|grant[0]~1_combout )))

	.dataa(\memory|data[11]~44_combout ),
	.datab(\memory|state.000~q ),
	.datac(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datad(\bus_control_0|grant[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~13 .lut_mask = 16'h0200;
defparam \memory|data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N17
dffeas \memory|data_reg[11] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[11] .is_wysiwyg = "true";
defparam \memory|data_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N17
dffeas \memory|mem_rtl_0_bypass[35] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneive_lcell_comb \memory|data[10]~43 (
// Equation(s):
// \memory|data[10]~43_combout  = ((\memory|mem_rtl_0_bypass [36] & (\memory|mem_rtl_0|auto_generated|ram_block1a10 )) # (!\memory|mem_rtl_0_bypass [36] & ((\memory|mem_rtl_0_bypass [35])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0_bypass [36]),
	.datab(\memory|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\memory|data~32_combout ),
	.datad(\memory|mem_rtl_0_bypass [35]),
	.cin(gnd),
	.combout(\memory|data[10]~43_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[10]~43 .lut_mask = 16'hDF8F;
defparam \memory|data[10]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N0
cycloneive_lcell_comb \memory|data_reg~12 (
// Equation(s):
// \memory|data_reg~12_combout  = (!\I_cache|RAM_B.raddr_a[3]~2_combout  & (!\memory|state.000~q  & (\memory|data[10]~43_combout  & \bus_control_0|grant[0]~1_combout )))

	.dataa(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datab(\memory|state.000~q ),
	.datac(\memory|data[10]~43_combout ),
	.datad(\bus_control_0|grant[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~12 .lut_mask = 16'h1000;
defparam \memory|data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N1
dffeas \memory|data_reg[10] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[10] .is_wysiwyg = "true";
defparam \memory|data_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N4
cycloneive_lcell_comb \memory|data[9]~42 (
// Equation(s):
// \memory|data[9]~42_combout  = ((\memory|mem_rtl_0_bypass [34] & ((\memory|mem_rtl_0|auto_generated|ram_block1a9 ))) # (!\memory|mem_rtl_0_bypass [34] & (\memory|mem_rtl_0_bypass [33]))) # (!\memory|data~32_combout )

	.dataa(\memory|data~32_combout ),
	.datab(\memory|mem_rtl_0_bypass [33]),
	.datac(\memory|mem_rtl_0_bypass [34]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\memory|data[9]~42_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[9]~42 .lut_mask = 16'hFD5D;
defparam \memory|data[9]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N30
cycloneive_lcell_comb \memory|data_reg~11 (
// Equation(s):
// \memory|data_reg~11_combout  = (!\I_cache|RAM_B.raddr_a[3]~2_combout  & (\memory|data[9]~42_combout  & (!\memory|state.000~q  & \bus_control_0|grant[0]~1_combout )))

	.dataa(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datab(\memory|data[9]~42_combout ),
	.datac(\memory|state.000~q ),
	.datad(\bus_control_0|grant[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~11 .lut_mask = 16'h0400;
defparam \memory|data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N31
dffeas \memory|data_reg[9] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[9] .is_wysiwyg = "true";
defparam \memory|data_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \memory|data[8]~41 (
// Equation(s):
// \memory|data[8]~41_combout  = ((\memory|mem_rtl_0_bypass [32] & ((\memory|mem_rtl_0|auto_generated|ram_block1a8 ))) # (!\memory|mem_rtl_0_bypass [32] & (\memory|mem_rtl_0_bypass [31]))) # (!\memory|data~32_combout )

	.dataa(\memory|data~32_combout ),
	.datab(\memory|mem_rtl_0_bypass [31]),
	.datac(\memory|mem_rtl_0_bypass [32]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\memory|data[8]~41_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[8]~41 .lut_mask = 16'hFD5D;
defparam \memory|data[8]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \memory|data_reg~10 (
// Equation(s):
// \memory|data_reg~10_combout  = (!\I_cache|RAM_B.raddr_a[3]~2_combout  & (!\memory|state.000~q  & (\memory|data[8]~41_combout  & \bus_control_0|grant[0]~1_combout )))

	.dataa(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datab(\memory|state.000~q ),
	.datac(\memory|data[8]~41_combout ),
	.datad(\bus_control_0|grant[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~10 .lut_mask = 16'h1000;
defparam \memory|data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N29
dffeas \memory|data_reg[8] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[8] .is_wysiwyg = "true";
defparam \memory|data_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N12
cycloneive_lcell_comb \memory|data[7]~40 (
// Equation(s):
// \memory|data[7]~40_combout  = ((\memory|mem_rtl_0_bypass [30] & ((\memory|mem_rtl_0|auto_generated|ram_block1a7 ))) # (!\memory|mem_rtl_0_bypass [30] & (\memory|mem_rtl_0_bypass [29]))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0_bypass [30]),
	.datab(\memory|mem_rtl_0_bypass [29]),
	.datac(\memory|data~32_combout ),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\memory|data[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[7]~40 .lut_mask = 16'hEF4F;
defparam \memory|data[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N16
cycloneive_lcell_comb \memory|data_reg~9 (
// Equation(s):
// \memory|data_reg~9_combout  = (!\I_cache|RAM_B.raddr_a[3]~2_combout  & (\memory|data[7]~40_combout  & (!\memory|state.000~q  & \bus_control_0|grant[0]~1_combout )))

	.dataa(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datab(\memory|data[7]~40_combout ),
	.datac(\memory|state.000~q ),
	.datad(\bus_control_0|grant[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~9 .lut_mask = 16'h0400;
defparam \memory|data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N17
dffeas \memory|data_reg[7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[7] .is_wysiwyg = "true";
defparam \memory|data_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N6
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[28]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N7
dffeas \memory|mem_rtl_0_bypass[28] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N20
cycloneive_lcell_comb \memory|data[6]~39 (
// Equation(s):
// \memory|data[6]~39_combout  = ((\memory|mem_rtl_0_bypass [28] & ((\memory|mem_rtl_0|auto_generated|ram_block1a6 ))) # (!\memory|mem_rtl_0_bypass [28] & (\memory|mem_rtl_0_bypass [27]))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0_bypass [27]),
	.datab(\memory|data~32_combout ),
	.datac(\memory|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\memory|mem_rtl_0_bypass [28]),
	.cin(gnd),
	.combout(\memory|data[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[6]~39 .lut_mask = 16'hF3BB;
defparam \memory|data[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N8
cycloneive_lcell_comb \memory|data_reg~8 (
// Equation(s):
// \memory|data_reg~8_combout  = (\memory|data[6]~39_combout  & (!\memory|state.000~q  & (!\I_cache|RAM_B.raddr_a[3]~2_combout  & \bus_control_0|grant[0]~1_combout )))

	.dataa(\memory|data[6]~39_combout ),
	.datab(\memory|state.000~q ),
	.datac(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datad(\bus_control_0|grant[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~8 .lut_mask = 16'h0200;
defparam \memory|data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N9
dffeas \memory|data_reg[6] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[6] .is_wysiwyg = "true";
defparam \memory|data_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N26
cycloneive_lcell_comb \memory|data[5]~38 (
// Equation(s):
// \memory|data[5]~38_combout  = ((\memory|mem_rtl_0_bypass [26] & ((\memory|mem_rtl_0|auto_generated|ram_block1a5 ))) # (!\memory|mem_rtl_0_bypass [26] & (\memory|mem_rtl_0_bypass [25]))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0_bypass [26]),
	.datab(\memory|mem_rtl_0_bypass [25]),
	.datac(\memory|data~32_combout ),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\memory|data[5]~38_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[5]~38 .lut_mask = 16'hEF4F;
defparam \memory|data[5]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N8
cycloneive_lcell_comb \memory|data_reg~7 (
// Equation(s):
// \memory|data_reg~7_combout  = (!\memory|state.000~q  & (\bus_control_0|grant[0]~1_combout  & (\memory|data[5]~38_combout  & !\I_cache|RAM_B.raddr_a[3]~2_combout )))

	.dataa(\memory|state.000~q ),
	.datab(\bus_control_0|grant[0]~1_combout ),
	.datac(\memory|data[5]~38_combout ),
	.datad(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~7 .lut_mask = 16'h0040;
defparam \memory|data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N9
dffeas \memory|data_reg[5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[5] .is_wysiwyg = "true";
defparam \memory|data_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N3
dffeas \memory|mem_rtl_0_bypass[23] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N22
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[24]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N23
dffeas \memory|mem_rtl_0_bypass[24] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N12
cycloneive_lcell_comb \memory|data[4]~37 (
// Equation(s):
// \memory|data[4]~37_combout  = ((\memory|mem_rtl_0_bypass [24] & (\memory|mem_rtl_0|auto_generated|ram_block1a4 )) # (!\memory|mem_rtl_0_bypass [24] & ((\memory|mem_rtl_0_bypass [23])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\memory|mem_rtl_0_bypass [23]),
	.datac(\memory|mem_rtl_0_bypass [24]),
	.datad(\memory|data~32_combout ),
	.cin(gnd),
	.combout(\memory|data[4]~37_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[4]~37 .lut_mask = 16'hACFF;
defparam \memory|data[4]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N20
cycloneive_lcell_comb \memory|data_reg~6 (
// Equation(s):
// \memory|data_reg~6_combout  = (\memory|data[4]~37_combout  & (!\memory|state.000~q  & (!\I_cache|RAM_B.raddr_a[3]~2_combout  & \bus_control_0|grant[0]~1_combout )))

	.dataa(\memory|data[4]~37_combout ),
	.datab(\memory|state.000~q ),
	.datac(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datad(\bus_control_0|grant[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~6 .lut_mask = 16'h0200;
defparam \memory|data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N21
dffeas \memory|data_reg[4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[4] .is_wysiwyg = "true";
defparam \memory|data_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \memory|mem_rtl_0_bypass[22]~feeder (
// Equation(s):
// \memory|mem_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memory|mem_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \memory|mem_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N27
dffeas \memory|mem_rtl_0_bypass[22] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|mem_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N21
dffeas \memory|mem_rtl_0_bypass[21] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|mem_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|mem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \memory|mem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \memory|data[3]~36 (
// Equation(s):
// \memory|data[3]~36_combout  = ((\memory|mem_rtl_0_bypass [22] & (\memory|mem_rtl_0|auto_generated|ram_block1a3 )) # (!\memory|mem_rtl_0_bypass [22] & ((\memory|mem_rtl_0_bypass [21])))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\memory|data~32_combout ),
	.datac(\memory|mem_rtl_0_bypass [22]),
	.datad(\memory|mem_rtl_0_bypass [21]),
	.cin(gnd),
	.combout(\memory|data[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[3]~36 .lut_mask = 16'hBFB3;
defparam \memory|data[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \memory|data_reg~5 (
// Equation(s):
// \memory|data_reg~5_combout  = (!\I_cache|RAM_B.raddr_a[3]~2_combout  & (\memory|data[3]~36_combout  & (\bus_control_0|grant[0]~1_combout  & !\memory|state.000~q )))

	.dataa(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datab(\memory|data[3]~36_combout ),
	.datac(\bus_control_0|grant[0]~1_combout ),
	.datad(\memory|state.000~q ),
	.cin(gnd),
	.combout(\memory|data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~5 .lut_mask = 16'h0040;
defparam \memory|data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N7
dffeas \memory|data_reg[3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[3] .is_wysiwyg = "true";
defparam \memory|data_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N28
cycloneive_lcell_comb \memory|data[2]~35 (
// Equation(s):
// \memory|data[2]~35_combout  = ((\memory|mem_rtl_0_bypass [20] & ((\memory|mem_rtl_0|auto_generated|ram_block1a2 ))) # (!\memory|mem_rtl_0_bypass [20] & (\memory|mem_rtl_0_bypass [19]))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0_bypass [20]),
	.datab(\memory|data~32_combout ),
	.datac(\memory|mem_rtl_0_bypass [19]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\memory|data[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[2]~35 .lut_mask = 16'hFB73;
defparam \memory|data[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N8
cycloneive_lcell_comb \memory|data_reg~4 (
// Equation(s):
// \memory|data_reg~4_combout  = (\memory|data[2]~35_combout  & (!\memory|state.000~q  & (!\I_cache|RAM_B.raddr_a[3]~2_combout  & \bus_control_0|grant[0]~1_combout )))

	.dataa(\memory|data[2]~35_combout ),
	.datab(\memory|state.000~q ),
	.datac(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datad(\bus_control_0|grant[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~4 .lut_mask = 16'h0200;
defparam \memory|data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N9
dffeas \memory|data_reg[2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[2] .is_wysiwyg = "true";
defparam \memory|data_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N8
cycloneive_lcell_comb \memory|data[1]~34 (
// Equation(s):
// \memory|data[1]~34_combout  = ((\memory|mem_rtl_0_bypass [18] & ((\memory|mem_rtl_0|auto_generated|ram_block1a1 ))) # (!\memory|mem_rtl_0_bypass [18] & (\memory|mem_rtl_0_bypass [17]))) # (!\memory|data~32_combout )

	.dataa(\memory|mem_rtl_0_bypass [18]),
	.datab(\memory|mem_rtl_0_bypass [17]),
	.datac(\memory|data~32_combout ),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\memory|data[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[1]~34 .lut_mask = 16'hEF4F;
defparam \memory|data[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N6
cycloneive_lcell_comb \memory|data_reg~3 (
// Equation(s):
// \memory|data_reg~3_combout  = (\memory|data[1]~34_combout  & (!\memory|state.000~q  & (!\I_cache|RAM_B.raddr_a[3]~2_combout  & \bus_control_0|grant[0]~1_combout )))

	.dataa(\memory|data[1]~34_combout ),
	.datab(\memory|state.000~q ),
	.datac(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datad(\bus_control_0|grant[0]~1_combout ),
	.cin(gnd),
	.combout(\memory|data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data_reg~3 .lut_mask = 16'h0200;
defparam \memory|data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N7
dffeas \memory|data_reg[1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\memory|data_reg~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory|data_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory|data_reg[1] .is_wysiwyg = "true";
defparam \memory|data_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N0
cycloneive_lcell_comb \memory|data[0]~33 (
// Equation(s):
// \memory|data[0]~33_combout  = ((\memory|mem_rtl_0_bypass [16] & ((\memory|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\memory|mem_rtl_0_bypass [16] & (\memory|mem_rtl_0_bypass [15]))) # (!\memory|data~32_combout )

	.dataa(\memory|data~32_combout ),
	.datab(\memory|mem_rtl_0_bypass [16]),
	.datac(\memory|mem_rtl_0_bypass [15]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\memory|data[0]~33_combout ),
	.cout());
// synopsys translate_off
defparam \memory|data[0]~33 .lut_mask = 16'hFD75;
defparam \memory|data[0]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y12_N0
cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\I_cache|WE_A~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\I_cache|WE_A~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memory|data[12]~45_combout ,\memory|data[11]~44_combout ,\memory|data[10]~43_combout ,\memory|data[9]~42_combout ,\memory|data[8]~41_combout ,\memory|data[7]~40_combout ,
\memory|data[6]~39_combout ,\memory|data[5]~38_combout ,\memory|data[4]~37_combout ,\memory|data[3]~36_combout ,\memory|data[2]~35_combout ,\memory|data[1]~34_combout ,\memory|data[0]~33_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~2_combout ,\I_cache|RAM_B.raddr_a[2]~0_combout ,\I_cache|RAM_B.raddr_a[1]~6_combout ,\I_cache|RAM_B.raddr_a[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~2_combout ,\I_cache|RAM_B.raddr_a[2]~0_combout ,\I_cache|RAM_B.raddr_a[1]~6_combout ,\I_cache|RAM_B.raddr_a[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \I_cache|Equal0~5 (
// Equation(s):
// \I_cache|Equal0~5_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 ) # (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\I_cache|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal0~5 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb \I_cache|Equal0~6 (
// Equation(s):
// \I_cache|Equal0~6_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 ) # (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 ))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a20 ),
	.datab(gnd),
	.datac(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a22 ),
	.datad(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\I_cache|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal0~6 .lut_mask = 16'hFFFA;
defparam \I_cache|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N11
dffeas \I_cache|TAG_A_rtl_0_bypass[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\I_cache|WE_A~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|TAG_A_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|TAG_A_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \I_cache|TAG_A_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \I_cache|Equal0~3 (
// Equation(s):
// \I_cache|Equal0~3_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 ) # (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\I_cache|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal0~3 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \I_cache|Equal0~0 (
// Equation(s):
// \I_cache|Equal0~0_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 ) # (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a0 ),
	.cin(gnd),
	.combout(\I_cache|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal0~0 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \I_cache|Equal0~2 (
// Equation(s):
// \I_cache|Equal0~2_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 ) # (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\I_cache|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal0~2 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \I_cache|Equal0~1 (
// Equation(s):
// \I_cache|Equal0~1_combout  = (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 ) # ((\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 ) # (\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\I_cache|TAG_A_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\I_cache|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal0~1 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \I_cache|Equal0~4 (
// Equation(s):
// \I_cache|Equal0~4_combout  = (\I_cache|Equal0~3_combout ) # ((\I_cache|Equal0~0_combout ) # ((\I_cache|Equal0~2_combout ) # (\I_cache|Equal0~1_combout )))

	.dataa(\I_cache|Equal0~3_combout ),
	.datab(\I_cache|Equal0~0_combout ),
	.datac(\I_cache|Equal0~2_combout ),
	.datad(\I_cache|Equal0~1_combout ),
	.cin(gnd),
	.combout(\I_cache|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal0~4 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \I_cache|Equal0~7 (
// Equation(s):
// \I_cache|Equal0~7_combout  = (!\I_cache|TAG_A_rtl_0_bypass [0] & ((\I_cache|Equal0~5_combout ) # ((\I_cache|Equal0~6_combout ) # (\I_cache|Equal0~4_combout ))))

	.dataa(\I_cache|Equal0~5_combout ),
	.datab(\I_cache|Equal0~6_combout ),
	.datac(\I_cache|TAG_A_rtl_0_bypass [0]),
	.datad(\I_cache|Equal0~4_combout ),
	.cin(gnd),
	.combout(\I_cache|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal0~7 .lut_mask = 16'h0F0E;
defparam \I_cache|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y10_N4
cycloneive_lcell_comb \I_cache|random~0 (
// Equation(s):
// \I_cache|random~0_combout  = !\I_cache|random~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\I_cache|random~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|random~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|random~0 .lut_mask = 16'h0F0F;
defparam \I_cache|random~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y10_N5
dffeas \I_cache|random (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|random~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|random~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|random .is_wysiwyg = "true";
defparam \I_cache|random .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N14
cycloneive_lcell_comb \I_cache|Decoder0~18 (
// Equation(s):
// \I_cache|Decoder0~18_combout  = (\I_cache|ready_o~2_combout  & (!\I_cache|addr_reg [4] & (!\I_cache|RAM_B.raddr_a[1]~6_combout  & !\I_cache|RAM_B.raddr_a[0]~4_combout )))

	.dataa(\I_cache|ready_o~2_combout ),
	.datab(\I_cache|addr_reg [4]),
	.datac(\I_cache|RAM_B.raddr_a[1]~6_combout ),
	.datad(\I_cache|RAM_B.raddr_a[0]~4_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~18 .lut_mask = 16'h0002;
defparam \I_cache|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N0
cycloneive_lcell_comb \I_cache|Decoder0~16 (
// Equation(s):
// \I_cache|Decoder0~16_combout  = (!\I_cache|ready_o~2_combout  & (!\I_cache|addr_reg [4] & (!\I_cache|RAM_B.raddr_a[1]~6_combout  & !\I_cache|RAM_B.raddr_a[0]~4_combout )))

	.dataa(\I_cache|ready_o~2_combout ),
	.datab(\I_cache|addr_reg [4]),
	.datac(\I_cache|RAM_B.raddr_a[1]~6_combout ),
	.datad(\I_cache|RAM_B.raddr_a[0]~4_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~16 .lut_mask = 16'h0001;
defparam \I_cache|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N10
cycloneive_lcell_comb \I_cache|Decoder0~17 (
// Equation(s):
// \I_cache|Decoder0~17_combout  = (\I_cache|addr_reg [5] & \I_cache|Decoder0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\I_cache|addr_reg [5]),
	.datad(\I_cache|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~17 .lut_mask = 16'hF000;
defparam \I_cache|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N24
cycloneive_lcell_comb \I_cache|Decoder0~1 (
// Equation(s):
// \I_cache|Decoder0~1_combout  = (\I_cache|addr_reg [4] & \I_cache|ready_o~2_combout )

	.dataa(gnd),
	.datab(\I_cache|addr_reg [4]),
	.datac(\I_cache|ready_o~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~1 .lut_mask = 16'hC0C0;
defparam \I_cache|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N6
cycloneive_lcell_comb \I_cache|Decoder0~19 (
// Equation(s):
// \I_cache|Decoder0~19_combout  = (\I_cache|Decoder0~17_combout ) # ((\address~3_combout  & ((\I_cache|Decoder0~18_combout ) # (\I_cache|Decoder0~1_combout ))))

	.dataa(\I_cache|Decoder0~18_combout ),
	.datab(\address~3_combout ),
	.datac(\I_cache|Decoder0~17_combout ),
	.datad(\I_cache|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~19 .lut_mask = 16'hFCF8;
defparam \I_cache|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N12
cycloneive_lcell_comb \I_cache|VALID_B~8 (
// Equation(s):
// \I_cache|VALID_B~8_combout  = (\I_cache|VALID_B [8]) # ((\I_cache|Decoder0~19_combout  & \I_cache|WE_B~1_combout ))

	.dataa(\I_cache|Decoder0~19_combout ),
	.datab(gnd),
	.datac(\I_cache|VALID_B [8]),
	.datad(\I_cache|WE_B~1_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_B~8_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~8 .lut_mask = 16'hFAF0;
defparam \I_cache|VALID_B~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N13
dffeas \I_cache|VALID_B[8] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_B~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [8]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[8] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N22
cycloneive_lcell_comb \I_cache|Decoder0~21 (
// Equation(s):
// \I_cache|Decoder0~21_combout  = (!\I_cache|ready_o~2_combout  & (\I_cache|addr_reg [4] & (!\I_cache|RAM_B.raddr_a[1]~6_combout  & !\I_cache|RAM_B.raddr_a[0]~4_combout )))

	.dataa(\I_cache|ready_o~2_combout ),
	.datab(\I_cache|addr_reg [4]),
	.datac(\I_cache|RAM_B.raddr_a[1]~6_combout ),
	.datad(\I_cache|RAM_B.raddr_a[0]~4_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~21 .lut_mask = 16'h0004;
defparam \I_cache|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N18
cycloneive_lcell_comb \I_cache|VALID_B~11 (
// Equation(s):
// \I_cache|VALID_B~11_combout  = (\I_cache|VALID_B [12]) # ((\I_cache|Decoder0~21_combout  & (\I_cache|addr_reg [5] & \I_cache|WE_B~1_combout )))

	.dataa(\I_cache|Decoder0~21_combout ),
	.datab(\I_cache|addr_reg [5]),
	.datac(\I_cache|VALID_B [12]),
	.datad(\I_cache|WE_B~1_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_B~11_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~11 .lut_mask = 16'hF8F0;
defparam \I_cache|VALID_B~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N19
dffeas \I_cache|VALID_B[12] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_B~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [12]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[12] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N28
cycloneive_lcell_comb \I_cache|Decoder0~20 (
// Equation(s):
// \I_cache|Decoder0~20_combout  = (\I_cache|Decoder0~18_combout ) # ((!\I_cache|RAM_B.raddr_a[0]~4_combout  & (!\I_cache|RAM_B.raddr_a[1]~6_combout  & \I_cache|Decoder0~1_combout )))

	.dataa(\I_cache|RAM_B.raddr_a[0]~4_combout ),
	.datab(\I_cache|RAM_B.raddr_a[1]~6_combout ),
	.datac(\I_cache|Decoder0~18_combout ),
	.datad(\I_cache|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~20 .lut_mask = 16'hF1F0;
defparam \I_cache|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N0
cycloneive_lcell_comb \I_cache|Decoder0~22 (
// Equation(s):
// \I_cache|Decoder0~22_combout  = (\address~0_combout  & ((\I_cache|Decoder0~20_combout ) # ((!\I_cache|addr_reg [5] & \I_cache|Decoder0~21_combout )))) # (!\address~0_combout  & (!\I_cache|addr_reg [5] & (\I_cache|Decoder0~21_combout )))

	.dataa(\address~0_combout ),
	.datab(\I_cache|addr_reg [5]),
	.datac(\I_cache|Decoder0~21_combout ),
	.datad(\I_cache|Decoder0~20_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~22 .lut_mask = 16'hBA30;
defparam \I_cache|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N26
cycloneive_lcell_comb \I_cache|VALID_B~9 (
// Equation(s):
// \I_cache|VALID_B~9_combout  = (\I_cache|VALID_B [4]) # ((\I_cache|Decoder0~22_combout  & \I_cache|WE_B~1_combout ))

	.dataa(gnd),
	.datab(\I_cache|Decoder0~22_combout ),
	.datac(\I_cache|VALID_B [4]),
	.datad(\I_cache|WE_B~1_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_B~9_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~9 .lut_mask = 16'hFCF0;
defparam \I_cache|VALID_B~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N27
dffeas \I_cache|VALID_B[4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_B~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[4] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N30
cycloneive_lcell_comb \I_cache|Decoder0~7 (
// Equation(s):
// \I_cache|Decoder0~7_combout  = (\address.raddr_a[1]~2_combout  & (!\address.raddr_a[0]~0_combout  & !\address.raddr_a[2]~4_combout )) # (!\address.raddr_a[1]~2_combout  & ((!\address.raddr_a[2]~4_combout ) # (!\address.raddr_a[0]~0_combout )))

	.dataa(\address.raddr_a[1]~2_combout ),
	.datab(\address.raddr_a[0]~0_combout ),
	.datac(\address.raddr_a[2]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~7 .lut_mask = 16'h1717;
defparam \I_cache|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N22
cycloneive_lcell_comb \I_cache|Decoder0~23 (
// Equation(s):
// \I_cache|Decoder0~23_combout  = (\I_cache|addr_reg [5] & (\I_cache|Decoder0~7_combout  & ((\I_cache|Decoder0~20_combout )))) # (!\I_cache|addr_reg [5] & ((\I_cache|Decoder0~16_combout ) # ((\I_cache|Decoder0~7_combout  & \I_cache|Decoder0~20_combout ))))

	.dataa(\I_cache|addr_reg [5]),
	.datab(\I_cache|Decoder0~7_combout ),
	.datac(\I_cache|Decoder0~16_combout ),
	.datad(\I_cache|Decoder0~20_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~23 .lut_mask = 16'hDC50;
defparam \I_cache|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N24
cycloneive_lcell_comb \I_cache|VALID_B~10 (
// Equation(s):
// \I_cache|VALID_B~10_combout  = (\I_cache|VALID_B [0]) # ((\I_cache|Decoder0~23_combout  & \I_cache|WE_B~1_combout ))

	.dataa(\I_cache|Decoder0~23_combout ),
	.datab(gnd),
	.datac(\I_cache|VALID_B [0]),
	.datad(\I_cache|WE_B~1_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_B~10_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~10 .lut_mask = 16'hFAF0;
defparam \I_cache|VALID_B~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N25
dffeas \I_cache|VALID_B[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_B~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[0] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N2
cycloneive_lcell_comb \I_cache|Mux1~4 (
// Equation(s):
// \I_cache|Mux1~4_combout  = (\I_cache|RAM_B.raddr_a[2]~0_combout  & ((\I_cache|VALID_B [4]) # ((\I_cache|RAM_B.raddr_a[3]~2_combout )))) # (!\I_cache|RAM_B.raddr_a[2]~0_combout  & (((\I_cache|VALID_B [0] & !\I_cache|RAM_B.raddr_a[3]~2_combout ))))

	.dataa(\I_cache|VALID_B [4]),
	.datab(\I_cache|VALID_B [0]),
	.datac(\I_cache|RAM_B.raddr_a[2]~0_combout ),
	.datad(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux1~4 .lut_mask = 16'hF0AC;
defparam \I_cache|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N16
cycloneive_lcell_comb \I_cache|Mux1~5 (
// Equation(s):
// \I_cache|Mux1~5_combout  = (\I_cache|RAM_B.raddr_a[3]~2_combout  & ((\I_cache|Mux1~4_combout  & ((\I_cache|VALID_B [12]))) # (!\I_cache|Mux1~4_combout  & (\I_cache|VALID_B [8])))) # (!\I_cache|RAM_B.raddr_a[3]~2_combout  & (((\I_cache|Mux1~4_combout ))))

	.dataa(\I_cache|VALID_B [8]),
	.datab(\I_cache|VALID_B [12]),
	.datac(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datad(\I_cache|Mux1~4_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux1~5 .lut_mask = 16'hCFA0;
defparam \I_cache|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N26
cycloneive_lcell_comb \I_cache|Decoder0~13 (
// Equation(s):
// \I_cache|Decoder0~13_combout  = (!\I_cache|ready_o~2_combout  & (\I_cache|addr_reg [4] & (!\I_cache|RAM_B.raddr_a[0]~4_combout  & \I_cache|RAM_B.raddr_a[1]~6_combout )))

	.dataa(\I_cache|ready_o~2_combout ),
	.datab(\I_cache|addr_reg [4]),
	.datac(\I_cache|RAM_B.raddr_a[0]~4_combout ),
	.datad(\I_cache|RAM_B.raddr_a[1]~6_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~13 .lut_mask = 16'h0400;
defparam \I_cache|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N30
cycloneive_lcell_comb \I_cache|VALID_B~7 (
// Equation(s):
// \I_cache|VALID_B~7_combout  = (\I_cache|VALID_B [14]) # ((\I_cache|addr_reg [5] & (\I_cache|Decoder0~13_combout  & \I_cache|WE_B~1_combout )))

	.dataa(\I_cache|addr_reg [5]),
	.datab(\I_cache|Decoder0~13_combout ),
	.datac(\I_cache|VALID_B [14]),
	.datad(\I_cache|WE_B~1_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_B~7_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~7 .lut_mask = 16'hF8F0;
defparam \I_cache|VALID_B~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N31
dffeas \I_cache|VALID_B[14] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_B~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [14]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[14] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N30
cycloneive_lcell_comb \I_cache|Decoder0~9 (
// Equation(s):
// \I_cache|Decoder0~9_combout  = (!\I_cache|ready_o~2_combout  & (!\I_cache|addr_reg [4] & (!\I_cache|RAM_B.raddr_a[0]~4_combout  & \I_cache|RAM_B.raddr_a[1]~6_combout )))

	.dataa(\I_cache|ready_o~2_combout ),
	.datab(\I_cache|addr_reg [4]),
	.datac(\I_cache|RAM_B.raddr_a[0]~4_combout ),
	.datad(\I_cache|RAM_B.raddr_a[1]~6_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~9 .lut_mask = 16'h0100;
defparam \I_cache|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N4
cycloneive_lcell_comb \I_cache|Decoder0~10 (
// Equation(s):
// \I_cache|Decoder0~10_combout  = (!\I_cache|RAM_B.raddr_a[0]~4_combout  & (!\I_cache|addr_reg [4] & (\I_cache|ready_o~2_combout  & \I_cache|RAM_B.raddr_a[1]~6_combout )))

	.dataa(\I_cache|RAM_B.raddr_a[0]~4_combout ),
	.datab(\I_cache|addr_reg [4]),
	.datac(\I_cache|ready_o~2_combout ),
	.datad(\I_cache|RAM_B.raddr_a[1]~6_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~10 .lut_mask = 16'h1000;
defparam \I_cache|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N10
cycloneive_lcell_comb \I_cache|Decoder0~11 (
// Equation(s):
// \I_cache|Decoder0~11_combout  = (\I_cache|Decoder0~9_combout  & ((\I_cache|addr_reg [5]) # ((\I_cache|Decoder0~10_combout  & \address~3_combout )))) # (!\I_cache|Decoder0~9_combout  & (((\I_cache|Decoder0~10_combout  & \address~3_combout ))))

	.dataa(\I_cache|Decoder0~9_combout ),
	.datab(\I_cache|addr_reg [5]),
	.datac(\I_cache|Decoder0~10_combout ),
	.datad(\address~3_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~11 .lut_mask = 16'hF888;
defparam \I_cache|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N28
cycloneive_lcell_comb \I_cache|VALID_B~4 (
// Equation(s):
// \I_cache|VALID_B~4_combout  = (\I_cache|VALID_B [10]) # ((\I_cache|Decoder0~11_combout  & \I_cache|WE_B~1_combout ))

	.dataa(\I_cache|Decoder0~11_combout ),
	.datab(gnd),
	.datac(\I_cache|VALID_B [10]),
	.datad(\I_cache|WE_B~1_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_B~4_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~4 .lut_mask = 16'hFAF0;
defparam \I_cache|VALID_B~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N29
dffeas \I_cache|VALID_B[10] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_B~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [10]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[10] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N12
cycloneive_lcell_comb \I_cache|Decoder0~12 (
// Equation(s):
// \I_cache|Decoder0~12_combout  = (\I_cache|Decoder0~10_combout ) # ((!\I_cache|RAM_B.raddr_a[0]~4_combout  & (\I_cache|Decoder0~1_combout  & \I_cache|RAM_B.raddr_a[1]~6_combout )))

	.dataa(\I_cache|RAM_B.raddr_a[0]~4_combout ),
	.datab(\I_cache|Decoder0~10_combout ),
	.datac(\I_cache|Decoder0~1_combout ),
	.datad(\I_cache|RAM_B.raddr_a[1]~6_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~12 .lut_mask = 16'hDCCC;
defparam \I_cache|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N14
cycloneive_lcell_comb \I_cache|Decoder0~15 (
// Equation(s):
// \I_cache|Decoder0~15_combout  = (\I_cache|Decoder0~7_combout  & ((\I_cache|Decoder0~12_combout ) # ((!\I_cache|addr_reg [5] & \I_cache|Decoder0~9_combout )))) # (!\I_cache|Decoder0~7_combout  & (!\I_cache|addr_reg [5] & (\I_cache|Decoder0~9_combout )))

	.dataa(\I_cache|Decoder0~7_combout ),
	.datab(\I_cache|addr_reg [5]),
	.datac(\I_cache|Decoder0~9_combout ),
	.datad(\I_cache|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~15 .lut_mask = 16'hBA30;
defparam \I_cache|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N20
cycloneive_lcell_comb \I_cache|VALID_B~6 (
// Equation(s):
// \I_cache|VALID_B~6_combout  = (\I_cache|VALID_B [2]) # ((\I_cache|Decoder0~15_combout  & \I_cache|WE_B~1_combout ))

	.dataa(\I_cache|Decoder0~15_combout ),
	.datab(gnd),
	.datac(\I_cache|VALID_B [2]),
	.datad(\I_cache|WE_B~1_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_B~6_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~6 .lut_mask = 16'hFAF0;
defparam \I_cache|VALID_B~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N21
dffeas \I_cache|VALID_B[2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_B~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[2] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N24
cycloneive_lcell_comb \I_cache|Decoder0~14 (
// Equation(s):
// \I_cache|Decoder0~14_combout  = (\address~0_combout  & ((\I_cache|Decoder0~12_combout ) # ((!\I_cache|addr_reg [5] & \I_cache|Decoder0~13_combout )))) # (!\address~0_combout  & (!\I_cache|addr_reg [5] & (\I_cache|Decoder0~13_combout )))

	.dataa(\address~0_combout ),
	.datab(\I_cache|addr_reg [5]),
	.datac(\I_cache|Decoder0~13_combout ),
	.datad(\I_cache|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~14 .lut_mask = 16'hBA30;
defparam \I_cache|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N14
cycloneive_lcell_comb \I_cache|VALID_B~5 (
// Equation(s):
// \I_cache|VALID_B~5_combout  = (\I_cache|VALID_B [6]) # ((\I_cache|Decoder0~14_combout  & \I_cache|WE_B~1_combout ))

	.dataa(gnd),
	.datab(\I_cache|Decoder0~14_combout ),
	.datac(\I_cache|VALID_B [6]),
	.datad(\I_cache|WE_B~1_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_B~5_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~5 .lut_mask = 16'hFCF0;
defparam \I_cache|VALID_B~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N15
dffeas \I_cache|VALID_B[6] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_B~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[6] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N28
cycloneive_lcell_comb \I_cache|Mux1~2 (
// Equation(s):
// \I_cache|Mux1~2_combout  = (\I_cache|RAM_B.raddr_a[2]~0_combout  & (((\I_cache|VALID_B [6]) # (\I_cache|RAM_B.raddr_a[3]~2_combout )))) # (!\I_cache|RAM_B.raddr_a[2]~0_combout  & (\I_cache|VALID_B [2] & ((!\I_cache|RAM_B.raddr_a[3]~2_combout ))))

	.dataa(\I_cache|VALID_B [2]),
	.datab(\I_cache|VALID_B [6]),
	.datac(\I_cache|RAM_B.raddr_a[2]~0_combout ),
	.datad(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux1~2 .lut_mask = 16'hF0CA;
defparam \I_cache|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N18
cycloneive_lcell_comb \I_cache|Mux1~3 (
// Equation(s):
// \I_cache|Mux1~3_combout  = (\I_cache|RAM_B.raddr_a[3]~2_combout  & ((\I_cache|Mux1~2_combout  & (\I_cache|VALID_B [14])) # (!\I_cache|Mux1~2_combout  & ((\I_cache|VALID_B [10]))))) # (!\I_cache|RAM_B.raddr_a[3]~2_combout  & (((\I_cache|Mux1~2_combout ))))

	.dataa(\I_cache|VALID_B [14]),
	.datab(\I_cache|VALID_B [10]),
	.datac(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datad(\I_cache|Mux1~2_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux1~3 .lut_mask = 16'hAFC0;
defparam \I_cache|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N8
cycloneive_lcell_comb \I_cache|Mux1~6 (
// Equation(s):
// \I_cache|Mux1~6_combout  = (\I_cache|RAM_B.raddr_a[0]~4_combout  & (\I_cache|RAM_B.raddr_a[1]~6_combout )) # (!\I_cache|RAM_B.raddr_a[0]~4_combout  & ((\I_cache|RAM_B.raddr_a[1]~6_combout  & ((\I_cache|Mux1~3_combout ))) # 
// (!\I_cache|RAM_B.raddr_a[1]~6_combout  & (\I_cache|Mux1~5_combout ))))

	.dataa(\I_cache|RAM_B.raddr_a[0]~4_combout ),
	.datab(\I_cache|RAM_B.raddr_a[1]~6_combout ),
	.datac(\I_cache|Mux1~5_combout ),
	.datad(\I_cache|Mux1~3_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux1~6 .lut_mask = 16'hDC98;
defparam \I_cache|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N16
cycloneive_lcell_comb \I_cache|Decoder0~3 (
// Equation(s):
// \I_cache|Decoder0~3_combout  = (\I_cache|addr_reg [4] & (\I_cache|RAM_B.raddr_a[0]~4_combout  & (!\I_cache|ready_o~2_combout  & !\I_cache|RAM_B.raddr_a[1]~6_combout )))

	.dataa(\I_cache|addr_reg [4]),
	.datab(\I_cache|RAM_B.raddr_a[0]~4_combout ),
	.datac(\I_cache|ready_o~2_combout ),
	.datad(\I_cache|RAM_B.raddr_a[1]~6_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~3 .lut_mask = 16'h0008;
defparam \I_cache|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N22
cycloneive_lcell_comb \I_cache|VALID_B~3 (
// Equation(s):
// \I_cache|VALID_B~3_combout  = (\I_cache|VALID_B [13]) # ((\I_cache|addr_reg [5] & (\I_cache|Decoder0~3_combout  & \I_cache|WE_B~1_combout )))

	.dataa(\I_cache|addr_reg [5]),
	.datab(\I_cache|Decoder0~3_combout ),
	.datac(\I_cache|VALID_B [13]),
	.datad(\I_cache|WE_B~1_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_B~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~3 .lut_mask = 16'hF8F0;
defparam \I_cache|VALID_B~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N23
dffeas \I_cache|VALID_B[13] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_B~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [13]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[13] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N6
cycloneive_lcell_comb \I_cache|Decoder0~0 (
// Equation(s):
// \I_cache|Decoder0~0_combout  = (\I_cache|RAM_B.raddr_a[0]~4_combout  & (!\I_cache|addr_reg [4] & (\I_cache|ready_o~2_combout  & !\I_cache|RAM_B.raddr_a[1]~6_combout )))

	.dataa(\I_cache|RAM_B.raddr_a[0]~4_combout ),
	.datab(\I_cache|addr_reg [4]),
	.datac(\I_cache|ready_o~2_combout ),
	.datad(\I_cache|RAM_B.raddr_a[1]~6_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~0 .lut_mask = 16'h0020;
defparam \I_cache|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N20
cycloneive_lcell_comb \I_cache|Decoder0~2 (
// Equation(s):
// \I_cache|Decoder0~2_combout  = (\I_cache|Decoder0~0_combout ) # ((\I_cache|RAM_B.raddr_a[0]~4_combout  & (!\I_cache|RAM_B.raddr_a[1]~6_combout  & \I_cache|Decoder0~1_combout )))

	.dataa(\I_cache|RAM_B.raddr_a[0]~4_combout ),
	.datab(\I_cache|RAM_B.raddr_a[1]~6_combout ),
	.datac(\I_cache|Decoder0~1_combout ),
	.datad(\I_cache|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~2 .lut_mask = 16'hFF20;
defparam \I_cache|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N28
cycloneive_lcell_comb \I_cache|Decoder0~4 (
// Equation(s):
// \I_cache|Decoder0~4_combout  = (\I_cache|addr_reg [5] & (\address~0_combout  & (\I_cache|Decoder0~2_combout ))) # (!\I_cache|addr_reg [5] & ((\I_cache|Decoder0~3_combout ) # ((\address~0_combout  & \I_cache|Decoder0~2_combout ))))

	.dataa(\I_cache|addr_reg [5]),
	.datab(\address~0_combout ),
	.datac(\I_cache|Decoder0~2_combout ),
	.datad(\I_cache|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~4 .lut_mask = 16'hD5C0;
defparam \I_cache|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N24
cycloneive_lcell_comb \I_cache|VALID_B~0 (
// Equation(s):
// \I_cache|VALID_B~0_combout  = (\I_cache|VALID_B [5]) # ((\I_cache|WE_B~1_combout  & \I_cache|Decoder0~4_combout ))

	.dataa(gnd),
	.datab(\I_cache|WE_B~1_combout ),
	.datac(\I_cache|VALID_B [5]),
	.datad(\I_cache|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~0 .lut_mask = 16'hFCF0;
defparam \I_cache|VALID_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N25
dffeas \I_cache|VALID_B[5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_B~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[5] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N2
cycloneive_lcell_comb \I_cache|Decoder0~5 (
// Equation(s):
// \I_cache|Decoder0~5_combout  = (!\I_cache|ready_o~2_combout  & (!\I_cache|addr_reg [4] & (\I_cache|RAM_B.raddr_a[0]~4_combout  & !\I_cache|RAM_B.raddr_a[1]~6_combout )))

	.dataa(\I_cache|ready_o~2_combout ),
	.datab(\I_cache|addr_reg [4]),
	.datac(\I_cache|RAM_B.raddr_a[0]~4_combout ),
	.datad(\I_cache|RAM_B.raddr_a[1]~6_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~5 .lut_mask = 16'h0010;
defparam \I_cache|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y4_N16
cycloneive_lcell_comb \I_cache|Decoder0~6 (
// Equation(s):
// \I_cache|Decoder0~6_combout  = (\address~3_combout  & ((\I_cache|Decoder0~0_combout ) # ((\I_cache|addr_reg [5] & \I_cache|Decoder0~5_combout )))) # (!\address~3_combout  & (\I_cache|addr_reg [5] & (\I_cache|Decoder0~5_combout )))

	.dataa(\address~3_combout ),
	.datab(\I_cache|addr_reg [5]),
	.datac(\I_cache|Decoder0~5_combout ),
	.datad(\I_cache|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~6 .lut_mask = 16'hEAC0;
defparam \I_cache|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N6
cycloneive_lcell_comb \I_cache|VALID_B~1 (
// Equation(s):
// \I_cache|VALID_B~1_combout  = (\I_cache|VALID_B [9]) # ((\I_cache|Decoder0~6_combout  & \I_cache|WE_B~1_combout ))

	.dataa(\I_cache|Decoder0~6_combout ),
	.datab(gnd),
	.datac(\I_cache|VALID_B [9]),
	.datad(\I_cache|WE_B~1_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~1 .lut_mask = 16'hFAF0;
defparam \I_cache|VALID_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N7
dffeas \I_cache|VALID_B[9] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_B~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [9]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[9] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N10
cycloneive_lcell_comb \I_cache|Decoder0~8 (
// Equation(s):
// \I_cache|Decoder0~8_combout  = (\I_cache|addr_reg [5] & (\I_cache|Decoder0~7_combout  & (\I_cache|Decoder0~2_combout ))) # (!\I_cache|addr_reg [5] & ((\I_cache|Decoder0~5_combout ) # ((\I_cache|Decoder0~7_combout  & \I_cache|Decoder0~2_combout ))))

	.dataa(\I_cache|addr_reg [5]),
	.datab(\I_cache|Decoder0~7_combout ),
	.datac(\I_cache|Decoder0~2_combout ),
	.datad(\I_cache|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~8 .lut_mask = 16'hD5C0;
defparam \I_cache|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N20
cycloneive_lcell_comb \I_cache|VALID_B~2 (
// Equation(s):
// \I_cache|VALID_B~2_combout  = (\I_cache|VALID_B [1]) # ((\I_cache|WE_B~1_combout  & \I_cache|Decoder0~8_combout ))

	.dataa(gnd),
	.datab(\I_cache|WE_B~1_combout ),
	.datac(\I_cache|VALID_B [1]),
	.datad(\I_cache|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_B~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~2 .lut_mask = 16'hFCF0;
defparam \I_cache|VALID_B~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N21
dffeas \I_cache|VALID_B[1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_B~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[1] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N4
cycloneive_lcell_comb \I_cache|Mux1~0 (
// Equation(s):
// \I_cache|Mux1~0_combout  = (\I_cache|RAM_B.raddr_a[3]~2_combout  & ((\I_cache|VALID_B [9]) # ((\I_cache|RAM_B.raddr_a[2]~0_combout )))) # (!\I_cache|RAM_B.raddr_a[3]~2_combout  & (((\I_cache|VALID_B [1] & !\I_cache|RAM_B.raddr_a[2]~0_combout ))))

	.dataa(\I_cache|VALID_B [9]),
	.datab(\I_cache|VALID_B [1]),
	.datac(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datad(\I_cache|RAM_B.raddr_a[2]~0_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux1~0 .lut_mask = 16'hF0AC;
defparam \I_cache|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N30
cycloneive_lcell_comb \I_cache|Mux1~1 (
// Equation(s):
// \I_cache|Mux1~1_combout  = (\I_cache|Mux1~0_combout  & ((\I_cache|VALID_B [13]) # ((!\I_cache|RAM_B.raddr_a[2]~0_combout )))) # (!\I_cache|Mux1~0_combout  & (((\I_cache|VALID_B [5] & \I_cache|RAM_B.raddr_a[2]~0_combout ))))

	.dataa(\I_cache|VALID_B [13]),
	.datab(\I_cache|VALID_B [5]),
	.datac(\I_cache|Mux1~0_combout ),
	.datad(\I_cache|RAM_B.raddr_a[2]~0_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux1~1 .lut_mask = 16'hACF0;
defparam \I_cache|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N10
cycloneive_lcell_comb \I_cache|VALID_B~15 (
// Equation(s):
// \I_cache|VALID_B~15_combout  = (\I_cache|VALID_B [15]) # ((\I_cache|addr_reg [5] & (\I_cache|Decoder0~26_combout  & \I_cache|WE_B~1_combout )))

	.dataa(\I_cache|addr_reg [5]),
	.datab(\I_cache|Decoder0~26_combout ),
	.datac(\I_cache|VALID_B [15]),
	.datad(\I_cache|WE_B~1_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_B~15_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~15 .lut_mask = 16'hF8F0;
defparam \I_cache|VALID_B~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N11
dffeas \I_cache|VALID_B[15] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_B~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [15]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[15] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N8
cycloneive_lcell_comb \I_cache|Decoder0~24 (
// Equation(s):
// \I_cache|Decoder0~24_combout  = (\I_cache|ready_o~2_combout  & (!\I_cache|addr_reg [4] & (\I_cache|RAM_B.raddr_a[1]~6_combout  & \I_cache|RAM_B.raddr_a[0]~4_combout )))

	.dataa(\I_cache|ready_o~2_combout ),
	.datab(\I_cache|addr_reg [4]),
	.datac(\I_cache|RAM_B.raddr_a[1]~6_combout ),
	.datad(\I_cache|RAM_B.raddr_a[0]~4_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~24 .lut_mask = 16'h2000;
defparam \I_cache|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N2
cycloneive_lcell_comb \I_cache|Decoder0~25 (
// Equation(s):
// \I_cache|Decoder0~25_combout  = (\I_cache|Decoder0~24_combout ) # ((\I_cache|RAM_B.raddr_a[0]~4_combout  & (\I_cache|RAM_B.raddr_a[1]~6_combout  & \I_cache|Decoder0~1_combout )))

	.dataa(\I_cache|RAM_B.raddr_a[0]~4_combout ),
	.datab(\I_cache|RAM_B.raddr_a[1]~6_combout ),
	.datac(\I_cache|Decoder0~24_combout ),
	.datad(\I_cache|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~25 .lut_mask = 16'hF8F0;
defparam \I_cache|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N22
cycloneive_lcell_comb \I_cache|Decoder0~27 (
// Equation(s):
// \I_cache|Decoder0~27_combout  = (\I_cache|addr_reg [5] & (\address~0_combout  & (\I_cache|Decoder0~25_combout ))) # (!\I_cache|addr_reg [5] & ((\I_cache|Decoder0~26_combout ) # ((\address~0_combout  & \I_cache|Decoder0~25_combout ))))

	.dataa(\I_cache|addr_reg [5]),
	.datab(\address~0_combout ),
	.datac(\I_cache|Decoder0~25_combout ),
	.datad(\I_cache|Decoder0~26_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~27_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~27 .lut_mask = 16'hD5C0;
defparam \I_cache|Decoder0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N8
cycloneive_lcell_comb \I_cache|VALID_B~12 (
// Equation(s):
// \I_cache|VALID_B~12_combout  = (\I_cache|VALID_B [7]) # ((\I_cache|Decoder0~27_combout  & \I_cache|WE_B~1_combout ))

	.dataa(\I_cache|Decoder0~27_combout ),
	.datab(gnd),
	.datac(\I_cache|VALID_B [7]),
	.datad(\I_cache|WE_B~1_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_B~12_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~12 .lut_mask = 16'hFAF0;
defparam \I_cache|VALID_B~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N9
dffeas \I_cache|VALID_B[7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_B~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[7] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N26
cycloneive_lcell_comb \I_cache|Decoder0~28 (
// Equation(s):
// \I_cache|Decoder0~28_combout  = (!\I_cache|ready_o~2_combout  & (!\I_cache|addr_reg [4] & (\I_cache|RAM_B.raddr_a[1]~6_combout  & \I_cache|RAM_B.raddr_a[0]~4_combout )))

	.dataa(\I_cache|ready_o~2_combout ),
	.datab(\I_cache|addr_reg [4]),
	.datac(\I_cache|RAM_B.raddr_a[1]~6_combout ),
	.datad(\I_cache|RAM_B.raddr_a[0]~4_combout ),
	.cin(gnd),
	.combout(\I_cache|Decoder0~28_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~28 .lut_mask = 16'h1000;
defparam \I_cache|Decoder0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N24
cycloneive_lcell_comb \I_cache|Decoder0~29 (
// Equation(s):
// \I_cache|Decoder0~29_combout  = (\address~3_combout  & ((\I_cache|Decoder0~24_combout ) # ((\I_cache|Decoder0~28_combout  & \I_cache|addr_reg [5])))) # (!\address~3_combout  & (\I_cache|Decoder0~28_combout  & ((\I_cache|addr_reg [5]))))

	.dataa(\address~3_combout ),
	.datab(\I_cache|Decoder0~28_combout ),
	.datac(\I_cache|Decoder0~24_combout ),
	.datad(\I_cache|addr_reg [5]),
	.cin(gnd),
	.combout(\I_cache|Decoder0~29_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~29 .lut_mask = 16'hECA0;
defparam \I_cache|Decoder0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N30
cycloneive_lcell_comb \I_cache|VALID_B~13 (
// Equation(s):
// \I_cache|VALID_B~13_combout  = (\I_cache|VALID_B [11]) # ((\I_cache|Decoder0~29_combout  & \I_cache|WE_B~1_combout ))

	.dataa(gnd),
	.datab(\I_cache|Decoder0~29_combout ),
	.datac(\I_cache|VALID_B [11]),
	.datad(\I_cache|WE_B~1_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_B~13_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~13 .lut_mask = 16'hFCF0;
defparam \I_cache|VALID_B~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N31
dffeas \I_cache|VALID_B[11] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_B~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [11]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[11] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N2
cycloneive_lcell_comb \I_cache|Decoder0~30 (
// Equation(s):
// \I_cache|Decoder0~30_combout  = (\I_cache|Decoder0~7_combout  & ((\I_cache|Decoder0~25_combout ) # ((\I_cache|Decoder0~28_combout  & !\I_cache|addr_reg [5])))) # (!\I_cache|Decoder0~7_combout  & (\I_cache|Decoder0~28_combout  & ((!\I_cache|addr_reg 
// [5]))))

	.dataa(\I_cache|Decoder0~7_combout ),
	.datab(\I_cache|Decoder0~28_combout ),
	.datac(\I_cache|Decoder0~25_combout ),
	.datad(\I_cache|addr_reg [5]),
	.cin(gnd),
	.combout(\I_cache|Decoder0~30_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Decoder0~30 .lut_mask = 16'hA0EC;
defparam \I_cache|Decoder0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N16
cycloneive_lcell_comb \I_cache|VALID_B~14 (
// Equation(s):
// \I_cache|VALID_B~14_combout  = (\I_cache|VALID_B [3]) # ((\I_cache|Decoder0~30_combout  & \I_cache|WE_B~1_combout ))

	.dataa(gnd),
	.datab(\I_cache|Decoder0~30_combout ),
	.datac(\I_cache|VALID_B [3]),
	.datad(\I_cache|WE_B~1_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_B~14_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_B~14 .lut_mask = 16'hFCF0;
defparam \I_cache|VALID_B~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N17
dffeas \I_cache|VALID_B[3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_B~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_B[3] .is_wysiwyg = "true";
defparam \I_cache|VALID_B[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N26
cycloneive_lcell_comb \I_cache|Mux1~7 (
// Equation(s):
// \I_cache|Mux1~7_combout  = (\I_cache|RAM_B.raddr_a[2]~0_combout  & (((\I_cache|RAM_B.raddr_a[3]~2_combout )))) # (!\I_cache|RAM_B.raddr_a[2]~0_combout  & ((\I_cache|RAM_B.raddr_a[3]~2_combout  & (\I_cache|VALID_B [11])) # 
// (!\I_cache|RAM_B.raddr_a[3]~2_combout  & ((\I_cache|VALID_B [3])))))

	.dataa(\I_cache|VALID_B [11]),
	.datab(\I_cache|RAM_B.raddr_a[2]~0_combout ),
	.datac(\I_cache|VALID_B [3]),
	.datad(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux1~7 .lut_mask = 16'hEE30;
defparam \I_cache|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N28
cycloneive_lcell_comb \I_cache|Mux1~8 (
// Equation(s):
// \I_cache|Mux1~8_combout  = (\I_cache|Mux1~7_combout  & ((\I_cache|VALID_B [15]) # ((!\I_cache|RAM_B.raddr_a[2]~0_combout )))) # (!\I_cache|Mux1~7_combout  & (((\I_cache|VALID_B [7] & \I_cache|RAM_B.raddr_a[2]~0_combout ))))

	.dataa(\I_cache|VALID_B [15]),
	.datab(\I_cache|VALID_B [7]),
	.datac(\I_cache|Mux1~7_combout ),
	.datad(\I_cache|RAM_B.raddr_a[2]~0_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux1~8 .lut_mask = 16'hACF0;
defparam \I_cache|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N26
cycloneive_lcell_comb \I_cache|Mux1~9 (
// Equation(s):
// \I_cache|Mux1~9_combout  = (\I_cache|RAM_B.raddr_a[0]~4_combout  & ((\I_cache|Mux1~6_combout  & ((\I_cache|Mux1~8_combout ))) # (!\I_cache|Mux1~6_combout  & (\I_cache|Mux1~1_combout )))) # (!\I_cache|RAM_B.raddr_a[0]~4_combout  & (\I_cache|Mux1~6_combout 
// ))

	.dataa(\I_cache|RAM_B.raddr_a[0]~4_combout ),
	.datab(\I_cache|Mux1~6_combout ),
	.datac(\I_cache|Mux1~1_combout ),
	.datad(\I_cache|Mux1~8_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux1~9 .lut_mask = 16'hEC64;
defparam \I_cache|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
cycloneive_lcell_comb \I_cache|WE_B~0 (
// Equation(s):
// \I_cache|WE_B~0_combout  = (\I_cache|random~q  & (!\I_cache|Mux1~9_combout  & \I_cache|Mux0~9_combout )) # (!\I_cache|random~q  & ((\I_cache|Mux0~9_combout ) # (!\I_cache|Mux1~9_combout )))

	.dataa(\I_cache|random~q ),
	.datab(\I_cache|Mux1~9_combout ),
	.datac(gnd),
	.datad(\I_cache|Mux0~9_combout ),
	.cin(gnd),
	.combout(\I_cache|WE_B~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|WE_B~0 .lut_mask = 16'h7711;
defparam \I_cache|WE_B~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
cycloneive_lcell_comb \I_cache|WE_A~0 (
// Equation(s):
// \I_cache|WE_A~0_combout  = (\I_cache|ready_o~1_combout  & (\bus_control_0|grant[0]~1_combout  & ((\memory|ready~q ) # (!\memory|ready_out~1_combout ))))

	.dataa(\I_cache|ready_o~1_combout ),
	.datab(\memory|ready~q ),
	.datac(\bus_control_0|grant[0]~1_combout ),
	.datad(\memory|ready_out~1_combout ),
	.cin(gnd),
	.combout(\I_cache|WE_A~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|WE_A~0 .lut_mask = 16'h80A0;
defparam \I_cache|WE_A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
cycloneive_lcell_comb \I_cache|WE_B~1 (
// Equation(s):
// \I_cache|WE_B~1_combout  = (\I_cache|Equal0~7_combout  & (\I_cache|WE_A~0_combout  & ((\I_cache|WE_B~0_combout ) # (!\I_cache|Equal1~7_combout ))))

	.dataa(\I_cache|Equal1~7_combout ),
	.datab(\I_cache|Equal0~7_combout ),
	.datac(\I_cache|WE_B~0_combout ),
	.datad(\I_cache|WE_A~0_combout ),
	.cin(gnd),
	.combout(\I_cache|WE_B~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|WE_B~1 .lut_mask = 16'hC400;
defparam \I_cache|WE_B~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y13_N0
cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\I_cache|WE_B~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\I_cache|WE_B~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,
\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\memory|data[12]~45_combout ,\memory|data[11]~44_combout ,\memory|data[10]~43_combout ,\memory|data[9]~42_combout ,\memory|data[8]~41_combout ,\memory|data[7]~40_combout ,
\memory|data[6]~39_combout ,\memory|data[5]~38_combout ,\memory|data[4]~37_combout ,\memory|data[3]~36_combout ,\memory|data[2]~35_combout ,\memory|data[1]~34_combout ,\memory|data[0]~33_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~2_combout ,\I_cache|RAM_B.raddr_a[2]~0_combout ,\I_cache|RAM_B.raddr_a[1]~6_combout ,\I_cache|RAM_B.raddr_a[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~2_combout ,\I_cache|RAM_B.raddr_a[2]~0_combout ,\I_cache|RAM_B.raddr_a[1]~6_combout ,\I_cache|RAM_B.raddr_a[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \I_cache|Equal1~6 (
// Equation(s):
// \I_cache|Equal1~6_combout  = (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 ) # (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 ))

	.dataa(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a20 ),
	.datab(gnd),
	.datac(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\I_cache|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal1~6 .lut_mask = 16'hFFFA;
defparam \I_cache|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \I_cache|Equal1~5 (
// Equation(s):
// \I_cache|Equal1~5_combout  = (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 ) # (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 )))

	.dataa(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\I_cache|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal1~5 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N9
dffeas \I_cache|TAG_B_rtl_0_bypass[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\I_cache|WE_B~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|TAG_B_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|TAG_B_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \I_cache|TAG_B_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \I_cache|Equal1~3 (
// Equation(s):
// \I_cache|Equal1~3_combout  = (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 ) # (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 )))

	.dataa(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\I_cache|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal1~3 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \I_cache|Equal1~2 (
// Equation(s):
// \I_cache|Equal1~2_combout  = (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 ) # (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 )))

	.dataa(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a9 ),
	.datac(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\I_cache|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal1~2 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \I_cache|Equal1~1 (
// Equation(s):
// \I_cache|Equal1~1_combout  = (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 ) # (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\I_cache|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal1~1 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \I_cache|Equal1~0 (
// Equation(s):
// \I_cache|Equal1~0_combout  = (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 ) # ((\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 ) # (\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a0 ),
	.datab(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\I_cache|TAG_B_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\I_cache|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal1~0 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \I_cache|Equal1~4 (
// Equation(s):
// \I_cache|Equal1~4_combout  = (\I_cache|Equal1~3_combout ) # ((\I_cache|Equal1~2_combout ) # ((\I_cache|Equal1~1_combout ) # (\I_cache|Equal1~0_combout )))

	.dataa(\I_cache|Equal1~3_combout ),
	.datab(\I_cache|Equal1~2_combout ),
	.datac(\I_cache|Equal1~1_combout ),
	.datad(\I_cache|Equal1~0_combout ),
	.cin(gnd),
	.combout(\I_cache|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal1~4 .lut_mask = 16'hFFFE;
defparam \I_cache|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \I_cache|Equal1~7 (
// Equation(s):
// \I_cache|Equal1~7_combout  = (!\I_cache|TAG_B_rtl_0_bypass [0] & ((\I_cache|Equal1~6_combout ) # ((\I_cache|Equal1~5_combout ) # (\I_cache|Equal1~4_combout ))))

	.dataa(\I_cache|Equal1~6_combout ),
	.datab(\I_cache|Equal1~5_combout ),
	.datac(\I_cache|TAG_B_rtl_0_bypass [0]),
	.datad(\I_cache|Equal1~4_combout ),
	.cin(gnd),
	.combout(\I_cache|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Equal1~7 .lut_mask = 16'h0F0E;
defparam \I_cache|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
cycloneive_lcell_comb \I_cache|WE_A~1 (
// Equation(s):
// \I_cache|WE_A~1_combout  = (\I_cache|random~q  & ((\I_cache|Mux1~9_combout ) # (!\I_cache|Mux0~9_combout ))) # (!\I_cache|random~q  & (\I_cache|Mux1~9_combout  & !\I_cache|Mux0~9_combout ))

	.dataa(\I_cache|random~q ),
	.datab(\I_cache|Mux1~9_combout ),
	.datac(gnd),
	.datad(\I_cache|Mux0~9_combout ),
	.cin(gnd),
	.combout(\I_cache|WE_A~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|WE_A~1 .lut_mask = 16'h88EE;
defparam \I_cache|WE_A~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
cycloneive_lcell_comb \I_cache|WE_A~2 (
// Equation(s):
// \I_cache|WE_A~2_combout  = (\I_cache|WE_A~0_combout  & (((\I_cache|Equal1~7_combout  & \I_cache|WE_A~1_combout )) # (!\I_cache|Equal0~7_combout )))

	.dataa(\I_cache|Equal1~7_combout ),
	.datab(\I_cache|Equal0~7_combout ),
	.datac(\I_cache|WE_A~1_combout ),
	.datad(\I_cache|WE_A~0_combout ),
	.cin(gnd),
	.combout(\I_cache|WE_A~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|WE_A~2 .lut_mask = 16'hB300;
defparam \I_cache|WE_A~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N6
cycloneive_lcell_comb \I_cache|VALID_A~15 (
// Equation(s):
// \I_cache|VALID_A~15_combout  = (\I_cache|VALID_A [15]) # ((\I_cache|addr_reg [5] & (\I_cache|Decoder0~26_combout  & \I_cache|WE_A~2_combout )))

	.dataa(\I_cache|addr_reg [5]),
	.datab(\I_cache|Decoder0~26_combout ),
	.datac(\I_cache|VALID_A [15]),
	.datad(\I_cache|WE_A~2_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_A~15_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~15 .lut_mask = 16'hF8F0;
defparam \I_cache|VALID_A~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N7
dffeas \I_cache|VALID_A[15] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_A~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [15]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[15] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N4
cycloneive_lcell_comb \I_cache|VALID_A~12 (
// Equation(s):
// \I_cache|VALID_A~12_combout  = (\I_cache|VALID_A [7]) # ((\I_cache|Decoder0~27_combout  & \I_cache|WE_A~2_combout ))

	.dataa(\I_cache|Decoder0~27_combout ),
	.datab(gnd),
	.datac(\I_cache|VALID_A [7]),
	.datad(\I_cache|WE_A~2_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_A~12_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~12 .lut_mask = 16'hFAF0;
defparam \I_cache|VALID_A~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N5
dffeas \I_cache|VALID_A[7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_A~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[7] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N0
cycloneive_lcell_comb \I_cache|VALID_A~14 (
// Equation(s):
// \I_cache|VALID_A~14_combout  = (\I_cache|VALID_A [3]) # ((\I_cache|Decoder0~30_combout  & \I_cache|WE_A~2_combout ))

	.dataa(gnd),
	.datab(\I_cache|Decoder0~30_combout ),
	.datac(\I_cache|VALID_A [3]),
	.datad(\I_cache|WE_A~2_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_A~14_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~14 .lut_mask = 16'hFCF0;
defparam \I_cache|VALID_A~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N1
dffeas \I_cache|VALID_A[3] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_A~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[3] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N18
cycloneive_lcell_comb \I_cache|VALID_A~13 (
// Equation(s):
// \I_cache|VALID_A~13_combout  = (\I_cache|VALID_A [11]) # ((\I_cache|Decoder0~29_combout  & \I_cache|WE_A~2_combout ))

	.dataa(gnd),
	.datab(\I_cache|Decoder0~29_combout ),
	.datac(\I_cache|VALID_A [11]),
	.datad(\I_cache|WE_A~2_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_A~13_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~13 .lut_mask = 16'hFCF0;
defparam \I_cache|VALID_A~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y6_N19
dffeas \I_cache|VALID_A[11] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_A~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [11]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[11] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N14
cycloneive_lcell_comb \I_cache|Mux0~7 (
// Equation(s):
// \I_cache|Mux0~7_combout  = (\I_cache|RAM_B.raddr_a[3]~2_combout  & (((\I_cache|VALID_A [11]) # (\I_cache|RAM_B.raddr_a[2]~0_combout )))) # (!\I_cache|RAM_B.raddr_a[3]~2_combout  & (\I_cache|VALID_A [3] & ((!\I_cache|RAM_B.raddr_a[2]~0_combout ))))

	.dataa(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datab(\I_cache|VALID_A [3]),
	.datac(\I_cache|VALID_A [11]),
	.datad(\I_cache|RAM_B.raddr_a[2]~0_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux0~7 .lut_mask = 16'hAAE4;
defparam \I_cache|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y6_N12
cycloneive_lcell_comb \I_cache|Mux0~8 (
// Equation(s):
// \I_cache|Mux0~8_combout  = (\I_cache|Mux0~7_combout  & ((\I_cache|VALID_A [15]) # ((!\I_cache|RAM_B.raddr_a[2]~0_combout )))) # (!\I_cache|Mux0~7_combout  & (((\I_cache|VALID_A [7] & \I_cache|RAM_B.raddr_a[2]~0_combout ))))

	.dataa(\I_cache|VALID_A [15]),
	.datab(\I_cache|VALID_A [7]),
	.datac(\I_cache|Mux0~7_combout ),
	.datad(\I_cache|RAM_B.raddr_a[2]~0_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux0~8 .lut_mask = 16'hACF0;
defparam \I_cache|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N26
cycloneive_lcell_comb \I_cache|VALID_A~3 (
// Equation(s):
// \I_cache|VALID_A~3_combout  = (\I_cache|VALID_A [13]) # ((\I_cache|addr_reg [5] & (\I_cache|Decoder0~3_combout  & \I_cache|WE_A~2_combout )))

	.dataa(\I_cache|addr_reg [5]),
	.datab(\I_cache|Decoder0~3_combout ),
	.datac(\I_cache|VALID_A [13]),
	.datad(\I_cache|WE_A~2_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_A~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~3 .lut_mask = 16'hF8F0;
defparam \I_cache|VALID_A~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N27
dffeas \I_cache|VALID_A[13] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_A~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [13]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[13] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N16
cycloneive_lcell_comb \I_cache|VALID_A~0 (
// Equation(s):
// \I_cache|VALID_A~0_combout  = (\I_cache|VALID_A [5]) # ((\I_cache|Decoder0~4_combout  & \I_cache|WE_A~2_combout ))

	.dataa(gnd),
	.datab(\I_cache|Decoder0~4_combout ),
	.datac(\I_cache|VALID_A [5]),
	.datad(\I_cache|WE_A~2_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_A~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~0 .lut_mask = 16'hFCF0;
defparam \I_cache|VALID_A~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N17
dffeas \I_cache|VALID_A[5] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_A~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[5] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N12
cycloneive_lcell_comb \I_cache|VALID_A~2 (
// Equation(s):
// \I_cache|VALID_A~2_combout  = (\I_cache|VALID_A [1]) # ((\I_cache|WE_A~2_combout  & \I_cache|Decoder0~8_combout ))

	.dataa(\I_cache|WE_A~2_combout ),
	.datab(gnd),
	.datac(\I_cache|VALID_A [1]),
	.datad(\I_cache|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_A~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~2 .lut_mask = 16'hFAF0;
defparam \I_cache|VALID_A~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N13
dffeas \I_cache|VALID_A[1] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_A~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[1] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N18
cycloneive_lcell_comb \I_cache|VALID_A~1 (
// Equation(s):
// \I_cache|VALID_A~1_combout  = (\I_cache|VALID_A [9]) # ((\I_cache|Decoder0~6_combout  & \I_cache|WE_A~2_combout ))

	.dataa(\I_cache|Decoder0~6_combout ),
	.datab(gnd),
	.datac(\I_cache|VALID_A [9]),
	.datad(\I_cache|WE_A~2_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_A~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~1 .lut_mask = 16'hFAF0;
defparam \I_cache|VALID_A~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y7_N19
dffeas \I_cache|VALID_A[9] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_A~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [9]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[9] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N8
cycloneive_lcell_comb \I_cache|Mux0~0 (
// Equation(s):
// \I_cache|Mux0~0_combout  = (\I_cache|RAM_B.raddr_a[3]~2_combout  & (((\I_cache|VALID_A [9]) # (\I_cache|RAM_B.raddr_a[2]~0_combout )))) # (!\I_cache|RAM_B.raddr_a[3]~2_combout  & (\I_cache|VALID_A [1] & ((!\I_cache|RAM_B.raddr_a[2]~0_combout ))))

	.dataa(\I_cache|VALID_A [1]),
	.datab(\I_cache|VALID_A [9]),
	.datac(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datad(\I_cache|RAM_B.raddr_a[2]~0_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux0~0 .lut_mask = 16'hF0CA;
defparam \I_cache|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y7_N2
cycloneive_lcell_comb \I_cache|Mux0~1 (
// Equation(s):
// \I_cache|Mux0~1_combout  = (\I_cache|Mux0~0_combout  & ((\I_cache|VALID_A [13]) # ((!\I_cache|RAM_B.raddr_a[2]~0_combout )))) # (!\I_cache|Mux0~0_combout  & (((\I_cache|VALID_A [5] & \I_cache|RAM_B.raddr_a[2]~0_combout ))))

	.dataa(\I_cache|VALID_A [13]),
	.datab(\I_cache|VALID_A [5]),
	.datac(\I_cache|Mux0~0_combout ),
	.datad(\I_cache|RAM_B.raddr_a[2]~0_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux0~1 .lut_mask = 16'hACF0;
defparam \I_cache|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N12
cycloneive_lcell_comb \I_cache|VALID_A~4 (
// Equation(s):
// \I_cache|VALID_A~4_combout  = (\I_cache|VALID_A [10]) # ((\I_cache|Decoder0~11_combout  & \I_cache|WE_A~2_combout ))

	.dataa(\I_cache|Decoder0~11_combout ),
	.datab(gnd),
	.datac(\I_cache|VALID_A [10]),
	.datad(\I_cache|WE_A~2_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_A~4_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~4 .lut_mask = 16'hFAF0;
defparam \I_cache|VALID_A~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N13
dffeas \I_cache|VALID_A[10] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_A~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [10]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[10] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N2
cycloneive_lcell_comb \I_cache|VALID_A~7 (
// Equation(s):
// \I_cache|VALID_A~7_combout  = (\I_cache|VALID_A [14]) # ((\I_cache|addr_reg [5] & (\I_cache|Decoder0~13_combout  & \I_cache|WE_A~2_combout )))

	.dataa(\I_cache|addr_reg [5]),
	.datab(\I_cache|Decoder0~13_combout ),
	.datac(\I_cache|VALID_A [14]),
	.datad(\I_cache|WE_A~2_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_A~7_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~7 .lut_mask = 16'hF8F0;
defparam \I_cache|VALID_A~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N3
dffeas \I_cache|VALID_A[14] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_A~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [14]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[14] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N22
cycloneive_lcell_comb \I_cache|VALID_A~5 (
// Equation(s):
// \I_cache|VALID_A~5_combout  = (\I_cache|VALID_A [6]) # ((\I_cache|WE_A~2_combout  & \I_cache|Decoder0~14_combout ))

	.dataa(\I_cache|WE_A~2_combout ),
	.datab(gnd),
	.datac(\I_cache|VALID_A [6]),
	.datad(\I_cache|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_A~5_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~5 .lut_mask = 16'hFAF0;
defparam \I_cache|VALID_A~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N23
dffeas \I_cache|VALID_A[6] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_A~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[6] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N4
cycloneive_lcell_comb \I_cache|VALID_A~6 (
// Equation(s):
// \I_cache|VALID_A~6_combout  = (\I_cache|VALID_A [2]) # ((\I_cache|WE_A~2_combout  & \I_cache|Decoder0~15_combout ))

	.dataa(\I_cache|WE_A~2_combout ),
	.datab(gnd),
	.datac(\I_cache|VALID_A [2]),
	.datad(\I_cache|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_A~6_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~6 .lut_mask = 16'hFAF0;
defparam \I_cache|VALID_A~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y6_N5
dffeas \I_cache|VALID_A[2] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_A~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[2] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N16
cycloneive_lcell_comb \I_cache|Mux0~2 (
// Equation(s):
// \I_cache|Mux0~2_combout  = (\I_cache|RAM_B.raddr_a[3]~2_combout  & (((\I_cache|RAM_B.raddr_a[2]~0_combout )))) # (!\I_cache|RAM_B.raddr_a[3]~2_combout  & ((\I_cache|RAM_B.raddr_a[2]~0_combout  & (\I_cache|VALID_A [6])) # 
// (!\I_cache|RAM_B.raddr_a[2]~0_combout  & ((\I_cache|VALID_A [2])))))

	.dataa(\I_cache|VALID_A [6]),
	.datab(\I_cache|VALID_A [2]),
	.datac(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datad(\I_cache|RAM_B.raddr_a[2]~0_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux0~2 .lut_mask = 16'hFA0C;
defparam \I_cache|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N6
cycloneive_lcell_comb \I_cache|Mux0~3 (
// Equation(s):
// \I_cache|Mux0~3_combout  = (\I_cache|RAM_B.raddr_a[3]~2_combout  & ((\I_cache|Mux0~2_combout  & ((\I_cache|VALID_A [14]))) # (!\I_cache|Mux0~2_combout  & (\I_cache|VALID_A [10])))) # (!\I_cache|RAM_B.raddr_a[3]~2_combout  & (((\I_cache|Mux0~2_combout ))))

	.dataa(\I_cache|VALID_A [10]),
	.datab(\I_cache|VALID_A [14]),
	.datac(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datad(\I_cache|Mux0~2_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux0~3 .lut_mask = 16'hCFA0;
defparam \I_cache|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N30
cycloneive_lcell_comb \I_cache|VALID_A~11 (
// Equation(s):
// \I_cache|VALID_A~11_combout  = (\I_cache|VALID_A [12]) # ((\I_cache|Decoder0~21_combout  & (\I_cache|addr_reg [5] & \I_cache|WE_A~2_combout )))

	.dataa(\I_cache|Decoder0~21_combout ),
	.datab(\I_cache|addr_reg [5]),
	.datac(\I_cache|VALID_A [12]),
	.datad(\I_cache|WE_A~2_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_A~11_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~11 .lut_mask = 16'hF8F0;
defparam \I_cache|VALID_A~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N31
dffeas \I_cache|VALID_A[12] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_A~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [12]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[12] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N8
cycloneive_lcell_comb \I_cache|VALID_A~8 (
// Equation(s):
// \I_cache|VALID_A~8_combout  = (\I_cache|VALID_A [8]) # ((\I_cache|Decoder0~19_combout  & \I_cache|WE_A~2_combout ))

	.dataa(\I_cache|Decoder0~19_combout ),
	.datab(gnd),
	.datac(\I_cache|VALID_A [8]),
	.datad(\I_cache|WE_A~2_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_A~8_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~8 .lut_mask = 16'hFAF0;
defparam \I_cache|VALID_A~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N9
dffeas \I_cache|VALID_A[8] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_A~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [8]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[8] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N10
cycloneive_lcell_comb \I_cache|VALID_A~9 (
// Equation(s):
// \I_cache|VALID_A~9_combout  = (\I_cache|VALID_A [4]) # ((\I_cache|Decoder0~22_combout  & \I_cache|WE_A~2_combout ))

	.dataa(gnd),
	.datab(\I_cache|Decoder0~22_combout ),
	.datac(\I_cache|VALID_A [4]),
	.datad(\I_cache|WE_A~2_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_A~9_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~9 .lut_mask = 16'hFCF0;
defparam \I_cache|VALID_A~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N11
dffeas \I_cache|VALID_A[4] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_A~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[4] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N4
cycloneive_lcell_comb \I_cache|VALID_A~10 (
// Equation(s):
// \I_cache|VALID_A~10_combout  = (\I_cache|VALID_A [0]) # ((\I_cache|Decoder0~23_combout  & \I_cache|WE_A~2_combout ))

	.dataa(\I_cache|Decoder0~23_combout ),
	.datab(gnd),
	.datac(\I_cache|VALID_A [0]),
	.datad(\I_cache|WE_A~2_combout ),
	.cin(gnd),
	.combout(\I_cache|VALID_A~10_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|VALID_A~10 .lut_mask = 16'hFAF0;
defparam \I_cache|VALID_A~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y6_N5
dffeas \I_cache|VALID_A[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|VALID_A~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clr~input2 ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|VALID_A [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|VALID_A[0] .is_wysiwyg = "true";
defparam \I_cache|VALID_A[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N20
cycloneive_lcell_comb \I_cache|Mux0~4 (
// Equation(s):
// \I_cache|Mux0~4_combout  = (\I_cache|RAM_B.raddr_a[2]~0_combout  & ((\I_cache|VALID_A [4]) # ((\I_cache|RAM_B.raddr_a[3]~2_combout )))) # (!\I_cache|RAM_B.raddr_a[2]~0_combout  & (((\I_cache|VALID_A [0] & !\I_cache|RAM_B.raddr_a[3]~2_combout ))))

	.dataa(\I_cache|VALID_A [4]),
	.datab(\I_cache|VALID_A [0]),
	.datac(\I_cache|RAM_B.raddr_a[2]~0_combout ),
	.datad(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux0~4 .lut_mask = 16'hF0AC;
defparam \I_cache|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y6_N14
cycloneive_lcell_comb \I_cache|Mux0~5 (
// Equation(s):
// \I_cache|Mux0~5_combout  = (\I_cache|RAM_B.raddr_a[3]~2_combout  & ((\I_cache|Mux0~4_combout  & (\I_cache|VALID_A [12])) # (!\I_cache|Mux0~4_combout  & ((\I_cache|VALID_A [8]))))) # (!\I_cache|RAM_B.raddr_a[3]~2_combout  & (((\I_cache|Mux0~4_combout ))))

	.dataa(\I_cache|VALID_A [12]),
	.datab(\I_cache|VALID_A [8]),
	.datac(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datad(\I_cache|Mux0~4_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux0~5 .lut_mask = 16'hAFC0;
defparam \I_cache|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y6_N24
cycloneive_lcell_comb \I_cache|Mux0~6 (
// Equation(s):
// \I_cache|Mux0~6_combout  = (\I_cache|RAM_B.raddr_a[0]~4_combout  & (\I_cache|RAM_B.raddr_a[1]~6_combout )) # (!\I_cache|RAM_B.raddr_a[0]~4_combout  & ((\I_cache|RAM_B.raddr_a[1]~6_combout  & (\I_cache|Mux0~3_combout )) # 
// (!\I_cache|RAM_B.raddr_a[1]~6_combout  & ((\I_cache|Mux0~5_combout )))))

	.dataa(\I_cache|RAM_B.raddr_a[0]~4_combout ),
	.datab(\I_cache|RAM_B.raddr_a[1]~6_combout ),
	.datac(\I_cache|Mux0~3_combout ),
	.datad(\I_cache|Mux0~5_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux0~6 .lut_mask = 16'hD9C8;
defparam \I_cache|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
cycloneive_lcell_comb \I_cache|Mux0~9 (
// Equation(s):
// \I_cache|Mux0~9_combout  = (\I_cache|Mux0~6_combout  & ((\I_cache|Mux0~8_combout ) # ((!\I_cache|RAM_B.raddr_a[0]~4_combout )))) # (!\I_cache|Mux0~6_combout  & (((\I_cache|Mux0~1_combout  & \I_cache|RAM_B.raddr_a[0]~4_combout ))))

	.dataa(\I_cache|Mux0~8_combout ),
	.datab(\I_cache|Mux0~1_combout ),
	.datac(\I_cache|Mux0~6_combout ),
	.datad(\I_cache|RAM_B.raddr_a[0]~4_combout ),
	.cin(gnd),
	.combout(\I_cache|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|Mux0~9 .lut_mask = 16'hACF0;
defparam \I_cache|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \I_cache|comb~0 (
// Equation(s):
// \I_cache|comb~0_combout  = (\I_cache|Mux0~9_combout  & (((\I_cache|Mux1~9_combout  & !\I_cache|Equal1~7_combout )) # (!\I_cache|Equal0~7_combout ))) # (!\I_cache|Mux0~9_combout  & (\I_cache|Mux1~9_combout  & (!\I_cache|Equal1~7_combout )))

	.dataa(\I_cache|Mux0~9_combout ),
	.datab(\I_cache|Mux1~9_combout ),
	.datac(\I_cache|Equal1~7_combout ),
	.datad(\I_cache|Equal0~7_combout ),
	.cin(gnd),
	.combout(\I_cache|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|comb~0 .lut_mask = 16'h0CAE;
defparam \I_cache|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cycloneive_lcell_comb \I_cache|CPU_req_reg~0 (
// Equation(s):
// \I_cache|CPU_req_reg~0_combout  = (!\clr~input2  & ((\I_cache|ready_o~2_combout ) # (\I_cache|CPU_req_reg~q )))

	.dataa(gnd),
	.datab(\I_cache|ready_o~2_combout ),
	.datac(\I_cache|CPU_req_reg~q ),
	.datad(\clr~input2 ),
	.cin(gnd),
	.combout(\I_cache|CPU_req_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|CPU_req_reg~0 .lut_mask = 16'h00FC;
defparam \I_cache|CPU_req_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N9
dffeas \I_cache|CPU_req_reg (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|CPU_req_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|CPU_req_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|CPU_req_reg .is_wysiwyg = "true";
defparam \I_cache|CPU_req_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
cycloneive_lcell_comb \I_cache|ready_o~1 (
// Equation(s):
// \I_cache|ready_o~1_combout  = (!\I_cache|comb~0_combout  & ((\I_cache|CPU_req_reg~q ) # (\I_cache|ready_o~2_combout )))

	.dataa(\I_cache|comb~0_combout ),
	.datab(\I_cache|CPU_req_reg~q ),
	.datac(gnd),
	.datad(\I_cache|ready_o~2_combout ),
	.cin(gnd),
	.combout(\I_cache|ready_o~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|ready_o~1 .lut_mask = 16'h5544;
defparam \I_cache|ready_o~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
cycloneive_lcell_comb \bus_control_0|state~0 (
// Equation(s):
// \bus_control_0|state~0_combout  = (\bus_control_0|state~q  & (((!\memory|ready~q  & \memory|ready_out~1_combout )))) # (!\bus_control_0|state~q  & (\I_cache|ready_o~1_combout ))

	.dataa(\I_cache|ready_o~1_combout ),
	.datab(\memory|ready~q ),
	.datac(\bus_control_0|state~q ),
	.datad(\memory|ready_out~1_combout ),
	.cin(gnd),
	.combout(\bus_control_0|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \bus_control_0|state~0 .lut_mask = 16'h3A0A;
defparam \bus_control_0|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N5
dffeas \bus_control_0|state (
	.clk(\clk~clkctrl_outclk ),
	.d(\bus_control_0|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_control_0|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \bus_control_0|state .is_wysiwyg = "true";
defparam \bus_control_0|state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
cycloneive_lcell_comb \I_cache|req~1 (
// Equation(s):
// \I_cache|req~1_combout  = (!\I_cache|CPU_req_reg~q  & !\I_cache|ready_o~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\I_cache|CPU_req_reg~q ),
	.datad(\I_cache|ready_o~2_combout ),
	.cin(gnd),
	.combout(\I_cache|req~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|req~1 .lut_mask = 16'h000F;
defparam \I_cache|req~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y4_N21
dffeas \bus_control_0|grant_reg[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\bus_control_0|grant[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\bus_control_0|grant_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \bus_control_0|grant_reg[0] .is_wysiwyg = "true";
defparam \bus_control_0|grant_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N20
cycloneive_lcell_comb \bus_control_0|grant[0]~1 (
// Equation(s):
// \bus_control_0|grant[0]~1_combout  = (\bus_control_0|state~q  & (((\bus_control_0|grant_reg [0])))) # (!\bus_control_0|state~q  & (!\I_cache|req~1_combout  & ((!\I_cache|comb~0_combout ))))

	.dataa(\bus_control_0|state~q ),
	.datab(\I_cache|req~1_combout ),
	.datac(\bus_control_0|grant_reg [0]),
	.datad(\I_cache|comb~0_combout ),
	.cin(gnd),
	.combout(\bus_control_0|grant[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \bus_control_0|grant[0]~1 .lut_mask = 16'hA0B1;
defparam \bus_control_0|grant[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N30
cycloneive_lcell_comb \memory|mem~0 (
// Equation(s):
// \memory|mem~0_combout  = (\memory|mem_rtl_0_bypass [16] & ((\memory|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\memory|mem_rtl_0_bypass [16] & (\memory|mem_rtl_0_bypass [15]))

	.dataa(gnd),
	.datab(\memory|mem_rtl_0_bypass [16]),
	.datac(\memory|mem_rtl_0_bypass [15]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\memory|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~0 .lut_mask = 16'hFC30;
defparam \memory|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N24
cycloneive_lcell_comb \memory|mem~1 (
// Equation(s):
// \memory|mem~1_combout  = (\memory|mem_rtl_0_bypass [18] & ((\memory|mem_rtl_0|auto_generated|ram_block1a1 ))) # (!\memory|mem_rtl_0_bypass [18] & (\memory|mem_rtl_0_bypass [17]))

	.dataa(\memory|mem_rtl_0_bypass [18]),
	.datab(gnd),
	.datac(\memory|mem_rtl_0_bypass [17]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\memory|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~1 .lut_mask = 16'hFA50;
defparam \memory|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N22
cycloneive_lcell_comb \memory|mem~2 (
// Equation(s):
// \memory|mem~2_combout  = (\memory|mem_rtl_0_bypass [20] & (\memory|mem_rtl_0|auto_generated|ram_block1a2 )) # (!\memory|mem_rtl_0_bypass [20] & ((\memory|mem_rtl_0_bypass [19])))

	.dataa(\memory|mem_rtl_0_bypass [20]),
	.datab(gnd),
	.datac(\memory|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\memory|mem_rtl_0_bypass [19]),
	.cin(gnd),
	.combout(\memory|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~2 .lut_mask = 16'hF5A0;
defparam \memory|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb \memory|mem~3 (
// Equation(s):
// \memory|mem~3_combout  = (\memory|mem_rtl_0_bypass [22] & ((\memory|mem_rtl_0|auto_generated|ram_block1a3 ))) # (!\memory|mem_rtl_0_bypass [22] & (\memory|mem_rtl_0_bypass [21]))

	.dataa(\memory|mem_rtl_0_bypass [22]),
	.datab(gnd),
	.datac(\memory|mem_rtl_0_bypass [21]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\memory|mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~3 .lut_mask = 16'hFA50;
defparam \memory|mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N2
cycloneive_lcell_comb \memory|mem~4 (
// Equation(s):
// \memory|mem~4_combout  = (\memory|mem_rtl_0_bypass [24] & ((\memory|mem_rtl_0|auto_generated|ram_block1a4 ))) # (!\memory|mem_rtl_0_bypass [24] & (\memory|mem_rtl_0_bypass [23]))

	.dataa(\memory|mem_rtl_0_bypass [24]),
	.datab(gnd),
	.datac(\memory|mem_rtl_0_bypass [23]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\memory|mem~4_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~4 .lut_mask = 16'hFA50;
defparam \memory|mem~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N12
cycloneive_lcell_comb \memory|mem~5 (
// Equation(s):
// \memory|mem~5_combout  = (\memory|mem_rtl_0_bypass [26] & ((\memory|mem_rtl_0|auto_generated|ram_block1a5 ))) # (!\memory|mem_rtl_0_bypass [26] & (\memory|mem_rtl_0_bypass [25]))

	.dataa(\memory|mem_rtl_0_bypass [26]),
	.datab(gnd),
	.datac(\memory|mem_rtl_0_bypass [25]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\memory|mem~5_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~5 .lut_mask = 16'hFA50;
defparam \memory|mem~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N12
cycloneive_lcell_comb \memory|mem~6 (
// Equation(s):
// \memory|mem~6_combout  = (\memory|mem_rtl_0_bypass [28] & (\memory|mem_rtl_0|auto_generated|ram_block1a6 )) # (!\memory|mem_rtl_0_bypass [28] & ((\memory|mem_rtl_0_bypass [27])))

	.dataa(\memory|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datab(gnd),
	.datac(\memory|mem_rtl_0_bypass [27]),
	.datad(\memory|mem_rtl_0_bypass [28]),
	.cin(gnd),
	.combout(\memory|mem~6_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~6 .lut_mask = 16'hAAF0;
defparam \memory|mem~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N8
cycloneive_lcell_comb \memory|mem~7 (
// Equation(s):
// \memory|mem~7_combout  = (\memory|mem_rtl_0_bypass [30] & ((\memory|mem_rtl_0|auto_generated|ram_block1a7 ))) # (!\memory|mem_rtl_0_bypass [30] & (\memory|mem_rtl_0_bypass [29]))

	.dataa(\memory|mem_rtl_0_bypass [30]),
	.datab(gnd),
	.datac(\memory|mem_rtl_0_bypass [29]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\memory|mem~7_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~7 .lut_mask = 16'hFA50;
defparam \memory|mem~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N24
cycloneive_lcell_comb \memory|mem~8 (
// Equation(s):
// \memory|mem~8_combout  = (\memory|mem_rtl_0_bypass [32] & ((\memory|mem_rtl_0|auto_generated|ram_block1a8 ))) # (!\memory|mem_rtl_0_bypass [32] & (\memory|mem_rtl_0_bypass [31]))

	.dataa(\memory|mem_rtl_0_bypass [32]),
	.datab(gnd),
	.datac(\memory|mem_rtl_0_bypass [31]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\memory|mem~8_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~8 .lut_mask = 16'hFA50;
defparam \memory|mem~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N28
cycloneive_lcell_comb \memory|mem~9 (
// Equation(s):
// \memory|mem~9_combout  = (\memory|mem_rtl_0_bypass [34] & ((\memory|mem_rtl_0|auto_generated|ram_block1a9 ))) # (!\memory|mem_rtl_0_bypass [34] & (\memory|mem_rtl_0_bypass [33]))

	.dataa(\memory|mem_rtl_0_bypass [34]),
	.datab(gnd),
	.datac(\memory|mem_rtl_0_bypass [33]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\memory|mem~9_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~9 .lut_mask = 16'hFA50;
defparam \memory|mem~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \memory|mem~10 (
// Equation(s):
// \memory|mem~10_combout  = (\memory|mem_rtl_0_bypass [36] & (\memory|mem_rtl_0|auto_generated|ram_block1a10 )) # (!\memory|mem_rtl_0_bypass [36] & ((\memory|mem_rtl_0_bypass [35])))

	.dataa(gnd),
	.datab(\memory|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\memory|mem_rtl_0_bypass [35]),
	.datad(\memory|mem_rtl_0_bypass [36]),
	.cin(gnd),
	.combout(\memory|mem~10_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~10 .lut_mask = 16'hCCF0;
defparam \memory|mem~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N4
cycloneive_lcell_comb \memory|mem~11 (
// Equation(s):
// \memory|mem~11_combout  = (\memory|mem_rtl_0_bypass [38] & ((\memory|mem_rtl_0|auto_generated|ram_block1a11 ))) # (!\memory|mem_rtl_0_bypass [38] & (\memory|mem_rtl_0_bypass [37]))

	.dataa(\memory|mem_rtl_0_bypass [38]),
	.datab(gnd),
	.datac(\memory|mem_rtl_0_bypass [37]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\memory|mem~11_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~11 .lut_mask = 16'hFA50;
defparam \memory|mem~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \memory|mem~12 (
// Equation(s):
// \memory|mem~12_combout  = (\memory|mem_rtl_0_bypass [40] & ((\memory|mem_rtl_0|auto_generated|ram_block1a12 ))) # (!\memory|mem_rtl_0_bypass [40] & (\memory|mem_rtl_0_bypass [39]))

	.dataa(\memory|mem_rtl_0_bypass [40]),
	.datab(gnd),
	.datac(\memory|mem_rtl_0_bypass [39]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\memory|mem~12_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~12 .lut_mask = 16'hFA50;
defparam \memory|mem~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \memory|mem~13 (
// Equation(s):
// \memory|mem~13_combout  = (\memory|mem_rtl_0_bypass [42] & ((\memory|mem_rtl_0|auto_generated|ram_block1a13 ))) # (!\memory|mem_rtl_0_bypass [42] & (\memory|mem_rtl_0_bypass [41]))

	.dataa(\memory|mem_rtl_0_bypass [42]),
	.datab(gnd),
	.datac(\memory|mem_rtl_0_bypass [41]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\memory|mem~13_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~13 .lut_mask = 16'hFA50;
defparam \memory|mem~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N30
cycloneive_lcell_comb \memory|mem~14 (
// Equation(s):
// \memory|mem~14_combout  = (\memory|mem_rtl_0_bypass [44] & ((\memory|mem_rtl_0|auto_generated|ram_block1a14 ))) # (!\memory|mem_rtl_0_bypass [44] & (\memory|mem_rtl_0_bypass [43]))

	.dataa(\memory|mem_rtl_0_bypass [44]),
	.datab(gnd),
	.datac(\memory|mem_rtl_0_bypass [43]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\memory|mem~14_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~14 .lut_mask = 16'hFA50;
defparam \memory|mem~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N26
cycloneive_lcell_comb \memory|mem~15 (
// Equation(s):
// \memory|mem~15_combout  = (\memory|mem_rtl_0_bypass [46] & ((\memory|mem_rtl_0|auto_generated|ram_block1a15 ))) # (!\memory|mem_rtl_0_bypass [46] & (\memory|mem_rtl_0_bypass [45]))

	.dataa(gnd),
	.datab(\memory|mem_rtl_0_bypass [46]),
	.datac(\memory|mem_rtl_0_bypass [45]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\memory|mem~15_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~15 .lut_mask = 16'hFC30;
defparam \memory|mem~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N2
cycloneive_lcell_comb \memory|mem~16 (
// Equation(s):
// \memory|mem~16_combout  = (\memory|mem_rtl_0_bypass [48] & ((\memory|mem_rtl_0|auto_generated|ram_block1a16 ))) # (!\memory|mem_rtl_0_bypass [48] & (\memory|mem_rtl_0_bypass [47]))

	.dataa(gnd),
	.datab(\memory|mem_rtl_0_bypass [48]),
	.datac(\memory|mem_rtl_0_bypass [47]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\memory|mem~16_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~16 .lut_mask = 16'hFC30;
defparam \memory|mem~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N18
cycloneive_lcell_comb \memory|mem~17 (
// Equation(s):
// \memory|mem~17_combout  = (\memory|mem_rtl_0_bypass [50] & ((\memory|mem_rtl_0|auto_generated|ram_block1a17 ))) # (!\memory|mem_rtl_0_bypass [50] & (\memory|mem_rtl_0_bypass [49]))

	.dataa(gnd),
	.datab(\memory|mem_rtl_0_bypass [50]),
	.datac(\memory|mem_rtl_0_bypass [49]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\memory|mem~17_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~17 .lut_mask = 16'hFC30;
defparam \memory|mem~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N14
cycloneive_lcell_comb \memory|mem~18 (
// Equation(s):
// \memory|mem~18_combout  = (\memory|mem_rtl_0_bypass [52] & ((\memory|mem_rtl_0|auto_generated|ram_block1a18 ))) # (!\memory|mem_rtl_0_bypass [52] & (\memory|mem_rtl_0_bypass [51]))

	.dataa(\memory|mem_rtl_0_bypass [52]),
	.datab(gnd),
	.datac(\memory|mem_rtl_0_bypass [51]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\memory|mem~18_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~18 .lut_mask = 16'hFA50;
defparam \memory|mem~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N16
cycloneive_lcell_comb \memory|mem~19 (
// Equation(s):
// \memory|mem~19_combout  = (\memory|mem_rtl_0_bypass [54] & ((\memory|mem_rtl_0|auto_generated|ram_block1a19 ))) # (!\memory|mem_rtl_0_bypass [54] & (\memory|mem_rtl_0_bypass [53]))

	.dataa(\memory|mem_rtl_0_bypass [54]),
	.datab(gnd),
	.datac(\memory|mem_rtl_0_bypass [53]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\memory|mem~19_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~19 .lut_mask = 16'hFA50;
defparam \memory|mem~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N18
cycloneive_lcell_comb \memory|mem~20 (
// Equation(s):
// \memory|mem~20_combout  = (\memory|mem_rtl_0_bypass [56] & ((\memory|mem_rtl_0|auto_generated|ram_block1a20 ))) # (!\memory|mem_rtl_0_bypass [56] & (\memory|mem_rtl_0_bypass [55]))

	.dataa(gnd),
	.datab(\memory|mem_rtl_0_bypass [56]),
	.datac(\memory|mem_rtl_0_bypass [55]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\memory|mem~20_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~20 .lut_mask = 16'hFC30;
defparam \memory|mem~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N4
cycloneive_lcell_comb \memory|mem~21 (
// Equation(s):
// \memory|mem~21_combout  = (\memory|mem_rtl_0_bypass [58] & ((\memory|mem_rtl_0|auto_generated|ram_block1a21 ))) # (!\memory|mem_rtl_0_bypass [58] & (\memory|mem_rtl_0_bypass [57]))

	.dataa(\memory|mem_rtl_0_bypass [58]),
	.datab(gnd),
	.datac(\memory|mem_rtl_0_bypass [57]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\memory|mem~21_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~21 .lut_mask = 16'hFA50;
defparam \memory|mem~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N26
cycloneive_lcell_comb \memory|mem~22 (
// Equation(s):
// \memory|mem~22_combout  = (\memory|mem_rtl_0_bypass [60] & ((\memory|mem_rtl_0|auto_generated|ram_block1a22 ))) # (!\memory|mem_rtl_0_bypass [60] & (\memory|mem_rtl_0_bypass [59]))

	.dataa(\memory|mem_rtl_0_bypass [60]),
	.datab(gnd),
	.datac(\memory|mem_rtl_0_bypass [59]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\memory|mem~22_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~22 .lut_mask = 16'hFA50;
defparam \memory|mem~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N16
cycloneive_lcell_comb \memory|mem~23 (
// Equation(s):
// \memory|mem~23_combout  = (\memory|mem_rtl_0_bypass [62] & ((\memory|mem_rtl_0|auto_generated|ram_block1a23 ))) # (!\memory|mem_rtl_0_bypass [62] & (\memory|mem_rtl_0_bypass [61]))

	.dataa(\memory|mem_rtl_0_bypass [62]),
	.datab(gnd),
	.datac(\memory|mem_rtl_0_bypass [61]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\memory|mem~23_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~23 .lut_mask = 16'hFA50;
defparam \memory|mem~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N10
cycloneive_lcell_comb \memory|mem~24 (
// Equation(s):
// \memory|mem~24_combout  = (\memory|mem_rtl_0_bypass [64] & ((\memory|mem_rtl_0|auto_generated|ram_block1a24 ))) # (!\memory|mem_rtl_0_bypass [64] & (\memory|mem_rtl_0_bypass [63]))

	.dataa(\memory|mem_rtl_0_bypass [64]),
	.datab(gnd),
	.datac(\memory|mem_rtl_0_bypass [63]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\memory|mem~24_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~24 .lut_mask = 16'hFA50;
defparam \memory|mem~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N4
cycloneive_lcell_comb \memory|mem~25 (
// Equation(s):
// \memory|mem~25_combout  = (\memory|mem_rtl_0_bypass [66] & ((\memory|mem_rtl_0|auto_generated|ram_block1a25 ))) # (!\memory|mem_rtl_0_bypass [66] & (\memory|mem_rtl_0_bypass [65]))

	.dataa(\memory|mem_rtl_0_bypass [66]),
	.datab(gnd),
	.datac(\memory|mem_rtl_0_bypass [65]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\memory|mem~25_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~25 .lut_mask = 16'hFA50;
defparam \memory|mem~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N28
cycloneive_lcell_comb \memory|mem~26 (
// Equation(s):
// \memory|mem~26_combout  = (\memory|mem_rtl_0_bypass [68] & ((\memory|mem_rtl_0|auto_generated|ram_block1a26 ))) # (!\memory|mem_rtl_0_bypass [68] & (\memory|mem_rtl_0_bypass [67]))

	.dataa(\memory|mem_rtl_0_bypass [68]),
	.datab(gnd),
	.datac(\memory|mem_rtl_0_bypass [67]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\memory|mem~26_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~26 .lut_mask = 16'hFA50;
defparam \memory|mem~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneive_lcell_comb \memory|mem~27 (
// Equation(s):
// \memory|mem~27_combout  = (\memory|mem_rtl_0_bypass [70] & (\memory|mem_rtl_0|auto_generated|ram_block1a27 )) # (!\memory|mem_rtl_0_bypass [70] & ((\memory|mem_rtl_0_bypass [69])))

	.dataa(gnd),
	.datab(\memory|mem_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\memory|mem_rtl_0_bypass [69]),
	.datad(\memory|mem_rtl_0_bypass [70]),
	.cin(gnd),
	.combout(\memory|mem~27_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~27 .lut_mask = 16'hCCF0;
defparam \memory|mem~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N12
cycloneive_lcell_comb \memory|mem~28 (
// Equation(s):
// \memory|mem~28_combout  = (\memory|mem_rtl_0_bypass [72] & (\memory|mem_rtl_0|auto_generated|ram_block1a28 )) # (!\memory|mem_rtl_0_bypass [72] & ((\memory|mem_rtl_0_bypass [71])))

	.dataa(gnd),
	.datab(\memory|mem_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\memory|mem_rtl_0_bypass [71]),
	.datad(\memory|mem_rtl_0_bypass [72]),
	.cin(gnd),
	.combout(\memory|mem~28_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~28 .lut_mask = 16'hCCF0;
defparam \memory|mem~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N14
cycloneive_lcell_comb \memory|mem~29 (
// Equation(s):
// \memory|mem~29_combout  = (\memory|mem_rtl_0_bypass [74] & ((\memory|mem_rtl_0|auto_generated|ram_block1a29 ))) # (!\memory|mem_rtl_0_bypass [74] & (\memory|mem_rtl_0_bypass [73]))

	.dataa(gnd),
	.datab(\memory|mem_rtl_0_bypass [74]),
	.datac(\memory|mem_rtl_0_bypass [73]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\memory|mem~29_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~29 .lut_mask = 16'hFC30;
defparam \memory|mem~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N26
cycloneive_lcell_comb \memory|mem~30 (
// Equation(s):
// \memory|mem~30_combout  = (\memory|mem_rtl_0_bypass [76] & ((\memory|mem_rtl_0|auto_generated|ram_block1a30 ))) # (!\memory|mem_rtl_0_bypass [76] & (\memory|mem_rtl_0_bypass [75]))

	.dataa(gnd),
	.datab(\memory|mem_rtl_0_bypass [76]),
	.datac(\memory|mem_rtl_0_bypass [75]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\memory|mem~30_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~30 .lut_mask = 16'hFC30;
defparam \memory|mem~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N24
cycloneive_lcell_comb \memory|mem~31 (
// Equation(s):
// \memory|mem~31_combout  = (\memory|mem_rtl_0_bypass [78] & ((\memory|mem_rtl_0|auto_generated|ram_block1a31 ))) # (!\memory|mem_rtl_0_bypass [78] & (\memory|mem_rtl_0_bypass [77]))

	.dataa(\memory|mem_rtl_0_bypass [78]),
	.datab(gnd),
	.datac(\memory|mem_rtl_0_bypass [77]),
	.datad(\memory|mem_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\memory|mem~31_combout ),
	.cout());
// synopsys translate_off
defparam \memory|mem~31 .lut_mask = 16'hFA50;
defparam \memory|mem~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y4_N8
cycloneive_lcell_comb \I_cache|ready_in~0 (
// Equation(s):
// \I_cache|ready_in~0_combout  = (\bus_control_0|grant[0]~1_combout  & ((\memory|ready~q ) # ((!\memory|selected_reg~q  & \I_cache|RAM_B.raddr_a[3]~2_combout ))))

	.dataa(\memory|selected_reg~q ),
	.datab(\I_cache|RAM_B.raddr_a[3]~2_combout ),
	.datac(\bus_control_0|grant[0]~1_combout ),
	.datad(\memory|ready~q ),
	.cin(gnd),
	.combout(\I_cache|ready_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|ready_in~0 .lut_mask = 16'hF040;
defparam \I_cache|ready_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N17
dffeas \I_cache|RAM_A_rtl_0_bypass[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|WE_A~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N3
dffeas \I_cache|RAM_B_rtl_0_bypass[0] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|WE_B~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
cycloneive_lcell_comb \I_cache|data_o~0 (
// Equation(s):
// \I_cache|data_o~0_combout  = (\I_cache|Equal0~7_combout  & (((\I_cache|RAM_B_rtl_0_bypass [0])))) # (!\I_cache|Equal0~7_combout  & ((\I_cache|Mux0~9_combout  & (\I_cache|RAM_A_rtl_0_bypass [0])) # (!\I_cache|Mux0~9_combout  & ((\I_cache|RAM_B_rtl_0_bypass 
// [0])))))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [0]),
	.datab(\I_cache|RAM_B_rtl_0_bypass [0]),
	.datac(\I_cache|Equal0~7_combout ),
	.datad(\I_cache|Mux0~9_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~0_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~0 .lut_mask = 16'hCACC;
defparam \I_cache|data_o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N19
dffeas \I_cache|RAM_A_rtl_0_bypass[1] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[0]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N1
dffeas \I_cache|RAM_B_rtl_0_bypass[1] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[0]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \I_cache|HIT_A (
// Equation(s):
// \I_cache|HIT_A~combout  = (!\I_cache|Equal0~7_combout  & \I_cache|Mux0~9_combout )

	.dataa(\I_cache|Equal0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\I_cache|Mux0~9_combout ),
	.cin(gnd),
	.combout(\I_cache|HIT_A~combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|HIT_A .lut_mask = 16'h5500;
defparam \I_cache|HIT_A .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
cycloneive_lcell_comb \I_cache|data_o~1 (
// Equation(s):
// \I_cache|data_o~1_combout  = (\I_cache|data_o~0_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~0_combout  & ((\I_cache|HIT_A~combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\I_cache|HIT_A~combout  & 
// (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\I_cache|data_o~0_combout ),
	.datad(\I_cache|HIT_A~combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~1_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~1 .lut_mask = 16'hFC0A;
defparam \I_cache|data_o~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
cycloneive_lcell_comb \I_cache|data_o~2 (
// Equation(s):
// \I_cache|data_o~2_combout  = (\I_cache|data_o~0_combout  & ((\I_cache|data_o~1_combout  & (\I_cache|RAM_A_rtl_0_bypass [1])) # (!\I_cache|data_o~1_combout  & ((\I_cache|RAM_B_rtl_0_bypass [1]))))) # (!\I_cache|data_o~0_combout  & 
// (((\I_cache|data_o~1_combout ))))

	.dataa(\I_cache|data_o~0_combout ),
	.datab(\I_cache|RAM_A_rtl_0_bypass [1]),
	.datac(\I_cache|RAM_B_rtl_0_bypass [1]),
	.datad(\I_cache|data_o~1_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~2_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~2 .lut_mask = 16'hDDA0;
defparam \I_cache|data_o~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
cycloneive_lcell_comb \I_cache|data_o~3 (
// Equation(s):
// \I_cache|data_o~3_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[0]~33_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~2_combout ))))

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(\memory|data[0]~33_combout ),
	.datac(\I_cache|comb~0_combout ),
	.datad(\I_cache|data_o~2_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~3_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~3 .lut_mask = 16'hD888;
defparam \I_cache|data_o~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N15
dffeas \I_cache|RAM_A_rtl_0_bypass[2] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[1]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N11
dffeas \I_cache|RAM_B_rtl_0_bypass[2] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[1]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N16
cycloneive_lcell_comb \I_cache|data_o~4 (
// Equation(s):
// \I_cache|data_o~4_combout  = (\I_cache|data_o~0_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~0_combout  & ((\I_cache|HIT_A~combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 )) # (!\I_cache|HIT_A~combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 )))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\I_cache|data_o~0_combout ),
	.datad(\I_cache|HIT_A~combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~4_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~4 .lut_mask = 16'hFA0C;
defparam \I_cache|data_o~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N10
cycloneive_lcell_comb \I_cache|data_o~5 (
// Equation(s):
// \I_cache|data_o~5_combout  = (\I_cache|data_o~0_combout  & ((\I_cache|data_o~4_combout  & (\I_cache|RAM_A_rtl_0_bypass [2])) # (!\I_cache|data_o~4_combout  & ((\I_cache|RAM_B_rtl_0_bypass [2]))))) # (!\I_cache|data_o~0_combout  & 
// (((\I_cache|data_o~4_combout ))))

	.dataa(\I_cache|data_o~0_combout ),
	.datab(\I_cache|RAM_A_rtl_0_bypass [2]),
	.datac(\I_cache|RAM_B_rtl_0_bypass [2]),
	.datad(\I_cache|data_o~4_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~5_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~5 .lut_mask = 16'hDDA0;
defparam \I_cache|data_o~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N14
cycloneive_lcell_comb \I_cache|data_o~6 (
// Equation(s):
// \I_cache|data_o~6_combout  = (\I_cache|ready_in~0_combout  & (((\memory|data[1]~34_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|comb~0_combout  & ((\I_cache|data_o~5_combout ))))

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\memory|data[1]~34_combout ),
	.datad(\I_cache|data_o~5_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~6_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~6 .lut_mask = 16'hE4A0;
defparam \I_cache|data_o~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N19
dffeas \I_cache|RAM_A_rtl_0_bypass[3] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[2]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N31
dffeas \I_cache|RAM_B_rtl_0_bypass[3] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[2]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N0
cycloneive_lcell_comb \I_cache|data_o~7 (
// Equation(s):
// \I_cache|data_o~7_combout  = (\I_cache|data_o~0_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~0_combout  & ((\I_cache|HIT_A~combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 )) # (!\I_cache|HIT_A~combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 )))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\I_cache|data_o~0_combout ),
	.datad(\I_cache|HIT_A~combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~7_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~7 .lut_mask = 16'hFA0C;
defparam \I_cache|data_o~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N30
cycloneive_lcell_comb \I_cache|data_o~8 (
// Equation(s):
// \I_cache|data_o~8_combout  = (\I_cache|data_o~0_combout  & ((\I_cache|data_o~7_combout  & (\I_cache|RAM_A_rtl_0_bypass [3])) # (!\I_cache|data_o~7_combout  & ((\I_cache|RAM_B_rtl_0_bypass [3]))))) # (!\I_cache|data_o~0_combout  & 
// (((\I_cache|data_o~7_combout ))))

	.dataa(\I_cache|data_o~0_combout ),
	.datab(\I_cache|RAM_A_rtl_0_bypass [3]),
	.datac(\I_cache|RAM_B_rtl_0_bypass [3]),
	.datad(\I_cache|data_o~7_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~8_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~8 .lut_mask = 16'hDDA0;
defparam \I_cache|data_o~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N18
cycloneive_lcell_comb \I_cache|data_o~9 (
// Equation(s):
// \I_cache|data_o~9_combout  = (\I_cache|ready_in~0_combout  & (((\memory|data[2]~35_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|data_o~8_combout  & ((\I_cache|comb~0_combout ))))

	.dataa(\I_cache|data_o~8_combout ),
	.datab(\I_cache|ready_in~0_combout ),
	.datac(\memory|data[2]~35_combout ),
	.datad(\I_cache|comb~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~9_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~9 .lut_mask = 16'hE2C0;
defparam \I_cache|data_o~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N17
dffeas \I_cache|RAM_A_rtl_0_bypass[4] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[3]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N19
dffeas \I_cache|RAM_B_rtl_0_bypass[4] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[3]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \I_cache|data_o~10 (
// Equation(s):
// \I_cache|data_o~10_combout  = (\I_cache|data_o~0_combout  & (((\I_cache|RAM_B_rtl_0_bypass [4]) # (\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~0_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3  & ((!\I_cache|HIT_A~combout ))))

	.dataa(\I_cache|data_o~0_combout ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\I_cache|RAM_B_rtl_0_bypass [4]),
	.datad(\I_cache|HIT_A~combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~10_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~10 .lut_mask = 16'hAAE4;
defparam \I_cache|data_o~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \I_cache|data_o~11 (
// Equation(s):
// \I_cache|data_o~11_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~10_combout  & ((\I_cache|RAM_A_rtl_0_bypass [4]))) # (!\I_cache|data_o~10_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 )))) # (!\I_cache|HIT_A~combout  & 
// (((\I_cache|data_o~10_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\I_cache|HIT_A~combout ),
	.datac(\I_cache|RAM_A_rtl_0_bypass [4]),
	.datad(\I_cache|data_o~10_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~11_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~11 .lut_mask = 16'hF388;
defparam \I_cache|data_o~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneive_lcell_comb \I_cache|data_o~12 (
// Equation(s):
// \I_cache|data_o~12_combout  = (\I_cache|ready_in~0_combout  & (((\memory|data[3]~36_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|comb~0_combout  & ((\I_cache|data_o~11_combout ))))

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\memory|data[3]~36_combout ),
	.datad(\I_cache|data_o~11_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~12_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~12 .lut_mask = 16'hE4A0;
defparam \I_cache|data_o~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y9_N29
dffeas \I_cache|RAM_A_rtl_0_bypass[5] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[4]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N19
dffeas \I_cache|RAM_B_rtl_0_bypass[5] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[4]~37_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N24
cycloneive_lcell_comb \I_cache|data_o~13 (
// Equation(s):
// \I_cache|data_o~13_combout  = (\I_cache|data_o~0_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~0_combout  & ((\I_cache|HIT_A~combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 ))) # (!\I_cache|HIT_A~combout  & 
// (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\I_cache|data_o~0_combout ),
	.datad(\I_cache|HIT_A~combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~13_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~13 .lut_mask = 16'hFC0A;
defparam \I_cache|data_o~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N18
cycloneive_lcell_comb \I_cache|data_o~14 (
// Equation(s):
// \I_cache|data_o~14_combout  = (\I_cache|data_o~0_combout  & ((\I_cache|data_o~13_combout  & (\I_cache|RAM_A_rtl_0_bypass [5])) # (!\I_cache|data_o~13_combout  & ((\I_cache|RAM_B_rtl_0_bypass [5]))))) # (!\I_cache|data_o~0_combout  & 
// (((\I_cache|data_o~13_combout ))))

	.dataa(\I_cache|data_o~0_combout ),
	.datab(\I_cache|RAM_A_rtl_0_bypass [5]),
	.datac(\I_cache|RAM_B_rtl_0_bypass [5]),
	.datad(\I_cache|data_o~13_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~14_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~14 .lut_mask = 16'hDDA0;
defparam \I_cache|data_o~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y9_N28
cycloneive_lcell_comb \I_cache|data_o~15 (
// Equation(s):
// \I_cache|data_o~15_combout  = (\I_cache|ready_in~0_combout  & (((\memory|data[4]~37_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|comb~0_combout  & ((\I_cache|data_o~14_combout ))))

	.dataa(\I_cache|comb~0_combout ),
	.datab(\I_cache|ready_in~0_combout ),
	.datac(\memory|data[4]~37_combout ),
	.datad(\I_cache|data_o~14_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~15_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~15 .lut_mask = 16'hE2C0;
defparam \I_cache|data_o~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N21
dffeas \I_cache|RAM_A_rtl_0_bypass[6] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[5]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N19
dffeas \I_cache|RAM_B_rtl_0_bypass[6] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[5]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N18
cycloneive_lcell_comb \I_cache|data_o~16 (
// Equation(s):
// \I_cache|data_o~16_combout  = (\I_cache|data_o~0_combout  & (((\I_cache|RAM_B_rtl_0_bypass [6]) # (\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~0_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5  & ((!\I_cache|HIT_A~combout ))))

	.dataa(\I_cache|data_o~0_combout ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\I_cache|RAM_B_rtl_0_bypass [6]),
	.datad(\I_cache|HIT_A~combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~16_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~16 .lut_mask = 16'hAAE4;
defparam \I_cache|data_o~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N20
cycloneive_lcell_comb \I_cache|data_o~17 (
// Equation(s):
// \I_cache|data_o~17_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~16_combout  & ((\I_cache|RAM_A_rtl_0_bypass [6]))) # (!\I_cache|data_o~16_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 )))) # (!\I_cache|HIT_A~combout  & 
// (((\I_cache|data_o~16_combout ))))

	.dataa(\I_cache|HIT_A~combout ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\I_cache|RAM_A_rtl_0_bypass [6]),
	.datad(\I_cache|data_o~16_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~17_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~17 .lut_mask = 16'hF588;
defparam \I_cache|data_o~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N28
cycloneive_lcell_comb \I_cache|data_o~18 (
// Equation(s):
// \I_cache|data_o~18_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[5]~38_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~17_combout ))))

	.dataa(\memory|data[5]~38_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\I_cache|data_o~17_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~18_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~18 .lut_mask = 16'hACA0;
defparam \I_cache|data_o~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y9_N22
cycloneive_lcell_comb \I_cache|RAM_B_rtl_0_bypass[7]~feeder (
// Equation(s):
// \I_cache|RAM_B_rtl_0_bypass[7]~feeder_combout  = \memory|data[6]~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\memory|data[6]~39_combout ),
	.cin(gnd),
	.combout(\I_cache|RAM_B_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \I_cache|RAM_B_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y9_N23
dffeas \I_cache|RAM_B_rtl_0_bypass[7] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|RAM_B_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N5
dffeas \I_cache|RAM_A_rtl_0_bypass[7] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[6]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N6
cycloneive_lcell_comb \I_cache|data_o~19 (
// Equation(s):
// \I_cache|data_o~19_combout  = (\I_cache|data_o~0_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~0_combout  & ((\I_cache|HIT_A~combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 ))) # (!\I_cache|HIT_A~combout  & 
// (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\I_cache|data_o~0_combout ),
	.datad(\I_cache|HIT_A~combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~19_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~19 .lut_mask = 16'hFC0A;
defparam \I_cache|data_o~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N4
cycloneive_lcell_comb \I_cache|data_o~20 (
// Equation(s):
// \I_cache|data_o~20_combout  = (\I_cache|data_o~0_combout  & ((\I_cache|data_o~19_combout  & ((\I_cache|RAM_A_rtl_0_bypass [7]))) # (!\I_cache|data_o~19_combout  & (\I_cache|RAM_B_rtl_0_bypass [7])))) # (!\I_cache|data_o~0_combout  & 
// (((\I_cache|data_o~19_combout ))))

	.dataa(\I_cache|data_o~0_combout ),
	.datab(\I_cache|RAM_B_rtl_0_bypass [7]),
	.datac(\I_cache|RAM_A_rtl_0_bypass [7]),
	.datad(\I_cache|data_o~19_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~20_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~20 .lut_mask = 16'hF588;
defparam \I_cache|data_o~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneive_lcell_comb \I_cache|data_o~21 (
// Equation(s):
// \I_cache|data_o~21_combout  = (\I_cache|ready_in~0_combout  & (((\memory|data[6]~39_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|comb~0_combout  & ((\I_cache|data_o~20_combout ))))

	.dataa(\I_cache|comb~0_combout ),
	.datab(\memory|data[6]~39_combout ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\I_cache|data_o~20_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~21_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~21 .lut_mask = 16'hCAC0;
defparam \I_cache|data_o~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N5
dffeas \I_cache|RAM_A_rtl_0_bypass[8] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[7]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N19
dffeas \I_cache|RAM_B_rtl_0_bypass[8] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[7]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N18
cycloneive_lcell_comb \I_cache|data_o~22 (
// Equation(s):
// \I_cache|data_o~22_combout  = (\I_cache|data_o~0_combout  & (((\I_cache|RAM_B_rtl_0_bypass [8]) # (\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~0_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7  & ((!\I_cache|HIT_A~combout ))))

	.dataa(\I_cache|data_o~0_combout ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\I_cache|RAM_B_rtl_0_bypass [8]),
	.datad(\I_cache|HIT_A~combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~22_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~22 .lut_mask = 16'hAAE4;
defparam \I_cache|data_o~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N4
cycloneive_lcell_comb \I_cache|data_o~23 (
// Equation(s):
// \I_cache|data_o~23_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~22_combout  & ((\I_cache|RAM_A_rtl_0_bypass [8]))) # (!\I_cache|data_o~22_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 )))) # (!\I_cache|HIT_A~combout  & 
// (((\I_cache|data_o~22_combout ))))

	.dataa(\I_cache|HIT_A~combout ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\I_cache|RAM_A_rtl_0_bypass [8]),
	.datad(\I_cache|data_o~22_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~23_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~23 .lut_mask = 16'hF588;
defparam \I_cache|data_o~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N6
cycloneive_lcell_comb \I_cache|data_o~24 (
// Equation(s):
// \I_cache|data_o~24_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[7]~40_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~23_combout ))))

	.dataa(\memory|data[7]~40_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\I_cache|data_o~23_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~24_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~24 .lut_mask = 16'hACA0;
defparam \I_cache|data_o~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N27
dffeas \I_cache|RAM_A_rtl_0_bypass[9] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[8]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N11
dffeas \I_cache|RAM_B_rtl_0_bypass[9] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[8]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N20
cycloneive_lcell_comb \I_cache|data_o~25 (
// Equation(s):
// \I_cache|data_o~25_combout  = (\I_cache|data_o~0_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~0_combout  & ((\I_cache|HIT_A~combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 ))) # (!\I_cache|HIT_A~combout  & 
// (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a8 ),
	.datac(\I_cache|data_o~0_combout ),
	.datad(\I_cache|HIT_A~combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~25_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~25 .lut_mask = 16'hFC0A;
defparam \I_cache|data_o~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \I_cache|data_o~26 (
// Equation(s):
// \I_cache|data_o~26_combout  = (\I_cache|data_o~0_combout  & ((\I_cache|data_o~25_combout  & (\I_cache|RAM_A_rtl_0_bypass [9])) # (!\I_cache|data_o~25_combout  & ((\I_cache|RAM_B_rtl_0_bypass [9]))))) # (!\I_cache|data_o~0_combout  & 
// (((\I_cache|data_o~25_combout ))))

	.dataa(\I_cache|data_o~0_combout ),
	.datab(\I_cache|RAM_A_rtl_0_bypass [9]),
	.datac(\I_cache|RAM_B_rtl_0_bypass [9]),
	.datad(\I_cache|data_o~25_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~26_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~26 .lut_mask = 16'hDDA0;
defparam \I_cache|data_o~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \I_cache|data_o~27 (
// Equation(s):
// \I_cache|data_o~27_combout  = (\I_cache|ready_in~0_combout  & (((\memory|data[8]~41_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|comb~0_combout  & ((\I_cache|data_o~26_combout ))))

	.dataa(\I_cache|comb~0_combout ),
	.datab(\I_cache|ready_in~0_combout ),
	.datac(\memory|data[8]~41_combout ),
	.datad(\I_cache|data_o~26_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~27_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~27 .lut_mask = 16'hE2C0;
defparam \I_cache|data_o~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N21
dffeas \I_cache|RAM_A_rtl_0_bypass[10] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[9]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N11
dffeas \I_cache|RAM_B_rtl_0_bypass[10] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[9]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N10
cycloneive_lcell_comb \I_cache|data_o~28 (
// Equation(s):
// \I_cache|data_o~28_combout  = (\I_cache|data_o~0_combout  & (((\I_cache|RAM_B_rtl_0_bypass [10]) # (\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~0_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9  & ((!\I_cache|HIT_A~combout ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a9 ),
	.datab(\I_cache|data_o~0_combout ),
	.datac(\I_cache|RAM_B_rtl_0_bypass [10]),
	.datad(\I_cache|HIT_A~combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~28_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~28 .lut_mask = 16'hCCE2;
defparam \I_cache|data_o~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N20
cycloneive_lcell_comb \I_cache|data_o~29 (
// Equation(s):
// \I_cache|data_o~29_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~28_combout  & ((\I_cache|RAM_A_rtl_0_bypass [10]))) # (!\I_cache|data_o~28_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 )))) # (!\I_cache|HIT_A~combout  & 
// (((\I_cache|data_o~28_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a9 ),
	.datab(\I_cache|HIT_A~combout ),
	.datac(\I_cache|RAM_A_rtl_0_bypass [10]),
	.datad(\I_cache|data_o~28_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~29_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~29 .lut_mask = 16'hF388;
defparam \I_cache|data_o~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N14
cycloneive_lcell_comb \I_cache|data_o~30 (
// Equation(s):
// \I_cache|data_o~30_combout  = (\I_cache|ready_in~0_combout  & (((\memory|data[9]~42_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|comb~0_combout  & ((\I_cache|data_o~29_combout ))))

	.dataa(\I_cache|comb~0_combout ),
	.datab(\memory|data[9]~42_combout ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\I_cache|data_o~29_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~30_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~30 .lut_mask = 16'hCAC0;
defparam \I_cache|data_o~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N19
dffeas \I_cache|RAM_A_rtl_0_bypass[11] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[10]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N3
dffeas \I_cache|RAM_B_rtl_0_bypass[11] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[10]~43_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N12
cycloneive_lcell_comb \I_cache|data_o~31 (
// Equation(s):
// \I_cache|data_o~31_combout  = (\I_cache|data_o~0_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~0_combout  & ((\I_cache|HIT_A~combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 )) # (!\I_cache|HIT_A~combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 )))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\I_cache|data_o~0_combout ),
	.datad(\I_cache|HIT_A~combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~31_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~31 .lut_mask = 16'hFA0C;
defparam \I_cache|data_o~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N2
cycloneive_lcell_comb \I_cache|data_o~32 (
// Equation(s):
// \I_cache|data_o~32_combout  = (\I_cache|data_o~0_combout  & ((\I_cache|data_o~31_combout  & (\I_cache|RAM_A_rtl_0_bypass [11])) # (!\I_cache|data_o~31_combout  & ((\I_cache|RAM_B_rtl_0_bypass [11]))))) # (!\I_cache|data_o~0_combout  & 
// (((\I_cache|data_o~31_combout ))))

	.dataa(\I_cache|data_o~0_combout ),
	.datab(\I_cache|RAM_A_rtl_0_bypass [11]),
	.datac(\I_cache|RAM_B_rtl_0_bypass [11]),
	.datad(\I_cache|data_o~31_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~32_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~32 .lut_mask = 16'hDDA0;
defparam \I_cache|data_o~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N18
cycloneive_lcell_comb \I_cache|data_o~33 (
// Equation(s):
// \I_cache|data_o~33_combout  = (\I_cache|ready_in~0_combout  & (((\memory|data[10]~43_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|comb~0_combout  & ((\I_cache|data_o~32_combout ))))

	.dataa(\I_cache|comb~0_combout ),
	.datab(\I_cache|ready_in~0_combout ),
	.datac(\memory|data[10]~43_combout ),
	.datad(\I_cache|data_o~32_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~33_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~33 .lut_mask = 16'hE2C0;
defparam \I_cache|data_o~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N19
dffeas \I_cache|RAM_A_rtl_0_bypass[12] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N1
dffeas \I_cache|RAM_B_rtl_0_bypass[12] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[11]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N0
cycloneive_lcell_comb \I_cache|data_o~34 (
// Equation(s):
// \I_cache|data_o~34_combout  = (\I_cache|data_o~0_combout  & (((\I_cache|RAM_B_rtl_0_bypass [12]) # (\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~0_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11  & ((!\I_cache|HIT_A~combout ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\I_cache|data_o~0_combout ),
	.datac(\I_cache|RAM_B_rtl_0_bypass [12]),
	.datad(\I_cache|HIT_A~combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~34_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~34 .lut_mask = 16'hCCE2;
defparam \I_cache|data_o~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N18
cycloneive_lcell_comb \I_cache|data_o~35 (
// Equation(s):
// \I_cache|data_o~35_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~34_combout  & ((\I_cache|RAM_A_rtl_0_bypass [12]))) # (!\I_cache|data_o~34_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 )))) # (!\I_cache|HIT_A~combout  & 
// (((\I_cache|data_o~34_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\I_cache|HIT_A~combout ),
	.datac(\I_cache|RAM_A_rtl_0_bypass [12]),
	.datad(\I_cache|data_o~34_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~35_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~35 .lut_mask = 16'hF388;
defparam \I_cache|data_o~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N16
cycloneive_lcell_comb \I_cache|data_o~36 (
// Equation(s):
// \I_cache|data_o~36_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[11]~44_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~35_combout ))))

	.dataa(\memory|data[11]~44_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\I_cache|data_o~35_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~36_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~36 .lut_mask = 16'hACA0;
defparam \I_cache|data_o~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N3
dffeas \I_cache|RAM_A_rtl_0_bypass[13] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[12]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N7
dffeas \I_cache|RAM_B_rtl_0_bypass[13] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[12]~45_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneive_lcell_comb \I_cache|data_o~37 (
// Equation(s):
// \I_cache|data_o~37_combout  = (\I_cache|data_o~0_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~0_combout  & ((\I_cache|HIT_A~combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 ))) # (!\I_cache|HIT_A~combout  & 
// (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\I_cache|data_o~0_combout ),
	.datac(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\I_cache|HIT_A~combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~37_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~37 .lut_mask = 16'hFC22;
defparam \I_cache|data_o~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \I_cache|data_o~38 (
// Equation(s):
// \I_cache|data_o~38_combout  = (\I_cache|data_o~0_combout  & ((\I_cache|data_o~37_combout  & (\I_cache|RAM_A_rtl_0_bypass [13])) # (!\I_cache|data_o~37_combout  & ((\I_cache|RAM_B_rtl_0_bypass [13]))))) # (!\I_cache|data_o~0_combout  & 
// (((\I_cache|data_o~37_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [13]),
	.datab(\I_cache|data_o~0_combout ),
	.datac(\I_cache|RAM_B_rtl_0_bypass [13]),
	.datad(\I_cache|data_o~37_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~38_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~38 .lut_mask = 16'hBBC0;
defparam \I_cache|data_o~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneive_lcell_comb \I_cache|data_o~39 (
// Equation(s):
// \I_cache|data_o~39_combout  = (\I_cache|ready_in~0_combout  & (((\memory|data[12]~45_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|comb~0_combout  & ((\I_cache|data_o~38_combout ))))

	.dataa(\I_cache|comb~0_combout ),
	.datab(\I_cache|ready_in~0_combout ),
	.datac(\memory|data[12]~45_combout ),
	.datad(\I_cache|data_o~38_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~39_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~39 .lut_mask = 16'hE2C0;
defparam \I_cache|data_o~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y8_N0
cycloneive_ram_block \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\I_cache|WE_A~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\I_cache|WE_A~2_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\memory|data[31]~64_combout ,\memory|data[30]~63_combout ,\memory|data[29]~62_combout ,\memory|data[28]~61_combout ,\memory|data[27]~60_combout ,\memory|data[26]~59_combout ,\memory|data[25]~58_combout ,
\memory|data[24]~57_combout ,\memory|data[23]~56_combout ,\memory|data[22]~55_combout ,\memory|data[21]~54_combout ,\memory|data[20]~53_combout ,\memory|data[19]~52_combout ,\memory|data[18]~51_combout ,\memory|data[17]~50_combout ,\memory|data[16]~49_combout ,
\memory|data[15]~48_combout ,\memory|data[14]~47_combout ,\memory|data[13]~46_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~2_combout ,\I_cache|RAM_B.raddr_a[2]~0_combout ,\I_cache|RAM_B.raddr_a[1]~6_combout ,\I_cache|RAM_B.raddr_a[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~2_combout ,\I_cache|RAM_B.raddr_a[2]~0_combout ,\I_cache|RAM_B.raddr_a[1]~6_combout ,\I_cache|RAM_B.raddr_a[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "cache:I_cache|altsyncram:RAM_A_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 36;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 4;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 36;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 15;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X24_Y11_N29
dffeas \I_cache|RAM_A_rtl_0_bypass[14] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[13]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y7_N0
cycloneive_ram_block \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\I_cache|WE_B~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\I_cache|WE_B~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\memory|data[31]~64_combout ,\memory|data[30]~63_combout ,\memory|data[29]~62_combout ,\memory|data[28]~61_combout ,\memory|data[27]~60_combout ,\memory|data[26]~59_combout ,\memory|data[25]~58_combout ,
\memory|data[24]~57_combout ,\memory|data[23]~56_combout ,\memory|data[22]~55_combout ,\memory|data[21]~54_combout ,\memory|data[20]~53_combout ,\memory|data[19]~52_combout ,\memory|data[18]~51_combout ,\memory|data[17]~50_combout ,\memory|data[16]~49_combout ,
\memory|data[15]~48_combout ,\memory|data[14]~47_combout ,\memory|data[13]~46_combout }),
	.portaaddr({\I_cache|RAM_B.raddr_a[3]~2_combout ,\I_cache|RAM_B.raddr_a[2]~0_combout ,\I_cache|RAM_B.raddr_a[1]~6_combout ,\I_cache|RAM_B.raddr_a[0]~4_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\I_cache|RAM_B.raddr_a[3]~2_combout ,\I_cache|RAM_B.raddr_a[2]~0_combout ,\I_cache|RAM_B.raddr_a[1]~6_combout ,\I_cache|RAM_B.raddr_a[0]~4_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "cache:I_cache|altsyncram:RAM_B_rtl_0|altsyncram_6gc1:auto_generated|ALTSYNCRAM";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 36;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 4;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 36;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 15;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 128;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X24_Y11_N11
dffeas \I_cache|RAM_B_rtl_0_bypass[14] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[13]~46_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \I_cache|data_o~40 (
// Equation(s):
// \I_cache|data_o~40_combout  = (\I_cache|data_o~0_combout  & (((\I_cache|RAM_B_rtl_0_bypass [14]) # (\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~0_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13~portbdataout  & ((!\I_cache|HIT_A~combout 
// ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datab(\I_cache|data_o~0_combout ),
	.datac(\I_cache|RAM_B_rtl_0_bypass [14]),
	.datad(\I_cache|HIT_A~combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~40_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~40 .lut_mask = 16'hCCE2;
defparam \I_cache|data_o~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \I_cache|data_o~41 (
// Equation(s):
// \I_cache|data_o~41_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~40_combout  & ((\I_cache|RAM_A_rtl_0_bypass [14]))) # (!\I_cache|data_o~40_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13~portbdataout )))) # 
// (!\I_cache|HIT_A~combout  & (((\I_cache|data_o~40_combout ))))

	.dataa(\I_cache|HIT_A~combout ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datac(\I_cache|RAM_A_rtl_0_bypass [14]),
	.datad(\I_cache|data_o~40_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~41_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~41 .lut_mask = 16'hF588;
defparam \I_cache|data_o~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \I_cache|data_o~42 (
// Equation(s):
// \I_cache|data_o~42_combout  = (\I_cache|ready_in~0_combout  & (((\memory|data[13]~46_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|comb~0_combout  & ((\I_cache|data_o~41_combout ))))

	.dataa(\I_cache|comb~0_combout ),
	.datab(\memory|data[13]~46_combout ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\I_cache|data_o~41_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~42_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~42 .lut_mask = 16'hCAC0;
defparam \I_cache|data_o~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N3
dffeas \I_cache|RAM_A_rtl_0_bypass[15] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[14]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N11
dffeas \I_cache|RAM_B_rtl_0_bypass[15] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[14]~47_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N24
cycloneive_lcell_comb \I_cache|data_o~43 (
// Equation(s):
// \I_cache|data_o~43_combout  = (\I_cache|data_o~0_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~0_combout  & ((\I_cache|HIT_A~combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 ))) # (!\I_cache|HIT_A~combout  & 
// (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\I_cache|data_o~0_combout ),
	.datad(\I_cache|HIT_A~combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~43_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~43 .lut_mask = 16'hFC0A;
defparam \I_cache|data_o~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N10
cycloneive_lcell_comb \I_cache|data_o~44 (
// Equation(s):
// \I_cache|data_o~44_combout  = (\I_cache|data_o~0_combout  & ((\I_cache|data_o~43_combout  & (\I_cache|RAM_A_rtl_0_bypass [15])) # (!\I_cache|data_o~43_combout  & ((\I_cache|RAM_B_rtl_0_bypass [15]))))) # (!\I_cache|data_o~0_combout  & 
// (((\I_cache|data_o~43_combout ))))

	.dataa(\I_cache|data_o~0_combout ),
	.datab(\I_cache|RAM_A_rtl_0_bypass [15]),
	.datac(\I_cache|RAM_B_rtl_0_bypass [15]),
	.datad(\I_cache|data_o~43_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~44_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~44 .lut_mask = 16'hDDA0;
defparam \I_cache|data_o~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N2
cycloneive_lcell_comb \I_cache|data_o~45 (
// Equation(s):
// \I_cache|data_o~45_combout  = (\I_cache|ready_in~0_combout  & (((\memory|data[14]~47_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|comb~0_combout  & ((\I_cache|data_o~44_combout ))))

	.dataa(\I_cache|comb~0_combout ),
	.datab(\I_cache|ready_in~0_combout ),
	.datac(\memory|data[14]~47_combout ),
	.datad(\I_cache|data_o~44_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~45_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~45 .lut_mask = 16'hE2C0;
defparam \I_cache|data_o~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N11
dffeas \I_cache|RAM_A_rtl_0_bypass[16] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[15]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N25
dffeas \I_cache|RAM_B_rtl_0_bypass[16] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[15]~48_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N24
cycloneive_lcell_comb \I_cache|data_o~46 (
// Equation(s):
// \I_cache|data_o~46_combout  = (\I_cache|data_o~0_combout  & (((\I_cache|RAM_B_rtl_0_bypass [16]) # (\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~0_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15  & ((!\I_cache|HIT_A~combout ))))

	.dataa(\I_cache|data_o~0_combout ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\I_cache|RAM_B_rtl_0_bypass [16]),
	.datad(\I_cache|HIT_A~combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~46_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~46 .lut_mask = 16'hAAE4;
defparam \I_cache|data_o~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N10
cycloneive_lcell_comb \I_cache|data_o~47 (
// Equation(s):
// \I_cache|data_o~47_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~46_combout  & ((\I_cache|RAM_A_rtl_0_bypass [16]))) # (!\I_cache|data_o~46_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 )))) # (!\I_cache|HIT_A~combout  & 
// (((\I_cache|data_o~46_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\I_cache|HIT_A~combout ),
	.datac(\I_cache|RAM_A_rtl_0_bypass [16]),
	.datad(\I_cache|data_o~46_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~47_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~47 .lut_mask = 16'hF388;
defparam \I_cache|data_o~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N6
cycloneive_lcell_comb \I_cache|data_o~48 (
// Equation(s):
// \I_cache|data_o~48_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[15]~48_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~47_combout ))))

	.dataa(\memory|data[15]~48_combout ),
	.datab(\I_cache|ready_in~0_combout ),
	.datac(\I_cache|comb~0_combout ),
	.datad(\I_cache|data_o~47_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~48_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~48 .lut_mask = 16'hB888;
defparam \I_cache|data_o~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N1
dffeas \I_cache|RAM_B_rtl_0_bypass[17] (
	.clk(\clk~clkctrl_outclk ),
	.d(\memory|data[16]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N1
dffeas \I_cache|RAM_A_rtl_0_bypass[17] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[16]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N2
cycloneive_lcell_comb \I_cache|data_o~49 (
// Equation(s):
// \I_cache|data_o~49_combout  = (\I_cache|data_o~0_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~0_combout  & ((\I_cache|HIT_A~combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 )) # (!\I_cache|HIT_A~combout  & 
// ((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 )))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\I_cache|data_o~0_combout ),
	.datad(\I_cache|HIT_A~combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~49_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~49 .lut_mask = 16'hFA0C;
defparam \I_cache|data_o~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N0
cycloneive_lcell_comb \I_cache|data_o~50 (
// Equation(s):
// \I_cache|data_o~50_combout  = (\I_cache|data_o~0_combout  & ((\I_cache|data_o~49_combout  & ((\I_cache|RAM_A_rtl_0_bypass [17]))) # (!\I_cache|data_o~49_combout  & (\I_cache|RAM_B_rtl_0_bypass [17])))) # (!\I_cache|data_o~0_combout  & 
// (((\I_cache|data_o~49_combout ))))

	.dataa(\I_cache|data_o~0_combout ),
	.datab(\I_cache|RAM_B_rtl_0_bypass [17]),
	.datac(\I_cache|RAM_A_rtl_0_bypass [17]),
	.datad(\I_cache|data_o~49_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~50_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~50 .lut_mask = 16'hF588;
defparam \I_cache|data_o~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N28
cycloneive_lcell_comb \I_cache|data_o~51 (
// Equation(s):
// \I_cache|data_o~51_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[16]~49_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~50_combout ))))

	.dataa(\memory|data[16]~49_combout ),
	.datab(\I_cache|ready_in~0_combout ),
	.datac(\I_cache|comb~0_combout ),
	.datad(\I_cache|data_o~50_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~51_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~51 .lut_mask = 16'hB888;
defparam \I_cache|data_o~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y8_N17
dffeas \I_cache|RAM_A_rtl_0_bypass[18] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[17]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N13
dffeas \I_cache|RAM_B_rtl_0_bypass[18] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[17]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N12
cycloneive_lcell_comb \I_cache|data_o~52 (
// Equation(s):
// \I_cache|data_o~52_combout  = (\I_cache|data_o~0_combout  & (((\I_cache|RAM_B_rtl_0_bypass [18]) # (\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~0_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17  & ((!\I_cache|HIT_A~combout ))))

	.dataa(\I_cache|data_o~0_combout ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\I_cache|RAM_B_rtl_0_bypass [18]),
	.datad(\I_cache|HIT_A~combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~52_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~52 .lut_mask = 16'hAAE4;
defparam \I_cache|data_o~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N16
cycloneive_lcell_comb \I_cache|data_o~53 (
// Equation(s):
// \I_cache|data_o~53_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~52_combout  & ((\I_cache|RAM_A_rtl_0_bypass [18]))) # (!\I_cache|data_o~52_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 )))) # (!\I_cache|HIT_A~combout  & 
// (((\I_cache|data_o~52_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\I_cache|HIT_A~combout ),
	.datac(\I_cache|RAM_A_rtl_0_bypass [18]),
	.datad(\I_cache|data_o~52_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~53_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~53 .lut_mask = 16'hF388;
defparam \I_cache|data_o~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y8_N14
cycloneive_lcell_comb \I_cache|data_o~54 (
// Equation(s):
// \I_cache|data_o~54_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[17]~50_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~53_combout ))))

	.dataa(\memory|data[17]~50_combout ),
	.datab(\I_cache|ready_in~0_combout ),
	.datac(\I_cache|comb~0_combout ),
	.datad(\I_cache|data_o~53_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~54_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~54 .lut_mask = 16'hB888;
defparam \I_cache|data_o~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y8_N17
dffeas \I_cache|RAM_A_rtl_0_bypass[19] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[18]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N19
dffeas \I_cache|RAM_B_rtl_0_bypass[19] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[18]~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N0
cycloneive_lcell_comb \I_cache|data_o~55 (
// Equation(s):
// \I_cache|data_o~55_combout  = (\I_cache|data_o~0_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~0_combout  & ((\I_cache|HIT_A~combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 ))) # (!\I_cache|HIT_A~combout  & 
// (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\I_cache|data_o~0_combout ),
	.datad(\I_cache|HIT_A~combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~55_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~55 .lut_mask = 16'hFC0A;
defparam \I_cache|data_o~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N18
cycloneive_lcell_comb \I_cache|data_o~56 (
// Equation(s):
// \I_cache|data_o~56_combout  = (\I_cache|data_o~0_combout  & ((\I_cache|data_o~55_combout  & (\I_cache|RAM_A_rtl_0_bypass [19])) # (!\I_cache|data_o~55_combout  & ((\I_cache|RAM_B_rtl_0_bypass [19]))))) # (!\I_cache|data_o~0_combout  & 
// (((\I_cache|data_o~55_combout ))))

	.dataa(\I_cache|data_o~0_combout ),
	.datab(\I_cache|RAM_A_rtl_0_bypass [19]),
	.datac(\I_cache|RAM_B_rtl_0_bypass [19]),
	.datad(\I_cache|data_o~55_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~56_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~56 .lut_mask = 16'hDDA0;
defparam \I_cache|data_o~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y8_N16
cycloneive_lcell_comb \I_cache|data_o~57 (
// Equation(s):
// \I_cache|data_o~57_combout  = (\I_cache|ready_in~0_combout  & (((\memory|data[18]~51_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|comb~0_combout  & ((\I_cache|data_o~56_combout ))))

	.dataa(\I_cache|comb~0_combout ),
	.datab(\I_cache|ready_in~0_combout ),
	.datac(\memory|data[18]~51_combout ),
	.datad(\I_cache|data_o~56_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~57_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~57 .lut_mask = 16'hE2C0;
defparam \I_cache|data_o~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N13
dffeas \I_cache|RAM_A_rtl_0_bypass[20] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[19]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N21
dffeas \I_cache|RAM_B_rtl_0_bypass[20] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[19]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N20
cycloneive_lcell_comb \I_cache|data_o~58 (
// Equation(s):
// \I_cache|data_o~58_combout  = (\I_cache|HIT_A~combout  & (((\I_cache|data_o~0_combout )))) # (!\I_cache|HIT_A~combout  & ((\I_cache|data_o~0_combout  & ((\I_cache|RAM_B_rtl_0_bypass [20]))) # (!\I_cache|data_o~0_combout  & 
// (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\I_cache|HIT_A~combout ),
	.datac(\I_cache|RAM_B_rtl_0_bypass [20]),
	.datad(\I_cache|data_o~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~58_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~58 .lut_mask = 16'hFC22;
defparam \I_cache|data_o~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N12
cycloneive_lcell_comb \I_cache|data_o~59 (
// Equation(s):
// \I_cache|data_o~59_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~58_combout  & ((\I_cache|RAM_A_rtl_0_bypass [20]))) # (!\I_cache|data_o~58_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 )))) # (!\I_cache|HIT_A~combout  & 
// (((\I_cache|data_o~58_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\I_cache|HIT_A~combout ),
	.datac(\I_cache|RAM_A_rtl_0_bypass [20]),
	.datad(\I_cache|data_o~58_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~59_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~59 .lut_mask = 16'hF388;
defparam \I_cache|data_o~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N24
cycloneive_lcell_comb \I_cache|data_o~60 (
// Equation(s):
// \I_cache|data_o~60_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[19]~52_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~59_combout ))))

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(\memory|data[19]~52_combout ),
	.datac(\I_cache|comb~0_combout ),
	.datad(\I_cache|data_o~59_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~60_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~60 .lut_mask = 16'hD888;
defparam \I_cache|data_o~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y6_N4
cycloneive_lcell_comb \I_cache|RAM_A_rtl_0_bypass[21]~feeder (
// Equation(s):
// \I_cache|RAM_A_rtl_0_bypass[21]~feeder_combout  = \memory|data[20]~53_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|data[20]~53_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|RAM_A_rtl_0_bypass[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[21]~feeder .lut_mask = 16'hF0F0;
defparam \I_cache|RAM_A_rtl_0_bypass[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y6_N5
dffeas \I_cache|RAM_A_rtl_0_bypass[21] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|RAM_A_rtl_0_bypass[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N1
dffeas \I_cache|RAM_B_rtl_0_bypass[21] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[20]~53_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N18
cycloneive_lcell_comb \I_cache|data_o~61 (
// Equation(s):
// \I_cache|data_o~61_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 ) # ((\I_cache|data_o~0_combout )))) # (!\I_cache|HIT_A~combout  & (((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20  & 
// !\I_cache|data_o~0_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\I_cache|HIT_A~combout ),
	.datad(\I_cache|data_o~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~61_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~61 .lut_mask = 16'hF0AC;
defparam \I_cache|data_o~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N0
cycloneive_lcell_comb \I_cache|data_o~62 (
// Equation(s):
// \I_cache|data_o~62_combout  = (\I_cache|data_o~0_combout  & ((\I_cache|data_o~61_combout  & (\I_cache|RAM_A_rtl_0_bypass [21])) # (!\I_cache|data_o~61_combout  & ((\I_cache|RAM_B_rtl_0_bypass [21]))))) # (!\I_cache|data_o~0_combout  & 
// (((\I_cache|data_o~61_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [21]),
	.datab(\I_cache|data_o~0_combout ),
	.datac(\I_cache|RAM_B_rtl_0_bypass [21]),
	.datad(\I_cache|data_o~61_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~62_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~62 .lut_mask = 16'hBBC0;
defparam \I_cache|data_o~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N6
cycloneive_lcell_comb \I_cache|data_o~63 (
// Equation(s):
// \I_cache|data_o~63_combout  = (\I_cache|ready_in~0_combout  & (((\memory|data[20]~53_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|comb~0_combout  & ((\I_cache|data_o~62_combout ))))

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\memory|data[20]~53_combout ),
	.datad(\I_cache|data_o~62_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~63_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~63 .lut_mask = 16'hE4A0;
defparam \I_cache|data_o~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y8_N11
dffeas \I_cache|RAM_A_rtl_0_bypass[22] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[21]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N29
dffeas \I_cache|RAM_B_rtl_0_bypass[22] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[21]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N28
cycloneive_lcell_comb \I_cache|data_o~64 (
// Equation(s):
// \I_cache|data_o~64_combout  = (\I_cache|HIT_A~combout  & (((\I_cache|data_o~0_combout )))) # (!\I_cache|HIT_A~combout  & ((\I_cache|data_o~0_combout  & ((\I_cache|RAM_B_rtl_0_bypass [22]))) # (!\I_cache|data_o~0_combout  & 
// (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\I_cache|HIT_A~combout ),
	.datac(\I_cache|RAM_B_rtl_0_bypass [22]),
	.datad(\I_cache|data_o~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~64_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~64 .lut_mask = 16'hFC22;
defparam \I_cache|data_o~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N10
cycloneive_lcell_comb \I_cache|data_o~65 (
// Equation(s):
// \I_cache|data_o~65_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~64_combout  & ((\I_cache|RAM_A_rtl_0_bypass [22]))) # (!\I_cache|data_o~64_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 )))) # (!\I_cache|HIT_A~combout  & 
// (((\I_cache|data_o~64_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a21 ),
	.datab(\I_cache|HIT_A~combout ),
	.datac(\I_cache|RAM_A_rtl_0_bypass [22]),
	.datad(\I_cache|data_o~64_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~65_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~65 .lut_mask = 16'hF388;
defparam \I_cache|data_o~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y8_N2
cycloneive_lcell_comb \I_cache|data_o~66 (
// Equation(s):
// \I_cache|data_o~66_combout  = (\I_cache|ready_in~0_combout  & (((\memory|data[21]~54_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|comb~0_combout  & ((\I_cache|data_o~65_combout ))))

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\memory|data[21]~54_combout ),
	.datad(\I_cache|data_o~65_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~66_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~66 .lut_mask = 16'hE4A0;
defparam \I_cache|data_o~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N13
dffeas \I_cache|RAM_A_rtl_0_bypass[23] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[22]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N25
dffeas \I_cache|RAM_B_rtl_0_bypass[23] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[22]~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N18
cycloneive_lcell_comb \I_cache|data_o~67 (
// Equation(s):
// \I_cache|data_o~67_combout  = (\I_cache|HIT_A~combout  & (((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 ) # (\I_cache|data_o~0_combout )))) # (!\I_cache|HIT_A~combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22  & 
// ((!\I_cache|data_o~0_combout ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a22 ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\I_cache|HIT_A~combout ),
	.datad(\I_cache|data_o~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~67_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~67 .lut_mask = 16'hF0CA;
defparam \I_cache|data_o~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N24
cycloneive_lcell_comb \I_cache|data_o~68 (
// Equation(s):
// \I_cache|data_o~68_combout  = (\I_cache|data_o~0_combout  & ((\I_cache|data_o~67_combout  & (\I_cache|RAM_A_rtl_0_bypass [23])) # (!\I_cache|data_o~67_combout  & ((\I_cache|RAM_B_rtl_0_bypass [23]))))) # (!\I_cache|data_o~0_combout  & 
// (((\I_cache|data_o~67_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [23]),
	.datab(\I_cache|data_o~0_combout ),
	.datac(\I_cache|RAM_B_rtl_0_bypass [23]),
	.datad(\I_cache|data_o~67_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~68_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~68 .lut_mask = 16'hBBC0;
defparam \I_cache|data_o~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N12
cycloneive_lcell_comb \I_cache|data_o~69 (
// Equation(s):
// \I_cache|data_o~69_combout  = (\I_cache|ready_in~0_combout  & (((\memory|data[22]~55_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|comb~0_combout  & (\I_cache|data_o~68_combout )))

	.dataa(\I_cache|comb~0_combout ),
	.datab(\I_cache|data_o~68_combout ),
	.datac(\memory|data[22]~55_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~69_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~69 .lut_mask = 16'hF088;
defparam \I_cache|data_o~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N23
dffeas \I_cache|RAM_A_rtl_0_bypass[24] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[23]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N21
dffeas \I_cache|RAM_B_rtl_0_bypass[24] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[23]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N20
cycloneive_lcell_comb \I_cache|data_o~70 (
// Equation(s):
// \I_cache|data_o~70_combout  = (\I_cache|HIT_A~combout  & (((\I_cache|data_o~0_combout )))) # (!\I_cache|HIT_A~combout  & ((\I_cache|data_o~0_combout  & ((\I_cache|RAM_B_rtl_0_bypass [24]))) # (!\I_cache|data_o~0_combout  & 
// (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\I_cache|HIT_A~combout ),
	.datac(\I_cache|RAM_B_rtl_0_bypass [24]),
	.datad(\I_cache|data_o~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~70_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~70 .lut_mask = 16'hFC22;
defparam \I_cache|data_o~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N22
cycloneive_lcell_comb \I_cache|data_o~71 (
// Equation(s):
// \I_cache|data_o~71_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~70_combout  & ((\I_cache|RAM_A_rtl_0_bypass [24]))) # (!\I_cache|data_o~70_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 )))) # (!\I_cache|HIT_A~combout  & 
// (((\I_cache|data_o~70_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\I_cache|HIT_A~combout ),
	.datac(\I_cache|RAM_A_rtl_0_bypass [24]),
	.datad(\I_cache|data_o~70_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~71_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~71 .lut_mask = 16'hF388;
defparam \I_cache|data_o~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N14
cycloneive_lcell_comb \I_cache|data_o~72 (
// Equation(s):
// \I_cache|data_o~72_combout  = (\I_cache|ready_in~0_combout  & (((\memory|data[23]~56_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|comb~0_combout  & ((\I_cache|data_o~71_combout ))))

	.dataa(\I_cache|comb~0_combout ),
	.datab(\memory|data[23]~56_combout ),
	.datac(\I_cache|data_o~71_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~72_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~72 .lut_mask = 16'hCCA0;
defparam \I_cache|data_o~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y7_N11
dffeas \I_cache|RAM_A_rtl_0_bypass[25] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[24]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N29
dffeas \I_cache|RAM_B_rtl_0_bypass[25] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[24]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N0
cycloneive_lcell_comb \I_cache|data_o~73 (
// Equation(s):
// \I_cache|data_o~73_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 ) # ((\I_cache|data_o~0_combout )))) # (!\I_cache|HIT_A~combout  & (((\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24  & 
// !\I_cache|data_o~0_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\I_cache|HIT_A~combout ),
	.datad(\I_cache|data_o~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~73_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~73 .lut_mask = 16'hF0AC;
defparam \I_cache|data_o~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N28
cycloneive_lcell_comb \I_cache|data_o~74 (
// Equation(s):
// \I_cache|data_o~74_combout  = (\I_cache|data_o~0_combout  & ((\I_cache|data_o~73_combout  & (\I_cache|RAM_A_rtl_0_bypass [25])) # (!\I_cache|data_o~73_combout  & ((\I_cache|RAM_B_rtl_0_bypass [25]))))) # (!\I_cache|data_o~0_combout  & 
// (((\I_cache|data_o~73_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [25]),
	.datab(\I_cache|data_o~0_combout ),
	.datac(\I_cache|RAM_B_rtl_0_bypass [25]),
	.datad(\I_cache|data_o~73_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~74_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~74 .lut_mask = 16'hBBC0;
defparam \I_cache|data_o~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y7_N10
cycloneive_lcell_comb \I_cache|data_o~75 (
// Equation(s):
// \I_cache|data_o~75_combout  = (\I_cache|ready_in~0_combout  & (((\memory|data[24]~57_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|comb~0_combout  & (\I_cache|data_o~74_combout )))

	.dataa(\I_cache|comb~0_combout ),
	.datab(\I_cache|data_o~74_combout ),
	.datac(\memory|data[24]~57_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~75_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~75 .lut_mask = 16'hF088;
defparam \I_cache|data_o~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N27
dffeas \I_cache|RAM_A_rtl_0_bypass[26] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[25]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N13
dffeas \I_cache|RAM_B_rtl_0_bypass[26] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[25]~58_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N12
cycloneive_lcell_comb \I_cache|data_o~76 (
// Equation(s):
// \I_cache|data_o~76_combout  = (\I_cache|data_o~0_combout  & (((\I_cache|RAM_B_rtl_0_bypass [26]) # (\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~0_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25  & ((!\I_cache|HIT_A~combout ))))

	.dataa(\I_cache|data_o~0_combout ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\I_cache|RAM_B_rtl_0_bypass [26]),
	.datad(\I_cache|HIT_A~combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~76_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~76 .lut_mask = 16'hAAE4;
defparam \I_cache|data_o~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N26
cycloneive_lcell_comb \I_cache|data_o~77 (
// Equation(s):
// \I_cache|data_o~77_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~76_combout  & ((\I_cache|RAM_A_rtl_0_bypass [26]))) # (!\I_cache|data_o~76_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 )))) # (!\I_cache|HIT_A~combout  & 
// (((\I_cache|data_o~76_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\I_cache|HIT_A~combout ),
	.datac(\I_cache|RAM_A_rtl_0_bypass [26]),
	.datad(\I_cache|data_o~76_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~77_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~77 .lut_mask = 16'hF388;
defparam \I_cache|data_o~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cycloneive_lcell_comb \I_cache|data_o~78 (
// Equation(s):
// \I_cache|data_o~78_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[25]~58_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~77_combout ))))

	.dataa(\memory|data[25]~58_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~77_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~78_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~78 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N31
dffeas \I_cache|RAM_A_rtl_0_bypass[27] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[26]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N7
dffeas \I_cache|RAM_B_rtl_0_bypass[27] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[26]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N16
cycloneive_lcell_comb \I_cache|data_o~79 (
// Equation(s):
// \I_cache|data_o~79_combout  = (\I_cache|data_o~0_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~0_combout  & ((\I_cache|HIT_A~combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 ))) # (!\I_cache|HIT_A~combout  & 
// (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a26 ),
	.datac(\I_cache|data_o~0_combout ),
	.datad(\I_cache|HIT_A~combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~79_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~79 .lut_mask = 16'hFC0A;
defparam \I_cache|data_o~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N6
cycloneive_lcell_comb \I_cache|data_o~80 (
// Equation(s):
// \I_cache|data_o~80_combout  = (\I_cache|data_o~0_combout  & ((\I_cache|data_o~79_combout  & (\I_cache|RAM_A_rtl_0_bypass [27])) # (!\I_cache|data_o~79_combout  & ((\I_cache|RAM_B_rtl_0_bypass [27]))))) # (!\I_cache|data_o~0_combout  & 
// (((\I_cache|data_o~79_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [27]),
	.datab(\I_cache|data_o~0_combout ),
	.datac(\I_cache|RAM_B_rtl_0_bypass [27]),
	.datad(\I_cache|data_o~79_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~80_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~80 .lut_mask = 16'hBBC0;
defparam \I_cache|data_o~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N30
cycloneive_lcell_comb \I_cache|data_o~81 (
// Equation(s):
// \I_cache|data_o~81_combout  = (\I_cache|ready_in~0_combout  & (((\memory|data[26]~59_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|comb~0_combout  & ((\I_cache|data_o~80_combout ))))

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\memory|data[26]~59_combout ),
	.datad(\I_cache|data_o~80_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~81_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~81 .lut_mask = 16'hE4A0;
defparam \I_cache|data_o~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N23
dffeas \I_cache|RAM_A_rtl_0_bypass[28] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[27]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N1
dffeas \I_cache|RAM_B_rtl_0_bypass[28] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[27]~60_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb \I_cache|data_o~82 (
// Equation(s):
// \I_cache|data_o~82_combout  = (\I_cache|data_o~0_combout  & (((\I_cache|RAM_B_rtl_0_bypass [28]) # (\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~0_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27  & ((!\I_cache|HIT_A~combout ))))

	.dataa(\I_cache|data_o~0_combout ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\I_cache|RAM_B_rtl_0_bypass [28]),
	.datad(\I_cache|HIT_A~combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~82_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~82 .lut_mask = 16'hAAE4;
defparam \I_cache|data_o~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \I_cache|data_o~83 (
// Equation(s):
// \I_cache|data_o~83_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~82_combout  & ((\I_cache|RAM_A_rtl_0_bypass [28]))) # (!\I_cache|data_o~82_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 )))) # (!\I_cache|HIT_A~combout  & 
// (((\I_cache|data_o~82_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a27 ),
	.datab(\I_cache|HIT_A~combout ),
	.datac(\I_cache|RAM_A_rtl_0_bypass [28]),
	.datad(\I_cache|data_o~82_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~83_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~83 .lut_mask = 16'hF388;
defparam \I_cache|data_o~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N4
cycloneive_lcell_comb \I_cache|data_o~84 (
// Equation(s):
// \I_cache|data_o~84_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[27]~60_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~83_combout ))))

	.dataa(\memory|data[27]~60_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|data_o~83_combout ),
	.datad(\I_cache|ready_in~0_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~84_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~84 .lut_mask = 16'hAAC0;
defparam \I_cache|data_o~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y9_N3
dffeas \I_cache|RAM_A_rtl_0_bypass[29] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[28]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N11
dffeas \I_cache|RAM_B_rtl_0_bypass[29] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[28]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N20
cycloneive_lcell_comb \I_cache|data_o~85 (
// Equation(s):
// \I_cache|data_o~85_combout  = (\I_cache|data_o~0_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~0_combout  & ((\I_cache|HIT_A~combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 ))) # (!\I_cache|HIT_A~combout  & 
// (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a28 ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\I_cache|data_o~0_combout ),
	.datad(\I_cache|HIT_A~combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~85_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~85 .lut_mask = 16'hFC0A;
defparam \I_cache|data_o~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N10
cycloneive_lcell_comb \I_cache|data_o~86 (
// Equation(s):
// \I_cache|data_o~86_combout  = (\I_cache|data_o~0_combout  & ((\I_cache|data_o~85_combout  & (\I_cache|RAM_A_rtl_0_bypass [29])) # (!\I_cache|data_o~85_combout  & ((\I_cache|RAM_B_rtl_0_bypass [29]))))) # (!\I_cache|data_o~0_combout  & 
// (((\I_cache|data_o~85_combout ))))

	.dataa(\I_cache|data_o~0_combout ),
	.datab(\I_cache|RAM_A_rtl_0_bypass [29]),
	.datac(\I_cache|RAM_B_rtl_0_bypass [29]),
	.datad(\I_cache|data_o~85_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~86_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~86 .lut_mask = 16'hDDA0;
defparam \I_cache|data_o~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y9_N2
cycloneive_lcell_comb \I_cache|data_o~87 (
// Equation(s):
// \I_cache|data_o~87_combout  = (\I_cache|ready_in~0_combout  & (((\memory|data[28]~61_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|comb~0_combout  & ((\I_cache|data_o~86_combout ))))

	.dataa(\I_cache|ready_in~0_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\memory|data[28]~61_combout ),
	.datad(\I_cache|data_o~86_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~87_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~87 .lut_mask = 16'hE4A0;
defparam \I_cache|data_o~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N25
dffeas \I_cache|RAM_A_rtl_0_bypass[30] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[29]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N11
dffeas \I_cache|RAM_B_rtl_0_bypass[30] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[29]~62_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N10
cycloneive_lcell_comb \I_cache|data_o~88 (
// Equation(s):
// \I_cache|data_o~88_combout  = (\I_cache|data_o~0_combout  & (((\I_cache|RAM_B_rtl_0_bypass [30]) # (\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~0_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29  & ((!\I_cache|HIT_A~combout ))))

	.dataa(\I_cache|data_o~0_combout ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a29 ),
	.datac(\I_cache|RAM_B_rtl_0_bypass [30]),
	.datad(\I_cache|HIT_A~combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~88_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~88 .lut_mask = 16'hAAE4;
defparam \I_cache|data_o~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N24
cycloneive_lcell_comb \I_cache|data_o~89 (
// Equation(s):
// \I_cache|data_o~89_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~88_combout  & ((\I_cache|RAM_A_rtl_0_bypass [30]))) # (!\I_cache|data_o~88_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 )))) # (!\I_cache|HIT_A~combout  & 
// (((\I_cache|data_o~88_combout ))))

	.dataa(\I_cache|HIT_A~combout ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a29 ),
	.datac(\I_cache|RAM_A_rtl_0_bypass [30]),
	.datad(\I_cache|data_o~88_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~89_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~89 .lut_mask = 16'hF588;
defparam \I_cache|data_o~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N30
cycloneive_lcell_comb \I_cache|data_o~90 (
// Equation(s):
// \I_cache|data_o~90_combout  = (\I_cache|ready_in~0_combout  & (((\memory|data[29]~62_combout )))) # (!\I_cache|ready_in~0_combout  & (\I_cache|comb~0_combout  & ((\I_cache|data_o~89_combout ))))

	.dataa(\I_cache|comb~0_combout ),
	.datab(\memory|data[29]~62_combout ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\I_cache|data_o~89_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~90_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~90 .lut_mask = 16'hCAC0;
defparam \I_cache|data_o~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N12
cycloneive_lcell_comb \I_cache|RAM_A_rtl_0_bypass[31]~feeder (
// Equation(s):
// \I_cache|RAM_A_rtl_0_bypass[31]~feeder_combout  = \memory|data[30]~63_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\memory|data[30]~63_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\I_cache|RAM_A_rtl_0_bypass[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[31]~feeder .lut_mask = 16'hF0F0;
defparam \I_cache|RAM_A_rtl_0_bypass[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y11_N13
dffeas \I_cache|RAM_A_rtl_0_bypass[31] (
	.clk(\clk~clkctrl_outclk ),
	.d(\I_cache|RAM_A_rtl_0_bypass[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N25
dffeas \I_cache|RAM_B_rtl_0_bypass[31] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[30]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N2
cycloneive_lcell_comb \I_cache|data_o~91 (
// Equation(s):
// \I_cache|data_o~91_combout  = (\I_cache|data_o~0_combout  & (((\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~0_combout  & ((\I_cache|HIT_A~combout  & ((\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 ))) # (!\I_cache|HIT_A~combout  & 
// (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 ))))

	.dataa(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\I_cache|data_o~0_combout ),
	.datac(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\I_cache|HIT_A~combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~91_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~91 .lut_mask = 16'hFC22;
defparam \I_cache|data_o~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N24
cycloneive_lcell_comb \I_cache|data_o~92 (
// Equation(s):
// \I_cache|data_o~92_combout  = (\I_cache|data_o~0_combout  & ((\I_cache|data_o~91_combout  & (\I_cache|RAM_A_rtl_0_bypass [31])) # (!\I_cache|data_o~91_combout  & ((\I_cache|RAM_B_rtl_0_bypass [31]))))) # (!\I_cache|data_o~0_combout  & 
// (((\I_cache|data_o~91_combout ))))

	.dataa(\I_cache|RAM_A_rtl_0_bypass [31]),
	.datab(\I_cache|data_o~0_combout ),
	.datac(\I_cache|RAM_B_rtl_0_bypass [31]),
	.datad(\I_cache|data_o~91_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~92_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~92 .lut_mask = 16'hBBC0;
defparam \I_cache|data_o~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y11_N6
cycloneive_lcell_comb \I_cache|data_o~93 (
// Equation(s):
// \I_cache|data_o~93_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[30]~63_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~92_combout ))))

	.dataa(\memory|data[30]~63_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\I_cache|data_o~92_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~93_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~93 .lut_mask = 16'hACA0;
defparam \I_cache|data_o~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y12_N29
dffeas \I_cache|RAM_A_rtl_0_bypass[32] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[31]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_A_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_A_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \I_cache|RAM_A_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N3
dffeas \I_cache|RAM_B_rtl_0_bypass[32] (
	.clk(\clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\memory|data[31]~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\I_cache|RAM_B_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \I_cache|RAM_B_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \I_cache|RAM_B_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N2
cycloneive_lcell_comb \I_cache|data_o~94 (
// Equation(s):
// \I_cache|data_o~94_combout  = (\I_cache|data_o~0_combout  & (((\I_cache|RAM_B_rtl_0_bypass [32]) # (\I_cache|HIT_A~combout )))) # (!\I_cache|data_o~0_combout  & (\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31  & ((!\I_cache|HIT_A~combout ))))

	.dataa(\I_cache|data_o~0_combout ),
	.datab(\I_cache|RAM_B_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\I_cache|RAM_B_rtl_0_bypass [32]),
	.datad(\I_cache|HIT_A~combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~94_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~94 .lut_mask = 16'hAAE4;
defparam \I_cache|data_o~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N28
cycloneive_lcell_comb \I_cache|data_o~95 (
// Equation(s):
// \I_cache|data_o~95_combout  = (\I_cache|HIT_A~combout  & ((\I_cache|data_o~94_combout  & ((\I_cache|RAM_A_rtl_0_bypass [32]))) # (!\I_cache|data_o~94_combout  & (\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 )))) # (!\I_cache|HIT_A~combout  & 
// (((\I_cache|data_o~94_combout ))))

	.dataa(\I_cache|HIT_A~combout ),
	.datab(\I_cache|RAM_A_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\I_cache|RAM_A_rtl_0_bypass [32]),
	.datad(\I_cache|data_o~94_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~95_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~95 .lut_mask = 16'hF588;
defparam \I_cache|data_o~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y12_N30
cycloneive_lcell_comb \I_cache|data_o~96 (
// Equation(s):
// \I_cache|data_o~96_combout  = (\I_cache|ready_in~0_combout  & (\memory|data[31]~64_combout )) # (!\I_cache|ready_in~0_combout  & (((\I_cache|comb~0_combout  & \I_cache|data_o~95_combout ))))

	.dataa(\memory|data[31]~64_combout ),
	.datab(\I_cache|comb~0_combout ),
	.datac(\I_cache|ready_in~0_combout ),
	.datad(\I_cache|data_o~95_combout ),
	.cin(gnd),
	.combout(\I_cache|data_o~96_combout ),
	.cout());
// synopsys translate_off
defparam \I_cache|data_o~96 .lut_mask = 16'hACA0;
defparam \I_cache|data_o~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y8_N6
cycloneive_io_ibuf \CPU_stall_in~input1 (
	.i(CPU_stall_in),
	.ibar(gnd),
	.o(\CPU_stall_in~input2 ));
// synopsys translate_off
defparam \CPU_stall_in~input1 .bus_hold = "false";
defparam \CPU_stall_in~input1 .simulate_z_as = "z";
// synopsys translate_on

assign BUS_addr_o[0] = \BUS_addr_o[0]~output_o ;

assign BUS_addr_o[1] = \BUS_addr_o[1]~output_o ;

assign BUS_addr_o[2] = \BUS_addr_o[2]~output_o ;

assign BUS_addr_o[3] = \BUS_addr_o[3]~output_o ;

assign BUS_addr_o[4] = \BUS_addr_o[4]~output_o ;

assign BUS_addr_o[5] = \BUS_addr_o[5]~output_o ;

assign BUS_addr_o[6] = \BUS_addr_o[6]~output_o ;

assign BUS_addr_o[7] = \BUS_addr_o[7]~output_o ;

assign BUS_addr_o[8] = \BUS_addr_o[8]~output_o ;

assign BUS_addr_o[9] = \BUS_addr_o[9]~output_o ;

assign BUS_addr_o[10] = \BUS_addr_o[10]~output_o ;

assign BUS_addr_o[11] = \BUS_addr_o[11]~output_o ;

assign BUS_addr_o[12] = \BUS_addr_o[12]~output_o ;

assign BUS_addr_o[13] = \BUS_addr_o[13]~output_o ;

assign BUS_addr_o[14] = \BUS_addr_o[14]~output_o ;

assign BUS_addr_o[15] = \BUS_addr_o[15]~output_o ;

assign BUS_addr_o[16] = \BUS_addr_o[16]~output_o ;

assign BUS_addr_o[17] = \BUS_addr_o[17]~output_o ;

assign BUS_addr_o[18] = \BUS_addr_o[18]~output_o ;

assign BUS_addr_o[19] = \BUS_addr_o[19]~output_o ;

assign BUS_addr_o[20] = \BUS_addr_o[20]~output_o ;

assign BUS_addr_o[21] = \BUS_addr_o[21]~output_o ;

assign BUS_addr_o[22] = \BUS_addr_o[22]~output_o ;

assign BUS_addr_o[23] = \BUS_addr_o[23]~output_o ;

assign BUS_addr_o[24] = \BUS_addr_o[24]~output_o ;

assign BUS_addr_o[25] = \BUS_addr_o[25]~output_o ;

assign BUS_addr_o[26] = \BUS_addr_o[26]~output_o ;

assign BUS_addr_o[27] = \BUS_addr_o[27]~output_o ;

assign BUS_addr_o[28] = \BUS_addr_o[28]~output_o ;

assign BUS_addr_o[29] = \BUS_addr_o[29]~output_o ;

assign BUS_addr_o[30] = \BUS_addr_o[30]~output_o ;

assign BUS_addr_o[31] = \BUS_addr_o[31]~output_o ;

assign BUS_data_o[0] = \BUS_data_o[0]~output_o ;

assign BUS_data_o[1] = \BUS_data_o[1]~output_o ;

assign BUS_data_o[2] = \BUS_data_o[2]~output_o ;

assign BUS_data_o[3] = \BUS_data_o[3]~output_o ;

assign BUS_data_o[4] = \BUS_data_o[4]~output_o ;

assign BUS_data_o[5] = \BUS_data_o[5]~output_o ;

assign BUS_data_o[6] = \BUS_data_o[6]~output_o ;

assign BUS_data_o[7] = \BUS_data_o[7]~output_o ;

assign BUS_data_o[8] = \BUS_data_o[8]~output_o ;

assign BUS_data_o[9] = \BUS_data_o[9]~output_o ;

assign BUS_data_o[10] = \BUS_data_o[10]~output_o ;

assign BUS_data_o[11] = \BUS_data_o[11]~output_o ;

assign BUS_data_o[12] = \BUS_data_o[12]~output_o ;

assign BUS_data_o[13] = \BUS_data_o[13]~output_o ;

assign BUS_data_o[14] = \BUS_data_o[14]~output_o ;

assign BUS_data_o[15] = \BUS_data_o[15]~output_o ;

assign BUS_data_o[16] = \BUS_data_o[16]~output_o ;

assign BUS_data_o[17] = \BUS_data_o[17]~output_o ;

assign BUS_data_o[18] = \BUS_data_o[18]~output_o ;

assign BUS_data_o[19] = \BUS_data_o[19]~output_o ;

assign BUS_data_o[20] = \BUS_data_o[20]~output_o ;

assign BUS_data_o[21] = \BUS_data_o[21]~output_o ;

assign BUS_data_o[22] = \BUS_data_o[22]~output_o ;

assign BUS_data_o[23] = \BUS_data_o[23]~output_o ;

assign BUS_data_o[24] = \BUS_data_o[24]~output_o ;

assign BUS_data_o[25] = \BUS_data_o[25]~output_o ;

assign BUS_data_o[26] = \BUS_data_o[26]~output_o ;

assign BUS_data_o[27] = \BUS_data_o[27]~output_o ;

assign BUS_data_o[28] = \BUS_data_o[28]~output_o ;

assign BUS_data_o[29] = \BUS_data_o[29]~output_o ;

assign BUS_data_o[30] = \BUS_data_o[30]~output_o ;

assign BUS_data_o[31] = \BUS_data_o[31]~output_o ;

assign BUS_req_o = \BUS_req_o~output0_o ;

assign BUS_ready_o = \BUS_ready_o~output_o ;

assign BUS_RW_o = \BUS_RW_o~output_o ;

assign DMA_o[0] = \DMA_o[0]~output0_o ;

assign DMA_o[1] = \DMA_o[1]~output0_o ;

assign DMA_o[2] = \DMA_o[2]~output0_o ;

assign DMA_o[3] = \DMA_o[3]~output0_o ;

assign DMA_o[4] = \DMA_o[4]~output0_o ;

assign DMA_o[5] = \DMA_o[5]~output0_o ;

assign DMA_o[6] = \DMA_o[6]~output0_o ;

assign DMA_o[7] = \DMA_o[7]~output0_o ;

assign grant_o[0] = \grant_o[0]~output0_o ;

assign grant_o[1] = \grant_o[1]~output0_o ;

assign grant_o[2] = \grant_o[2]~output0_o ;

assign grant_o[3] = \grant_o[3]~output0_o ;

assign grant_o[4] = \grant_o[4]~output0_o ;

assign grant_o[5] = \grant_o[5]~output0_o ;

assign grant_o[6] = \grant_o[6]~output0_o ;

assign grant_o[7] = \grant_o[7]~output0_o ;

assign CPU_stall_o = \CPU_stall_o~output0_o ;

assign CPU_addr_o[0] = \CPU_addr_o[0]~output0_o ;

assign CPU_addr_o[1] = \CPU_addr_o[1]~output0_o ;

assign CPU_addr_o[2] = \CPU_addr_o[2]~output0_o ;

assign CPU_addr_o[3] = \CPU_addr_o[3]~output0_o ;

assign CPU_addr_o[4] = \CPU_addr_o[4]~output0_o ;

assign CPU_addr_o[5] = \CPU_addr_o[5]~output0_o ;

assign CPU_addr_o[6] = \CPU_addr_o[6]~output0_o ;

assign CPU_addr_o[7] = \CPU_addr_o[7]~output0_o ;

assign CPU_addr_o[8] = \CPU_addr_o[8]~output0_o ;

assign CPU_addr_o[9] = \CPU_addr_o[9]~output0_o ;

assign CPU_addr_o[10] = \CPU_addr_o[10]~output0_o ;

assign CPU_addr_o[11] = \CPU_addr_o[11]~output0_o ;

assign CPU_addr_o[12] = \CPU_addr_o[12]~output0_o ;

assign CPU_addr_o[13] = \CPU_addr_o[13]~output0_o ;

assign CPU_addr_o[14] = \CPU_addr_o[14]~output0_o ;

assign CPU_addr_o[15] = \CPU_addr_o[15]~output0_o ;

assign CPU_addr_o[16] = \CPU_addr_o[16]~output0_o ;

assign CPU_addr_o[17] = \CPU_addr_o[17]~output0_o ;

assign CPU_addr_o[18] = \CPU_addr_o[18]~output0_o ;

assign CPU_addr_o[19] = \CPU_addr_o[19]~output0_o ;

assign CPU_addr_o[20] = \CPU_addr_o[20]~output0_o ;

assign CPU_addr_o[21] = \CPU_addr_o[21]~output0_o ;

assign CPU_addr_o[22] = \CPU_addr_o[22]~output0_o ;

assign CPU_addr_o[23] = \CPU_addr_o[23]~output0_o ;

assign CPU_addr_o[24] = \CPU_addr_o[24]~output0_o ;

assign CPU_addr_o[25] = \CPU_addr_o[25]~output0_o ;

assign CPU_addr_o[26] = \CPU_addr_o[26]~output0_o ;

assign CPU_addr_o[27] = \CPU_addr_o[27]~output0_o ;

assign CPU_addr_o[28] = \CPU_addr_o[28]~output0_o ;

assign CPU_addr_o[29] = \CPU_addr_o[29]~output0_o ;

assign CPU_addr_o[30] = \CPU_addr_o[30]~output0_o ;

assign CPU_addr_o[31] = \CPU_addr_o[31]~output0_o ;

assign CPU_data_o[0] = \CPU_data_o[0]~output0_o ;

assign CPU_data_o[1] = \CPU_data_o[1]~output0_o ;

assign CPU_data_o[2] = \CPU_data_o[2]~output0_o ;

assign CPU_data_o[3] = \CPU_data_o[3]~output0_o ;

assign CPU_data_o[4] = \CPU_data_o[4]~output0_o ;

assign CPU_data_o[5] = \CPU_data_o[5]~output0_o ;

assign CPU_data_o[6] = \CPU_data_o[6]~output0_o ;

assign CPU_data_o[7] = \CPU_data_o[7]~output0_o ;

assign CPU_data_o[8] = \CPU_data_o[8]~output0_o ;

assign CPU_data_o[9] = \CPU_data_o[9]~output0_o ;

assign CPU_data_o[10] = \CPU_data_o[10]~output0_o ;

assign CPU_data_o[11] = \CPU_data_o[11]~output0_o ;

assign CPU_data_o[12] = \CPU_data_o[12]~output0_o ;

assign CPU_data_o[13] = \CPU_data_o[13]~output0_o ;

assign CPU_data_o[14] = \CPU_data_o[14]~output0_o ;

assign CPU_data_o[15] = \CPU_data_o[15]~output0_o ;

assign CPU_data_o[16] = \CPU_data_o[16]~output0_o ;

assign CPU_data_o[17] = \CPU_data_o[17]~output0_o ;

assign CPU_data_o[18] = \CPU_data_o[18]~output0_o ;

assign CPU_data_o[19] = \CPU_data_o[19]~output0_o ;

assign CPU_data_o[20] = \CPU_data_o[20]~output0_o ;

assign CPU_data_o[21] = \CPU_data_o[21]~output0_o ;

assign CPU_data_o[22] = \CPU_data_o[22]~output0_o ;

assign CPU_data_o[23] = \CPU_data_o[23]~output0_o ;

assign CPU_data_o[24] = \CPU_data_o[24]~output0_o ;

assign CPU_data_o[25] = \CPU_data_o[25]~output0_o ;

assign CPU_data_o[26] = \CPU_data_o[26]~output0_o ;

assign CPU_data_o[27] = \CPU_data_o[27]~output0_o ;

assign CPU_data_o[28] = \CPU_data_o[28]~output0_o ;

assign CPU_data_o[29] = \CPU_data_o[29]~output0_o ;

assign CPU_data_o[30] = \CPU_data_o[30]~output0_o ;

assign CPU_data_o[31] = \CPU_data_o[31]~output0_o ;

assign CPU_ready_o = \CPU_ready_o~output0_o ;

assign next_pc_o[0] = \next_pc_o[0]~output0_o ;

assign next_pc_o[1] = \next_pc_o[1]~output0_o ;

assign next_pc_o[2] = \next_pc_o[2]~output0_o ;

assign next_pc_o[3] = \next_pc_o[3]~output0_o ;

assign next_pc_o[4] = \next_pc_o[4]~output0_o ;

assign next_pc_o[5] = \next_pc_o[5]~output0_o ;

assign next_pc_o[6] = \next_pc_o[6]~output0_o ;

assign next_pc_o[7] = \next_pc_o[7]~output0_o ;

assign next_pc_o[8] = \next_pc_o[8]~output0_o ;

assign next_pc_o[9] = \next_pc_o[9]~output0_o ;

assign next_pc_o[10] = \next_pc_o[10]~output0_o ;

assign next_pc_o[11] = \next_pc_o[11]~output0_o ;

assign next_pc_o[12] = \next_pc_o[12]~output0_o ;

assign next_pc_o[13] = \next_pc_o[13]~output0_o ;

assign next_pc_o[14] = \next_pc_o[14]~output0_o ;

assign next_pc_o[15] = \next_pc_o[15]~output0_o ;

assign next_pc_o[16] = \next_pc_o[16]~output0_o ;

assign next_pc_o[17] = \next_pc_o[17]~output0_o ;

assign next_pc_o[18] = \next_pc_o[18]~output0_o ;

assign next_pc_o[19] = \next_pc_o[19]~output0_o ;

assign next_pc_o[20] = \next_pc_o[20]~output0_o ;

assign next_pc_o[21] = \next_pc_o[21]~output0_o ;

assign next_pc_o[22] = \next_pc_o[22]~output0_o ;

assign next_pc_o[23] = \next_pc_o[23]~output0_o ;

assign next_pc_o[24] = \next_pc_o[24]~output0_o ;

assign next_pc_o[25] = \next_pc_o[25]~output0_o ;

assign next_pc_o[26] = \next_pc_o[26]~output0_o ;

assign next_pc_o[27] = \next_pc_o[27]~output0_o ;

assign next_pc_o[28] = \next_pc_o[28]~output0_o ;

assign next_pc_o[29] = \next_pc_o[29]~output0_o ;

assign next_pc_o[30] = \next_pc_o[30]~output0_o ;

assign next_pc_o[31] = \next_pc_o[31]~output0_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
