#Build: Fabric Compiler 2020.2-Lite, Build 59895, Jul 24 10:52 2020
#Install: D:\pango\PDS_2020.2-Lite\bin
#Application name: pds_shell
#OS: Windows 10 10.0.22000
#Hostname: LAPTOP-3DR578RQ
Generated by Fabric Compiler (version 2020.2-Lite build 59895) at Mon Jul 17 01:09:31 2023
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
C: STA-3011: Clock pin 'next_state_a[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_a[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[0]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'next_state_b[1]/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
C: STA-3011: Clock pin 'pwm_ab_cp/opit_0/G' (gopLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'l1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'l4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_a_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'nr_b_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm4' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_ab' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rgb_p' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'trig' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_a' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_b' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'echo_en_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'en_ab' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p2' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'p3' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.2-Lite <build 59895>)
| Date         : Mon Jul 17 01:09:35 2023
| Design       : smart_car
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred         1000.000     {0 500}        Declared               162           0  {sys_clk}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               sys_clk_Inferred                        
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred             1.000 MHz     297.265 MHz       1000.000          3.364        996.636
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           996.636       0.000              0            435
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.305       0.000              0            435
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           994.471       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.532       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.291       0.000              0            162
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           997.272       0.000              0            435
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             0.293       0.000              0            435
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred           995.530       0.000              0              1
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred       sys_clk_Inferred             1.399       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk_Inferred                                  499.609       0.000              0            162
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_t[19]/opit_0_inv_L5Q/CLK
Endpoint    : counter_t[14]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.760
  Launch Clock Delay      :  4.406
  Clock Pessimism Removal :  0.601

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.842       4.406         ntclkbufg_0      
 CLMS_38_273/CLK                                                           r       counter_t[19]/opit_0_inv_L5Q/CLK

 CLMS_38_273/Q0                    tco                   0.261       4.667 r       counter_t[19]/opit_0_inv_L5Q/Q
                                   net (fanout=6)        0.594       5.261         counter_t[19]    
 CLMA_42_264/Y2                    td                    0.384       5.645 r       N122_mux20_3/gateop_perm/Z
                                   net (fanout=1)        0.261       5.906         _N1582           
 CLMA_42_264/Y0                    td                    0.164       6.070 r       N122_mux20_5/gateop_perm/Z
                                   net (fanout=2)        0.587       6.657         _N1584           
 CLMS_38_261/Y0                    td                    0.164       6.821 r       N122_mux20_6/gateop/Z
                                   net (fanout=20)       0.615       7.436         _N795            
 CLMA_42_264/D1                                                            r       counter_t[14]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.436         Logic Levels: 3  
                                                                                   Logic: 0.973ns(32.112%), Route: 2.057ns(67.888%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N2              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.568    1003.760         ntclkbufg_0      
 CLMA_42_264/CLK                                                           r       counter_t[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.601    1004.361                          
 clock uncertainty                                      -0.050    1004.311                          

 Setup time                                             -0.239    1004.072                          

 Data required time                                               1004.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.072                          
 Data arrival time                                                  -7.436                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.636                          
====================================================================================================

====================================================================================================

Startpoint  : counter_t[19]/opit_0_inv_L5Q/CLK
Endpoint    : counter_t[3]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.770
  Launch Clock Delay      :  4.406
  Clock Pessimism Removal :  0.601

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.842       4.406         ntclkbufg_0      
 CLMS_38_273/CLK                                                           r       counter_t[19]/opit_0_inv_L5Q/CLK

 CLMS_38_273/Q0                    tco                   0.261       4.667 r       counter_t[19]/opit_0_inv_L5Q/Q
                                   net (fanout=6)        0.594       5.261         counter_t[19]    
 CLMA_42_264/Y2                    td                    0.384       5.645 r       N122_mux20_3/gateop_perm/Z
                                   net (fanout=1)        0.261       5.906         _N1582           
 CLMA_42_264/Y0                    td                    0.164       6.070 r       N122_mux20_5/gateop_perm/Z
                                   net (fanout=2)        0.587       6.657         _N1584           
 CLMS_38_261/Y0                    td                    0.164       6.821 r       N122_mux20_6/gateop/Z
                                   net (fanout=20)       0.602       7.423         _N795            
 CLMA_42_256/C1                                                            r       counter_t[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.423         Logic Levels: 3  
                                                                                   Logic: 0.973ns(32.251%), Route: 2.044ns(67.749%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N2              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.578    1003.770         ntclkbufg_0      
 CLMA_42_256/CLK                                                           r       counter_t[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.601    1004.371                          
 clock uncertainty                                      -0.050    1004.321                          

 Setup time                                             -0.251    1004.070                          

 Data required time                                               1004.070                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.070                          
 Data arrival time                                                  -7.423                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.647                          
====================================================================================================

====================================================================================================

Startpoint  : counter_t[19]/opit_0_inv_L5Q/CLK
Endpoint    : counter_t[2]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.770
  Launch Clock Delay      :  4.406
  Clock Pessimism Removal :  0.601

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.842       4.406         ntclkbufg_0      
 CLMS_38_273/CLK                                                           r       counter_t[19]/opit_0_inv_L5Q/CLK

 CLMS_38_273/Q0                    tco                   0.261       4.667 r       counter_t[19]/opit_0_inv_L5Q/Q
                                   net (fanout=6)        0.594       5.261         counter_t[19]    
 CLMA_42_264/Y2                    td                    0.384       5.645 r       N122_mux20_3/gateop_perm/Z
                                   net (fanout=1)        0.261       5.906         _N1582           
 CLMA_42_264/Y0                    td                    0.164       6.070 r       N122_mux20_5/gateop_perm/Z
                                   net (fanout=2)        0.587       6.657         _N1584           
 CLMS_38_261/Y0                    td                    0.164       6.821 r       N122_mux20_6/gateop/Z
                                   net (fanout=20)       0.602       7.423         _N795            
 CLMA_42_256/D1                                                            r       counter_t[2]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   7.423         Logic Levels: 3  
                                                                                   Logic: 0.973ns(32.251%), Route: 2.044ns(67.749%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N2              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.578    1003.770         ntclkbufg_0      
 CLMA_42_256/CLK                                                           r       counter_t[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.601    1004.371                          
 clock uncertainty                                      -0.050    1004.321                          

 Setup time                                             -0.239    1004.082                          

 Data required time                                               1004.082                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.082                          
 Data arrival time                                                  -7.423                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.659                          
====================================================================================================

====================================================================================================

Startpoint  : curr_state_b[0]/opit_0_inv/CLK
Endpoint    : counter_e_b[3]/opit_0_inv_L5Q/L0
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.436
  Launch Clock Delay      :  3.762
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.570       3.762         ntclkbufg_0      
 CLMA_38_240/CLK                                                           r       curr_state_b[0]/opit_0_inv/CLK

 CLMA_38_240/Q0                    tco                   0.223       3.985 f       curr_state_b[0]/opit_0_inv/Q
                                   net (fanout=27)       0.259       4.244         curr_state_b[0]  
 CLMS_38_249/D0                                                            f       counter_e_b[3]/opit_0_inv_L5Q/L0

 Data arrival time                                                   4.244         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.872       4.436         ntclkbufg_0      
 CLMS_38_249/CLK                                                           r       counter_e_b[3]/opit_0_inv_L5Q/CLK
 clock pessimism                                        -0.372       4.064                          
 clock uncertainty                                       0.000       4.064                          

 Hold time                                              -0.125       3.939                          

 Data required time                                                  3.939                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.939                          
 Data arrival time                                                  -4.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.305                          
====================================================================================================

====================================================================================================

Startpoint  : curr_state_b[0]/opit_0_inv/CLK
Endpoint    : counter_e_b[1]/opit_0_inv_L5Q_perm/L0
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.436
  Launch Clock Delay      :  3.762
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.570       3.762         ntclkbufg_0      
 CLMA_38_240/CLK                                                           r       curr_state_b[0]/opit_0_inv/CLK

 CLMA_38_240/Q0                    tco                   0.223       3.985 f       curr_state_b[0]/opit_0_inv/Q
                                   net (fanout=27)       0.259       4.244         curr_state_b[0]  
 CLMS_38_249/B0                                                            f       counter_e_b[1]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   4.244         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.872       4.436         ntclkbufg_0      
 CLMS_38_249/CLK                                                           r       counter_e_b[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.372       4.064                          
 clock uncertainty                                       0.000       4.064                          

 Hold time                                              -0.127       3.937                          

 Data required time                                                  3.937                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.937                          
 Data arrival time                                                  -4.244                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.307                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[8]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.408
  Launch Clock Delay      :  3.758
  Clock Pessimism Removal :  -0.617

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.566       3.758         ntclkbufg_0      
 CLMA_30_233/CLK                                                           r       counter_e_b[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_233/Q1                    tco                   0.224       3.982 r       counter_e_b[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.139       4.121         counter_e_b[8]   
 CLMA_30_232/M3                                                            r       dis_reg_b[8]/opit_0_inv/D

 Data arrival time                                                   4.121         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.708%), Route: 0.139ns(38.292%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.844       4.408         ntclkbufg_0      
 CLMA_30_232/CLK                                                           r       dis_reg_b[8]/opit_0_inv/CLK
 clock pessimism                                        -0.617       3.791                          
 clock uncertainty                                       0.000       3.791                          

 Hold time                                              -0.012       3.779                          

 Data required time                                                  3.779                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.779                          
 Data arrival time                                                  -4.121                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.741
  Launch Clock Delay      :  4.361
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.797       4.361         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_192/Q0                    tco                   0.261       4.622 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.452       5.074         counter_p[3]     
 CLMA_58_188/Y1                    td                    0.382       5.456 r       N67_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.594       6.050         _N817            
 CLMS_54_181/Y0                    td                    0.387       6.437 r       N117_mux8/gateop_perm/Z
                                   net (fanout=1)        0.600       7.037         _N784            
 CLMS_54_181/Y1                    td                    0.382       7.419 r       N117_mux12/gateop_perm/Z
                                   net (fanout=1)        0.627       8.046         _N860            
 CLMS_66_177/Y0                    td                    0.282       8.328 r       N117_mux18_2/gateop_perm/Z
                                   net (fanout=2)        0.446       8.774         _N1552           
 CLMA_70_168/Y0                    td                    0.164       8.938 r       N373/gateop_perm/Z
                                   net (fanout=2)        0.603       9.541         N373             
 CLMA_82_165/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   9.541         Logic Levels: 5  
                                                                                   Logic: 1.858ns(35.869%), Route: 3.322ns(64.131%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056    1001.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N2              
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.549    1003.741         ntclkbufg_0      
 CLMA_82_165/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.598    1004.339                          
 clock uncertainty                                      -0.050    1004.289                          

 Recovery time                                          -0.277    1004.012                          

 Data required time                                               1004.012                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.012                          
 Data arrival time                                                  -9.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.471                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[15]/opit_0_inv_L5Q/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.071  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.391
  Launch Clock Delay      :  3.722
  Clock Pessimism Removal :  -0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.935       1.028 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.056       1.084 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.530       3.722         ntclkbufg_0      
 CLMA_66_196/CLK                                                           r       counter_p[15]/opit_0_inv_L5Q/CLK

 CLMA_66_196/Q1                    tco                   0.223       3.945 f       counter_p[15]/opit_0_inv_L5Q/Q
                                   net (fanout=8)        0.233       4.178         counter_p[15]    
 CLMS_66_177/Y0                    td                    0.152       4.330 f       N117_mux18_2/gateop_perm/Z
                                   net (fanout=2)        0.217       4.547         _N1552           
 CLMA_70_168/Y0                    td                    0.152       4.699 f       N373/gateop_perm/Z
                                   net (fanout=2)        0.415       5.114         N373             
 CLMA_82_165/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   5.114         Logic Levels: 2  
                                                                                   Logic: 0.527ns(37.859%), Route: 0.865ns(62.141%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.827       4.391         ntclkbufg_0      
 CLMA_82_165/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.598       3.793                          
 clock uncertainty                                       0.000       3.793                          

 Removal time                                           -0.211       3.582                          

 Data required time                                                  3.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.582                          
 Data arrival time                                                  -5.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.532                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.799       4.363         ntclkbufg_0      
 CLMA_54_196/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_196/Q0                    tco                   0.261       4.624 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.611       5.235         counter_p[7]     
 CLMS_54_181/Y3                    td                    0.377       5.612 r       N78_mux4/gateop_perm/Z
                                   net (fanout=2)        0.573       6.185         _N823            
 CLMA_58_173/Y0                    td                    0.383       6.568 r       N101_mux10/gateop_perm/Z
                                   net (fanout=1)        0.652       7.220         _N925            
 CLMA_66_172/Y3                    td                    0.377       7.597 r       N101_mux16/gateop_perm/Z
                                   net (fanout=1)        0.261       7.858         _N857            
 CLMS_66_173/Y0                    td                    0.351       8.209 f       N111_6/gateop_perm/Z
                                   net (fanout=1)        2.726      10.935         _N1009           
 IOL_7_349/DO                      td                    0.122      11.057 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.057         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.788      13.845 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      13.937         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  13.937         Logic Levels: 6  
                                                                                   Logic: 4.659ns(48.663%), Route: 4.915ns(51.337%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.797       4.361         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_192/Q0                    tco                   0.261       4.622 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.422       5.044         counter_p[3]     
 CLMS_54_189/Y2                    td                    0.384       5.428 r       N85_mux6_2/gateop_perm/Z
                                   net (fanout=1)        0.417       5.845         _N1495           
 CLMA_58_192/Y2                    td                    0.389       6.234 r       N85_mux8/gateop_perm/Z
                                   net (fanout=1)        0.261       6.495         _N773            
 CLMA_58_192/Y3                    td                    0.169       6.664 r       N85_mux12/gateop_perm/Z
                                   net (fanout=1)        0.618       7.282         _N919            
 CLMS_66_181/Y1                    td                    0.169       7.451 r       N98_muxf6_perm/Y1
                                   net (fanout=1)        0.425       7.876         _N851            
 CLMA_66_172/Y2                    td                    0.348       8.224 f       N90/gateop_perm/Z
                                   net (fanout=1)        2.700      10.924         nt_pwm2          
 IOL_7_322/DO                      td                    0.122      11.046 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000      11.046         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.788      13.834 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      13.931         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  13.931         Logic Levels: 7  
                                                                                   Logic: 4.630ns(48.380%), Route: 4.940ns(51.620%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[10]/opit_0_inv_L5Q/CLK
Endpoint    : pwm1 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    1.100       1.193 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.067       1.260 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.813       4.377         ntclkbufg_0      
 CLMA_66_200/CLK                                                           r       counter_p[10]/opit_0_inv_L5Q/CLK

 CLMA_66_200/Q3                    tco                   0.261       4.638 r       counter_p[10]/opit_0_inv_L5Q/Q
                                   net (fanout=7)        0.828       5.466         counter_p[10]    
 CLMS_54_181/Y2                    td                    0.389       5.855 r       N117_mux7_2/gateop_perm/Z
                                   net (fanout=1)        0.575       6.430         _N1296           
 CLMA_58_169/Y0                    td                    0.387       6.817 r       N78_mux11/gateop_perm/Z
                                   net (fanout=1)        0.615       7.432         _N916            
 CLMA_66_172/Y6AB                  td                    0.171       7.603 f       N80_muxf6_perm/Z 
                                   net (fanout=1)        2.939      10.542         nt_pwm1          
 IOL_151_14/DO                     td                    0.122      10.664 f       pwm1_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.664         pwm1_obuf/ntO    
 IOBD_152_14/PAD                   td                    2.788      13.452 f       pwm1_obuf/opit_0/O
                                   net (fanout=1)        0.047      13.499         pwm1             
 R13                                                                       f       pwm1 (port)      

 Data arrival time                                                  13.499         Logic Levels: 5  
                                                                                   Logic: 4.118ns(45.144%), Route: 5.004ns(54.856%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.935       0.971 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.971         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.094       1.065 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        1.065       2.130         nt_echo_b        
 CLMA_30_249/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   2.130         Logic Levels: 2  
                                                                                   Logic: 1.029ns(48.310%), Route: 1.101ns(51.690%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.935       0.990 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.990         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.094       1.084 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        1.136       2.220         nt_echo_a        
 CLMA_42_233/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   2.220         Logic Levels: 2  
                                                                                   Logic: 1.029ns(46.351%), Route: 1.191ns(53.649%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : echo_b2/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.824       1.866 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.866         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.094       1.960 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=78)       0.538       2.498         nt_sys_rst_n     
 CLMA_30_249/RS                                                            r       echo_b2/opit_0_inv/RS

 Data arrival time                                                   2.498         Logic Levels: 2  
                                                                                   Logic: 1.918ns(76.781%), Route: 0.580ns(23.219%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : counter_t[19]/opit_0_inv_L5Q/CLK
Endpoint    : counter_t[3]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.126
  Launch Clock Delay      :  3.570
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.503       3.570         ntclkbufg_0      
 CLMS_38_273/CLK                                                           r       counter_t[19]/opit_0_inv_L5Q/CLK

 CLMS_38_273/Q0                    tco                   0.209       3.779 r       counter_t[19]/opit_0_inv_L5Q/Q
                                   net (fanout=6)        0.487       4.266         counter_t[19]    
 CLMA_42_264/Y2                    td                    0.308       4.574 r       N122_mux20_3/gateop_perm/Z
                                   net (fanout=1)        0.240       4.814         _N1582           
 CLMA_42_264/Y0                    td                    0.131       4.945 r       N122_mux20_5/gateop_perm/Z
                                   net (fanout=2)        0.484       5.429         _N1584           
 CLMS_38_261/Y0                    td                    0.131       5.560 r       N122_mux20_6/gateop/Z
                                   net (fanout=20)       0.493       6.053         _N795            
 CLMA_42_256/C1                                                            r       counter_t[3]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.053         Logic Levels: 3  
                                                                                   Logic: 0.779ns(31.373%), Route: 1.704ns(68.627%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N2              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.317    1003.126         ntclkbufg_0      
 CLMA_42_256/CLK                                                           r       counter_t[3]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.399    1003.525                          
 clock uncertainty                                      -0.050    1003.475                          

 Setup time                                             -0.150    1003.325                          

 Data required time                                               1003.325                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.325                          
 Data arrival time                                                  -6.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.272                          
====================================================================================================

====================================================================================================

Startpoint  : counter_t[19]/opit_0_inv_L5Q/CLK
Endpoint    : counter_t[2]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.045  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.126
  Launch Clock Delay      :  3.570
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.503       3.570         ntclkbufg_0      
 CLMS_38_273/CLK                                                           r       counter_t[19]/opit_0_inv_L5Q/CLK

 CLMS_38_273/Q0                    tco                   0.209       3.779 r       counter_t[19]/opit_0_inv_L5Q/Q
                                   net (fanout=6)        0.487       4.266         counter_t[19]    
 CLMA_42_264/Y2                    td                    0.308       4.574 r       N122_mux20_3/gateop_perm/Z
                                   net (fanout=1)        0.240       4.814         _N1582           
 CLMA_42_264/Y0                    td                    0.131       4.945 r       N122_mux20_5/gateop_perm/Z
                                   net (fanout=2)        0.484       5.429         _N1584           
 CLMS_38_261/Y0                    td                    0.131       5.560 r       N122_mux20_6/gateop/Z
                                   net (fanout=20)       0.493       6.053         _N795            
 CLMA_42_256/D1                                                            r       counter_t[2]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.053         Logic Levels: 3  
                                                                                   Logic: 0.779ns(31.373%), Route: 1.704ns(68.627%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N2              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.317    1003.126         ntclkbufg_0      
 CLMA_42_256/CLK                                                           r       counter_t[2]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.399    1003.525                          
 clock uncertainty                                      -0.050    1003.475                          

 Setup time                                             -0.143    1003.332                          

 Data required time                                               1003.332                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.332                          
 Data arrival time                                                  -6.053                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.279                          
====================================================================================================

====================================================================================================

Startpoint  : counter_t[19]/opit_0_inv_L5Q/CLK
Endpoint    : counter_t[14]/opit_0_inv_L5Q_perm/L1
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.117
  Launch Clock Delay      :  3.570
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.503       3.570         ntclkbufg_0      
 CLMS_38_273/CLK                                                           r       counter_t[19]/opit_0_inv_L5Q/CLK

 CLMS_38_273/Q0                    tco                   0.209       3.779 r       counter_t[19]/opit_0_inv_L5Q/Q
                                   net (fanout=6)        0.487       4.266         counter_t[19]    
 CLMA_42_264/Y2                    td                    0.308       4.574 r       N122_mux20_3/gateop_perm/Z
                                   net (fanout=1)        0.240       4.814         _N1582           
 CLMA_42_264/Y0                    td                    0.131       4.945 r       N122_mux20_5/gateop_perm/Z
                                   net (fanout=2)        0.484       5.429         _N1584           
 CLMS_38_261/Y0                    td                    0.131       5.560 r       N122_mux20_6/gateop/Z
                                   net (fanout=20)       0.475       6.035         _N795            
 CLMA_42_264/D1                                                            r       counter_t[14]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.035         Logic Levels: 3  
                                                                                   Logic: 0.779ns(31.602%), Route: 1.686ns(68.398%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N2              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.308    1003.117         ntclkbufg_0      
 CLMA_42_264/CLK                                                           r       counter_t[14]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.399    1003.516                          
 clock uncertainty                                      -0.050    1003.466                          

 Setup time                                             -0.143    1003.323                          

 Data required time                                               1003.323                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.323                          
 Data arrival time                                                  -6.035                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.288                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_b[8]/opit_0_inv_L5Q_perm/CLK
Endpoint    : dis_reg_b[8]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.565
  Launch Clock Delay      :  3.110
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.301       3.110         ntclkbufg_0      
 CLMA_30_233/CLK                                                           r       counter_e_b[8]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_233/Q1                    tco                   0.198       3.308 r       counter_e_b[8]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.141       3.449         counter_e_b[8]   
 CLMA_30_232/M3                                                            r       dis_reg_b[8]/opit_0_inv/D

 Data arrival time                                                   3.449         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.407%), Route: 0.141ns(41.593%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.498       3.565         ntclkbufg_0      
 CLMA_30_232/CLK                                                           r       dis_reg_b[8]/opit_0_inv/CLK
 clock pessimism                                        -0.406       3.159                          
 clock uncertainty                                       0.000       3.159                          

 Hold time                                              -0.003       3.156                          

 Data required time                                                  3.156                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.156                          
 Data arrival time                                                  -3.449                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.293                          
====================================================================================================

====================================================================================================

Startpoint  : counter_e_a[8]/opit_0_inv_L5Q/CLK
Endpoint    : dis_reg_a[8]/opit_0_inv/D
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.544
  Launch Clock Delay      :  3.090
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.281       3.090         ntclkbufg_0      
 CLMS_38_221/CLK                                                           r       counter_e_a[8]/opit_0_inv_L5Q/CLK

 CLMS_38_221/Q0                    tco                   0.198       3.288 r       counter_e_a[8]/opit_0_inv_L5Q/Q
                                   net (fanout=2)        0.142       3.430         counter_e_a[8]   
 CLMA_38_220/M2                                                            r       dis_reg_a[8]/opit_0_inv/D

 Data arrival time                                                   3.430         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.235%), Route: 0.142ns(41.765%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.477       3.544         ntclkbufg_0      
 CLMA_38_220/CLK                                                           r       dis_reg_a[8]/opit_0_inv/CLK
 clock pessimism                                        -0.406       3.138                          
 clock uncertainty                                       0.000       3.138                          

 Hold time                                              -0.003       3.135                          

 Data required time                                                  3.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.135                          
 Data arrival time                                                  -3.430                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.295                          
====================================================================================================

====================================================================================================

Startpoint  : curr_state_b[0]/opit_0_inv/CLK
Endpoint    : counter_e_b[3]/opit_0_inv_L5Q/L0
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.226  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.597
  Launch Clock Delay      :  3.113
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.304       3.113         ntclkbufg_0      
 CLMA_38_240/CLK                                                           r       curr_state_b[0]/opit_0_inv/CLK

 CLMA_38_240/Q0                    tco                   0.197       3.310 f       curr_state_b[0]/opit_0_inv/Q
                                   net (fanout=27)       0.250       3.560         curr_state_b[0]  
 CLMS_38_249/D0                                                            f       counter_e_b[3]/opit_0_inv_L5Q/L0

 Data arrival time                                                   3.560         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.072%), Route: 0.250ns(55.928%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.530       3.597         ntclkbufg_0      
 CLMS_38_249/CLK                                                           r       counter_e_b[3]/opit_0_inv_L5Q/CLK
 clock pessimism                                        -0.258       3.339                          
 clock uncertainty                                       0.000       3.339                          

 Hold time                                              -0.081       3.258                          

 Data required time                                                  3.258                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.258                          
 Data arrival time                                                  -3.560                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.302                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.099
  Launch Clock Delay      :  3.522
  Clock Pessimism Removal :  0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.455       3.522         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_192/Q0                    tco                   0.209       3.731 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.382       4.113         counter_p[3]     
 CLMA_58_188/Y1                    td                    0.307       4.420 r       N67_mux4_5/gateop_perm/Z
                                   net (fanout=2)        0.487       4.907         _N817            
 CLMS_54_181/Y0                    td                    0.310       5.217 r       N117_mux8/gateop_perm/Z
                                   net (fanout=1)        0.464       5.681         _N784            
 CLMS_54_181/Y1                    td                    0.307       5.988 r       N117_mux12/gateop_perm/Z
                                   net (fanout=1)        0.510       6.498         _N860            
 CLMS_66_177/Y0                    td                    0.226       6.724 r       N117_mux18_2/gateop_perm/Z
                                   net (fanout=2)        0.353       7.077         _N1552           
 CLMA_70_168/Y0                    td                    0.131       7.208 r       N373/gateop_perm/Z
                                   net (fanout=2)        0.484       7.692         N373             
 CLMA_82_165/RS                                                            r       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   7.692         Logic Levels: 5  
                                                                                   Logic: 1.490ns(35.731%), Route: 2.680ns(64.269%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
                                   net (fanout=1)        0.093    1000.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041    1000.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N2              
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.290    1003.099         ntclkbufg_0      
 CLMA_82_165/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                         0.396    1003.495                          
 clock uncertainty                                      -0.050    1003.445                          

 Recovery time                                          -0.223    1003.222                          

 Data required time                                               1003.222                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.222                          
 Data arrival time                                                  -7.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.530                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[15]/opit_0_inv_L5Q/CLK
Endpoint    : pwm_ab_sel/opit_0/RS
Path Group  : sys_clk_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.078  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.553
  Launch Clock Delay      :  3.079
  Clock Pessimism Removal :  -0.396

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.781       0.874 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.041       0.915 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.270       3.079         ntclkbufg_0      
 CLMA_66_196/CLK                                                           r       counter_p[15]/opit_0_inv_L5Q/CLK

 CLMA_66_196/Q1                    tco                   0.197       3.276 f       counter_p[15]/opit_0_inv_L5Q/Q
                                   net (fanout=8)        0.221       3.497         counter_p[15]    
 CLMS_66_177/Y0                    td                    0.134       3.631 f       N117_mux18_2/gateop_perm/Z
                                   net (fanout=2)        0.208       3.839         _N1552           
 CLMA_70_168/Y0                    td                    0.134       3.973 f       N373/gateop_perm/Z
                                   net (fanout=2)        0.397       4.370         N373             
 CLMA_82_165/RS                                                            f       pwm_ab_sel/opit_0/RS

 Data arrival time                                                   4.370         Logic Levels: 2  
                                                                                   Logic: 0.465ns(36.019%), Route: 0.826ns(63.981%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.486       3.553         ntclkbufg_0      
 CLMA_82_165/CLK                                                           r       pwm_ab_sel/opit_0/CLK
 clock pessimism                                        -0.396       3.157                          
 clock uncertainty                                       0.000       3.157                          

 Removal time                                           -0.186       2.971                          

 Data required time                                                  2.971                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.971                          
 Data arrival time                                                  -4.370                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.399                          
====================================================================================================

====================================================================================================

Startpoint  : counter_p[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm2 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.455       3.522         ntclkbufg_0      
 CLMA_58_192/CLK                                                           r       counter_p[3]/opit_0_inv_L5Q_perm/CLK

 CLMA_58_192/Q0                    tco                   0.209       3.731 r       counter_p[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.362       4.093         counter_p[3]     
 CLMS_54_189/Y2                    td                    0.308       4.401 r       N85_mux6_2/gateop_perm/Z
                                   net (fanout=1)        0.355       4.756         _N1495           
 CLMA_58_192/Y2                    td                    0.312       5.068 r       N85_mux8/gateop_perm/Z
                                   net (fanout=1)        0.240       5.308         _N773            
 CLMA_58_192/Y3                    td                    0.135       5.443 r       N85_mux12/gateop_perm/Z
                                   net (fanout=1)        0.503       5.946         _N919            
 CLMS_66_181/Y1                    td                    0.135       6.081 r       N98_muxf6_perm/Y1
                                   net (fanout=1)        0.362       6.443         _N851            
 CLMA_66_172/Y2                    td                    0.279       6.722 f       N90/gateop_perm/Z
                                   net (fanout=1)        2.641       9.363         nt_pwm2          
 IOL_7_322/DO                      td                    0.081       9.444 f       pwm2_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.444         pwm2_obuf/ntO    
 IOBD_0_322/PAD                    td                    2.049      11.493 f       pwm2_obuf/opit_0/O
                                   net (fanout=1)        0.097      11.590         pwm2             
 B6                                                                        f       pwm2 (port)      

 Data arrival time                                                  11.590         Logic Levels: 7  
                                                                                   Logic: 3.508ns(43.480%), Route: 4.560ns(56.520%)
====================================================================================================

====================================================================================================

Startpoint  : counter_p[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : pwm4 (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.457       3.524         ntclkbufg_0      
 CLMA_54_196/CLK                                                           r       counter_p[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_196/Q0                    tco                   0.209       3.733 r       counter_p[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.474       4.207         counter_p[7]     
 CLMS_54_181/Y3                    td                    0.302       4.509 r       N78_mux4/gateop_perm/Z
                                   net (fanout=2)        0.447       4.956         _N823            
 CLMA_58_173/Y0                    td                    0.308       5.264 r       N101_mux10/gateop_perm/Z
                                   net (fanout=1)        0.526       5.790         _N925            
 CLMA_66_172/Y3                    td                    0.302       6.092 r       N101_mux16/gateop_perm/Z
                                   net (fanout=1)        0.240       6.332         _N857            
 CLMS_66_173/Y0                    td                    0.281       6.613 f       N111_6/gateop_perm/Z
                                   net (fanout=1)        2.508       9.121         _N1009           
 IOL_7_349/DO                      td                    0.081       9.202 f       pwm4_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.202         pwm4_obuf/ntO    
 IOBS_0_349/PAD                    td                    2.049      11.251 f       pwm4_obuf/opit_0/O
                                   net (fanout=1)        0.092      11.343         pwm4             
 A8                                                                        f       pwm4 (port)      

 Data arrival time                                                  11.343         Logic Levels: 6  
                                                                                   Logic: 3.532ns(45.172%), Route: 4.287ns(54.828%)
====================================================================================================

====================================================================================================

Startpoint  : counter_rgb[4]/opit_0_inv_L5Q_perm/CLK
Endpoint    : rgb_p (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk_Inferred (rising edge)
                                                         0.000       0.000 r                        
                                   net (fanout=1)        0.093       0.093         sys_clk          
 IOBD_0_298/DIN                    td                    0.898       0.991 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         sys_clk_ibuf/ntD 
 IOL_7_298/INCK                    td                    0.047       1.038 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N2              
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=162)      1.471       3.538         ntclkbufg_0      
 CLMA_50_213/CLK                                                           r       counter_rgb[4]/opit_0_inv_L5Q_perm/CLK

 CLMA_50_213/Q0                    tco                   0.209       3.747 r       counter_rgb[4]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=11)       0.370       4.117         counter_rgb[4]   
 CLMS_46_209/Y3                    td                    0.135       4.252 r       N5_mux5_1/gateop_perm/Z
                                   net (fanout=1)        0.362       4.614         _N1283           
 CLMA_54_208/Y6CD                  td                    0.316       4.930 r       N414_0_muxf6_perm/Z
                                   net (fanout=1)        0.531       5.461         _N1010           
 CLMA_66_208/Y0                    td                    0.297       5.758 f       N413/gateop/F    
                                   net (fanout=1)        3.246       9.004         _N0              
 IOL_151_22/DO                     td                    0.081       9.085 f       rgb_p_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.085         rgb_p_obuf/ntO   
 IOBD_152_22/PAD                   td                    2.049      11.134 f       rgb_p_obuf/opit_0/O
                                   net (fanout=1)        0.060      11.194         rgb_p            
 V16                                                                       f       rgb_p (port)     

 Data arrival time                                                  11.194         Logic Levels: 5  
                                                                                   Logic: 3.087ns(40.321%), Route: 4.569ns(59.679%)
====================================================================================================

====================================================================================================

Startpoint  : echo_b (port)
Endpoint    : echo_b1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 E5                                                      0.000       0.000 r       echo_b (port)    
                                   net (fanout=1)        0.036       0.036         echo_b           
 IOBD_0_326/DIN                    td                    0.781       0.817 r       echo_b_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.817         echo_b_ibuf/ntD  
 IOL_7_326/RX_DATA_DD              td                    0.071       0.888 r       echo_b_ibuf/opit_1/OUT
                                   net (fanout=1)        0.879       1.767         nt_echo_b        
 CLMA_30_249/M0                                                            r       echo_b1/opit_0_inv/D

 Data arrival time                                                   1.767         Logic Levels: 2  
                                                                                   Logic: 0.852ns(48.217%), Route: 0.915ns(51.783%)
====================================================================================================

====================================================================================================

Startpoint  : echo_a (port)
Endpoint    : echo_a1/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F7                                                      0.000       0.000 r       echo_a (port)    
                                   net (fanout=1)        0.055       0.055         echo_a           
 IOBD_0_294/DIN                    td                    0.781       0.836 r       echo_a_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.836         echo_a_ibuf/ntD  
 IOL_7_294/RX_DATA_DD              td                    0.071       0.907 r       echo_a_ibuf/opit_1/OUT
                                   net (fanout=1)        0.937       1.844         nt_echo_a        
 CLMA_42_233/M0                                                            r       echo_a1/opit_0_inv/D

 Data arrival time                                                   1.844         Logic Levels: 2  
                                                                                   Logic: 0.852ns(46.204%), Route: 0.992ns(53.796%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : dis_reg_b[6]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 G5                                                      0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.042       0.042         sys_rst_n        
 IOBS_0_241/DIN                    td                    1.477       1.519 f       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.519         sys_rst_n_ibuf/ntD
 IOL_7_241/RX_DATA_DD              td                    0.071       1.590 f       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=78)       0.501       2.091         nt_sys_rst_n     
 CLMS_26_229/RS                                                            f       dis_reg_b[6]/opit_0_inv/RS

 Data arrival time                                                   2.091         Logic Levels: 2  
                                                                                   Logic: 1.548ns(74.032%), Route: 0.543ns(25.968%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 7.000 sec
Action report_timing: CPU time elapsed is 6.188 sec
Current time: Mon Jul 17 01:09:35 2023
Action report_timing: Peak memory pool usage is 324,050,944 bytes
Report timing is finished successfully.
