$date
	Thu Apr 17 10:11:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_code_size_sorting_parallel $end
$var wire 64 ! sorted_symbol_id_flat [63:0] $end
$var wire 80 " sorted_code_size_flat [79:0] $end
$var wire 1 # done $end
$var parameter 32 $ CODE_SIZE_WIDTH $end
$var parameter 32 % SYMBOLS $end
$var parameter 32 & SYMBOL_ID_WIDTH $end
$var reg 1 ' clk $end
$var reg 80 ( code_size_flat [79:0] $end
$var reg 1 ) enable $end
$var reg 1 * reset $end
$var reg 64 + symbol_id_flat [63:0] $end
$var integer 32 , i [31:0] $end
$scope module uut $end
$var wire 1 ' clk $end
$var wire 80 - code_size_flat [79:0] $end
$var wire 1 ) enable $end
$var wire 1 * reset $end
$var wire 64 . symbol_id_flat [63:0] $end
$var parameter 32 / CODE_SIZE_WIDTH $end
$var parameter 32 0 SYMBOLS $end
$var parameter 32 1 SYMBOL_ID_WIDTH $end
$var reg 1 # done $end
$var reg 4 2 pass_count [3:0] $end
$var reg 80 3 sorted_code_size_flat [79:0] $end
$var reg 64 4 sorted_symbol_id_flat [63:0] $end
$var reg 1 5 sorting $end
$var reg 1 6 stage1_done $end
$var reg 1 7 stage2_done $end
$var reg 5 8 temp_cs [4:0] $end
$var reg 4 9 temp_id [3:0] $end
$var integer 32 : i [31:0] $end
$var integer 32 ; j [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 1
b10000 0
b101 /
b100 &
b10000 %
b101 $
$end
#0
$dumpvars
bx ;
bx :
bx 9
bx 8
x7
x6
x5
bx 4
bx 3
bx 2
b0 .
b0 -
bx ,
b0 +
1*
0)
b0 (
0'
x#
bx "
bx !
$end
#5000
06
07
05
b0 2
0#
b0 !
b0 4
b0 "
b0 3
b10000 :
1'
#10000
0'
#15000
b10000 :
1'
#20000
0'
0*
#25000
1'
#30000
0'
1)
b1111111011011100011101011011101010010011100000000110001000010100 +
b1111111011011100011101011011101010010011100000000110001000010100 .
b1101010110000001001011000010000110011100000100101010000111100010001110001101010 (
b1101010110000001001011000010000110011100000100101010000111100010001110001101010 -
b10000 ,
#35000
16
b10000 :
1'
#40000
0'
0)
#45000
06
15
b10000 :
1'
#50000
0'
#55000
b1 2
b1100 9
b1001 8
b10000 ;
1'
#60000
0'
#65000
b10 2
b111 9
b1100 8
b1111 ;
1'
#70000
0'
#75000
b11 2
b111 9
b1100 8
b10000 ;
1'
#80000
0'
#85000
b100 2
b111 9
b1100 8
b1111 ;
1'
#90000
0'
#95000
b101 2
b1010 9
b1110 8
b10000 ;
1'
#100000
0'
#105000
b110 2
b1010 9
b1110 8
b1111 ;
1'
#110000
0'
#115000
b111 2
b1010 9
b1110 8
b10000 ;
1'
#120000
0'
#125000
b1000 2
b0 9
b1111 8
b1111 ;
1'
#130000
0'
#135000
b1001 2
b0 9
b1111 8
b10000 ;
1'
#140000
0'
#145000
b1010 2
b0 9
b1111 8
b1111 ;
1'
#150000
0'
#155000
b1011 2
b0 9
b1111 8
b10000 ;
1'
#160000
0'
#165000
b1100 2
b110 9
b10 8
b1111 ;
1'
#170000
0'
#175000
b1101 2
b1001 9
b1 8
b10000 ;
1'
#180000
0'
#185000
b1110 2
b1111 ;
1'
#190000
0'
#195000
b1111 2
b10000 ;
1'
#200000
0'
#205000
17
05
b1111 ;
1'
#210000
0'
#215000
1#
b1111011100110101100010110101001001010000011100110001010010000011000100000100000 "
b1111011100110101100010110101001001010000011100110001010010000011000100000100000 3
b101011110111111001001100100000101011001101010001011010011101 !
b101011110111111001001100100000101011001101010001011010011101 4
b10000 :
1'
#220000
0'
#225000
b10000 :
1'
b10000 ,
#230000
0'
#235000
b10000 :
1'
