

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Tue May 28 18:08:42 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       WRp_ap
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.760|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  418186|  418186|  418186|  418186|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                    |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Filter2_Loop_W_Row_Loop  |  418184|  418184|        81|         72|          1|  5808|    yes   |
        +------------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|       0|    474|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |       18|      -|      32|      8|    -|
|Multiplexer      |        -|      -|       -|    848|    -|
|Register         |        -|      -|    1910|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       18|      6|    2363|   2292|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        6|      2|       2|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_fadd_32ns_32tde_U1  |conv_fadd_32ns_32tde  |        0|      2|  227|  403|    0|
    |conv_fcmp_32ns_32vdy_U3  |conv_fcmp_32ns_32vdy  |        0|      0|   66|  239|    0|
    |conv_fmul_32ns_32udo_U2  |conv_fmul_32ns_32udo  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  421|  962|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv_mac_muladd_4wdI_U4  |conv_mac_muladd_4wdI  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_bias_U         |conv_conv_bias        |        0|  32|   8|    0|    16|   32|     1|          512|
    |conv_weights_0_0_U  |conv_conv_weightsbkb  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |conv_weights_0_1_U  |conv_conv_weightscud  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |conv_weights_0_2_U  |conv_conv_weightsdEe  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |conv_weights_0_3_U  |conv_conv_weightseOg  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |conv_weights_0_4_U  |conv_conv_weightsfYi  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |conv_weights_0_5_U  |conv_conv_weightsg8j  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |conv_weights_1_0_U  |conv_conv_weightshbi  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |conv_weights_1_1_U  |conv_conv_weightsibs  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |conv_weights_1_2_U  |conv_conv_weightsjbC  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |conv_weights_1_3_U  |conv_conv_weightskbM  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |conv_weights_1_4_U  |conv_conv_weightslbW  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |conv_weights_1_5_U  |conv_conv_weightsmb6  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |conv_weights_2_0_U  |conv_conv_weightsncg  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |conv_weights_2_1_U  |conv_conv_weightsocq  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |conv_weights_2_2_U  |conv_conv_weightspcA  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |conv_weights_2_3_U  |conv_conv_weightsqcK  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |conv_weights_2_4_U  |conv_conv_weightsrcU  |        1|   0|   0|    0|    48|   32|     1|         1536|
    |conv_weights_2_5_U  |conv_conv_weightssc4  |        1|   0|   0|    0|    48|   32|     1|         1536|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                      |       18|  32|   8|    0|   880|  608|    19|        28160|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln26_fu_1015_p2       |     *    |      0|  0|  13|           4|           4|
    |add_ln11_fu_1074_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln14_fu_1059_p2       |     +    |      0|  0|  15|           7|           1|
    |add_ln26_2_fu_745_p2      |     +    |      0|  0|  13|           4|           2|
    |add_ln26_3_fu_837_p2      |     +    |      0|  0|  13|           4|           1|
    |add_ln26_4_fu_869_p2      |     +    |      0|  0|  13|           4|           2|
    |add_ln26_5_fu_887_p2      |     +    |      0|  0|  13|           4|           2|
    |add_ln26_6_fu_977_p2      |     +    |      0|  0|  15|           7|           7|
    |add_ln26_7_fu_1021_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln26_8_fu_1037_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln26_9_fu_1053_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln26_fu_1005_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln35_1_fu_1122_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln8_fu_757_p2         |     +    |      0|  0|  17|          13|           1|
    |c_fu_739_p2               |     +    |      0|  0|  13|           4|           1|
    |f_fu_923_p2               |     +    |      0|  0|  15|           5|           1|
    |r_fu_763_p2               |     +    |      0|  0|  13|           4|           1|
    |wr_fu_1088_p2             |     +    |      0|  0|  10|           2|           1|
    |and_ln34_fu_1173_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln35_1_fu_831_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln35_2_fu_917_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln35_fu_819_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_769_p2       |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln14_fu_825_p2       |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln18_1_fu_1133_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln18_fu_813_p2       |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln34_1_fu_1161_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_1155_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_751_p2        |   icmp   |      0|  0|  13|          13|          13|
    |or_ln26_1_fu_935_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln26_fu_929_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln34_fu_1167_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_1_fu_911_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_843_p2         |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0               |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_1099_p3    |  select  |      0|  0|  10|           1|           1|
    |select_ln14_fu_1093_p3    |  select  |      0|  0|   7|           1|           1|
    |select_ln26_1_fu_1080_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln26_2_fu_949_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln26_fu_941_p3     |  select  |      0|  0|   2|           1|           1|
    |select_ln35_1_fu_783_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln35_2_fu_791_p3   |  select  |      0|  0|   4|           1|           1|
    |select_ln35_3_fu_799_p3   |  select  |      0|  0|   4|           1|           2|
    |select_ln35_4_fu_849_p3   |  select  |      0|  0|   5|           1|           1|
    |select_ln35_5_fu_857_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln35_6_fu_875_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln35_7_fu_893_p3   |  select  |      0|  0|   4|           1|           4|
    |select_ln35_fu_775_p3     |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln35_1_fu_905_p2      |    xor   |      0|  0|   2|           1|           2|
    |xor_ln35_fu_807_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 474|         203|         178|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  333|         75|    1|         75|
    |ap_enable_reg_pp0_iter1                    |    9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_641_p4               |    9|          2|    4|          8|
    |ap_phi_mux_f_0_phi_fu_663_p4               |    9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten14_phi_fu_629_p4  |    9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten47_phi_fu_607_p4  |    9|          2|   13|         26|
    |ap_phi_mux_indvar_flatten_phi_fu_652_p4    |    9|          2|    7|         14|
    |ap_phi_mux_r_0_phi_fu_618_p4               |    9|          2|    4|          8|
    |ap_phi_mux_w_sum_0_phi_fu_685_p4           |    9|          2|   32|         64|
    |ap_phi_mux_wr_0_phi_fu_674_p4              |    9|          2|    2|          4|
    |c_0_reg_637                                |    9|          2|    4|          8|
    |f_0_reg_659                                |    9|          2|    5|         10|
    |grp_fu_693_p0                              |   21|          4|   32|        128|
    |grp_fu_693_p1                              |   65|         16|   32|        512|
    |grp_fu_697_p0                              |   93|         19|   32|        608|
    |grp_fu_697_p1                              |   93|         19|   32|        608|
    |indvar_flatten14_reg_625                   |    9|          2|   10|         20|
    |indvar_flatten47_reg_603                   |    9|          2|   13|         26|
    |indvar_flatten_reg_648                     |    9|          2|    7|         14|
    |input_0_address0                           |   15|          3|    8|         24|
    |input_1_address0                           |   15|          3|    8|         24|
    |input_2_address0                           |   15|          3|    8|         24|
    |input_3_address0                           |   15|          3|    8|         24|
    |input_4_address0                           |   15|          3|    8|         24|
    |input_5_address0                           |   15|          3|    8|         24|
    |r_0_reg_614                                |    9|          2|    4|          8|
    |w_sum_0_reg_681                            |    9|          2|   32|         64|
    |wr_0_reg_670                               |    9|          2|    2|          4|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      |  848|        185|  332|       2385|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln11_reg_1607                |  10|   0|   10|          0|
    |add_ln14_reg_1402                |   7|   0|    7|          0|
    |add_ln26_9_reg_1347              |   8|   0|    8|          0|
    |add_ln8_reg_1199                 |  13|   0|   13|          0|
    |ap_CS_fsm                        |  74|   0|   74|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_0_reg_637                      |   4|   0|    4|          0|
    |conv_bias_load_reg_1697          |  32|   0|   32|          0|
    |conv_out_addr_reg_1683           |  11|   0|   11|          0|
    |conv_weights_0_1_loa_reg_1442    |  32|   0|   32|          0|
    |conv_weights_0_2_loa_reg_1452    |  32|   0|   32|          0|
    |conv_weights_0_3_loa_reg_1462    |  32|   0|   32|          0|
    |conv_weights_0_4_loa_reg_1472    |  32|   0|   32|          0|
    |conv_weights_0_5_loa_reg_1482    |  32|   0|   32|          0|
    |conv_weights_1_0_loa_reg_1492    |  32|   0|   32|          0|
    |conv_weights_1_1_loa_reg_1502    |  32|   0|   32|          0|
    |conv_weights_1_2_loa_reg_1512    |  32|   0|   32|          0|
    |conv_weights_1_3_loa_reg_1522    |  32|   0|   32|          0|
    |conv_weights_1_4_loa_reg_1532    |  32|   0|   32|          0|
    |conv_weights_1_5_loa_reg_1542    |  32|   0|   32|          0|
    |conv_weights_2_0_loa_reg_1552    |  32|   0|   32|          0|
    |conv_weights_2_1_loa_reg_1557    |  32|   0|   32|          0|
    |conv_weights_2_2_loa_reg_1562    |  32|   0|   32|          0|
    |conv_weights_2_3_loa_reg_1567    |  32|   0|   32|          0|
    |conv_weights_2_4_loa_reg_1572    |  32|   0|   32|          0|
    |conv_weights_2_5_loa_reg_1577    |  32|   0|   32|          0|
    |f_0_reg_659                      |   5|   0|    5|          0|
    |icmp_ln11_reg_1204               |   1|   0|    1|          0|
    |icmp_ln18_1_reg_1688             |   1|   0|    1|          0|
    |icmp_ln8_reg_1195                |   1|   0|    1|          0|
    |icmp_ln8_reg_1195_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten14_reg_625         |  10|   0|   10|          0|
    |indvar_flatten47_reg_603         |  13|   0|   13|          0|
    |indvar_flatten_reg_648           |   7|   0|    7|          0|
    |input_0_load_1_reg_1497          |  32|   0|   32|          0|
    |input_1_load_1_reg_1507          |  32|   0|   32|          0|
    |input_1_load_2_reg_1582          |  32|   0|   32|          0|
    |input_1_load_reg_1447            |  32|   0|   32|          0|
    |input_2_load_1_reg_1517          |  32|   0|   32|          0|
    |input_2_load_2_reg_1587          |  32|   0|   32|          0|
    |input_2_load_reg_1457            |  32|   0|   32|          0|
    |input_3_load_1_reg_1527          |  32|   0|   32|          0|
    |input_3_load_2_reg_1592          |  32|   0|   32|          0|
    |input_3_load_reg_1467            |  32|   0|   32|          0|
    |input_4_load_1_reg_1537          |  32|   0|   32|          0|
    |input_4_load_2_reg_1597          |  32|   0|   32|          0|
    |input_4_load_reg_1477            |  32|   0|   32|          0|
    |input_5_load_1_reg_1547          |  32|   0|   32|          0|
    |input_5_load_2_reg_1602          |  32|   0|   32|          0|
    |input_5_load_reg_1487            |  32|   0|   32|          0|
    |or_ln26_1_reg_1230               |   1|   0|    1|          0|
    |or_ln35_reg_1215                 |   1|   0|    1|          0|
    |r_0_reg_614                      |   4|   0|    4|          0|
    |reg_709                          |  32|   0|   32|          0|
    |reg_714                          |  32|   0|   32|          0|
    |reg_719                          |  32|   0|   32|          0|
    |reg_724                          |  32|   0|   32|          0|
    |reg_729                          |  32|   0|   32|          0|
    |reg_734                          |  32|   0|   32|          0|
    |select_ln11_reg_1678             |  10|   0|   10|          0|
    |select_ln14_reg_1673             |   7|   0|    7|          0|
    |select_ln26_2_reg_1240           |   5|   0|    5|          0|
    |select_ln26_reg_1235             |   2|   0|    2|          0|
    |select_ln35_1_reg_1209           |   4|   0|    4|          0|
    |select_ln35_5_reg_1220           |   4|   0|    4|          0|
    |tmp_1_0_5_reg_1617               |  32|   0|   32|          0|
    |tmp_1_1_1_reg_1627               |  32|   0|   32|          0|
    |tmp_1_1_3_reg_1632               |  32|   0|   32|          0|
    |tmp_1_1_4_reg_1637               |  32|   0|   32|          0|
    |tmp_1_1_5_reg_1642               |  32|   0|   32|          0|
    |tmp_1_1_reg_1622                 |  32|   0|   32|          0|
    |tmp_1_2_1_reg_1647               |  32|   0|   32|          0|
    |tmp_1_2_2_reg_1652               |  32|   0|   32|          0|
    |tmp_1_2_3_reg_1657               |  32|   0|   32|          0|
    |tmp_1_2_5_reg_1662               |  32|   0|   32|          0|
    |w_sum_0_reg_681                  |  32|   0|   32|          0|
    |w_sum_3_2_5_reg_1702             |  32|   0|   32|          0|
    |w_sum_reg_1708                   |  32|   0|   32|          0|
    |wr_0_reg_670                     |   2|   0|    2|          0|
    |wr_reg_1667                      |   2|   0|    2|          0|
    |zext_ln35_1_reg_1225             |   4|   0|    8|          4|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |1910|   0| 1914|          4|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_done            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     conv     | return value |
|input_0_address0   | out |    8|  ap_memory |    input_0   |     array    |
|input_0_ce0        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0         |  in |   32|  ap_memory |    input_0   |     array    |
|input_0_address1   | out |    8|  ap_memory |    input_0   |     array    |
|input_0_ce1        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q1         |  in |   32|  ap_memory |    input_0   |     array    |
|input_1_address0   | out |    8|  ap_memory |    input_1   |     array    |
|input_1_ce0        | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q0         |  in |   32|  ap_memory |    input_1   |     array    |
|input_1_address1   | out |    8|  ap_memory |    input_1   |     array    |
|input_1_ce1        | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q1         |  in |   32|  ap_memory |    input_1   |     array    |
|input_2_address0   | out |    8|  ap_memory |    input_2   |     array    |
|input_2_ce0        | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q0         |  in |   32|  ap_memory |    input_2   |     array    |
|input_2_address1   | out |    8|  ap_memory |    input_2   |     array    |
|input_2_ce1        | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q1         |  in |   32|  ap_memory |    input_2   |     array    |
|input_3_address0   | out |    8|  ap_memory |    input_3   |     array    |
|input_3_ce0        | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q0         |  in |   32|  ap_memory |    input_3   |     array    |
|input_3_address1   | out |    8|  ap_memory |    input_3   |     array    |
|input_3_ce1        | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q1         |  in |   32|  ap_memory |    input_3   |     array    |
|input_4_address0   | out |    8|  ap_memory |    input_4   |     array    |
|input_4_ce0        | out |    1|  ap_memory |    input_4   |     array    |
|input_4_q0         |  in |   32|  ap_memory |    input_4   |     array    |
|input_4_address1   | out |    8|  ap_memory |    input_4   |     array    |
|input_4_ce1        | out |    1|  ap_memory |    input_4   |     array    |
|input_4_q1         |  in |   32|  ap_memory |    input_4   |     array    |
|input_5_address0   | out |    8|  ap_memory |    input_5   |     array    |
|input_5_ce0        | out |    1|  ap_memory |    input_5   |     array    |
|input_5_q0         |  in |   32|  ap_memory |    input_5   |     array    |
|input_5_address1   | out |    8|  ap_memory |    input_5   |     array    |
|input_5_ce1        | out |    1|  ap_memory |    input_5   |     array    |
|input_5_q1         |  in |   32|  ap_memory |    input_5   |     array    |
|conv_out_address0  | out |   11|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

