# Day 1 â€“ Introduction, RISC-V Overview & Environment Setup

---

## ğŸŒŸ Introduction to RISC-V
RISC-V is an open-source Instruction Set Architecture (ISA) based on the Reduced Instruction Set Computing (RISC) principle. 
Unlike proprietary ISAs such as ARM or x86, RISC-V is license-free, extensible, and ideal for academia, research, and industry.

### Why RISC-V?
- Open Source and royalty-free
- Supports modular design
- Highly extensible and scalable
- Strong ecosystem & rapid adoption

---

## ğŸ§  PicoRV32 Overview
PicoRV32 is a compact RISC-V compliant CPU core. It is:
- 32-bit RISC-V core
- Area-efficient
- Suitable for embedded SoCs and FPGA/ASIC designs
- Supports RV32IMC features

In this project, PicoRV32 acts as the RTL design that we implement physically on silicon.

---

## ğŸ­ What is Physical Design?
Physical design converts digital RTL (Verilog code) into an actual silicon layout.

### RTL â†’ GDSII Flow Steps
1ï¸âƒ£ RTL Design  
2ï¸âƒ£ Synthesis  
3ï¸âƒ£ Floorplanning  
4ï¸âƒ£ Placement  
5ï¸âƒ£ CTS  
6ï¸âƒ£ Routing  
7ï¸âƒ£ DRC/LVS  
8ï¸âƒ£ GDS Export

We perform this complete flow using OpenLANE and Sky130 PDK.

---

## ğŸ§° Tools Used
OpenLANE is an open-source RTL â†’ GDSII flow consisting of:
- Yosys â†’ Synthesis  
- OpenROAD â†’ PnR  
- OpenSTA â†’ Timing analysis  
- Magic & KLayout â†’ Layout visualization  
- Netgen â†’ LVS  

---

## ğŸ”§ Environment Setup
Commands:
a. docker
b. cd OpenLane
c. make mount
d. ./flow.tcl -interactive
e. package require openlane
f. prep -design picorv32a


---

## ğŸ“Œ Output Understanding
After prep:
- Design is copied to run directory
- Technology files & libraries loaded
- Configurations applied

---

## ğŸ–¼ Screenshots
![Screenshot](Screenshot%202026-01-05%20101248.png)
![Screenshot](Screenshot%202026-01-05%20105455.png)
![Screenshot](Screenshot%202026-01-05%20105533.png)


---

## âœ… Conclusion
Day 1 established:
âœ” Understanding of RISC-V and PicoRV32  
âœ” Overview of Physical Design  
âœ” Successfully setup OpenLANE  
âœ” Prepared the design for next steps


