#-----------------------------------------------------------
# Vivado v2017.4.1 (64-bit)
# SW Build 2117270 on Tue Jan 30 15:31:13 MST 2018
# IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
# Start of session at: Sat Apr 14 15:50:45 2018
# Process ID: 29199
# Current directory: /home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.runs/design_1_rst_ps7_0_50M_1_synth_1
# Command line: vivado -log design_1_rst_ps7_0_50M_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_rst_ps7_0_50M_1.tcl
# Log file: /home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.runs/design_1_rst_ps7_0_50M_1_synth_1/design_1_rst_ps7_0_50M_1.vds
# Journal file: /home/josh/ComArch/FPGA_Study/vivado_projects/zybo_getting_started/zybo_getting_started.runs/design_1_rst_ps7_0_50M_1_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_rst_ps7_0_50M_1.tcl -notrace
