<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_WDataecc0bus</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_WDataecc0bus</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c.html">Component : ALT_ECC_OTG1_ECC</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[6:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[14:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[22:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> </td></tr>
<tr>
<td align="left">[23] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[30:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc0BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp00a0b493c1275e67e9bad2c71e36bc58"></a><a class="anchor" id="ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gafe65629453b94a861ef38ddaa71ef0d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gafe65629453b94a861ef38ddaa71ef0d4">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gafe65629453b94a861ef38ddaa71ef0d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbb2df6147cd2460388e1b78e7975814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gabbb2df6147cd2460388e1b78e7975814">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gabbb2df6147cd2460388e1b78e7975814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa74519f2b50185001a53a746a535c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gafa74519f2b50185001a53a746a535c1f">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gafa74519f2b50185001a53a746a535c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c0e64fac2774a2b816819baab716a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga1c0e64fac2774a2b816819baab716a17">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_SET_MSK</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:ga1c0e64fac2774a2b816819baab716a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b21c0a8ccd3d241c77422ddf4e902d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga5b21c0a8ccd3d241c77422ddf4e902d3">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffff80</td></tr>
<tr class="separator:ga5b21c0a8ccd3d241c77422ddf4e902d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga501b4b368eececfb593aa2b7ec77c0ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga501b4b368eececfb593aa2b7ec77c0ef">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga501b4b368eececfb593aa2b7ec77c0ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82074bd1dd0e331e9ff10378e64674c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gaa82074bd1dd0e331e9ff10378e64674c">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td></tr>
<tr class="separator:gaa82074bd1dd0e331e9ff10378e64674c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36518aebc995a47adab4b2cbb089f456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga36518aebc995a47adab4b2cbb089f456">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td></tr>
<tr class="separator:ga36518aebc995a47adab4b2cbb089f456"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc1BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe159c41573d11210482d2cb8f8d62932"></a><a class="anchor" id="ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga98afb5c1f55b878d8791a46be2719997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga98afb5c1f55b878d8791a46be2719997">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga98afb5c1f55b878d8791a46be2719997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f843436dc2a6cf4deecbe66272dfa95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga1f843436dc2a6cf4deecbe66272dfa95">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga1f843436dc2a6cf4deecbe66272dfa95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab66b900c897b8ea83b9fcafd3fa6bde6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gab66b900c897b8ea83b9fcafd3fa6bde6">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gab66b900c897b8ea83b9fcafd3fa6bde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a24d04992fe99ed7b54dad820ada929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga7a24d04992fe99ed7b54dad820ada929">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_SET_MSK</a>&#160;&#160;&#160;0x00007f00</td></tr>
<tr class="separator:ga7a24d04992fe99ed7b54dad820ada929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e720525c8e959701b698da32f3a3a66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga9e720525c8e959701b698da32f3a3a66">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_CLR_MSK</a>&#160;&#160;&#160;0xffff80ff</td></tr>
<tr class="separator:ga9e720525c8e959701b698da32f3a3a66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76c1ff821829eedb087bbe532200a964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga76c1ff821829eedb087bbe532200a964">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga76c1ff821829eedb087bbe532200a964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac125eed36f8edea4c3fff0e0d77034ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gac125eed36f8edea4c3fff0e0d77034ed">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td></tr>
<tr class="separator:gac125eed36f8edea4c3fff0e0d77034ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacca8f753ad6bcdac99519e59ef8e273c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gacca8f753ad6bcdac99519e59ef8e273c">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td></tr>
<tr class="separator:gacca8f753ad6bcdac99519e59ef8e273c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc2BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbd1ea4e21f5cf4b584c29dc5ae9db90d"></a><a class="anchor" id="ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4023756ddd95e092c4737dcfcedd5684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga4023756ddd95e092c4737dcfcedd5684">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga4023756ddd95e092c4737dcfcedd5684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6ff3d6a5ccc6edb07a459dbc0fe0e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gadd6ff3d6a5ccc6edb07a459dbc0fe0e2">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_MSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gadd6ff3d6a5ccc6edb07a459dbc0fe0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga738db82ee1e4d0d1f2407bbc36fe89e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga738db82ee1e4d0d1f2407bbc36fe89e4">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga738db82ee1e4d0d1f2407bbc36fe89e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6e1162c4b364d7c4e632e197ab8b3b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gac6e1162c4b364d7c4e632e197ab8b3b3">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_SET_MSK</a>&#160;&#160;&#160;0x007f0000</td></tr>
<tr class="separator:gac6e1162c4b364d7c4e632e197ab8b3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16a2d0d05cb11ef9c4e6cc7d74daed1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gac16a2d0d05cb11ef9c4e6cc7d74daed1">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_CLR_MSK</a>&#160;&#160;&#160;0xff80ffff</td></tr>
<tr class="separator:gac16a2d0d05cb11ef9c4e6cc7d74daed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf17a42cd57c2e7928743c8f7806b02e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gaf17a42cd57c2e7928743c8f7806b02e6">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf17a42cd57c2e7928743c8f7806b02e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c7aade5a05b01292e7281a4acc31782"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga7c7aade5a05b01292e7281a4acc31782">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga7c7aade5a05b01292e7281a4acc31782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b3e21f783b79f702044fba9520a69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga44b3e21f783b79f702044fba9520a69d">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td></tr>
<tr class="separator:ga44b3e21f783b79f702044fba9520a69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_WDataecc3BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb566c3b41506dec64ab01c01c8f137d9"></a><a class="anchor" id="ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS"></a></p>
<p>Eccdata from the register will be written to the RAM.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga1d81c96aa39a41ee954cc09f0bd4af3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga1d81c96aa39a41ee954cc09f0bd4af3d">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga1d81c96aa39a41ee954cc09f0bd4af3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga924f0375dafc9f2c619de0f23eee3985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga924f0375dafc9f2c619de0f23eee3985">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_MSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga924f0375dafc9f2c619de0f23eee3985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2987a77f71e53f769f36da9ec5d951ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga2987a77f71e53f769f36da9ec5d951ba">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga2987a77f71e53f769f36da9ec5d951ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae78171936c7e802f294131c697e36e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gae78171936c7e802f294131c697e36e85">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_SET_MSK</a>&#160;&#160;&#160;0x7f000000</td></tr>
<tr class="separator:gae78171936c7e802f294131c697e36e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4bc8b3b207a69daac3bcbd2dbd19355"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gaa4bc8b3b207a69daac3bcbd2dbd19355">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_CLR_MSK</a>&#160;&#160;&#160;0x80ffffff</td></tr>
<tr class="separator:gaa4bc8b3b207a69daac3bcbd2dbd19355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6452bcab2cf3e4d27081264f95b800a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga6452bcab2cf3e4d27081264f95b800a9">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6452bcab2cf3e4d27081264f95b800a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga182b1ba26382c04e94798964870c686a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga182b1ba26382c04e94798964870c686a">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga182b1ba26382c04e94798964870c686a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9514747793546a16cdeeac885eab678f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga9514747793546a16cdeeac885eab678f">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td></tr>
<tr class="separator:ga9514747793546a16cdeeac885eab678f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga9d272d337cdb8751fd57c82bad3cbfe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga9d272d337cdb8751fd57c82bad3cbfe5">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga9d272d337cdb8751fd57c82bad3cbfe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d3be7d5e16ba221801cc50c9183945b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ga7d3be7d5e16ba221801cc50c9183945b">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_OFST</a>&#160;&#160;&#160;0x6c</td></tr>
<tr class="separator:ga7d3be7d5e16ba221801cc50c9183945b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gac3d6da9cf56d286fcfcada6570aa8c85"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gac3d6da9cf56d286fcfcada6570aa8c85">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_t</a></td></tr>
<tr class="separator:gac3d6da9cf56d286fcfcada6570aa8c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s" id="struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af3eeb47bcec47653a7979ef8b93ec4b5"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc0BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a93ed6b5251b00f510bb052d84ffefb1f"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a96445b64ec4cd1a56d42bbacb986258d"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc1BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a86b255f5f315f8df8f53cf6aa7637600"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa71cce4e76d55d285636ae251b1300b8"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc2BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac33eff0726b83b11acc44faf07287307"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa75cb3dc435a11384507e10eb0dd5530"></a>uint32_t</td>
<td class="fieldname">
ECC_WDataecc3BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abe3e74c3384c4da8ffa37d45fde38389"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gafe65629453b94a861ef38ddaa71ef0d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabbb2df6147cd2460388e1b78e7975814"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafa74519f2b50185001a53a746a535c1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1c0e64fac2774a2b816819baab716a17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_SET_MSK&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5b21c0a8ccd3d241c77422ddf4e902d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_CLR_MSK&#160;&#160;&#160;0xffffff80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga501b4b368eececfb593aa2b7ec77c0ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa82074bd1dd0e331e9ff10378e64674c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga36518aebc995a47adab4b2cbb089f456"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC0BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga98afb5c1f55b878d8791a46be2719997"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1f843436dc2a6cf4deecbe66272dfa95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab66b900c897b8ea83b9fcafd3fa6bde6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7a24d04992fe99ed7b54dad820ada929"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_SET_MSK&#160;&#160;&#160;0x00007f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9e720525c8e959701b698da32f3a3a66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_CLR_MSK&#160;&#160;&#160;0xffff80ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga76c1ff821829eedb087bbe532200a964"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac125eed36f8edea4c3fff0e0d77034ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gacca8f753ad6bcdac99519e59ef8e273c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC1BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4023756ddd95e092c4737dcfcedd5684"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadd6ff3d6a5ccc6edb07a459dbc0fe0e2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_MSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga738db82ee1e4d0d1f2407bbc36fe89e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac6e1162c4b364d7c4e632e197ab8b3b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_SET_MSK&#160;&#160;&#160;0x007f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac16a2d0d05cb11ef9c4e6cc7d74daed1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_CLR_MSK&#160;&#160;&#160;0xff80ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf17a42cd57c2e7928743c8f7806b02e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7c7aade5a05b01292e7281a4acc31782"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga44b3e21f783b79f702044fba9520a69d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC2BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga1d81c96aa39a41ee954cc09f0bd4af3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga924f0375dafc9f2c619de0f23eee3985"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_MSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2987a77f71e53f769f36da9ec5d951ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae78171936c7e802f294131c697e36e85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_SET_MSK&#160;&#160;&#160;0x7f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa4bc8b3b207a69daac3bcbd2dbd19355"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_CLR_MSK&#160;&#160;&#160;0x80ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6452bcab2cf3e4d27081264f95b800a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga182b1ba26382c04e94798964870c686a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga9514747793546a16cdeeac885eab678f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_ECC_WDATAECC3BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9d272d337cdb8751fd57c82bad3cbfe5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS</a> register. </p>

</div>
</div>
<a class="anchor" id="ga7d3be7d5e16ba221801cc50c9183945b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_OFST&#160;&#160;&#160;0x6c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gac3d6da9cf56d286fcfcada6570aa8c85"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_s</a> <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html#gac3d6da9cf56d286fcfcada6570aa8c85">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___o_t_g1___e_c_c___e_c_c___w_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_OTG1_ECC_ECC_WDATAECC0BUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:40 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
