{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Register File Generator in Magma\n",
    "\n",
    "This notebook walks through the design of a register file generator in magma.\n",
    "\n",
    "First, we'll define the interface to our register file generator as a set of\n",
    "parameters:\n",
    "* `reg_list` - a list of objects describing the internal registers of the\n",
    "  register file\n",
    "* `data_width` - the width of each register\n",
    "* `apb_slave_id` - the slave ID of the register file for interfacing with an\n",
    "  APB bus\n",
    "\n",
    "Now, we'll define the a `Register` object in standard Python that will be used\n",
    "to describe the internal registers"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "class Register:\n",
    "    def __init__(self, name: str, init: int=0, has_ce: bool=False):\n",
    "        \"\"\"\n",
    "        name:   string corresponding to the name of the register\n",
    "        init:   integer corresponding to the initial value of the register\n",
    "        has_ce: boolean selecting whether the register has a clock enable\n",
    "                signal\n",
    "        \"\"\"\n",
    "        self.name = name\n",
    "        self.init = init\n",
    "        self.has_ce = has_ce"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Next, we'll define a helper function for creating the magma interface for the\n",
    "generated register file circuit. Magma interfaces are described as a list of\n",
    "the form `[\"<port_name>\", <port_type>, ...]`. To do this, we'll first need to\n",
    "define some magma types for constructing an APB interface."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "import math\n",
    "import magma as m\n",
    "\n",
    "def APBBase(addr_width: int, data_width: int):\n",
    "    \"\"\"\n",
    "    Constructs a dictionary mapping port names to magma types\n",
    "    \n",
    "    Used to construct the master and slave variants of the APB inteface\n",
    "    \n",
    "    Parametrized by width of the address and data bus\n",
    "    \"\"\"\n",
    "    return {\n",
    "        \"PCLK\"   : m.Out(m.Clock),\n",
    "        \"PRESETn\": m.Out(m.Reset),\n",
    "        \"PADDR\"  : m.Out(m.Bits[addr_width]),\n",
    "        \"PPROT\"  : m.Out(m.Bit),\n",
    "        \"PENABLE\": m.Out(m.Bit),\n",
    "        \"PWRITE\" : m.Out(m.Bit),\n",
    "        \"PWDATA\" : m.Out(m.Bits[data_width]),\n",
    "        # One write strobe bit for each byte of the data bus\n",
    "        \"PSTRB\"  : m.Out(m.Bits[math.ceil(data_width / 8)]),\n",
    "        \"PREADY\" : m.In(m.Bit),\n",
    "        \"PRDATA\" : m.In(m.Bits[data_width]),\n",
    "        \"PSLVERR\": m.In(m.Bit),\n",
    "    }\n",
    "\n",
    "def APBMaster(addr_width: int, data_width: int, num_sel: int=1):\n",
    "    \"\"\"\n",
    "    Constructs the master variant of the APB interface using APBBase\n",
    "    \n",
    "    Parametrized by the width of the address and data bus as well as the number\n",
    "    of slaves (`num_sel`)\n",
    "    \"\"\"\n",
    "    if not data_width <= 32:\n",
    "        raise ValueError(\"AMBA 3 APB specifies that the data bus \" \\\n",
    "                         \"cannot be wider than 32 bits\")\n",
    "    \n",
    "    # Construct dictionary with a PSELx port for each slave\n",
    "    PSELs = {}\n",
    "    for i in range(num_sel):\n",
    "        PSELs[f\"PSEL{i}\"] = m.Out(m.Bit)\n",
    "        \n",
    "    # Concatenate the APBBase dictionary with the PSEL dictionary to \n",
    "    # generate the full interface\n",
    "    return m.Tuple(\n",
    "        **APBBase(addr_width, data_width),\n",
    "        **PSELs,\n",
    "    )\n",
    "\n",
    "\n",
    "from typing import List, Union\n",
    "\n",
    "def APBSlave(addr_width: int, data_width: int, \n",
    "             slave_id_or_ids: Union[int, List[int]]):\n",
    "    \"\"\"\n",
    "    Constructs the slave variant of the APB interface using APBBase\n",
    "    \n",
    "    Parametrized by the with of the address and data bus as well as\n",
    "    the slave id or a list of slave ids (to support lifting the\n",
    "    APBSlave interface for a module that contains multiple slave \n",
    "    instances)\n",
    "    \n",
    "    `slave_id_or_ids` is either an id (e.g. 2) or a list of ids ([0, 1, 2])\n",
    "    \"\"\"\n",
    "    # If the `slave_id_or_ids` parameter is a single integer, we convert it to\n",
    "    # a list of a single integer so the rest of the code can assume that it is\n",
    "    # a list of integers, otherwise, we check that it is a list of integers\n",
    "    if isinstance(slave_id_or_ids, int):\n",
    "        slave_id_or_ids = [slave_id_or_ids]\n",
    "    elif not isinstance(slave_id_or_ids, list) and \\\n",
    "         all(isinstance(x, int) for x in slave_or_slave_ids):\n",
    "        raise ValueError(f\"Received incorrect parameter for \"\n",
    "                         f\"`slave_or_slave_ids`: {slave_or_slave_ids}\")\n",
    "    \n",
    "    # APBBase is defined in terms of the master, so we define PSEL as an output\n",
    "    # since the entire type will be flipped\n",
    "    PSEL = {f\"PSEL{slave_id}\": m.Out(m.Bit) for slave_id in slave_id_or_ids}\n",
    "    \n",
    "    # Note the use of `flip()` to return the inverse of the type created by\n",
    "    # APBBase\n",
    "    return m.Tuple(**APBBase(addr_width, data_width), **PSEL).flip()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Let's look at some simple examples of using our type constructors"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Tuple(\n",
      "    PCLK = Out(Clock),\n",
      "    PRESETn = Out(Reset),\n",
      "    PADDR = Out(Bits[16]),\n",
      "    PPROT = Out(Bit),\n",
      "    PENABLE = Out(Bit),\n",
      "    PWRITE = Out(Bit),\n",
      "    PWDATA = Out(Bits[32]),\n",
      "    PSTRB = Out(Bits[4]),\n",
      "    PREADY = In(Bit),\n",
      "    PRDATA = In(Bits[32]),\n",
      "    PSLVERR = In(Bit),\n",
      "    PSEL0 = Out(Bit),\n",
      "    PSEL1 = Out(Bit)\n",
      ")\n"
     ]
    }
   ],
   "source": [
    "m.util.pretty_print_type(APBMaster(addr_width=16, data_width=32, num_sel=2))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Tuple(\n",
      "    PCLK = In(Clock),\n",
      "    PRESETn = In(Reset),\n",
      "    PADDR = In(Bits[16]),\n",
      "    PPROT = In(Bit),\n",
      "    PENABLE = In(Bit),\n",
      "    PWRITE = In(Bit),\n",
      "    PWDATA = In(Bits[32]),\n",
      "    PSTRB = In(Bits[4]),\n",
      "    PREADY = Out(Bit),\n",
      "    PRDATA = Out(Bits[32]),\n",
      "    PSLVERR = Out(Bit),\n",
      "    PSEL0 = In(Bit),\n",
      "    PSEL1 = In(Bit)\n",
      ")\n"
     ]
    }
   ],
   "source": [
    "m.util.pretty_print_type(APBSlave(addr_width=16, data_width=32,\n",
    "                                  slave_id_or_ids=[0, 1]))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "With our APB type constructors defined, we can now create a constructor for the\n",
    "register file interface"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "def make_reg_file_interface(reg_list: List[Register], data_width: int,\n",
    "                            apb_slave_id: int):\n",
    "    # magma provides various helper functions in m.bitutils, \n",
    "    # here we use clog2 to derive the number of bits required \n",
    "    # to store the address space described by number of Registers \n",
    "    # in `reg_list`\n",
    "    addr_width = m.bitutils.clog2(len(reg_list))\n",
    "    \n",
    "    Data = m.Bits[data_width]\n",
    "    \n",
    "    IO = [\"apb\", APBSlave(addr_width, data_width, apb_slave_id)]\n",
    "    for reg in reg_list:\n",
    "        IO += [f\"{reg.name}_d\", m.In(Data)]\n",
    "        if reg.has_ce:\n",
    "            IO += [f\"{reg.name}_en\", m.In(m.Enable)]\n",
    "        IO += [f\"{reg.name}_q\", m.Out(Data)]\n",
    "    return IO"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Let's try it out"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "port_name = \"apb\"\n",
      "port_type = Tuple(\n",
      "    PCLK = In(Clock),\n",
      "    PRESETn = In(Reset),\n",
      "    PADDR = In(Bits[1]),\n",
      "    PPROT = In(Bit),\n",
      "    PENABLE = In(Bit),\n",
      "    PWRITE = In(Bit),\n",
      "    PWDATA = In(Bits[32]),\n",
      "    PSTRB = In(Bits[4]),\n",
      "    PREADY = Out(Bit),\n",
      "    PRDATA = Out(Bits[32]),\n",
      "    PSLVERR = Out(Bit),\n",
      "    PSEL1 = In(Bit)\n",
      ")\n",
      "\n",
      "port_name = \"reg0_d\"\n",
      "port_type = In(Bits[32])\n",
      "\n",
      "port_name = \"reg0_en\"\n",
      "port_type = In(Enable)\n",
      "\n",
      "port_name = \"reg0_q\"\n",
      "port_type = Out(Bits[32])\n",
      "\n",
      "port_name = \"reg1_d\"\n",
      "port_type = In(Bits[32])\n",
      "\n",
      "port_name = \"reg1_q\"\n",
      "port_type = Out(Bits[32])\n",
      "\n"
     ]
    }
   ],
   "source": [
    "interface = make_reg_file_interface(reg_list=[Register(\"reg0\", 1, True),\n",
    "                                    Register(\"reg1\", 24)], data_width=32,\n",
    "                                    apb_slave_id=1)\n",
    "\n",
    "# Print the interface two elements at a time\n",
    "for i in range(0, len(interface), 2):\n",
    "    print(f\"port_name = \\\"{interface[i]}\\\"\")\n",
    "    print(f\"port_type = \", end=\"\")\n",
    "    m.util.pretty_print_type(interface[i + 1])\n",
    "    print()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Notice that we have a port named `apb` with an instance of the `APBSlave` type,\n",
    "followed by interface ports for each register (`reg0`, `reg`) where\n",
    "`<reg_name>_d` is the input port, `<reg_name>_q` is the output port, and\n",
    "`<reg_name>_en` is the enable port (if it has one).\n",
    "\n",
    "Now we can define the generator for a Register file circuit."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [],
   "source": [
    "import mantle\n",
    "\n",
    "def DefineRegFile(reg_list, data_width, apb_slave_id=0):\n",
    "    \"\"\"\n",
    "    reg_list : list of Register instances\n",
    "    \"\"\"\n",
    "    class RegFile(m.Circuit):\n",
    "        name = \"RegFile_\" + \"_\".join(reg.name for reg in reg_list)\n",
    "        IO = make_reg_file_interface(reg_list, data_width, apb_slave_id)\n",
    "\n",
    "        @classmethod\n",
    "        def definition(io):\n",
    "            # Get the concrete PSEL signal based on the `apb_slave_id`\n",
    "            # parameter\n",
    "            PSEL = getattr(io.apb, f\"PSEL{apb_slave_id}\")\n",
    "            \n",
    "            # Create a list of Register instances (parametrized by the members\n",
    "            # of `reg_list`)\n",
    "            registers = [\n",
    "                mantle.Register(data_width, init=reg.init, has_ce=True,\n",
    "                                has_reset=True, name=reg.name)\n",
    "                for reg in reg_list\n",
    "            ]\n",
    "            \n",
    "            is_write = io.apb.PENABLE & io.apb.PWRITE & PSEL\n",
    "            \n",
    "            ready = None\n",
    "            for i, reg in enumerate(registers):\n",
    "                # Register input is from `<reg_name>_d` port by default\n",
    "                # and PWDATA when handling an APB write\n",
    "                reg.I <= mantle.mux([getattr(io, reg.name + \"_d\"),\n",
    "                                     io.apb.PWDATA], is_write)\n",
    "                \n",
    "                # Wire up register output to `<reg_name>_q` interface port\n",
    "                getattr(io, reg.name + \"_q\") <= reg.O\n",
    "                \n",
    "                # Wire the clock signals\n",
    "                reg.CLK <= io.apb.PCLK\n",
    "                reg.RESET <= ~m.bit(io.apb.PRESETn)\n",
    "                \n",
    "                # Clock enable is based on write signal and PADDR value\n",
    "                # For now, a register's address is defined by its index in\n",
    "                # `reg_list`\n",
    "                ce = is_write & (io.apb.PADDR == i)\n",
    "                if reg_list[i].has_ce:\n",
    "                    # If has a clock enable, `or` the enable signal with the IO\n",
    "                    # input\n",
    "                    reg.CE <= ce | m.bit(getattr(io, reg.name + \"_en\"))\n",
    "                else:\n",
    "                    reg.CE <= ce\n",
    "\n",
    "                # Set ready high if a register is being written to\n",
    "                if ready is not None:\n",
    "                    ready |= ce\n",
    "                else:\n",
    "                    ready = ce\n",
    "                    \n",
    "            is_read = io.apb.PENABLE & ~io.apb.PWRITE & PSEL\n",
    "            \n",
    "            # PREADY is high if a write or read is being performed\n",
    "            io.apb.PREADY <= ready | is_read\n",
    "            \n",
    "            # Select PRDATA based on PADDR\n",
    "            io.apb.PRDATA <= mantle.mux(\n",
    "                [reg.O for reg in registers], io.apb.PADDR)\n",
    "            \n",
    "            # Stub out the rest of the signals for now, CoreIR does not allow\n",
    "            # unconnected signals, so we wire them up to the CoreIR `Term`\n",
    "            # module which is a stub module that takes a single input and no\n",
    "            # output (effectively \"casting\" the unwired port so the compiler\n",
    "            # does not complain)\n",
    "            io.apb.PSLVERR <= 0\n",
    "            mantle.CorebitTerm().I <= io.apb.PPROT\n",
    "            mantle.Term(len(io.apb.PSTRB)).I <= io.apb.PSTRB\n",
    "\n",
    "    return RegFile"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Let's try it out"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "RegFile_reg0_reg1 = DefineCircuit(\"RegFile_reg0_reg1\", \"apb\", Tuple(PCLK=In(Clock),PRESETn=In(Reset),PADDR=In(Bits[1]),PPROT=In(Bit),PENABLE=In(Bit),PWRITE=In(Bit),PWDATA=In(Bits[32]),PSTRB=In(Bits[4]),PREADY=Out(Bit),PRDATA=Out(Bits[32]),PSLVERR=Out(Bit),PSEL1=In(Bit)), \"reg0_d\", In(Bits[32]), \"reg0_en\", In(Enable), \"reg0_q\", Out(Bits[32]), \"reg1_d\", In(Bits[32]), \"reg1_q\", Out(Bits[32]))\n",
      "Mux2xOutBits32_inst0 = Mux2xOutBits32()\n",
      "Mux2xOutBits32_inst1 = Mux2xOutBits32()\n",
      "Mux2xOutBits32_inst2 = Mux2xOutBits32()\n",
      "and_inst0 = and()\n",
      "and_inst1 = and()\n",
      "and_inst2 = and()\n",
      "and_inst3 = and()\n",
      "and_inst4 = and()\n",
      "and_inst5 = and()\n",
      "corebit_term_inst0 = corebit_term()\n",
      "coreir_eq_1_inst0 = coreir_eq_1()\n",
      "coreir_eq_1_inst1 = coreir_eq_1()\n",
      "not_inst0 = not()\n",
      "not_inst1 = not()\n",
      "not_inst2 = not()\n",
      "or_inst0 = or()\n",
      "or_inst1 = or()\n",
      "or_inst2 = or()\n",
      "reg0 = Register_has_ce_True_has_reset_True_has_async_reset_False_type_Bits_n_32(name=\"reg0\")\n",
      "reg1 = Register_has_ce_True_has_reset_True_has_async_reset_False_type_Bits_n_32(name=\"reg1\")\n",
      "term_inst0 = term()\n",
      "wire(RegFile_reg0_reg1.reg0_d, Mux2xOutBits32_inst0.I0)\n",
      "wire(RegFile_reg0_reg1.apb.PWDATA, Mux2xOutBits32_inst0.I1)\n",
      "wire(and_inst1.out, Mux2xOutBits32_inst0.S)\n",
      "wire(RegFile_reg0_reg1.reg1_d, Mux2xOutBits32_inst1.I0)\n",
      "wire(RegFile_reg0_reg1.apb.PWDATA, Mux2xOutBits32_inst1.I1)\n",
      "wire(and_inst1.out, Mux2xOutBits32_inst1.S)\n",
      "wire(reg0.O, Mux2xOutBits32_inst2.I0)\n",
      "wire(reg1.O, Mux2xOutBits32_inst2.I1)\n",
      "wire(RegFile_reg0_reg1.apb.PADDR[0], Mux2xOutBits32_inst2.S)\n",
      "wire(RegFile_reg0_reg1.apb.PENABLE, and_inst0.in0)\n",
      "wire(RegFile_reg0_reg1.apb.PWRITE, and_inst0.in1)\n",
      "wire(and_inst0.out, and_inst1.in0)\n",
      "wire(RegFile_reg0_reg1.apb.PSEL1, and_inst1.in1)\n",
      "wire(and_inst1.out, and_inst2.in0)\n",
      "wire(coreir_eq_1_inst0.out, and_inst2.in1)\n",
      "wire(and_inst1.out, and_inst3.in0)\n",
      "wire(coreir_eq_1_inst1.out, and_inst3.in1)\n",
      "wire(RegFile_reg0_reg1.apb.PENABLE, and_inst4.in0)\n",
      "wire(not_inst2.out, and_inst4.in1)\n",
      "wire(and_inst4.out, and_inst5.in0)\n",
      "wire(RegFile_reg0_reg1.apb.PSEL1, and_inst5.in1)\n",
      "wire(RegFile_reg0_reg1.apb.PPROT, corebit_term_inst0.in)\n",
      "wire(RegFile_reg0_reg1.apb.PADDR, coreir_eq_1_inst0.in0)\n",
      "wire(0, coreir_eq_1_inst0.in1[0])\n",
      "wire(RegFile_reg0_reg1.apb.PADDR, coreir_eq_1_inst1.in0)\n",
      "wire(1, coreir_eq_1_inst1.in1[0])\n",
      "wire(RegFile_reg0_reg1.apb.PRESETn, not_inst0.in)\n",
      "wire(RegFile_reg0_reg1.apb.PRESETn, not_inst1.in)\n",
      "wire(RegFile_reg0_reg1.apb.PWRITE, not_inst2.in)\n",
      "wire(and_inst2.out, or_inst0.in0)\n",
      "wire(RegFile_reg0_reg1.reg0_en, or_inst0.in1)\n",
      "wire(and_inst2.out, or_inst1.in0)\n",
      "wire(and_inst3.out, or_inst1.in1)\n",
      "wire(or_inst1.out, or_inst2.in0)\n",
      "wire(and_inst5.out, or_inst2.in1)\n",
      "wire(Mux2xOutBits32_inst0.O, reg0.I)\n",
      "wire(RegFile_reg0_reg1.apb.PCLK, reg0.CLK)\n",
      "wire(or_inst0.out, reg0.CE)\n",
      "wire(not_inst0.out, reg0.RESET)\n",
      "wire(Mux2xOutBits32_inst1.O, reg1.I)\n",
      "wire(RegFile_reg0_reg1.apb.PCLK, reg1.CLK)\n",
      "wire(and_inst3.out, reg1.CE)\n",
      "wire(not_inst1.out, reg1.RESET)\n",
      "wire(RegFile_reg0_reg1.apb.PSTRB, term_inst0.in)\n",
      "wire(reg0.O, RegFile_reg0_reg1.reg0_q)\n",
      "wire(reg1.O, RegFile_reg0_reg1.reg1_q)\n",
      "EndCircuit()\n",
      "Hello\n"
     ]
    }
   ],
   "source": [
    "RegFile = DefineRegFile([Register(\"reg0\", 1, True), Register(\"reg1\", 24)],\n",
    "                         data_width=32, apb_slave_id=1)\n",
    "\n",
    "# print the magma internal representation of the circuit\n",
    "print(repr(RegFile))\n",
    "print(\"Hello\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We can also inspect the generated Verilog"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "module coreir_term #(parameter width=1) (\n",
      "  input [width-1:0] in\n",
      ");\n",
      "\n",
      "\n",
      "endmodule  // coreir_term\n",
      "\n",
      "module coreir_reg #(parameter clk_posedge=1, parameter init=1, parameter width=1) (\n",
      "  input clk,\n",
      "  input [width-1:0] in,\n",
      "  output [width-1:0] out\n",
      ");\n",
      "  reg [width-1:0] outReg=init;\n",
      "  wire real_clk;\n",
      "  assign real_clk = clk_posedge ? clk : ~clk;\n",
      "  always @(posedge real_clk) begin\n",
      "    outReg <= in;\n",
      "  end\n",
      "  assign out = outReg;\n",
      "\n",
      "endmodule  // coreir_reg\n",
      "\n",
      "module coreir_mux #(parameter width=1) (\n",
      "  input [width-1:0] in0,\n",
      "  input [width-1:0] in1,\n",
      "  input sel,\n",
      "  output [width-1:0] out\n",
      ");\n",
      "  assign out = sel ? in1 : in0;\n",
      "\n",
      "endmodule  // coreir_mux\n",
      "\n",
      "module coreir_eq #(parameter width=1) (\n",
      "  input [width-1:0] in0,\n",
      "  input [width-1:0] in1,\n",
      "  output out\n",
      ");\n",
      "  assign out = in0 == in1;\n",
      "\n",
      "endmodule  // coreir_eq\n",
      "\n",
      "module coreir_const #(parameter value=1, parameter width=1) (\n",
      "  output [width-1:0] out\n",
      ");\n",
      "  assign out = value;\n",
      "\n",
      "endmodule  // coreir_const\n",
      "\n",
      "module corebit_term (\n",
      "  input in\n",
      ");\n",
      "\n",
      "\n",
      "endmodule  // corebit_term\n",
      "\n",
      "module corebit_or (\n",
      "  input in0,\n",
      "  input in1,\n",
      "  output out\n",
      ");\n",
      "  assign out = in0 | in1;\n",
      "\n",
      "endmodule  // corebit_or\n",
      "\n",
      "module corebit_not (\n",
      "  input in,\n",
      "  output out\n",
      ");\n",
      "  assign out = ~in;\n",
      "\n",
      "endmodule  // corebit_not\n",
      "\n",
      "module corebit_const #(parameter value=1) (\n",
      "  output out\n",
      ");\n",
      "  assign out = value;\n",
      "\n",
      "endmodule  // corebit_const\n",
      "\n",
      "module corebit_and (\n",
      "  input in0,\n",
      "  input in1,\n",
      "  output out\n",
      ");\n",
      "  assign out = in0 & in1;\n",
      "\n",
      "endmodule  // corebit_and\n",
      "\n",
      "// Generated from commonlib.muxn(N:2, width:32)\n",
      "module commonlib_muxn__N2__width32 (\n",
      "  input [31:0] in_data_0,\n",
      "  input [31:0] in_data_1,\n",
      "  input [0:0] in_sel,\n",
      "  output [31:0] out\n",
      ");\n",
      "\n",
      "\n",
      "  // Instancing generated Module: coreir.mux(width:32)\n",
      "  wire [31:0] _join__in0;\n",
      "  wire [31:0] _join__in1;\n",
      "  wire [31:0] _join__out;\n",
      "  wire  _join__sel;\n",
      "  coreir_mux #(.width(32)) _join(\n",
      "    .in0(_join__in0),\n",
      "    .in1(_join__in1),\n",
      "    .out(_join__out),\n",
      "    .sel(_join__sel)\n",
      "  );\n",
      "\n",
      "  assign _join__in0[31:0] = in_data_0[31:0];\n",
      "\n",
      "  assign _join__in1[31:0] = in_data_1[31:0];\n",
      "\n",
      "  assign out[31:0] = _join__out[31:0];\n",
      "\n",
      "  assign _join__sel = in_sel[0];\n",
      "\n",
      "\n",
      "endmodule  // commonlib_muxn__N2__width32\n",
      "\n",
      "module Mux2xOutBits32 (\n",
      "  input [31:0] I0,\n",
      "  input [31:0] I1,\n",
      "  output [31:0] O,\n",
      "  input  S\n",
      ");\n",
      "\n",
      "\n",
      "  // Instancing generated Module: commonlib.muxn(N:2, width:32)\n",
      "  wire [31:0] coreir_commonlib_mux2x32_inst0__in_data_0;\n",
      "  wire [31:0] coreir_commonlib_mux2x32_inst0__in_data_1;\n",
      "  wire [0:0] coreir_commonlib_mux2x32_inst0__in_sel;\n",
      "  wire [31:0] coreir_commonlib_mux2x32_inst0__out;\n",
      "  commonlib_muxn__N2__width32 coreir_commonlib_mux2x32_inst0(\n",
      "    .in_data_0(coreir_commonlib_mux2x32_inst0__in_data_0),\n",
      "    .in_data_1(coreir_commonlib_mux2x32_inst0__in_data_1),\n",
      "    .in_sel(coreir_commonlib_mux2x32_inst0__in_sel),\n",
      "    .out(coreir_commonlib_mux2x32_inst0__out)\n",
      "  );\n",
      "\n",
      "  assign coreir_commonlib_mux2x32_inst0__in_data_0[31:0] = I0[31:0];\n",
      "\n",
      "  assign coreir_commonlib_mux2x32_inst0__in_data_1[31:0] = I1[31:0];\n",
      "\n",
      "  assign coreir_commonlib_mux2x32_inst0__in_sel[0] = S;\n",
      "\n",
      "  assign O[31:0] = coreir_commonlib_mux2x32_inst0__out[31:0];\n",
      "\n",
      "\n",
      "endmodule  // Mux2xOutBits32\n",
      "\n",
      "module Register_has_ce_True_has_reset_True_has_async_reset_False_type_Bits_n_32_unq1 (\n",
      "  input  CE,\n",
      "  input  CLK,\n",
      "  input [31:0] I,\n",
      "  output [31:0] O,\n",
      "  input  RESET\n",
      ");\n",
      "\n",
      "\n",
      "  wire [31:0] Mux2xOutBits32_inst0__I0;\n",
      "  wire [31:0] Mux2xOutBits32_inst0__I1;\n",
      "  wire [31:0] Mux2xOutBits32_inst0__O;\n",
      "  wire  Mux2xOutBits32_inst0__S;\n",
      "  Mux2xOutBits32 Mux2xOutBits32_inst0(\n",
      "    .I0(Mux2xOutBits32_inst0__I0),\n",
      "    .I1(Mux2xOutBits32_inst0__I1),\n",
      "    .O(Mux2xOutBits32_inst0__O),\n",
      "    .S(Mux2xOutBits32_inst0__S)\n",
      "  );\n",
      "\n",
      "  // Instancing generated Module: coreir.const(width:32)\n",
      "  wire [31:0] const_24_32__out;\n",
      "  coreir_const #(.value(32'h00000018),.width(32)) const_24_32(\n",
      "    .out(const_24_32__out)\n",
      "  );\n",
      "\n",
      "  wire [31:0] enable_mux__I0;\n",
      "  wire [31:0] enable_mux__I1;\n",
      "  wire [31:0] enable_mux__O;\n",
      "  wire  enable_mux__S;\n",
      "  Mux2xOutBits32 enable_mux(\n",
      "    .I0(enable_mux__I0),\n",
      "    .I1(enable_mux__I1),\n",
      "    .O(enable_mux__O),\n",
      "    .S(enable_mux__S)\n",
      "  );\n",
      "\n",
      "  // Instancing generated Module: coreir.reg(width:32)\n",
      "  wire  value__clk;\n",
      "  wire [31:0] value__in;\n",
      "  wire [31:0] value__out;\n",
      "  coreir_reg #(.clk_posedge(1),.init(32'h00000018),.width(32)) value(\n",
      "    .clk(value__clk),\n",
      "    .in(value__in),\n",
      "    .out(value__out)\n",
      "  );\n",
      "\n",
      "  assign Mux2xOutBits32_inst0__I0[31:0] = enable_mux__O[31:0];\n",
      "\n",
      "  assign Mux2xOutBits32_inst0__I1[31:0] = const_24_32__out[31:0];\n",
      "\n",
      "  assign value__in[31:0] = Mux2xOutBits32_inst0__O[31:0];\n",
      "\n",
      "  assign Mux2xOutBits32_inst0__S = RESET;\n",
      "\n",
      "  assign enable_mux__I0[31:0] = value__out[31:0];\n",
      "\n",
      "  assign enable_mux__I1[31:0] = I[31:0];\n",
      "\n",
      "  assign enable_mux__S = CE;\n",
      "\n",
      "  assign value__clk = CLK;\n",
      "\n",
      "  assign O[31:0] = value__out[31:0];\n",
      "\n",
      "\n",
      "endmodule  // Register_has_ce_True_has_reset_True_has_async_reset_False_type_Bits_n_32_unq1\n",
      "\n",
      "module Register_has_ce_True_has_reset_True_has_async_reset_False_type_Bits_n_32 (\n",
      "  input  CE,\n",
      "  input  CLK,\n",
      "  input [31:0] I,\n",
      "  output [31:0] O,\n",
      "  input  RESET\n",
      ");\n",
      "\n",
      "\n",
      "  wire [31:0] Mux2xOutBits32_inst0__I0;\n",
      "  wire [31:0] Mux2xOutBits32_inst0__I1;\n",
      "  wire [31:0] Mux2xOutBits32_inst0__O;\n",
      "  wire  Mux2xOutBits32_inst0__S;\n",
      "  Mux2xOutBits32 Mux2xOutBits32_inst0(\n",
      "    .I0(Mux2xOutBits32_inst0__I0),\n",
      "    .I1(Mux2xOutBits32_inst0__I1),\n",
      "    .O(Mux2xOutBits32_inst0__O),\n",
      "    .S(Mux2xOutBits32_inst0__S)\n",
      "  );\n",
      "\n",
      "  // Instancing generated Module: coreir.const(width:32)\n",
      "  wire [31:0] const_1_32__out;\n",
      "  coreir_const #(.value(32'h00000001),.width(32)) const_1_32(\n",
      "    .out(const_1_32__out)\n",
      "  );\n",
      "\n",
      "  wire [31:0] enable_mux__I0;\n",
      "  wire [31:0] enable_mux__I1;\n",
      "  wire [31:0] enable_mux__O;\n",
      "  wire  enable_mux__S;\n",
      "  Mux2xOutBits32 enable_mux(\n",
      "    .I0(enable_mux__I0),\n",
      "    .I1(enable_mux__I1),\n",
      "    .O(enable_mux__O),\n",
      "    .S(enable_mux__S)\n",
      "  );\n",
      "\n",
      "  // Instancing generated Module: coreir.reg(width:32)\n",
      "  wire  value__clk;\n",
      "  wire [31:0] value__in;\n",
      "  wire [31:0] value__out;\n",
      "  coreir_reg #(.clk_posedge(1),.init(32'h00000001),.width(32)) value(\n",
      "    .clk(value__clk),\n",
      "    .in(value__in),\n",
      "    .out(value__out)\n",
      "  );\n",
      "\n",
      "  assign Mux2xOutBits32_inst0__I0[31:0] = enable_mux__O[31:0];\n",
      "\n",
      "  assign Mux2xOutBits32_inst0__I1[31:0] = const_1_32__out[31:0];\n",
      "\n",
      "  assign value__in[31:0] = Mux2xOutBits32_inst0__O[31:0];\n",
      "\n",
      "  assign Mux2xOutBits32_inst0__S = RESET;\n",
      "\n",
      "  assign enable_mux__I0[31:0] = value__out[31:0];\n",
      "\n",
      "  assign enable_mux__I1[31:0] = I[31:0];\n",
      "\n",
      "  assign enable_mux__S = CE;\n",
      "\n",
      "  assign value__clk = CLK;\n",
      "\n",
      "  assign O[31:0] = value__out[31:0];\n",
      "\n",
      "\n",
      "endmodule  // Register_has_ce_True_has_reset_True_has_async_reset_False_type_Bits_n_32\n",
      "\n",
      "module RegFile_reg0_reg1 (\n",
      "  input [0:0] apb_PADDR,\n",
      "  input  apb_PCLK,\n",
      "  input  apb_PENABLE,\n",
      "  input  apb_PPROT,\n",
      "  output [31:0] apb_PRDATA,\n",
      "  output  apb_PREADY,\n",
      "  input  apb_PRESETn,\n",
      "  input  apb_PSEL1,\n",
      "  output  apb_PSLVERR,\n",
      "  input [3:0] apb_PSTRB,\n",
      "  input [31:0] apb_PWDATA,\n",
      "  input  apb_PWRITE,\n",
      "  input [31:0] reg0_d,\n",
      "  input  reg0_en,\n",
      "  output [31:0] reg0_q,\n",
      "  input [31:0] reg1_d,\n",
      "  output [31:0] reg1_q\n",
      ");\n",
      "\n",
      "\n",
      "  wire [31:0] Mux2xOutBits32_inst0__I0;\n",
      "  wire [31:0] Mux2xOutBits32_inst0__I1;\n",
      "  wire [31:0] Mux2xOutBits32_inst0__O;\n",
      "  wire  Mux2xOutBits32_inst0__S;\n",
      "  Mux2xOutBits32 Mux2xOutBits32_inst0(\n",
      "    .I0(Mux2xOutBits32_inst0__I0),\n",
      "    .I1(Mux2xOutBits32_inst0__I1),\n",
      "    .O(Mux2xOutBits32_inst0__O),\n",
      "    .S(Mux2xOutBits32_inst0__S)\n",
      "  );\n",
      "\n",
      "  wire [31:0] Mux2xOutBits32_inst1__I0;\n",
      "  wire [31:0] Mux2xOutBits32_inst1__I1;\n",
      "  wire [31:0] Mux2xOutBits32_inst1__O;\n",
      "  wire  Mux2xOutBits32_inst1__S;\n",
      "  Mux2xOutBits32 Mux2xOutBits32_inst1(\n",
      "    .I0(Mux2xOutBits32_inst1__I0),\n",
      "    .I1(Mux2xOutBits32_inst1__I1),\n",
      "    .O(Mux2xOutBits32_inst1__O),\n",
      "    .S(Mux2xOutBits32_inst1__S)\n",
      "  );\n",
      "\n",
      "  wire [31:0] Mux2xOutBits32_inst2__I0;\n",
      "  wire [31:0] Mux2xOutBits32_inst2__I1;\n",
      "  wire [31:0] Mux2xOutBits32_inst2__O;\n",
      "  wire  Mux2xOutBits32_inst2__S;\n",
      "  Mux2xOutBits32 Mux2xOutBits32_inst2(\n",
      "    .I0(Mux2xOutBits32_inst2__I0),\n",
      "    .I1(Mux2xOutBits32_inst2__I1),\n",
      "    .O(Mux2xOutBits32_inst2__O),\n",
      "    .S(Mux2xOutBits32_inst2__S)\n",
      "  );\n",
      "\n",
      "  wire  and_inst0__in0;\n",
      "  wire  and_inst0__in1;\n",
      "  wire  and_inst0__out;\n",
      "  corebit_and and_inst0(\n",
      "    .in0(and_inst0__in0),\n",
      "    .in1(and_inst0__in1),\n",
      "    .out(and_inst0__out)\n",
      "  );\n",
      "\n",
      "  wire  and_inst1__in0;\n",
      "  wire  and_inst1__in1;\n",
      "  wire  and_inst1__out;\n",
      "  corebit_and and_inst1(\n",
      "    .in0(and_inst1__in0),\n",
      "    .in1(and_inst1__in1),\n",
      "    .out(and_inst1__out)\n",
      "  );\n",
      "\n",
      "  wire  and_inst2__in0;\n",
      "  wire  and_inst2__in1;\n",
      "  wire  and_inst2__out;\n",
      "  corebit_and and_inst2(\n",
      "    .in0(and_inst2__in0),\n",
      "    .in1(and_inst2__in1),\n",
      "    .out(and_inst2__out)\n",
      "  );\n",
      "\n",
      "  wire  and_inst3__in0;\n",
      "  wire  and_inst3__in1;\n",
      "  wire  and_inst3__out;\n",
      "  corebit_and and_inst3(\n",
      "    .in0(and_inst3__in0),\n",
      "    .in1(and_inst3__in1),\n",
      "    .out(and_inst3__out)\n",
      "  );\n",
      "\n",
      "  wire  and_inst4__in0;\n",
      "  wire  and_inst4__in1;\n",
      "  wire  and_inst4__out;\n",
      "  corebit_and and_inst4(\n",
      "    .in0(and_inst4__in0),\n",
      "    .in1(and_inst4__in1),\n",
      "    .out(and_inst4__out)\n",
      "  );\n",
      "\n",
      "  wire  and_inst5__in0;\n",
      "  wire  and_inst5__in1;\n",
      "  wire  and_inst5__out;\n",
      "  corebit_and and_inst5(\n",
      "    .in0(and_inst5__in0),\n",
      "    .in1(and_inst5__in1),\n",
      "    .out(and_inst5__out)\n",
      "  );\n",
      "\n",
      "  wire  bit_const_0_None__out;\n",
      "  corebit_const #(.value(0)) bit_const_0_None(\n",
      "    .out(bit_const_0_None__out)\n",
      "  );\n",
      "\n",
      "  // Instancing generated Module: coreir.const(width:1)\n",
      "  wire [0:0] const_0_1__out;\n",
      "  coreir_const #(.value(1'h0),.width(1)) const_0_1(\n",
      "    .out(const_0_1__out)\n",
      "  );\n",
      "\n",
      "  // Instancing generated Module: coreir.const(width:1)\n",
      "  wire [0:0] const_1_1__out;\n",
      "  coreir_const #(.value(1'h1),.width(1)) const_1_1(\n",
      "    .out(const_1_1__out)\n",
      "  );\n",
      "\n",
      "  wire  corebit_term_inst0__in;\n",
      "  corebit_term corebit_term_inst0(\n",
      "    .in(corebit_term_inst0__in)\n",
      "  );\n",
      "\n",
      "  // Instancing generated Module: coreir.eq(width:1)\n",
      "  wire [0:0] coreir_eq_1_inst0__in0;\n",
      "  wire [0:0] coreir_eq_1_inst0__in1;\n",
      "  wire  coreir_eq_1_inst0__out;\n",
      "  coreir_eq #(.width(1)) coreir_eq_1_inst0(\n",
      "    .in0(coreir_eq_1_inst0__in0),\n",
      "    .in1(coreir_eq_1_inst0__in1),\n",
      "    .out(coreir_eq_1_inst0__out)\n",
      "  );\n",
      "\n",
      "  // Instancing generated Module: coreir.eq(width:1)\n",
      "  wire [0:0] coreir_eq_1_inst1__in0;\n",
      "  wire [0:0] coreir_eq_1_inst1__in1;\n",
      "  wire  coreir_eq_1_inst1__out;\n",
      "  coreir_eq #(.width(1)) coreir_eq_1_inst1(\n",
      "    .in0(coreir_eq_1_inst1__in0),\n",
      "    .in1(coreir_eq_1_inst1__in1),\n",
      "    .out(coreir_eq_1_inst1__out)\n",
      "  );\n",
      "\n",
      "  wire  not_inst0__in;\n",
      "  wire  not_inst0__out;\n",
      "  corebit_not not_inst0(\n",
      "    .in(not_inst0__in),\n",
      "    .out(not_inst0__out)\n",
      "  );\n",
      "\n",
      "  wire  not_inst1__in;\n",
      "  wire  not_inst1__out;\n",
      "  corebit_not not_inst1(\n",
      "    .in(not_inst1__in),\n",
      "    .out(not_inst1__out)\n",
      "  );\n",
      "\n",
      "  wire  not_inst2__in;\n",
      "  wire  not_inst2__out;\n",
      "  corebit_not not_inst2(\n",
      "    .in(not_inst2__in),\n",
      "    .out(not_inst2__out)\n",
      "  );\n",
      "\n",
      "  wire  or_inst0__in0;\n",
      "  wire  or_inst0__in1;\n",
      "  wire  or_inst0__out;\n",
      "  corebit_or or_inst0(\n",
      "    .in0(or_inst0__in0),\n",
      "    .in1(or_inst0__in1),\n",
      "    .out(or_inst0__out)\n",
      "  );\n",
      "\n",
      "  wire  or_inst1__in0;\n",
      "  wire  or_inst1__in1;\n",
      "  wire  or_inst1__out;\n",
      "  corebit_or or_inst1(\n",
      "    .in0(or_inst1__in0),\n",
      "    .in1(or_inst1__in1),\n",
      "    .out(or_inst1__out)\n",
      "  );\n",
      "\n",
      "  wire  or_inst2__in0;\n",
      "  wire  or_inst2__in1;\n",
      "  wire  or_inst2__out;\n",
      "  corebit_or or_inst2(\n",
      "    .in0(or_inst2__in0),\n",
      "    .in1(or_inst2__in1),\n",
      "    .out(or_inst2__out)\n",
      "  );\n",
      "\n",
      "  wire  reg0__CE;\n",
      "  wire  reg0__CLK;\n",
      "  wire [31:0] reg0__I;\n",
      "  wire [31:0] reg0__O;\n",
      "  wire  reg0__RESET;\n",
      "  Register_has_ce_True_has_reset_True_has_async_reset_False_type_Bits_n_32 reg0(\n",
      "    .CE(reg0__CE),\n",
      "    .CLK(reg0__CLK),\n",
      "    .I(reg0__I),\n",
      "    .O(reg0__O),\n",
      "    .RESET(reg0__RESET)\n",
      "  );\n",
      "\n",
      "  wire  reg1__CE;\n",
      "  wire  reg1__CLK;\n",
      "  wire [31:0] reg1__I;\n",
      "  wire [31:0] reg1__O;\n",
      "  wire  reg1__RESET;\n",
      "  Register_has_ce_True_has_reset_True_has_async_reset_False_type_Bits_n_32_unq1 reg1(\n",
      "    .CE(reg1__CE),\n",
      "    .CLK(reg1__CLK),\n",
      "    .I(reg1__I),\n",
      "    .O(reg1__O),\n",
      "    .RESET(reg1__RESET)\n",
      "  );\n",
      "\n",
      "  // Instancing generated Module: coreir.term(width:4)\n",
      "  wire [3:0] term_inst0__in;\n",
      "  coreir_term #(.width(4)) term_inst0(\n",
      "    .in(term_inst0__in)\n",
      "  );\n",
      "\n",
      "  assign Mux2xOutBits32_inst0__I0[31:0] = reg0_d[31:0];\n",
      "\n",
      "  assign Mux2xOutBits32_inst0__I1[31:0] = apb_PWDATA[31:0];\n",
      "\n",
      "  assign reg0__I[31:0] = Mux2xOutBits32_inst0__O[31:0];\n",
      "\n",
      "  assign Mux2xOutBits32_inst0__S = and_inst1__out;\n",
      "\n",
      "  assign Mux2xOutBits32_inst1__I0[31:0] = reg1_d[31:0];\n",
      "\n",
      "  assign Mux2xOutBits32_inst1__I1[31:0] = apb_PWDATA[31:0];\n",
      "\n",
      "  assign reg1__I[31:0] = Mux2xOutBits32_inst1__O[31:0];\n",
      "\n",
      "  assign Mux2xOutBits32_inst1__S = and_inst1__out;\n",
      "\n",
      "  assign Mux2xOutBits32_inst2__I0[31:0] = reg0__O[31:0];\n",
      "\n",
      "  assign Mux2xOutBits32_inst2__I1[31:0] = reg1__O[31:0];\n",
      "\n",
      "  assign apb_PRDATA[31:0] = Mux2xOutBits32_inst2__O[31:0];\n",
      "\n",
      "  assign Mux2xOutBits32_inst2__S = apb_PADDR[0];\n",
      "\n",
      "  assign and_inst0__in0 = apb_PENABLE;\n",
      "\n",
      "  assign and_inst0__in1 = apb_PWRITE;\n",
      "\n",
      "  assign and_inst1__in0 = and_inst0__out;\n",
      "\n",
      "  assign and_inst1__in1 = apb_PSEL1;\n",
      "\n",
      "  assign and_inst2__in0 = and_inst1__out;\n",
      "\n",
      "  assign and_inst3__in0 = and_inst1__out;\n",
      "\n",
      "  assign and_inst2__in1 = coreir_eq_1_inst0__out;\n",
      "\n",
      "  assign or_inst0__in0 = and_inst2__out;\n",
      "\n",
      "  assign or_inst1__in0 = and_inst2__out;\n",
      "\n",
      "  assign and_inst3__in1 = coreir_eq_1_inst1__out;\n",
      "\n",
      "  assign or_inst1__in1 = and_inst3__out;\n",
      "\n",
      "  assign reg1__CE = and_inst3__out;\n",
      "\n",
      "  assign and_inst4__in0 = apb_PENABLE;\n",
      "\n",
      "  assign and_inst4__in1 = not_inst2__out;\n",
      "\n",
      "  assign and_inst5__in0 = and_inst4__out;\n",
      "\n",
      "  assign and_inst5__in1 = apb_PSEL1;\n",
      "\n",
      "  assign or_inst2__in1 = and_inst5__out;\n",
      "\n",
      "  assign apb_PSLVERR = bit_const_0_None__out;\n",
      "\n",
      "  assign coreir_eq_1_inst0__in1[0:0] = const_0_1__out[0:0];\n",
      "\n",
      "  assign coreir_eq_1_inst1__in1[0:0] = const_1_1__out[0:0];\n",
      "\n",
      "  assign corebit_term_inst0__in = apb_PPROT;\n",
      "\n",
      "  assign coreir_eq_1_inst0__in0[0:0] = apb_PADDR[0:0];\n",
      "\n",
      "  assign coreir_eq_1_inst1__in0[0:0] = apb_PADDR[0:0];\n",
      "\n",
      "  assign not_inst0__in = apb_PRESETn;\n",
      "\n",
      "  assign reg0__RESET = not_inst0__out;\n",
      "\n",
      "  assign not_inst1__in = apb_PRESETn;\n",
      "\n",
      "  assign reg1__RESET = not_inst1__out;\n",
      "\n",
      "  assign not_inst2__in = apb_PWRITE;\n",
      "\n",
      "  assign or_inst0__in1 = reg0_en;\n",
      "\n",
      "  assign reg0__CE = or_inst0__out;\n",
      "\n",
      "  assign or_inst2__in0 = or_inst1__out;\n",
      "\n",
      "  assign apb_PREADY = or_inst2__out;\n",
      "\n",
      "  assign reg0__CLK = apb_PCLK;\n",
      "\n",
      "  assign reg0_q[31:0] = reg0__O[31:0];\n",
      "\n",
      "  assign reg1__CLK = apb_PCLK;\n",
      "\n",
      "  assign reg1_q[31:0] = reg1__O[31:0];\n",
      "\n",
      "  assign term_inst0__in[3:0] = apb_PSTRB[3:0];\n",
      "\n",
      "\n",
      "endmodule  // RegFile_reg0_reg1\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "m.compile(\"RegFile\", RegFile, output=\"coreir-verilog\")\n",
    "with open(\"RegFile.v\", \"r\") as verilog:\n",
    "    print(verilog.read())"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "In the following notebooks, we'll define a Python model for an APBMaster and\n",
    "use it to functionally verify our register file generator with magma's\n",
    "verification package `fault`. Then, we'll show an example of using the register\n",
    "file in a larger design."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
