<profile>

<section name = "Vitis HLS Report for 'gelu'" level="0">
<item name = "Date">Wed Jul 31 17:04:16 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Deit_cpp</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.886 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 2, 20.000 ns, 20.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 360, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 0, 22, -</column>
<column name="Memory">1, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, 106, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_22ns_21s_43_1_1_U526">mul_22ns_21s_43_1_1, 0, 2, 0, 22, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="GELU_DELTA_TABLE_V_U">gelu_GELU_DELTA_TABLE_V_ROM_NP_BRAM_1R, 1, 0, 0, 0, 177, 20, 1, 3540</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ret_V_247_fu_192_p2">+, 0, 0, 15, 8, 1</column>
<column name="ret_V_249_fu_246_p2">+, 0, 0, 51, 44, 44</column>
<column name="ret_V_fu_165_p2">+, 0, 0, 15, 8, 1</column>
<column name="ret_V_248_fu_211_p2">-, 0, 0, 28, 21, 21</column>
<column name="sub_ln813_fu_268_p2">-, 0, 0, 39, 32, 32</column>
<column name="x_abs_V_fu_103_p2">-, 0, 0, 39, 1, 32</column>
<column name="icmp_ln1003_fu_159_p2">icmp, 0, 0, 15, 22, 1</column>
<column name="icmp_ln1651_fu_117_p2">icmp, 0, 0, 20, 32, 25</column>
<column name="p_Result_79_fu_153_p2">icmp, 0, 0, 25, 54, 18</column>
<column name="ap_return">select, 0, 0, 32, 1, 32</column>
<column name="relu_V_fu_95_p3">select, 0, 0, 31, 1, 1</column>
<column name="ret_V_250_fu_179_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln1002_fu_171_p3">select, 0, 0, 8, 1, 8</column>
<column name="x_abs_V_1_fu_109_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="icmp_ln1651_reg_286">1, 0, 1, 0</column>
<column name="icmp_ln1651_reg_286_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="relu_V_reg_281">31, 0, 31, 0</column>
<column name="relu_V_reg_281_pp0_iter1_reg">31, 0, 31, 0</column>
<column name="t_V_reg_291">17, 0, 22, 5</column>
<column name="tmp_s_reg_306">22, 0, 22, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, gelu, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, gelu, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, gelu, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, gelu, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, gelu, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, gelu, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, gelu, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, gelu, return value</column>
<column name="x">in, 32, ap_none, x, scalar</column>
</table>
</item>
</section>
</profile>
