#-----------------------------------------------------------
# Webtalk v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:39 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Mon Feb 11 21:36:03 2019
# Process ID: 19265
# Current directory: /home/sieber/Arquitecura/Arquitectura2018/TP_UART/TP_UART.sim/sim_1/synth/func/xsim
# Command line: wbtcv -mode batch -source /home/sieber/Arquitecura/Arquitectura2018/TP_UART/TP_UART.sim/sim_1/synth/func/xsim/xsim.dir/allTest_func_synth/webtalk/xsim_webtalk.tcl -notrace
# Log file: /home/sieber/Arquitecura/Arquitectura2018/TP_UART/TP_UART.sim/sim_1/synth/func/xsim/webtalk.log
# Journal file: /home/sieber/Arquitecura/Arquitectura2018/TP_UART/TP_UART.sim/sim_1/synth/func/xsim/webtalk.jou
#-----------------------------------------------------------
source /home/sieber/Arquitecura/Arquitectura2018/TP_UART/TP_UART.sim/sim_1/synth/func/xsim/xsim.dir/allTest_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/sieber/Arquitecura/Arquitectura2018/TP_UART/TP_UART.sim/sim_1/synth/func/xsim/xsim.dir/allTest_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb 11 21:36:08 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 11 21:36:08 2019...
