
*** Running vivado
    with args -log etl_test_fw.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source etl_test_fw.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source etl_test_fw.tcl -notrace
Command: link_design -top etl_test_fw -part xcku040-ffva1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/system_clocks/system_clocks.dcp' for cell 'system_clocks_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge.dcp' for cell 'eth.eth_infra_inst/eth/sgmii'
INFO: [Project 1-454] Reading design checkpoint '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xlx_ku_mgt_ip_10g24/xlx_ku_mgt_ip_10g24.dcp' for cell 'rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i'
INFO: [Project 1-454] Reading design checkpoint '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/ila_lpgbt/ila_lpgbt.dcp' for cell 'rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/ila_sca/ila_sca.dcp' for cell 'rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2467.812 ; gain = 0.000 ; free physical = 38337 ; free virtual = 87263
INFO: [Netlist 29-17] Analyzing 4458 Unisim elements for replacement
CRITICAL WARNING: [Netlist 29-358] Reg 'rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/cmd_len_reg[0]' of type 'FDCP' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/IC/ic_tx.vhd:135]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
CRITICAL WARNING: [Netlist 29-358] Reg 'rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/master_gbtsc_top_inst/ic_inst/tx_inst/wr_ptr_reg[0]' of type 'FDCP' cannot be timed accurately. Hardware behavior may be unpredictable. Use check_timing command for more information. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/gbt-sc/GBT-SC/IC/ic_tx.vhd:134]
Resolution: Recode your design, so that you do not depend on both asynchronous set and reset for your desired functionality.
Convert at least one of them to synchronous signal, or get rid of at least one of those.
Often, the use of "initial" value will help you get rid of one of the asynchronous set/reset signals.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst UUID: 5d2b3270-5e0e-5b3d-b3e9-1933cee77e91 
INFO: [Chipscope 16-324] Core: rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst UUID: 3dca6644-6944-5d51-9553-d6c408e128cb 
WARNING: [Project 1-536] The new scoped_to_ref value 'system_ibert' does not exist in the netlist
WARNING: [Project 1-536] The new scoped_to_ref value 'system_ibert' does not exist in the netlist
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_pat_check'. The XDC file /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/ila_pat_check/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/gig_eth_pcs_pma_gmii_to_sgmii_bridge/synth/gig_eth_pcs_pma_gmii_to_sgmii_bridge.xdc] for cell 'eth.eth_infra_inst/eth/sgmii/U0'
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/gig_eth_pcs_pma_gmii_to_sgmii_bridge/synth/gig_eth_pcs_pma_gmii_to_sgmii_bridge.xdc] for cell 'eth.eth_infra_inst/eth/sgmii/U0'
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/gig_eth_pcs_pma_gmii_to_sgmii_bridge/synth/gig_eth_pcs_pma_gmii_to_sgmii_bridge_clocks.xdc] for cell 'eth.eth_infra_inst/eth/sgmii/U0'
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/gig_eth_pcs_pma_gmii_to_sgmii_bridge/synth/gig_eth_pcs_pma_gmii_to_sgmii_bridge_clocks.xdc] for cell 'eth.eth_infra_inst/eth/sgmii/U0'
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge_board.xdc] for cell 'eth.eth_infra_inst/eth/sgmii/U0'
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/gig_eth_pcs_pma_gmii_to_sgmii_bridge/gig_eth_pcs_pma_gmii_to_sgmii_bridge_board.xdc] for cell 'eth.eth_infra_inst/eth/sgmii/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_sc'. The XDC file /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/ila_sc/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_sc'. The XDC file /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/ila_sc/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/ila_sca/ila_v6_2/constraints/ila.xdc] for cell 'rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0'
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/ila_sca/ila_v6_2/constraints/ila.xdc] for cell 'rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0'
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/ila_sca/ila_v6_2/constraints/ila_impl.xdc] for cell 'rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0'
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/ila_sca/ila_v6_2/constraints/ila_impl.xdc] for cell 'rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0'
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/ila_lpgbt/ila_v6_2/constraints/ila.xdc] for cell 'rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0'
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/ila_lpgbt/ila_v6_2/constraints/ila.xdc] for cell 'rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0'
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/ila_lpgbt/ila_v6_2/constraints/ila_impl.xdc] for cell 'rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0'
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/ila_lpgbt/ila_v6_2/constraints/ila_impl.xdc] for cell 'rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_pat_check'. The XDC file /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/ila_pat_check/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/system_clocks/system_clocks_board.xdc] for cell 'system_clocks_inst/inst'
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/system_clocks/system_clocks_board.xdc] for cell 'system_clocks_inst/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'system_ibert'. The XDC file /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/system_ibert/synth/system_ibert.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'system_ibert'. The XDC file /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/system_ibert/synth/sw_mcs_all.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xdma_0'. The XDC file /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/source/xdma_0_pcie3_us_ip.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xdma_0'. The XDC file /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/xdma_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xdma_0_pcie3_ip'. The XDC file /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xdma_0_pcie3_ip_gt'. The XDC file /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_ipb'. The XDC file /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/ila_ipb/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_ipb'. The XDC file /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/ila_ipb/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xlx_ku_mgt_ip_10g24/synth/xlx_ku_mgt_ip_10g24.xdc] for cell 'rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst'
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xlx_ku_mgt_ip_10g24/synth/xlx_ku_mgt_ip_10g24.xdc] for cell 'rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst'
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xlx_ku_mgt_ip_10g24/synth/xlx_ku_mgt_ip_10g24.xdc] for cell 'rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst'
CRITICAL WARNING: [Vivado 12-2285] Cannot set LOC property of instance 'rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST'... rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST Instance rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST can not be placed in GTHE3_CHANNEL of site GTHE3_CHANNEL_X0Y10 because the bel is occupied by rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST. This could be caused by bel constraint conflict [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xlx_ku_mgt_ip_10g24/synth/xlx_ku_mgt_ip_10g24.xdc:57]
Resolution: When using BEL constraints, ensure the BEL constraints are defined before the LOC constraints to avoid conflicts at a given site.
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/xlx_ku_mgt_ip_10g24/synth/xlx_ku_mgt_ip_10g24.xdc] for cell 'rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst'
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/system_clocks/system_clocks.xdc] for cell 'system_clocks_inst/inst'
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/system_clocks/system_clocks.xdc] for cell 'system_clocks_inst/inst'
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc]
WARNING: [Vivado 12-584] No ports matched 'pcie_sys_clk_p'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcie_sys_clk_p'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:12]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports pcie_sys_clk_p]'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:12]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'pcie_rx_p[0]'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcie_tx_p[0]'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_p[2]'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_p[3]'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_p[4]'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_p[5]'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_p[6]'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_p[8]'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_p[7]'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_p[9]'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_p[2]'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_p[3]'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_p[4]'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_p[5]'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_p[6]'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_p[8]'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_p[7]'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_p[9]'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Constraints 18-1056] Clock 'ethclk' completely overrides clock 'sgmii_clk_p'.
New: create_clock -period 1.590 -name ethclk [get_ports sgmii_clk_p], [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc:116]
Previous: create_clock -period 1.600 [get_ports sgmii_clk_p], [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/gig_eth_pcs_pma_gmii_to_sgmii_bridge/synth/gig_eth_pcs_pma_gmii_to_sgmii_bridge_clocks.xdc:2]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/pins.xdc]
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/locs.xdc]
CRITICAL WARNING: [Common 17-161] Invalid option value 'BITSLICE_RX_TX_X1Y80' specified for 'objects'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/locs.xdc:4]
CRITICAL WARNING: [Common 17-161] Invalid option value 'BITSLICE_RX_TX_X1Y81' specified for 'objects'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/locs.xdc:5]
CRITICAL WARNING: [Common 17-161] Invalid option value 'BITSLICE_RX_TX_X1Y75' specified for 'objects'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/locs.xdc:8]
CRITICAL WARNING: [Common 17-161] Invalid option value 'SLICE_X44Y89' specified for 'objects'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/locs.xdc:9]
CRITICAL WARNING: [Common 17-161] Invalid option value 'SLICE_X43Y89' specified for 'objects'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/locs.xdc:10]
CRITICAL WARNING: [Common 17-161] Invalid option value 'SLICE_X44Y89' specified for 'objects'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/locs.xdc:11]
CRITICAL WARNING: [Common 17-161] Invalid option value 'SLICE_X43Y89' specified for 'objects'. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/locs.xdc:12]
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/locs.xdc]
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/timing.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/timing.xdc:5]
INFO: [Timing 38-2] Deriving generated clocks [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/timing.xdc:5]
CRITICAL WARNING: [Designutils 20-1307] Command '-from' is not supported in the xdc constraint file. [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/timing.xdc:59]
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/timing.xdc]
Sourcing Tcl File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/lpgbt_multicycle.tcl]
Setting LPGBT Uplink Pipeline Multicycle Path
Setting LPGBT Uplink Descrambler Multicycle Path
Setting LPGBT Downlink Scrambler Multicycle Path
Finished Sourcing Tcl File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/xdc/lpgbt_multicycle.tcl]
WARNING: [Project 1-536] The new scoped_to_ref value 'system_ibert' does not exist in the netlist
WARNING: [Project 1-536] The new scoped_to_ref value 'system_ibert' does not exist in the netlist
Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/system_clocks/system_clocks_late.xdc] for cell 'system_clocks_inst/inst'
Finished Parsing XDC File [/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/ip/system_clocks/system_clocks_late.xdc] for cell 'system_clocks_inst/inst'
INFO: [Project 1-1714] 104 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT rb_gen.datagen[0].xlx_ku_mgt_10g24_1/rxWordClkBuf_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT rb_gen.datagen[0].xlx_ku_mgt_10g24_1/txWordClkBuf_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT rb_gen.datagen[1].xlx_ku_mgt_10g24_1/rxWordClkBuf_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT rb_gen.datagen[1].xlx_ku_mgt_10g24_1/txWordClkBuf_inst
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3093.309 ; gain = 0.000 ; free physical = 38062 ; free virtual = 86988
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 395 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 364 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  FDCP => FDCP (FDCE, FDPE, LDCE, LUT3, VCC): 2 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (DIFFINBUF, IBUFCTRL(x2)): 1 instance 
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 1 instance 
  OBUFDS => OBUFDS: 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 8 instances

21 Infos, 24 Warnings, 45 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 3093.309 ; gain = 625.613 ; free physical = 38062 ; free virtual = 86988
source /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Hog/Tcl/integrated/pre-implementation.tcl
CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Bitfile will not be deterministic. Number of threads: 12
INFO: [Hog:ResetRepoFiles-0] Found ./Projects/hog_reset_files, opening it...
INFO: [Hog:ResetRepoFiles-0] Found the following files/wild cards to restore if modified: *.bd ip/*/*...
INFO: [Hog:ResetRepoFiles-0] No modified *.bd files found.
INFO: [Hog:ResetRepoFiles-0] No modified ip/*/* files found.
INFO: [Hog:Msg-0] All done
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2022.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 12 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3197.359 ; gain = 96.047 ; free physical = 38029 ; free virtual = 86955

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11e65339a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3197.359 ; gain = 0.000 ; free physical = 37986 ; free virtual = 86912

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3219.125 ; gain = 0.000 ; free physical = 37769 ; free virtual = 86702
Phase 1 Generate And Synthesize Debug Cores | Checksum: 140e1baa5

Time (s): cpu = 00:00:58 ; elapsed = 00:00:53 . Memory (MB): peak = 3219.125 ; gain = 21.766 ; free physical = 37769 ; free virtual = 86702

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 49 inverter(s) to 2144 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell rb_gen.rbgen[0].readout_board_inst/debug.ila_lpgbt_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell rb_gen.rbgen[0].readout_board_inst/gbt_controller_wrapper_inst/sca_ila_gen.ila_sca_inst/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 25ad96259

Time (s): cpu = 00:01:05 ; elapsed = 00:00:56 . Memory (MB): peak = 3219.125 ; gain = 21.766 ; free physical = 37834 ; free virtual = 86767
INFO: [Opt 31-389] Phase Retarget created 196 cells and removed 320 cells
INFO: [Opt 31-1021] In phase Retarget, 103 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 20cd08073

Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 3219.125 ; gain = 21.766 ; free physical = 37834 ; free virtual = 86767
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 116 cells
INFO: [Opt 31-1021] In phase Constant propagation, 117 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 221be2a41

Time (s): cpu = 00:01:07 ; elapsed = 00:00:57 . Memory (MB): peak = 3219.125 ; gain = 21.766 ; free physical = 37832 ; free virtual = 86764
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 483 cells
INFO: [Opt 31-1021] In phase Sweep, 6505 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 5 BUFG optimization | Checksum: 19b1c12d3

Time (s): cpu = 00:01:08 ; elapsed = 00:00:58 . Memory (MB): peak = 3219.125 ; gain = 21.766 ; free physical = 37832 ; free virtual = 86764
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 19b1c12d3

Time (s): cpu = 00:01:08 ; elapsed = 00:00:58 . Memory (MB): peak = 3219.125 ; gain = 21.766 ; free physical = 37832 ; free virtual = 86764
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 19511b54e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:59 . Memory (MB): peak = 3219.125 ; gain = 21.766 ; free physical = 37828 ; free virtual = 86761
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             196  |             320  |                                            103  |
|  Constant propagation         |               2  |             116  |                                            117  |
|  Sweep                        |               0  |             483  |                                           6505  |
|  BUFG optimization            |               0  |               1  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             66  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3219.125 ; gain = 0.000 ; free physical = 37827 ; free virtual = 86760
Ending Logic Optimization Task | Checksum: fedfa5da

Time (s): cpu = 00:01:10 ; elapsed = 00:01:00 . Memory (MB): peak = 3219.125 ; gain = 21.766 ; free physical = 37827 ; free virtual = 86760

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for DNA_PORT_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 347 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 81 newly gated: 34 Total Ports: 694
Ending PowerOpt Patch Enables Task | Checksum: 12a7146f9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 5117.000 ; gain = 0.000 ; free physical = 37183 ; free virtual = 86116
Ending Power Optimization Task | Checksum: 12a7146f9

Time (s): cpu = 00:01:17 ; elapsed = 00:00:33 . Memory (MB): peak = 5117.000 ; gain = 1897.875 ; free physical = 37252 ; free virtual = 86185

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 134af9ce7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 5117.000 ; gain = 0.000 ; free physical = 37247 ; free virtual = 86180
Ending Final Cleanup Task | Checksum: 134af9ce7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 5117.000 ; gain = 0.000 ; free physical = 37245 ; free virtual = 86178

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5117.000 ; gain = 0.000 ; free physical = 37245 ; free virtual = 86178
Ending Netlist Obfuscation Task | Checksum: 134af9ce7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5117.000 ; gain = 0.000 ; free physical = 37245 ; free virtual = 86178
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 24 Warnings, 46 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:56 ; elapsed = 00:01:43 . Memory (MB): peak = 5117.000 ; gain = 2023.691 ; free physical = 37245 ; free virtual = 86178
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5117.000 ; gain = 0.000 ; free physical = 37192 ; free virtual = 86129
INFO: [Common 17-1381] The checkpoint '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/impl_1/etl_test_fw_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 5117.000 ; gain = 0.000 ; free physical = 37133 ; free virtual = 86085
INFO: [runtcl-4] Executing : report_drc -file etl_test_fw_drc_opted.rpt -pb etl_test_fw_drc_opted.pb -rpx etl_test_fw_drc_opted.rpx
Command: report_drc -file etl_test_fw_drc_opted.rpt -pb etl_test_fw_drc_opted.pb -rpx etl_test_fw_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 12 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/impl_1/etl_test_fw_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2022.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 12 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 12 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 12 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 37002 ; free virtual = 85953
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 972545ae

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 37002 ; free virtual = 85953
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 37002 ; free virtual = 85953

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4e50f390

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 37049 ; free virtual = 86000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a0644769

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36964 ; free virtual = 85915

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a0644769

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36966 ; free virtual = 85917
Phase 1 Placer Initialization | Checksum: a0644769

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36963 ; free virtual = 85914

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1781ec509

Time (s): cpu = 00:00:39 ; elapsed = 00:00:16 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36872 ; free virtual = 85824

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 14a355c60

Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36863 ; free virtual = 85815

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 11c044b88

Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36860 ; free virtual = 85811

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 1555 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 1, total 2, new lutff created 1
INFO: [Physopt 32-1138] End 1 Pass. Optimized 556 nets or LUTs. Breaked 2 LUTs, combined 554 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36782 ; free virtual = 85733

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |            554  |                   556  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |            554  |                   556  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: fc79c0b4

Time (s): cpu = 00:02:13 ; elapsed = 00:00:54 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36782 ; free virtual = 85733
Phase 2.4 Global Placement Core | Checksum: 177d969e6

Time (s): cpu = 00:02:17 ; elapsed = 00:00:56 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36768 ; free virtual = 85719
Phase 2 Global Placement | Checksum: 177d969e6

Time (s): cpu = 00:02:17 ; elapsed = 00:00:56 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36806 ; free virtual = 85757

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11ebf4417

Time (s): cpu = 00:02:22 ; elapsed = 00:00:57 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36804 ; free virtual = 85755

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 9e1a9be5

Time (s): cpu = 00:02:28 ; elapsed = 00:00:59 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36806 ; free virtual = 85757

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 2930150b

Time (s): cpu = 00:02:33 ; elapsed = 00:01:03 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36732 ; free virtual = 85683

Phase 3.3.2 DP Optimization
Phase 3.3.2 DP Optimization | Checksum: e07fe196

Time (s): cpu = 00:03:03 ; elapsed = 00:01:12 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36908 ; free virtual = 85860

Phase 3.3.3 Flow Legalize Slice Clusters
Phase 3.3.3 Flow Legalize Slice Clusters | Checksum: 9b9822a4

Time (s): cpu = 00:03:04 ; elapsed = 00:01:12 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36910 ; free virtual = 85861

Phase 3.3.4 Slice Area Swap
Phase 3.3.4 Slice Area Swap | Checksum: 5a1ca7f3

Time (s): cpu = 00:03:08 ; elapsed = 00:01:16 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36886 ; free virtual = 85837
Phase 3.3 Small Shape DP | Checksum: 10c0461ac

Time (s): cpu = 00:03:20 ; elapsed = 00:01:19 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36920 ; free virtual = 85871

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 182b19328

Time (s): cpu = 00:03:23 ; elapsed = 00:01:22 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36912 ; free virtual = 85863

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 94e8c34e

Time (s): cpu = 00:03:23 ; elapsed = 00:01:23 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36914 ; free virtual = 85866

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 10a435079

Time (s): cpu = 00:03:48 ; elapsed = 00:01:26 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36922 ; free virtual = 85873
Phase 3 Detail Placement | Checksum: 10a435079

Time (s): cpu = 00:03:48 ; elapsed = 00:01:27 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36920 ; free virtual = 85871

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b6d34fda

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 12 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.339 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 23c25ef01

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36894 ; free virtual = 85845
INFO: [Place 46-35] Processed net rb_gen.rbgen[0].readout_board_inst/etroc_data_frame_cnt[2].dat_counter/SR[0], inserted BUFG to drive 1536 loads.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 18b889298

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36865 ; free virtual = 85816
Phase 4.1.1.1 BUFG Insertion | Checksum: c8afe103

Time (s): cpu = 00:04:36 ; elapsed = 00:01:38 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36876 ; free virtual = 85827

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.506. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 226c20edd

Time (s): cpu = 00:04:42 ; elapsed = 00:01:44 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36872 ; free virtual = 85823

Time (s): cpu = 00:04:42 ; elapsed = 00:01:44 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36872 ; free virtual = 85823
Phase 4.1 Post Commit Optimization | Checksum: 226c20edd

Time (s): cpu = 00:04:42 ; elapsed = 00:01:44 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36873 ; free virtual = 85824
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36882 ; free virtual = 85834

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2d0e4bbde

Time (s): cpu = 00:04:44 ; elapsed = 00:01:45 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36888 ; free virtual = 85840

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                8x8|
|___________|___________________|___________________|
|      South|                2x2|                8x8|
|___________|___________________|___________________|
|       East|                1x1|                8x8|
|___________|___________________|___________________|
|       West|                1x1|              16x16|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2d0e4bbde

Time (s): cpu = 00:04:45 ; elapsed = 00:01:46 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36889 ; free virtual = 85840
Phase 4.3 Placer Reporting | Checksum: 2d0e4bbde

Time (s): cpu = 00:04:45 ; elapsed = 00:01:46 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36889 ; free virtual = 85840

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36889 ; free virtual = 85840

Time (s): cpu = 00:04:45 ; elapsed = 00:01:46 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36889 ; free virtual = 85840
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 282bc17c5

Time (s): cpu = 00:04:45 ; elapsed = 00:01:46 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36885 ; free virtual = 85836
Ending Placer Task | Checksum: 185e17aa4

Time (s): cpu = 00:04:45 ; elapsed = 00:01:46 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36885 ; free virtual = 85836
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 24 Warnings, 46 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:51 ; elapsed = 00:01:48 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 37045 ; free virtual = 85996
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36915 ; free virtual = 85977
INFO: [Common 17-1381] The checkpoint '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/impl_1/etl_test_fw_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 37013 ; free virtual = 85992
INFO: [runtcl-4] Executing : report_io -file etl_test_fw_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.29 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36984 ; free virtual = 85962
INFO: [runtcl-4] Executing : report_utilization -file etl_test_fw_utilization_placed.rpt -pb etl_test_fw_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file etl_test_fw_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.33 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 37003 ; free virtual = 85982
INFO: [runtcl-4] Executing : report_utilization -file etl_test_fw_utilization_placed_1.rpt -pb etl_test_fw_utilization_placed_1.pb
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2022.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 24 Warnings, 46 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:06 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36967 ; free virtual = 85947
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36812 ; free virtual = 85902
INFO: [Common 17-1381] The checkpoint '/home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Projects/etl_test_fw/etl_test_fw.runs/impl_1/etl_test_fw_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36905 ; free virtual = 85912
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2022.03' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 12 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7a746e29 ConstDB: 0 ShapeSum: 614a5f7a RouteDB: aa22ad01

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7b066d58

Time (s): cpu = 00:01:09 ; elapsed = 00:00:41 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36733 ; free virtual = 85740
Post Restoration Checksum: NetGraph: 58b0990c NumContArr: 58c17e52 Constraints: fd942b13 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1af064271

Time (s): cpu = 00:01:10 ; elapsed = 00:00:41 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36666 ; free virtual = 85673

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1af064271

Time (s): cpu = 00:01:10 ; elapsed = 00:00:41 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36666 ; free virtual = 85673

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 2002081a2

Time (s): cpu = 00:01:13 ; elapsed = 00:00:43 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36653 ; free virtual = 85660

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2982c6d4b

Time (s): cpu = 00:01:39 ; elapsed = 00:00:52 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36612 ; free virtual = 85618
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.584  | TNS=0.000  | WHS=-2.157 | THS=-169.006|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 2da0a1233

Time (s): cpu = 00:02:45 ; elapsed = 00:01:05 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36602 ; free virtual = 85609
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.584  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 272a05c81

Time (s): cpu = 00:02:45 ; elapsed = 00:01:05 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36598 ; free virtual = 85605
Phase 2 Router Initialization | Checksum: 21c47e89a

Time (s): cpu = 00:02:45 ; elapsed = 00:01:05 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36598 ; free virtual = 85605

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00184059 %
  Global Horizontal Routing Utilization  = 0.00146714 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 75739
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 61314
  Number of Partially Routed Nets     = 14425
  Number of Node Overlaps             = 1


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 21c47e89a

Time (s): cpu = 00:02:47 ; elapsed = 00:01:06 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36613 ; free virtual = 85620
Phase 3 Initial Routing | Checksum: 275fee2ec

Time (s): cpu = 00:03:17 ; elapsed = 00:01:18 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36499 ; free virtual = 85506
INFO: [Route 35-580] Design has 39 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|     clk_40_system_clocks |     clk_40_system_clocks |                            eth.eth_infra_inst/eth/eth_mac_1g_inst/tx_fifo/fifo_inst/s_rst_sync2_reg_reg/D|
|     clk_40_system_clocks |     clk_40_system_clocks |                            eth.eth_infra_inst/eth/eth_mac_1g_inst/rx_fifo/fifo_inst/m_rst_sync2_reg_reg/D|
|                 clk125_i |     clk_40_system_clocks |                   eth.eth_infra_inst/eth/eth_mac_1g_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D|
|                 clk125_i |     clk_40_system_clocks |                   eth.eth_infra_inst/eth/eth_mac_1g_inst/rx_fifo/fifo_inst/wr_ptr_gray_sync1_reg_reg[4]/D|
|                 clk125_i |     clk_40_system_clocks |                   eth.eth_infra_inst/eth/eth_mac_1g_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_3_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 12913
 Number of Nodes with overlaps = 577
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.329  | TNS=0.000  | WHS=-0.754 | THS=-16.737|

Phase 4.1 Global Iteration 0 | Checksum: 20d92c561

Time (s): cpu = 00:05:27 ; elapsed = 00:02:26 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36495 ; free virtual = 85502

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.275  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2450b1e01

Time (s): cpu = 00:05:48 ; elapsed = 00:02:37 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36527 ; free virtual = 85534

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.242  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 261e5879f

Time (s): cpu = 00:05:55 ; elapsed = 00:02:43 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36526 ; free virtual = 85532
Phase 4 Rip-up And Reroute | Checksum: 261e5879f

Time (s): cpu = 00:05:56 ; elapsed = 00:02:43 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36526 ; free virtual = 85532

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 29df4c7c8

Time (s): cpu = 00:06:13 ; elapsed = 00:02:48 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36533 ; free virtual = 85539
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.242  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 285527446

Time (s): cpu = 00:06:13 ; elapsed = 00:02:48 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36532 ; free virtual = 85539

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 285527446

Time (s): cpu = 00:06:13 ; elapsed = 00:02:49 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36516 ; free virtual = 85523
Phase 5 Delay and Skew Optimization | Checksum: 285527446

Time (s): cpu = 00:06:14 ; elapsed = 00:02:49 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36504 ; free virtual = 85510

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 260c8f1af

Time (s): cpu = 00:06:31 ; elapsed = 00:02:54 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36494 ; free virtual = 85501
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.242  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 26a9e7c66

Time (s): cpu = 00:06:32 ; elapsed = 00:02:54 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36492 ; free virtual = 85499
Phase 6 Post Hold Fix | Checksum: 26a9e7c66

Time (s): cpu = 00:06:32 ; elapsed = 00:02:54 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36492 ; free virtual = 85499

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.5188 %
  Global Horizontal Routing Utilization  = 4.08463 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1c3d4b474

Time (s): cpu = 00:06:36 ; elapsed = 00:02:56 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36498 ; free virtual = 85505

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c3d4b474

Time (s): cpu = 00:06:36 ; elapsed = 00:02:57 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36492 ; free virtual = 85498

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin rb_gen.datagen[0].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y10/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin rb_gen.datagen[1].xlx_ku_mgt_10g24_1/xlx_ku_mgt_std_i/inst/gen_gtwizard_gthe3_top.xlx_ku_mgt_ip_10g24_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[2].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTHE3_CHANNEL_X0Y9/SOUTHREFCLK1
Phase 9 Depositing Routes | Checksum: 1c3d4b474

Time (s): cpu = 00:06:41 ; elapsed = 00:03:00 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36476 ; free virtual = 85483

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.242  | TNS=0.000  | WHS=0.004  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c3d4b474

Time (s): cpu = 00:06:52 ; elapsed = 00:03:02 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36493 ; free virtual = 85500
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:52 ; elapsed = 00:03:02 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36642 ; free virtual = 85649

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
157 Infos, 24 Warnings, 46 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:09 ; elapsed = 00:03:06 . Memory (MB): peak = 5137.051 ; gain = 0.000 ; free physical = 36642 ; free virtual = 85649
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
source /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Hog/Tcl/integrated/post-implementation.tcl
INFO: [Hog:Msg-0] Evaluating Git sha for etl_test_fw...
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Hog clean.
INFO: [Hog:GetRepoVersions-0] Git working directory /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Top/etl_test_fw clean.
INFO: [Hog:Msg-0] Git describe set to: v2.1.11-hog6fc2937
INFO: [Hog:Msg-0] Evaluating last git SHA in which etl_test_fw was modified...
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Hog clean.
INFO: [Hog:GetRepoVersions-0] Git working directory /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Top/etl_test_fw clean.
CRITICAL WARNING: [Hog:Msg-0] Multithreading enabled. Number of threads: 12
INFO: [Hog:Msg-0] The git SHA value 6fc2937 will be embedded in the binary file.
INFO: [Hog:Msg-0] Sourcing user post_implementation file ./Top//etl_test_fw/post-implementation.tcl
INFO: [Hog:Msg-0] Evaluating Git sha for etl_test_fw...
INFO: [Hog:GetRepoVersions-0] Hog submodule /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Hog clean.
INFO: [Hog:GetRepoVersions-0] Git working directory /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/Top/etl_test_fw clean.
INFO: [Hog:Msg-0] Git describe set to: v2.1.11-hog6fc2937
INFO: [Hog:Msg-0] Creating /home/gitlab-runner/builds/q6jzMzCh/0/cms-etl-electronics/module_test_fw/bin/etl_test_fw-v2.1.11-hog6fc2937...
INFO: [Hog:Msg-0] Evaluating differences with last commit...
INFO: [Hog:Msg-0] No uncommitted changes found.
