 
****************************************
Report : qor
Design : vmcoffee
Version: T-2022.03-SP5
Date   : Mon May 27 22:16:48 2024
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:        131.86
  Critical Path Slack:           1.80
  Critical Path Clk Period:    150.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 31
  Buf/Inv Cell Count:               9
  Buf Cell Count:                   0
  Inv Cell Count:                   9
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        29
  Sequential Cell Count:            2
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       29.859840
  Noncombinational Area:    12.130560
  Buf/Inv Area:              6.298560
  Total Buffer Area:             0.00
  Total Inverter Area:           6.30
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:                41.990400
  Design Area:              41.990400


  Design Rules
  -----------------------------------
  Total Number of Nets:            42
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: dagobah.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.06
  Logic Optimization:                  0.26
  Mapping Optimization:                0.05
  -----------------------------------------
  Overall Compile Time:                2.38
  Overall Compile Wall Clock Time:     2.63

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
