Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : {/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl }

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45-csg324-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 52.
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/config/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 31.
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/verilog/wb_async_reg.v" into library work
Parsing module <wb_async_reg>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/HeaderRAM.v" into library work
Parsing module <HeaderRam>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 53.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" into library work
Parsing module <top>.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2144: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2145: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2146: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2147: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2148: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2149: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2150: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2151: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2152: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2153: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2154: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2155: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2156: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2157: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2158: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3026: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3027: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3028: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3029: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3030: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3031: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3032: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3033: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3034: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3035: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3036: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3037: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3038: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3039: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3040: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3812: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3837: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3862: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4021: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4022: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4023: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4024: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4025: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4026: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4027: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4028: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4029: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4030: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4539: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4564: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4589: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4748: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4749: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4750: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4751: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4752: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4753: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4754: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4755: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4756: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4757: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16107: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16108: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16109: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16110: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16111: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16112: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16113: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16114: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16115: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16116: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16117: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16118: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16119: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16120: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16121: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17145: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17146: Constant value is truncated to fit in <9> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17147: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17148: Constant value is truncated to fit in <17> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17149: Constant value is truncated to fit in <25> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17150: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17151: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17152: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17153: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17154: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17155: Constant value is truncated to fit in <20> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17156: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17157: Constant value is truncated to fit in <11> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17158: Constant value is truncated to fit in <12> bits.
WARNING:HDLCompiler:568 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17159: Constant value is truncated to fit in <12> bits.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/SUB_RAMZ.vhd" into library work
Parsing entity <SUB_RAMZ>.
Parsing architecture <RTL> of entity <sub_ramz>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/MDCT_PKG.vhd" into library work
Parsing package <MDCT_PKG>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ROMO.vhd" into library work
Parsing entity <ROMO>.
Parsing architecture <RTL> of entity <romo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd" into library work
Parsing entity <RAMF>.
Parsing architecture <RTL> of entity <ramf>.
Parsing entity <FIFO>.
Parsing architecture <RTL> of entity <fifo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" into library work
Parsing entity <RleDoubleFifo>.
Parsing architecture <RTL> of entity <rledoublefifo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ROME.vhd" into library work
Parsing entity <ROME>.
Parsing architecture <RTL> of entity <rome>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/SingleSM.vhd" into library work
Parsing entity <SingleSM>.
Parsing architecture <SingleSM_rtl> of entity <singlesm>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DCT2D.vhd" into library work
Parsing entity <DCT2D>.
Parsing architecture <RTL> of entity <dct2d>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DC_ROM.vhd" into library work
Parsing entity <DC_ROM>.
Parsing architecture <RTL> of entity <dc_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RAMZ.vhd" into library work
Parsing entity <RAMZ>.
Parsing architecture <RTL> of entity <ramz>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ROMR.vhd" into library work
Parsing entity <ROMR>.
Parsing architecture <RTL> of entity <romr>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/r_divider.vhd" into library work
Parsing entity <r_divider>.
Parsing architecture <rtl> of entity <r_divider>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/QUANTIZER.vhd" into library work
Parsing entity <quantizer>.
Parsing architecture <rtl> of entity <quantizer>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JPEG_PKG.vhd" into library work
Parsing package <JPEG_PKG>.
Parsing package body <JPEG_PKG>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/AC_CR_ROM.vhd" into library work
Parsing entity <AC_CR_ROM>.
Parsing architecture <RTL> of entity <ac_cr_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RAM.vhd" into library work
Parsing entity <RAM>.
Parsing architecture <RTL> of entity <ram>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DC_CR_ROM.vhd" into library work
Parsing entity <DC_CR_ROM>.
Parsing architecture <RTL> of entity <dc_cr_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ZIGZAG.vhd" into library work
Parsing entity <zigzag>.
Parsing architecture <rtl> of entity <zigzag>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ZZ_TOP.vhd" into library work
Parsing entity <ZZ_TOP>.
Parsing architecture <RTL> of entity <zz_top>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RLE.vhd" into library work
Parsing entity <rle>.
Parsing architecture <rtl> of entity <rle>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/AC_ROM.vhd" into library work
Parsing entity <AC_ROM>.
Parsing architecture <RTL> of entity <ac_rom>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/HostIF.vhd" into library work
Parsing entity <HostIF>.
Parsing architecture <RTL> of entity <hostif>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DCT1D.vhd" into library work
Parsing entity <DCT1D>.
Parsing architecture <RTL> of entity <dct1d>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DBUFCTL.vhd" into library work
Parsing entity <DBUFCTL>.
Parsing architecture <RTL> of entity <dbufctl>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/MDCT.vhd" into library work
Parsing entity <MDCT>.
Parsing architecture <RTL> of entity <mdct>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd" into library work
Parsing entity <FDCT>.
Parsing architecture <RTL> of entity <fdct>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" into library work
Parsing entity <CtrlSM>.
Parsing architecture <RTL> of entity <ctrlsm>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/QUANT_TOP.vhd" into library work
Parsing entity <QUANT_TOP>.
Parsing architecture <RTL> of entity <quant_top>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RLE_TOP.vhd" into library work
Parsing entity <RLE_TOP>.
Parsing architecture <RTL> of entity <rle_top>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" into library work
Parsing entity <DoubleFifo>.
Parsing architecture <RTL> of entity <doublefifo>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/Huffman.vhd" into library work
Parsing entity <Huffman>.
Parsing architecture <RTL> of entity <huffman>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ByteStuffer.vhd" into library work
Parsing entity <ByteStuffer>.
Parsing architecture <RTL> of entity <bytestuffer>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JFIFGen.vhd" into library work
Parsing entity <JFIFGen>.
Parsing architecture <RTL> of entity <jfifgen>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/OutMux.vhd" into library work
Parsing entity <OutMux>.
Parsing architecture <RTL> of entity <outmux>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JpegEnc.vhd" into library work
Parsing entity <JpegEnc>.
Parsing architecture <RTL> of entity <jpegenc>.
Parsing VHDL file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd" into library work
Parsing entity <fx2_jpeg_streamer>.
Parsing architecture <rtl> of entity <fx2_jpeg_streamer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 23847: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 23962: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 23971: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24027: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24068: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24174: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24205: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24233: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24264: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24292: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24323: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24351: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24382: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24410: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24441: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24469: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24500: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24528: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24559: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24587: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24618: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24646: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24677: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24705: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24736: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24764: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24795: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24823: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24854: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24882: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24913: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24941: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24972: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25000: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25031: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25059: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25090: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25118: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25144: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25345: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25397: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25416: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25435: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25459: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25484: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25503: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25522: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25546: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25571: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25590: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25609: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25633: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25753: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25805: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25824: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25843: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25867: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25892: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25911: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25930: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25954: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25979: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25998: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26017: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26041: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26211: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26231: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26298: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26330: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26367: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26399: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26436: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26468: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26636: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26667: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26699: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26736: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26768: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26805: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26837: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27019: Port wbm_rty_o is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 78: Using initial value of soc_hdmi2usbsoc_ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 122: Using initial value of soc_hdmi2usbsoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 135: Using initial value of soc_hdmi2usbsoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 154: Using initial value of soc_hdmi2usbsoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 171: Using initial value of soc_hdmi2usbsoc_uart_phy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 172: Using initial value of soc_hdmi2usbsoc_uart_phy_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 208: Using initial value of soc_hdmi2usbsoc_uart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 209: Using initial value of soc_hdmi2usbsoc_uart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 225: Using initial value of soc_hdmi2usbsoc_uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 262: Using initial value of soc_hdmi2usbsoc_uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 280: Using initial value of soc_hdmi2usbsoc_uart_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 292: Using initial value of soc_hdmi2usbsoc_timer0_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 320: Using initial value of soc_hdmi2usbsoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 324: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 331: Using initial value of soc_crg_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 366: Using initial value of soc_spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 482: Using initial value of soc_hdmi2usbsoc_sdram_inti_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 498: Using initial value of soc_hdmi2usbsoc_sdram_inti_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 577: Using initial value of soc_hdmi2usbsoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 593: Using initial value of soc_hdmi2usbsoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 613: Using initial value of soc_hdmi2usbsoc_sdram_dfi_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 629: Using initial value of soc_hdmi2usbsoc_sdram_dfi_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 703: Using initial value of soc_hdmi2usbsoc_sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 704: Using initial value of soc_hdmi2usbsoc_sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 708: Using initial value of soc_hdmi2usbsoc_sdram_timer_load since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 709: Using initial value of soc_hdmi2usbsoc_sdram_timer_load_count since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 736: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 737: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 753: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 798: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine0_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 800: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine0_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 823: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 824: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 840: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 885: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine1_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 887: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine1_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 910: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 911: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 927: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 972: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine2_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 974: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine2_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 997: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 998: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1014: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1059: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine3_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1061: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine3_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1084: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1085: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1101: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1146: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine4_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1148: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine4_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1171: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1172: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1188: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1233: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine5_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1235: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine5_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1258: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1259: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1275: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1320: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine6_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1322: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine6_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1345: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1346: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1362: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1407: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine7_trccon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1409: Using initial value of soc_hdmi2usbsoc_sdram_bankmachine7_trascon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1412: Using initial value of soc_hdmi2usbsoc_sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1413: Using initial value of soc_hdmi2usbsoc_sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1414: Using initial value of soc_hdmi2usbsoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1432: Using initial value of soc_hdmi2usbsoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1433: Using initial value of soc_hdmi2usbsoc_sdram_choose_req_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1448: Using initial value of soc_hdmi2usbsoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1449: Using initial value of soc_hdmi2usbsoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1452: Using initial value of soc_hdmi2usbsoc_sdram_steerer0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1453: Using initial value of soc_hdmi2usbsoc_sdram_steerer1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1454: Using initial value of soc_hdmi2usbsoc_sdram_steerer2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1455: Using initial value of soc_hdmi2usbsoc_sdram_steerer3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1457: Using initial value of soc_hdmi2usbsoc_sdram_trrdcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1459: Using initial value of soc_hdmi2usbsoc_sdram_tfawcon_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1477: Using initial value of soc_hdmi2usbsoc_sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1480: Using initial value of soc_hdmi2usbsoc_sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1594: Using initial value of soc_hdmi_in0_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1597: Using initial value of soc_hdmi_in0_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1604: Using initial value of hdmi_in0_pix_o_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1620: Using initial value of soc_hdmi_in0_s6datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1625: Using initial value of soc_hdmi_in0_s6datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1711: Using initial value of soc_hdmi_in0_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1740: Using initial value of soc_hdmi_in0_s6datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1745: Using initial value of soc_hdmi_in0_s6datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1831: Using initial value of soc_hdmi_in0_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1860: Using initial value of soc_hdmi_in0_s6datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1865: Using initial value of soc_hdmi_in0_s6datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 1951: Using initial value of soc_hdmi_in0_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2102: Using initial value of soc_hdmi_in0_frame_rgb2ycbcr_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2103: Using initial value of soc_hdmi_in0_frame_rgb2ycbcr_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2259: Using initial value of soc_hdmi_in0_frame_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2260: Using initial value of soc_hdmi_in0_frame_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2388: Using initial value of soc_hdmi_in0_dma_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2389: Using initial value of soc_hdmi_in0_dma_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2403: Using initial value of soc_hdmi_in0_dma_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2476: Using initial value of soc_hdmi_in1_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2479: Using initial value of soc_hdmi_in1_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2486: Using initial value of hdmi_in1_pix_o_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2502: Using initial value of soc_hdmi_in1_s6datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2507: Using initial value of soc_hdmi_in1_s6datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2593: Using initial value of soc_hdmi_in1_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2622: Using initial value of soc_hdmi_in1_s6datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2627: Using initial value of soc_hdmi_in1_s6datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2713: Using initial value of soc_hdmi_in1_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2742: Using initial value of soc_hdmi_in1_s6datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2747: Using initial value of soc_hdmi_in1_s6datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2833: Using initial value of soc_hdmi_in1_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2984: Using initial value of soc_hdmi_in1_frame_rgb2ycbcr_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 2985: Using initial value of soc_hdmi_in1_frame_rgb2ycbcr_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3141: Using initial value of soc_hdmi_in1_frame_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3142: Using initial value of soc_hdmi_in1_frame_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3270: Using initial value of soc_hdmi_in1_dma_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3271: Using initial value of soc_hdmi_in1_dma_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3285: Using initial value of soc_hdmi_in1_dma_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3308: Using initial value of soc_litedramnativeport2_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3309: Using initial value of soc_litedramnativeport2_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3312: Using initial value of soc_litedramnativeport2_rdata_first0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3313: Using initial value of soc_litedramnativeport2_rdata_last0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3317: Using initial value of soc_litedramnativeport0_cmd_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3318: Using initial value of soc_litedramnativeport0_cmd_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3319: Using initial value of soc_litedramnativeport0_cmd_payload_we1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3416: Using initial value of soc_litedramnativeport1_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3417: Using initial value of soc_litedramnativeport1_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3422: Using initial value of soc_litedramnativeportconverter0_cmd_buffer_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3423: Using initial value of soc_litedramnativeportconverter0_cmd_buffer_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3437: Using initial value of soc_litedramnativeportconverter0_cmd_buffer_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3512: Using initial value of soc_hdmi_out0_core_underflow_update_underflow_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3530: Using initial value of soc_hdmi_out0_core_initiator_cdc_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3531: Using initial value of soc_hdmi_out0_core_initiator_cdc_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3698: Using initial value of soc_hdmi_out0_core_dmareader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3745: Using initial value of soc_hdmi_out0_driver_clocking_send_cmd_data_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3748: Using initial value of soc_hdmi_out0_driver_clocking_send_go_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3763: Using initial value of soc_hdmi_out0_driver_clocking_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3766: Using initial value of soc_hdmi_out0_driver_clocking_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3882: Using initial value of soc_hdmi_out0_resetinserter_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3883: Using initial value of soc_hdmi_out0_resetinserter_source_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3889: Using initial value of soc_hdmi_out0_resetinserter_y_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3890: Using initial value of soc_hdmi_out0_resetinserter_y_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3904: Using initial value of soc_hdmi_out0_resetinserter_y_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3922: Using initial value of soc_hdmi_out0_resetinserter_cb_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3923: Using initial value of soc_hdmi_out0_resetinserter_cb_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3937: Using initial value of soc_hdmi_out0_resetinserter_cb_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3955: Using initial value of soc_hdmi_out0_resetinserter_cr_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3956: Using initial value of soc_hdmi_out0_resetinserter_cr_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 3970: Using initial value of soc_hdmi_out0_resetinserter_cr_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4080: Using initial value of soc_litedramnativeport3_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4081: Using initial value of soc_litedramnativeport3_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4084: Using initial value of soc_litedramnativeport3_rdata_first0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4085: Using initial value of soc_litedramnativeport3_rdata_last0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4089: Using initial value of soc_litedramnativeport2_cmd_first1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4090: Using initial value of soc_litedramnativeport2_cmd_last1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4091: Using initial value of soc_litedramnativeport2_cmd_payload_we1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4188: Using initial value of soc_litedramnativeport3_rdata_first1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4189: Using initial value of soc_litedramnativeport3_rdata_last1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4194: Using initial value of soc_litedramnativeportconverter1_cmd_buffer_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4195: Using initial value of soc_litedramnativeportconverter1_cmd_buffer_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4209: Using initial value of soc_litedramnativeportconverter1_cmd_buffer_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4284: Using initial value of soc_hdmi_out1_core_underflow_update_underflow_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4302: Using initial value of soc_hdmi_out1_core_initiator_cdc_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4303: Using initial value of soc_hdmi_out1_core_initiator_cdc_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4470: Using initial value of soc_hdmi_out1_core_dmareader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4609: Using initial value of soc_hdmi_out1_resetinserter_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4610: Using initial value of soc_hdmi_out1_resetinserter_source_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4616: Using initial value of soc_hdmi_out1_resetinserter_y_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4617: Using initial value of soc_hdmi_out1_resetinserter_y_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4631: Using initial value of soc_hdmi_out1_resetinserter_y_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4649: Using initial value of soc_hdmi_out1_resetinserter_cb_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4650: Using initial value of soc_hdmi_out1_resetinserter_cb_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4664: Using initial value of soc_hdmi_out1_resetinserter_cb_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4682: Using initial value of soc_hdmi_out1_resetinserter_cr_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4683: Using initial value of soc_hdmi_out1_resetinserter_cr_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4697: Using initial value of soc_hdmi_out1_resetinserter_cr_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4805: Using initial value of soc_encoder_port_port_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4806: Using initial value of soc_encoder_port_port_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4809: Using initial value of soc_encoder_port_port_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4810: Using initial value of soc_encoder_port_port_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4869: Using initial value of soc_encoder_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4900: Using initial value of soc_encoder_reader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 4974: Using initial value of soc_encoderbuffer_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5030: Using initial value of soc_encoder_y_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5031: Using initial value of soc_encoder_y_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5045: Using initial value of soc_encoder_y_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5063: Using initial value of soc_encoder_cb_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5064: Using initial value of soc_encoder_cb_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5078: Using initial value of soc_encoder_cb_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5096: Using initial value of soc_encoder_cr_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5097: Using initial value of soc_encoder_cr_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5111: Using initial value of soc_encoder_cr_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5129: Using initial value of soc_encoder_reset since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5141: Using initial value of soc_encoder_output_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5142: Using initial value of soc_encoder_output_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5158: Using initial value of soc_encoder_output_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5281: Using initial value of vns_controllerinjector_locked0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5282: Using initial value of vns_controllerinjector_locked1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5283: Using initial value of vns_controllerinjector_locked2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5284: Using initial value of vns_controllerinjector_locked3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5285: Using initial value of vns_controllerinjector_locked4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5286: Using initial value of vns_controllerinjector_locked5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5287: Using initial value of vns_controllerinjector_locked6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5288: Using initial value of vns_controllerinjector_locked7 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5289: Using initial value of vns_controllerinjector_locked8 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5290: Using initial value of vns_controllerinjector_locked9 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5291: Using initial value of vns_controllerinjector_locked10 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5292: Using initial value of vns_controllerinjector_locked11 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5293: Using initial value of vns_controllerinjector_locked12 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5294: Using initial value of vns_controllerinjector_locked13 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5295: Using initial value of vns_controllerinjector_locked14 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5296: Using initial value of vns_controllerinjector_locked15 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5297: Using initial value of vns_controllerinjector_locked16 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5298: Using initial value of vns_controllerinjector_locked17 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5299: Using initial value of vns_controllerinjector_locked18 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5300: Using initial value of vns_controllerinjector_locked19 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5301: Using initial value of vns_controllerinjector_locked20 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5302: Using initial value of vns_controllerinjector_locked21 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5303: Using initial value of vns_controllerinjector_locked22 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5304: Using initial value of vns_controllerinjector_locked23 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5305: Using initial value of vns_controllerinjector_locked24 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5306: Using initial value of vns_controllerinjector_locked25 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5307: Using initial value of vns_controllerinjector_locked26 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5308: Using initial value of vns_controllerinjector_locked27 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5309: Using initial value of vns_controllerinjector_locked28 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5310: Using initial value of vns_controllerinjector_locked29 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5311: Using initial value of vns_controllerinjector_locked30 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5312: Using initial value of vns_controllerinjector_locked31 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5313: Using initial value of vns_controllerinjector_locked32 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5314: Using initial value of vns_controllerinjector_locked33 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5315: Using initial value of vns_controllerinjector_locked34 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5316: Using initial value of vns_controllerinjector_locked35 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5317: Using initial value of vns_controllerinjector_locked36 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5318: Using initial value of vns_controllerinjector_locked37 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5319: Using initial value of vns_controllerinjector_locked38 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5320: Using initial value of vns_controllerinjector_locked39 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5321: Using initial value of vns_controllerinjector_locked40 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5322: Using initial value of vns_controllerinjector_locked41 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5323: Using initial value of vns_controllerinjector_locked42 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5324: Using initial value of vns_controllerinjector_locked43 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5325: Using initial value of vns_controllerinjector_locked44 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5326: Using initial value of vns_controllerinjector_locked45 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5327: Using initial value of vns_controllerinjector_locked46 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5328: Using initial value of vns_controllerinjector_locked47 since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 23888: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_1.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 23908: Signal <mem_1> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
Reading initialization file \"edid_mem.init\".
Reading initialization file \"edid_mem_1.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 6859: Assignment to soc_encoderbuffer_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 6860: Assignment to soc_encoderbuffer_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 6901: Assignment to soc_hdmi2usbsoc_uart_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 6902: Assignment to soc_hdmi2usbsoc_uart_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 6906: Assignment to soc_hdmi2usbsoc_uart_phy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 6952: Assignment to soc_hdmi2usbsoc_uart_tx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 6977: Assignment to soc_hdmi2usbsoc_uart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 6978: Assignment to soc_hdmi2usbsoc_uart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 6982: Assignment to soc_hdmi2usbsoc_uart_rx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7045: Assignment to soc_ddrphy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7046: Assignment to soc_ddrphy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7049: Assignment to soc_ddrphy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7050: Assignment to soc_ddrphy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7071: Assignment to soc_ddrphy_dfi_p0_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7087: Assignment to soc_ddrphy_dfi_p1_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7109: Assignment to soc_hdmi2usbsoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7125: Assignment to soc_hdmi2usbsoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7339: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7394: Assignment to soc_hdmi2usbsoc_sdram_bankmachine0_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7395: Assignment to soc_hdmi2usbsoc_sdram_bankmachine0_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7436: Assignment to soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7437: Assignment to soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7438: Assignment to soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7556: Assignment to soc_hdmi2usbsoc_sdram_bankmachine1_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7557: Assignment to soc_hdmi2usbsoc_sdram_bankmachine1_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7598: Assignment to soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7599: Assignment to soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7600: Assignment to soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7718: Assignment to soc_hdmi2usbsoc_sdram_bankmachine2_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7719: Assignment to soc_hdmi2usbsoc_sdram_bankmachine2_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7760: Assignment to soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7761: Assignment to soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7762: Assignment to soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7880: Assignment to soc_hdmi2usbsoc_sdram_bankmachine3_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7881: Assignment to soc_hdmi2usbsoc_sdram_bankmachine3_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7922: Assignment to soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7923: Assignment to soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 7924: Assignment to soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8042: Assignment to soc_hdmi2usbsoc_sdram_bankmachine4_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8043: Assignment to soc_hdmi2usbsoc_sdram_bankmachine4_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8084: Assignment to soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8085: Assignment to soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8086: Assignment to soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8204: Assignment to soc_hdmi2usbsoc_sdram_bankmachine5_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8205: Assignment to soc_hdmi2usbsoc_sdram_bankmachine5_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8246: Assignment to soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8247: Assignment to soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8248: Assignment to soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8366: Assignment to soc_hdmi2usbsoc_sdram_bankmachine6_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8367: Assignment to soc_hdmi2usbsoc_sdram_bankmachine6_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8408: Assignment to soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8409: Assignment to soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8410: Assignment to soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8528: Assignment to soc_hdmi2usbsoc_sdram_bankmachine7_trccon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8529: Assignment to soc_hdmi2usbsoc_sdram_bankmachine7_trascon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8570: Assignment to soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8571: Assignment to soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8572: Assignment to soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8667: Assignment to soc_hdmi2usbsoc_sdram_trrdcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8668: Assignment to soc_hdmi2usbsoc_sdram_tfawcon_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8706: Assignment to soc_hdmi2usbsoc_sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8743: Assignment to soc_hdmi2usbsoc_sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8972: Assignment to soc_litedramnativeport2_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8973: Assignment to soc_litedramnativeport3_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8974: Assignment to soc_encoder_port_port_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8976: Assignment to soc_litedramnativeport0_rdata_valid0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 8977: Assignment to soc_litedramnativeport1_rdata_valid0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9016: Assignment to soc_litedramnativeport0_rdata_payload_data0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9017: Assignment to soc_litedramnativeport1_rdata_payload_data0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9070: Assignment to soc_litedramnativeport2_cmd_first0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9071: Assignment to soc_litedramnativeport2_cmd_last0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9114: Assignment to soc_litedramnativeport2_rdata_ready0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9180: Assignment to soc_litedramnativeportconverter0_cmd_buffer_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9186: Assignment to soc_litedramnativeportconverter0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9187: Assignment to soc_litedramnativeportconverter0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9208: Assignment to soc_litedramnativeportconverter0_rdata_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9223: Assignment to soc_litedramnativeportconverter0_rdata_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9224: Assignment to soc_litedramnativeportconverter0_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9255: Assignment to soc_litedramnativeportconverter0_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9305: Assignment to soc_litedramnativeport3_cmd_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9306: Assignment to soc_litedramnativeport3_cmd_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9349: Assignment to soc_litedramnativeport3_rdata_ready0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9415: Assignment to soc_litedramnativeportconverter1_cmd_buffer_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9421: Assignment to soc_litedramnativeportconverter1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9422: Assignment to soc_litedramnativeportconverter1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9443: Assignment to soc_litedramnativeportconverter1_rdata_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9458: Assignment to soc_litedramnativeportconverter1_rdata_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9459: Assignment to soc_litedramnativeportconverter1_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9490: Assignment to soc_litedramnativeportconverter1_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9544: Assignment to soc_encoder_port_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9584: Result of 31-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9585: Assignment to soc_hdmi2usbsoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9667: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9652: Assignment to soc_hdmi2usbsoc_port_wdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9736: Assignment to soc_hdmi_in0_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9737: Assignment to soc_hdmi_in0_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9740: Assignment to soc_hdmi_in0_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9741: Assignment to soc_hdmi_in0_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9753: Assignment to soc_hdmi_in0_dma_frame_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9754: Assignment to soc_hdmi_in0_dma_frame_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9758: Assignment to soc_hdmi_in0_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 9760: Assignment to soc_hdmi_in0_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10047: Assignment to soc_hdmi_in0_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10075: Assignment to soc_hdmi_in0_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10081: Assignment to soc_hdmi_in0_frame_rgb2ycbcr_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10083: Assignment to soc_hdmi_in0_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10096: Assignment to soc_hdmi_in0_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10097: Assignment to soc_hdmi_in0_frame_chroma_downsampler_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10098: Assignment to soc_hdmi_in0_frame_chroma_downsampler_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10152: Result of 256-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10162: Assignment to soc_hdmi_in0_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10173: Assignment to soc_hdmi_in0_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10221: Assignment to soc_hdmi_in0_dma_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10222: Assignment to soc_hdmi_in0_dma_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10311: Assignment to soc_hdmi_in1_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10312: Assignment to soc_hdmi_in1_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10315: Assignment to soc_hdmi_in1_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10316: Assignment to soc_hdmi_in1_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10328: Assignment to soc_hdmi_in1_dma_frame_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10329: Assignment to soc_hdmi_in1_dma_frame_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10333: Assignment to soc_hdmi_in1_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10335: Assignment to soc_hdmi_in1_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10622: Assignment to soc_hdmi_in1_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10650: Assignment to soc_hdmi_in1_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10656: Assignment to soc_hdmi_in1_frame_rgb2ycbcr_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10658: Assignment to soc_hdmi_in1_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10671: Assignment to soc_hdmi_in1_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10672: Assignment to soc_hdmi_in1_frame_chroma_downsampler_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10673: Assignment to soc_hdmi_in1_frame_chroma_downsampler_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10727: Result of 256-bit expression is truncated to fit in 64-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10737: Assignment to soc_hdmi_in1_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10748: Assignment to soc_hdmi_in1_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10796: Assignment to soc_hdmi_in1_dma_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10797: Assignment to soc_hdmi_in1_dma_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10922: Assignment to soc_hdmi_out0_core_initiator_source_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10923: Assignment to soc_hdmi_out0_core_initiator_source_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 10936: Assignment to soc_hdmi_out0_core_initiator_cdc_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11004: Result of 31-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11005: Result of 31-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11009: Assignment to soc_hdmi_out0_core_dmareader_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11010: Assignment to soc_hdmi_out0_core_dmareader_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11012: Assignment to soc_litedramnativeport1_cmd_payload_we1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11042: Assignment to soc_hdmi_out0_core_dmareader_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11059: Assignment to soc_hdmi_out0_core_dmareader_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11092: Assignment to soc_hdmi_out0_driver_hdmi_phy_sink_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11094: Assignment to soc_hdmi_out0_driver_hdmi_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11095: Assignment to soc_hdmi_out0_driver_hdmi_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11160: Assignment to soc_hdmi_out0_resetinserter_y_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11161: Assignment to soc_hdmi_out0_resetinserter_y_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11187: Assignment to soc_hdmi_out0_resetinserter_cb_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11188: Assignment to soc_hdmi_out0_resetinserter_cb_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11214: Assignment to soc_hdmi_out0_resetinserter_cr_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11215: Assignment to soc_hdmi_out0_resetinserter_cr_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11236: Assignment to soc_hdmi_out0_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11320: Assignment to soc_hdmi_out1_core_initiator_source_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11321: Assignment to soc_hdmi_out1_core_initiator_source_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11334: Assignment to soc_hdmi_out1_core_initiator_cdc_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11402: Result of 31-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11403: Result of 31-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11407: Assignment to soc_hdmi_out1_core_dmareader_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11408: Assignment to soc_hdmi_out1_core_dmareader_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11410: Assignment to soc_litedramnativeport3_cmd_payload_we1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11440: Assignment to soc_hdmi_out1_core_dmareader_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11457: Assignment to soc_hdmi_out1_core_dmareader_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11490: Assignment to soc_hdmi_out1_driver_hdmi_phy_sink_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11492: Assignment to soc_hdmi_out1_driver_hdmi_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11493: Assignment to soc_hdmi_out1_driver_hdmi_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11553: Assignment to soc_hdmi_out1_resetinserter_y_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11554: Assignment to soc_hdmi_out1_resetinserter_y_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11580: Assignment to soc_hdmi_out1_resetinserter_cb_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11581: Assignment to soc_hdmi_out1_resetinserter_cb_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11607: Assignment to soc_hdmi_out1_resetinserter_cr_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11608: Assignment to soc_hdmi_out1_resetinserter_cr_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11629: Assignment to soc_hdmi_out1_busy ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11649: Result of 28-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11887: Assignment to soc_encoder_sink_sink_first1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11888: Assignment to soc_encoder_sink_sink_last1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11937: Assignment to soc_encoder_y_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11938: Assignment to soc_encoder_y_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11964: Assignment to soc_encoder_cb_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11965: Assignment to soc_encoder_cb_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11991: Assignment to soc_encoder_cr_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 11992: Assignment to soc_encoder_cr_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12012: Assignment to soc_encoder_output_fifo_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12053: Assignment to soc_encoder_streamer_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12054: Assignment to soc_encoder_streamer_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12090: Assignment to soc_hdmi2usbsoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12091: Assignment to soc_hdmi2usbsoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12095: Assignment to vns_wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12122: Assignment to soc_hdmi2usbsoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12123: Assignment to soc_hdmi2usbsoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12125: Assignment to soc_hdmi2usbsoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12126: Assignment to soc_hdmi2usbsoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12127: Assignment to soc_hdmi2usbsoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12133: Assignment to soc_hdmi2usbsoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12134: Assignment to soc_hdmi2usbsoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12137: Assignment to soc_hdmi2usbsoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12140: Assignment to soc_hdmi2usbsoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12141: Assignment to soc_hdmi2usbsoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12143: Assignment to soc_spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12144: Assignment to soc_spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12146: Assignment to soc_spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12147: Assignment to soc_spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12148: Assignment to soc_spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12161: Assignment to soc_encoder_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12162: Assignment to soc_encoder_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12185: Assignment to soc_hdmi2usbsoc_ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12195: Assignment to vns_hdmi2usbsoc_csrbank0_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12196: Assignment to vns_hdmi2usbsoc_csrbank0_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12197: Assignment to vns_hdmi2usbsoc_csrbank0_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12198: Assignment to vns_hdmi2usbsoc_csrbank0_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12199: Assignment to vns_hdmi2usbsoc_csrbank0_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12200: Assignment to vns_hdmi2usbsoc_csrbank0_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12201: Assignment to vns_hdmi2usbsoc_csrbank0_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12202: Assignment to vns_hdmi2usbsoc_csrbank0_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12203: Assignment to soc_hdmi2usbsoc_ctrl_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12231: Assignment to vns_hdmi2usbsoc_csrbank1_done_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12232: Assignment to vns_hdmi2usbsoc_csrbank1_done_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12256: Assignment to vns_hdmi2usbsoc_csrbank2_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12257: Assignment to vns_hdmi2usbsoc_csrbank2_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12262: Assignment to vns_hdmi2usbsoc_csrbank2_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12263: Assignment to vns_hdmi2usbsoc_csrbank2_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12266: Assignment to vns_hdmi2usbsoc_csrbank2_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12267: Assignment to vns_hdmi2usbsoc_csrbank2_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12268: Assignment to vns_hdmi2usbsoc_csrbank2_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12269: Assignment to vns_hdmi2usbsoc_csrbank2_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12274: Assignment to soc_hdmi_in0_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12276: Assignment to soc_hdmi_in0_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12278: Assignment to vns_hdmi2usbsoc_csrbank2_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12279: Assignment to vns_hdmi2usbsoc_csrbank2_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12282: Assignment to vns_hdmi2usbsoc_csrbank2_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12283: Assignment to vns_hdmi2usbsoc_csrbank2_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12284: Assignment to vns_hdmi2usbsoc_csrbank2_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12285: Assignment to vns_hdmi2usbsoc_csrbank2_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12286: Assignment to soc_hdmi_in0_s6datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12288: Assignment to vns_hdmi2usbsoc_csrbank2_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12289: Assignment to vns_hdmi2usbsoc_csrbank2_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12290: Assignment to vns_hdmi2usbsoc_csrbank2_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12291: Assignment to vns_hdmi2usbsoc_csrbank2_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12292: Assignment to soc_hdmi_in0_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12294: Assignment to vns_hdmi2usbsoc_csrbank2_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12295: Assignment to vns_hdmi2usbsoc_csrbank2_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12296: Assignment to vns_hdmi2usbsoc_csrbank2_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12297: Assignment to vns_hdmi2usbsoc_csrbank2_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12298: Assignment to vns_hdmi2usbsoc_csrbank2_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12299: Assignment to vns_hdmi2usbsoc_csrbank2_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12302: Assignment to vns_hdmi2usbsoc_csrbank2_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12303: Assignment to vns_hdmi2usbsoc_csrbank2_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12304: Assignment to vns_hdmi2usbsoc_csrbank2_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12305: Assignment to vns_hdmi2usbsoc_csrbank2_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12306: Assignment to soc_hdmi_in0_s6datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12308: Assignment to vns_hdmi2usbsoc_csrbank2_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12309: Assignment to vns_hdmi2usbsoc_csrbank2_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12310: Assignment to vns_hdmi2usbsoc_csrbank2_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12311: Assignment to vns_hdmi2usbsoc_csrbank2_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12312: Assignment to soc_hdmi_in0_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12314: Assignment to vns_hdmi2usbsoc_csrbank2_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12315: Assignment to vns_hdmi2usbsoc_csrbank2_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12316: Assignment to vns_hdmi2usbsoc_csrbank2_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12317: Assignment to vns_hdmi2usbsoc_csrbank2_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12318: Assignment to vns_hdmi2usbsoc_csrbank2_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12319: Assignment to vns_hdmi2usbsoc_csrbank2_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12322: Assignment to vns_hdmi2usbsoc_csrbank2_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12323: Assignment to vns_hdmi2usbsoc_csrbank2_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12324: Assignment to vns_hdmi2usbsoc_csrbank2_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12325: Assignment to vns_hdmi2usbsoc_csrbank2_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12326: Assignment to soc_hdmi_in0_s6datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12328: Assignment to vns_hdmi2usbsoc_csrbank2_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12329: Assignment to vns_hdmi2usbsoc_csrbank2_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12330: Assignment to vns_hdmi2usbsoc_csrbank2_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12331: Assignment to vns_hdmi2usbsoc_csrbank2_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12332: Assignment to soc_hdmi_in0_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12334: Assignment to vns_hdmi2usbsoc_csrbank2_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12335: Assignment to vns_hdmi2usbsoc_csrbank2_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12336: Assignment to vns_hdmi2usbsoc_csrbank2_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12337: Assignment to vns_hdmi2usbsoc_csrbank2_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12338: Assignment to vns_hdmi2usbsoc_csrbank2_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12339: Assignment to vns_hdmi2usbsoc_csrbank2_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12340: Assignment to vns_hdmi2usbsoc_csrbank2_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12341: Assignment to vns_hdmi2usbsoc_csrbank2_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12342: Assignment to vns_hdmi2usbsoc_csrbank2_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12343: Assignment to vns_hdmi2usbsoc_csrbank2_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12344: Assignment to vns_hdmi2usbsoc_csrbank2_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12345: Assignment to vns_hdmi2usbsoc_csrbank2_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12346: Assignment to vns_hdmi2usbsoc_csrbank2_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12347: Assignment to vns_hdmi2usbsoc_csrbank2_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12348: Assignment to vns_hdmi2usbsoc_csrbank2_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12349: Assignment to vns_hdmi2usbsoc_csrbank2_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12350: Assignment to soc_hdmi_in0_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12380: Assignment to soc_hdmi_in0_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12381: Assignment to soc_hdmi_in0_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12387: Assignment to soc_hdmi_in0_edid_storage ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12430: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12437: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12444: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12458: Assignment to vns_hdmi2usbsoc_csrbank3_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12459: Assignment to vns_hdmi2usbsoc_csrbank3_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12464: Assignment to vns_hdmi2usbsoc_csrbank3_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12465: Assignment to vns_hdmi2usbsoc_csrbank3_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12468: Assignment to vns_hdmi2usbsoc_csrbank3_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12469: Assignment to vns_hdmi2usbsoc_csrbank3_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12470: Assignment to vns_hdmi2usbsoc_csrbank3_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12471: Assignment to vns_hdmi2usbsoc_csrbank3_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12476: Assignment to soc_hdmi_in1_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12478: Assignment to soc_hdmi_in1_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12480: Assignment to vns_hdmi2usbsoc_csrbank3_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12481: Assignment to vns_hdmi2usbsoc_csrbank3_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12484: Assignment to vns_hdmi2usbsoc_csrbank3_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12485: Assignment to vns_hdmi2usbsoc_csrbank3_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12486: Assignment to vns_hdmi2usbsoc_csrbank3_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12487: Assignment to vns_hdmi2usbsoc_csrbank3_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12488: Assignment to soc_hdmi_in1_s6datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12490: Assignment to vns_hdmi2usbsoc_csrbank3_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12491: Assignment to vns_hdmi2usbsoc_csrbank3_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12492: Assignment to vns_hdmi2usbsoc_csrbank3_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12493: Assignment to vns_hdmi2usbsoc_csrbank3_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12494: Assignment to soc_hdmi_in1_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12496: Assignment to vns_hdmi2usbsoc_csrbank3_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12497: Assignment to vns_hdmi2usbsoc_csrbank3_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12498: Assignment to vns_hdmi2usbsoc_csrbank3_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12499: Assignment to vns_hdmi2usbsoc_csrbank3_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12500: Assignment to vns_hdmi2usbsoc_csrbank3_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12501: Assignment to vns_hdmi2usbsoc_csrbank3_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12504: Assignment to vns_hdmi2usbsoc_csrbank3_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12505: Assignment to vns_hdmi2usbsoc_csrbank3_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12506: Assignment to vns_hdmi2usbsoc_csrbank3_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12507: Assignment to vns_hdmi2usbsoc_csrbank3_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12508: Assignment to soc_hdmi_in1_s6datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12510: Assignment to vns_hdmi2usbsoc_csrbank3_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12511: Assignment to vns_hdmi2usbsoc_csrbank3_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12512: Assignment to vns_hdmi2usbsoc_csrbank3_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12513: Assignment to vns_hdmi2usbsoc_csrbank3_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12514: Assignment to soc_hdmi_in1_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12516: Assignment to vns_hdmi2usbsoc_csrbank3_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12517: Assignment to vns_hdmi2usbsoc_csrbank3_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12518: Assignment to vns_hdmi2usbsoc_csrbank3_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12519: Assignment to vns_hdmi2usbsoc_csrbank3_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12520: Assignment to vns_hdmi2usbsoc_csrbank3_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12521: Assignment to vns_hdmi2usbsoc_csrbank3_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12524: Assignment to vns_hdmi2usbsoc_csrbank3_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12525: Assignment to vns_hdmi2usbsoc_csrbank3_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12526: Assignment to vns_hdmi2usbsoc_csrbank3_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12527: Assignment to vns_hdmi2usbsoc_csrbank3_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12528: Assignment to soc_hdmi_in1_s6datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12530: Assignment to vns_hdmi2usbsoc_csrbank3_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12531: Assignment to vns_hdmi2usbsoc_csrbank3_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12532: Assignment to vns_hdmi2usbsoc_csrbank3_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12533: Assignment to vns_hdmi2usbsoc_csrbank3_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12534: Assignment to soc_hdmi_in1_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12536: Assignment to vns_hdmi2usbsoc_csrbank3_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12537: Assignment to vns_hdmi2usbsoc_csrbank3_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12538: Assignment to vns_hdmi2usbsoc_csrbank3_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12539: Assignment to vns_hdmi2usbsoc_csrbank3_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12540: Assignment to vns_hdmi2usbsoc_csrbank3_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12541: Assignment to vns_hdmi2usbsoc_csrbank3_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12542: Assignment to vns_hdmi2usbsoc_csrbank3_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12543: Assignment to vns_hdmi2usbsoc_csrbank3_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12544: Assignment to vns_hdmi2usbsoc_csrbank3_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12545: Assignment to vns_hdmi2usbsoc_csrbank3_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12546: Assignment to vns_hdmi2usbsoc_csrbank3_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12547: Assignment to vns_hdmi2usbsoc_csrbank3_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12548: Assignment to vns_hdmi2usbsoc_csrbank3_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12549: Assignment to vns_hdmi2usbsoc_csrbank3_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12550: Assignment to vns_hdmi2usbsoc_csrbank3_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12551: Assignment to vns_hdmi2usbsoc_csrbank3_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12552: Assignment to soc_hdmi_in1_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12582: Assignment to soc_hdmi_in1_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12583: Assignment to soc_hdmi_in1_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12589: Assignment to soc_hdmi_in1_edid_storage ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12632: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12639: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12646: Result of 10-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12652: Assignment to soc_hdmi_out0_core_underflow_update_underflow_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12654: Assignment to vns_hdmi2usbsoc_csrbank4_core_underflow_counter3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12655: Assignment to vns_hdmi2usbsoc_csrbank4_core_underflow_counter3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12656: Assignment to vns_hdmi2usbsoc_csrbank4_core_underflow_counter2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12657: Assignment to vns_hdmi2usbsoc_csrbank4_core_underflow_counter2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12658: Assignment to vns_hdmi2usbsoc_csrbank4_core_underflow_counter1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12659: Assignment to vns_hdmi2usbsoc_csrbank4_core_underflow_counter1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12660: Assignment to vns_hdmi2usbsoc_csrbank4_core_underflow_counter0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12661: Assignment to vns_hdmi2usbsoc_csrbank4_core_underflow_counter0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12724: Assignment to soc_hdmi_out0_driver_clocking_send_cmd_data_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12726: Assignment to soc_hdmi_out0_driver_clocking_send_go_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12728: Assignment to vns_hdmi2usbsoc_csrbank4_driver_clocking_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12729: Assignment to vns_hdmi2usbsoc_csrbank4_driver_clocking_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12734: Assignment to vns_hdmi2usbsoc_csrbank4_driver_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12735: Assignment to vns_hdmi2usbsoc_csrbank4_driver_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12736: Assignment to vns_hdmi2usbsoc_csrbank4_driver_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12737: Assignment to vns_hdmi2usbsoc_csrbank4_driver_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12742: Assignment to soc_hdmi_out0_driver_clocking_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12744: Assignment to soc_hdmi_out0_driver_clocking_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12746: Assignment to vns_hdmi2usbsoc_csrbank4_driver_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12747: Assignment to vns_hdmi2usbsoc_csrbank4_driver_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12790: Assignment to soc_hdmi_out0_core_dmareader_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12812: Assignment to soc_hdmi_out1_core_underflow_update_underflow_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12814: Assignment to vns_hdmi2usbsoc_csrbank5_core_underflow_counter3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12815: Assignment to vns_hdmi2usbsoc_csrbank5_core_underflow_counter3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12816: Assignment to vns_hdmi2usbsoc_csrbank5_core_underflow_counter2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12817: Assignment to vns_hdmi2usbsoc_csrbank5_core_underflow_counter2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12818: Assignment to vns_hdmi2usbsoc_csrbank5_core_underflow_counter1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12819: Assignment to vns_hdmi2usbsoc_csrbank5_core_underflow_counter1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12820: Assignment to vns_hdmi2usbsoc_csrbank5_core_underflow_counter0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12821: Assignment to vns_hdmi2usbsoc_csrbank5_core_underflow_counter0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12922: Assignment to soc_hdmi_out1_core_dmareader_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12936: Assignment to vns_hdmi2usbsoc_csrbank6_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12937: Assignment to vns_hdmi2usbsoc_csrbank6_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12938: Assignment to vns_hdmi2usbsoc_csrbank6_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12939: Assignment to vns_hdmi2usbsoc_csrbank6_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12940: Assignment to vns_hdmi2usbsoc_csrbank6_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12941: Assignment to vns_hdmi2usbsoc_csrbank6_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12942: Assignment to vns_hdmi2usbsoc_csrbank6_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12943: Assignment to vns_hdmi2usbsoc_csrbank6_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12944: Assignment to vns_hdmi2usbsoc_csrbank6_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12945: Assignment to vns_hdmi2usbsoc_csrbank6_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12946: Assignment to vns_hdmi2usbsoc_csrbank6_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12947: Assignment to vns_hdmi2usbsoc_csrbank6_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12948: Assignment to vns_hdmi2usbsoc_csrbank6_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12949: Assignment to vns_hdmi2usbsoc_csrbank6_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12950: Assignment to vns_hdmi2usbsoc_csrbank6_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12951: Assignment to vns_hdmi2usbsoc_csrbank6_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12952: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12953: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12954: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12955: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12956: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12957: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12958: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12959: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12960: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12961: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12962: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12963: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12964: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12965: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12966: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12967: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12968: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12969: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12970: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12971: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12972: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12973: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12974: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12975: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12976: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12977: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12978: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12979: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12980: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12981: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12982: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12983: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12984: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12985: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12986: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12987: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12988: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12989: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12990: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12991: Assignment to vns_hdmi2usbsoc_csrbank6_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12992: Assignment to vns_hdmi2usbsoc_csrbank6_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12993: Assignment to vns_hdmi2usbsoc_csrbank6_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12994: Assignment to vns_hdmi2usbsoc_csrbank6_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12995: Assignment to vns_hdmi2usbsoc_csrbank6_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12996: Assignment to vns_hdmi2usbsoc_csrbank6_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12997: Assignment to vns_hdmi2usbsoc_csrbank6_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12998: Assignment to vns_hdmi2usbsoc_csrbank6_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 12999: Assignment to vns_hdmi2usbsoc_csrbank6_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13000: Assignment to vns_hdmi2usbsoc_csrbank6_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13001: Assignment to vns_hdmi2usbsoc_csrbank6_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13002: Assignment to vns_hdmi2usbsoc_csrbank6_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13003: Assignment to vns_hdmi2usbsoc_csrbank6_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13004: Assignment to vns_hdmi2usbsoc_csrbank6_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13005: Assignment to vns_hdmi2usbsoc_csrbank6_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13006: Assignment to vns_hdmi2usbsoc_csrbank6_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13007: Assignment to vns_hdmi2usbsoc_csrbank6_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13008: Assignment to vns_hdmi2usbsoc_csrbank6_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13009: Assignment to vns_hdmi2usbsoc_csrbank6_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13010: Assignment to vns_hdmi2usbsoc_csrbank6_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13011: Assignment to vns_hdmi2usbsoc_csrbank6_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13012: Assignment to vns_hdmi2usbsoc_csrbank6_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13013: Assignment to vns_hdmi2usbsoc_csrbank6_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13014: Assignment to vns_hdmi2usbsoc_csrbank6_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13015: Assignment to vns_hdmi2usbsoc_csrbank6_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13016: Assignment to vns_hdmi2usbsoc_csrbank6_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13017: Assignment to vns_hdmi2usbsoc_csrbank6_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13018: Assignment to vns_hdmi2usbsoc_csrbank6_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13019: Assignment to vns_hdmi2usbsoc_csrbank6_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13020: Assignment to vns_hdmi2usbsoc_csrbank6_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13021: Assignment to vns_hdmi2usbsoc_csrbank6_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13022: Assignment to vns_hdmi2usbsoc_csrbank6_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13023: Assignment to vns_hdmi2usbsoc_csrbank6_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13073: Assignment to soc_hdmi2usbsoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13089: Assignment to vns_hdmi2usbsoc_csrbank7_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13090: Assignment to vns_hdmi2usbsoc_csrbank7_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13091: Assignment to vns_hdmi2usbsoc_csrbank7_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13092: Assignment to vns_hdmi2usbsoc_csrbank7_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13093: Assignment to vns_hdmi2usbsoc_csrbank7_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13094: Assignment to vns_hdmi2usbsoc_csrbank7_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13095: Assignment to vns_hdmi2usbsoc_csrbank7_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13096: Assignment to vns_hdmi2usbsoc_csrbank7_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13099: Assignment to soc_hdmi2usbsoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13115: Assignment to vns_hdmi2usbsoc_csrbank7_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13116: Assignment to vns_hdmi2usbsoc_csrbank7_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13117: Assignment to vns_hdmi2usbsoc_csrbank7_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13118: Assignment to vns_hdmi2usbsoc_csrbank7_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13119: Assignment to vns_hdmi2usbsoc_csrbank7_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13120: Assignment to vns_hdmi2usbsoc_csrbank7_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13121: Assignment to vns_hdmi2usbsoc_csrbank7_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13122: Assignment to vns_hdmi2usbsoc_csrbank7_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13123: Assignment to soc_hdmi2usbsoc_sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13125: Assignment to vns_hdmi2usbsoc_csrbank7_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13126: Assignment to vns_hdmi2usbsoc_csrbank7_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13127: Assignment to vns_hdmi2usbsoc_csrbank7_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13128: Assignment to vns_hdmi2usbsoc_csrbank7_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13129: Assignment to vns_hdmi2usbsoc_csrbank7_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13130: Assignment to vns_hdmi2usbsoc_csrbank7_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13131: Assignment to vns_hdmi2usbsoc_csrbank7_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13132: Assignment to vns_hdmi2usbsoc_csrbank7_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13133: Assignment to vns_hdmi2usbsoc_csrbank7_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13134: Assignment to vns_hdmi2usbsoc_csrbank7_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13135: Assignment to vns_hdmi2usbsoc_csrbank7_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13136: Assignment to vns_hdmi2usbsoc_csrbank7_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13137: Assignment to vns_hdmi2usbsoc_csrbank7_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13138: Assignment to vns_hdmi2usbsoc_csrbank7_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13183: Assignment to vns_hdmi2usbsoc_csrbank8_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13184: Assignment to vns_hdmi2usbsoc_csrbank8_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13211: Assignment to soc_hdmi2usbsoc_timer0_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13213: Assignment to vns_hdmi2usbsoc_csrbank9_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13214: Assignment to vns_hdmi2usbsoc_csrbank9_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13215: Assignment to vns_hdmi2usbsoc_csrbank9_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13216: Assignment to vns_hdmi2usbsoc_csrbank9_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13217: Assignment to vns_hdmi2usbsoc_csrbank9_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13218: Assignment to vns_hdmi2usbsoc_csrbank9_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13219: Assignment to vns_hdmi2usbsoc_csrbank9_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13220: Assignment to vns_hdmi2usbsoc_csrbank9_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13221: Assignment to soc_hdmi2usbsoc_timer0_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13222: Assignment to soc_hdmi2usbsoc_timer0_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13248: Assignment to vns_hdmi2usbsoc_csrbank10_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13249: Assignment to vns_hdmi2usbsoc_csrbank10_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13250: Assignment to vns_hdmi2usbsoc_csrbank10_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13251: Assignment to vns_hdmi2usbsoc_csrbank10_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13252: Assignment to soc_hdmi2usbsoc_uart_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13253: Assignment to soc_hdmi2usbsoc_uart_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13309: Assignment to vns_hdmi2usbsoc_interface2_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 13324: Assignment to vns_hdmi2usbsoc_interface2_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15103: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15103: Assignment to vns_xilinxmultiregimpl12 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15117: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15117: Assignment to vns_xilinxmultiregimpl25 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15131: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15131: Assignment to vns_xilinxmultiregimpl38 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15158: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15158: Assignment to vns_xilinxmultiregimpl62 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15172: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15172: Assignment to vns_xilinxmultiregimpl75 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15186: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15186: Assignment to vns_xilinxmultiregimpl88 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15221: Assignment to soc_encoder_fdct_data_d5 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15443: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15543: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15643: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15896: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15912: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15921: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15930: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 15387: Assignment to soc_hdmi_in0_frame_next_vsync10 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16414: Assignment to soc_hdmi_in0_syncpol_c0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16481: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16581: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16681: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16934: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16950: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16959: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16968: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 16425: Assignment to soc_hdmi_in1_frame_next_vsync10 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17452: Assignment to soc_hdmi_in1_syncpol_c0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17713: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17714: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17715: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17722: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17731: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17740: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17463: Assignment to soc_hdmi_out0_record3_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18172: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18173: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18174: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18181: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18190: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18199: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 17922: Assignment to soc_hdmi_out1_record3_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18423: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18390: Assignment to soc_ddrphy_record0_reset_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18472: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18473: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18645: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18665: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 18457: Assignment to vns_controllerinjector_rbank ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 23925: Assignment to soc_hdmi2usbsoc_uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 23942: Assignment to soc_hdmi2usbsoc_uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b110,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=2'b10,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=4'b1001,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=3'b100,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=270.0,CLKOUT3_DIVIDE=3'b100,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=250.0,CLKOUT4_DIVIDE=4'b1100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24005: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24008: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 24017: Assignment to soc_crg_unbuf_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25181: Assignment to soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25195: Assignment to soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25209: Assignment to soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25223: Assignment to soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25237: Assignment to soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25251: Assignment to soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25265: Assignment to soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25279: Assignment to soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFDS>.

Elaborating module <PLL_ADV(CLKFBOUT_MULT=4'b1010,CLKOUT0_DIVIDE=1'b1,CLKOUT1_DIVIDE=3'b101,CLKOUT2_DIVIDE=4'b1010,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=3'b101)>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="STAY_AT_LIMIT",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="MASTER")>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="WRAPAROUND",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="SLAVE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="MASTER")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25663: Assignment to soc_hdmi_in0_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25677: Assignment to soc_hdmi_in0_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25691: Assignment to soc_hdmi_in0_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25707: Assignment to soc_hdmi_in0_frame_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 25721: Assignment to soc_hdmi_in0_dma_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26071: Assignment to soc_hdmi_in1_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26085: Assignment to soc_hdmi_in1_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26099: Assignment to soc_hdmi_in1_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26115: Assignment to soc_hdmi_in1_frame_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26129: Assignment to soc_hdmi_in1_dma_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26145: Assignment to soc_litedramnativeportcdc0_cmd_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26161: Assignment to soc_litedramnativeportcdc0_rdata_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26175: Assignment to soc_litedramnativeportconverter0_cmd_buffer_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26191: Assignment to soc_hdmi_out0_core_initiator_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26208: Assignment to soc_hdmi_out0_core_dmareader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=2.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=20.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="MASTER")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26516: Assignment to soc_hdmi_out0_resetinserter_y_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26530: Assignment to soc_hdmi_out0_resetinserter_cb_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26544: Assignment to soc_hdmi_out0_resetinserter_cr_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26560: Assignment to soc_litedramnativeportcdc1_cmd_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26576: Assignment to soc_litedramnativeportcdc1_rdata_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26590: Assignment to soc_litedramnativeportconverter1_cmd_buffer_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26606: Assignment to soc_hdmi_out1_core_initiator_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26623: Assignment to soc_hdmi_out1_core_dmareader_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26885: Assignment to soc_hdmi_out1_resetinserter_y_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26899: Assignment to soc_hdmi_out1_resetinserter_cb_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26913: Assignment to soc_hdmi_out1_resetinserter_cr_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26927: Assignment to soc_encoder_reader_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26943: Assignment to soc_encoder_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26957: Assignment to soc_encoderbuffer_write_port_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26971: Assignment to soc_encoder_y_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26985: Assignment to soc_encoder_cb_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 26999: Assignment to soc_encoder_cr_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27016: Assignment to soc_encoder_output_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <wb_async_reg>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27020: Size mismatch in connection of port <wbm_adr_i>. Formal port size is 32-bit while actual signal size is 30-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27037: Size mismatch in connection of port <wbs_adr_o>. Formal port size is 32-bit while actual signal size is 30-bit.
Going to vhdl side to elaborate module JpegEnc

Elaborating entity <JpegEnc> (architecture <RTL>) from library <work>.

Elaborating entity <HostIF> (architecture <RTL>) from library <work>.

Elaborating entity <CtrlSM> (architecture <RTL>) from library <work>.

Elaborating entity <SingleSM> (architecture <SingleSM_rtl>) from library <work>.
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/SingleSM.vhd" Line 139. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" Line 339. Case statement is complete. others clause is never selected

Elaborating entity <FDCT> (architecture <RTL>) from library <work>.

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd" Line 213: Assignment to fram1_q_vld ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd" Line 232: Assignment to rd_en_d1 ignored, since the identifier is never used

Elaborating entity <MDCT> (architecture <RTL>) from library <work>.

Elaborating entity <DCT1D> (architecture <RTL>) from library <work>.

Elaborating entity <DCT2D> (architecture <RTL>) from library <work>.

Elaborating entity <RAM> (architecture <RTL>) from library <work>.

Elaborating entity <DBUFCTL> (architecture <RTL>) from library <work>.

Elaborating entity <ROME> (architecture <RTL>) from library <work>.

Elaborating entity <ROMO> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd" Line 171: Assignment to ramenr ignored, since the identifier is never used

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.

Elaborating entity <ZZ_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <zigzag> (architecture <rtl>) with generics from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.

Elaborating entity <QUANT_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <quantizer> (architecture <rtl>) with generics from library <work>.

Elaborating entity <RAMZ> (architecture <RTL>) with generics from library <work>.

Elaborating entity <r_divider> (architecture <rtl>) from library <work>.

Elaborating entity <ROMR> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RLE_TOP> (architecture <RTL>) from library <work>.

Elaborating entity <rle> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RLE.vhd" Line 120: Assignment to wr_cnt_d1 ignored, since the identifier is never used

Elaborating entity <RleDoubleFifo> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RLE_TOP.vhd" Line 239: Assignment to huf_dval_p0 ignored, since the identifier is never used

Elaborating entity <Huffman> (architecture <RTL>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/Huffman.vhd" Line 167: Assignment to vlc_vld ignored, since the identifier is never used

Elaborating entity <DC_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <AC_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <DC_CR_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <AC_CR_ROM> (architecture <RTL>) from library <work>.

Elaborating entity <DoubleFifo> (architecture <RTL>) from library <work>.

Elaborating entity <FIFO> (architecture <RTL>) with generics from library <work>.

Elaborating entity <RAMF> (architecture <RTL>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" Line 180: clk should be on the sensitivity list of the process
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/Huffman.vhd" Line 342: Assignment to vli_d ignored, since the identifier is never used
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/Huffman.vhd" Line 537. Case statement is complete. others clause is never selected

Elaborating entity <ByteStuffer> (architecture <RTL>) from library <work>.

Elaborating entity <JFIFGen> (architecture <RTL>) from library <work>.
Going to verilog side to elaborate module HeaderRam

Elaborating module <HeaderRam>.
Reading initialization file \"home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/header.hex\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/HeaderRAM.v" Line 41: Signal <mem> in initial block is partially initialized.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JFIFGen.vhd" Line 245: Assignment to rd_cnt_d2 ignored, since the identifier is never used

Elaborating entity <OutMux> (architecture <RTL>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27047: Size mismatch in connection of port <OPB_ABus>. Formal port size is 12-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27082: Assignment to soc_encoder_streamer_fifo_wrport_dat_r ignored, since the identifier is never used
Going to vhdl side to elaborate module fx2_jpeg_streamer

Elaborating entity <fx2_jpeg_streamer> (architecture <rtl>) from library <work>.
INFO:HDLCompiler:679 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd" Line 155. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd" Line 83: Assignment to packet_sent ignored, since the identifier is never used
Back to verilog to continue elaboration

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 27159: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" Line 5185: Net <soc_encoder[1]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v".
    Set property "register_balancing = no" for signal <soc_hdmi_in0_frame_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_in0_frame_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_in1_frame_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_in1_frame_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out0_core_initiator_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q>.
    Set property "register_balancing = no" for signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q>.
    Set property "register_balancing = no" for signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q>.
    Set property "register_balancing = no" for signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_hdmi_out1_core_initiator_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_encoder_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_encoder_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <soc_encoder_streamer_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <soc_encoder_streamer_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl12_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl12_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl12_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl12_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl15_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl15_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl15_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl15_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl25_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl25_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl25_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl25_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl28_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl28_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl28_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl28_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl38_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl38_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl38_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl38_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl41_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl41_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl41_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl41_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl44_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl44_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl44_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl44_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl45_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl45_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl45_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl45_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl46_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl46_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl46_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl46_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl47_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl47_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl47_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl47_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl62_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl62_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl62_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl62_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl65_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl65_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl65_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl65_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl75_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl75_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl75_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl75_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl78_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl78_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl78_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl78_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl88_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl88_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl88_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl88_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl91_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl91_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl91_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl91_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl94_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl94_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl94_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl94_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl95_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl95_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl95_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl95_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl96_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl96_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl96_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl96_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl97_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl97_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl97_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl97_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl101_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl101_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl101_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl101_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl102_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl102_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl102_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl102_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl103_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl103_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl103_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl103_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl104_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl104_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl104_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl104_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl105_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl105_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl105_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl105_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl106_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl106_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl106_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl106_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl110_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl110_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl110_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl110_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl111_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl111_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl111_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl111_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl112_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl112_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl112_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl112_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl113_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl113_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl113_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl113_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl114_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl114_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl114_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl114_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl115_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl115_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl115_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl115_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl118_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl118_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl118_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl118_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl119_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl119_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl119_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl119_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl120_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl120_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl120_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl120_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl121_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl121_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl121_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl121_regs1>.
    Set property "KEEP = TRUE" for signal <encoder_clk>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine0_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine0_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine0_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine1_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine1_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine1_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine2_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine2_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine2_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine3_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine3_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine3_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine4_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine4_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine4_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine5_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine5_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine5_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine6_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine6_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine6_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine7_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine7_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_bankmachine7_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <soc_hdmi2usbsoc_sdram_twtrcon_ready>.
    Set property "KEEP = TRUE" for signal <usb_clk>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl6_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl9_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl9_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl9_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl9_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl10_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl10_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl10_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl10_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl11_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl11_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl11_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl11_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl13_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl13_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl13_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl13_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl14_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl14_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl14_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl14_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl16_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl16_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl16_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl16_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl17_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl17_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl17_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl17_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl18_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl18_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl18_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl18_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl19_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl19_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl19_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl19_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl20_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl20_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl20_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl20_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl21_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl21_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl21_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl21_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl22_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl22_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl22_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl22_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl23_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl23_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl23_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl23_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl24_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl24_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl24_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl24_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl26_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl26_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl26_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl26_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl27_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl27_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl27_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl27_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl29_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl29_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl29_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl29_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl30_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl30_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl30_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl30_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl31_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl31_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl31_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl31_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl32_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl32_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl32_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl32_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl33_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl33_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl33_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl33_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl34_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl34_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl34_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl34_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl35_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl35_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl35_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl35_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl36_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl36_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl36_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl36_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl37_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl37_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl37_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl37_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl39_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl39_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl39_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl39_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl40_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl40_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl40_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl40_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl42_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl42_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl42_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl42_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl43_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl43_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl43_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl43_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl48_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl48_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl48_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl48_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl49_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl49_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl49_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl49_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl50_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl50_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl50_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl50_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl51_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl51_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl51_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl51_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl52_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl52_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl52_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl52_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl53_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl53_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl53_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl53_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl54_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl54_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl54_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl54_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl55_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl55_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl55_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl55_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl56_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl56_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl56_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl56_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl57_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl57_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl57_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl57_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl58_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl58_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl58_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl58_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl59_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl59_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl59_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl59_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl60_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl60_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl60_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl60_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl61_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl61_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl61_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl61_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl63_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl63_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl63_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl63_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl64_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl64_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl64_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl64_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl66_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl66_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl66_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl66_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl67_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl67_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl67_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl67_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl68_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl68_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl68_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl68_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl69_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl69_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl69_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl69_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl70_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl70_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl70_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl70_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl71_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl71_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl71_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl71_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl72_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl72_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl72_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl72_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl73_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl73_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl73_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl73_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl74_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl74_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl74_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl74_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl76_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl76_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl76_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl76_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl77_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl77_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl77_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl77_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl79_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl79_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl79_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl79_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl80_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl80_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl80_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl80_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl81_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl81_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl81_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl81_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl82_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl82_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl82_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl82_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl83_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl83_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl83_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl83_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl84_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl84_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl84_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl84_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl85_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl85_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl85_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl85_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl86_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl86_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl86_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl86_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl87_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl87_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl87_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl87_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl89_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl89_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl89_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl89_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl90_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl90_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl90_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl90_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl92_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl92_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl92_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl92_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl93_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl93_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl93_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl93_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl98_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl98_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl98_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl98_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl99_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl99_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl99_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl99_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl100_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl100_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl100_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl100_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl107_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl107_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl107_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl107_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl108_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl108_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl108_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl108_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl109_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl109_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl109_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl109_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl116_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl116_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl116_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl116_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl117_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl117_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl117_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl117_regs1>.
WARNING:Xst:647 - Input <hdmi_out0_scl> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi_out0_sda> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fx2_flaga> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" line 23849: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" line 23849: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" line 23849: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" line 23849: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" line 23849: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" line 23849: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" line 27019: Output port <wbm_rty_o> of the instance <wb_async_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" line 27045: Output port <ram_wraddr> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" line 27045: Output port <frame_size> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" line 27045: Output port <OPB_retry> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" line 27045: Output port <OPB_toutSup> of the instance <JpegEnc> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/atlys_hdmi2usb_lm32/gateware/top.v" line 27045: Output port <fdct_fifo_dval_o> of the instance <JpegEnc> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'soc_encoder', unconnected in block 'top', is tied to its initial value (00).
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_2', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 8192x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_2>, simulation mismatch.
    Found 12x8-bit single-port Read Only RAM <Mram_mem_2> for signal <mem_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x24-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x24-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x24-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x24-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 1024x64-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 1024x22-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Found 8x21-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 8x21-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 8x21-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 512x67-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
    Found 16x66-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Found 8x21-bit dual-port RAM <Mram_storage_15> for signal <storage_15>.
    Found 8x21-bit dual-port RAM <Mram_storage_16> for signal <storage_16>.
    Found 8x21-bit dual-port RAM <Mram_storage_17> for signal <storage_17>.
    Found 512x67-bit dual-port RAM <Mram_storage_18> for signal <storage_18>.
    Found 16x66-bit dual-port RAM <Mram_storage_19> for signal <storage_19>.
    Found 4x27-bit dual-port RAM <Mram_storage_20> for signal <storage_20>.
    Found 16x66-bit dual-port RAM <Mram_storage_21> for signal <storage_21>.
    Found 4x6-bit dual-port RAM <Mram_storage_22> for signal <storage_22>.
    Found 2x162-bit dual-port RAM <Mram_storage_23> for signal <storage_23>.
    Found 4096x18-bit dual-port RAM <Mram_storage_24> for signal <storage_24>.
    Found 4x10-bit dual-port RAM <Mram_storage_25> for signal <storage_25>.
    Found 4x10-bit dual-port RAM <Mram_storage_26> for signal <storage_26>.
    Found 4x10-bit dual-port RAM <Mram_storage_27> for signal <storage_27>.
    Found 4x27-bit dual-port RAM <Mram_storage_28> for signal <storage_28>.
    Found 16x66-bit dual-port RAM <Mram_storage_29> for signal <storage_29>.
    Found 4x6-bit dual-port RAM <Mram_storage_30> for signal <storage_30>.
    Found 2x162-bit dual-port RAM <Mram_storage_31> for signal <storage_31>.
    Found 4096x18-bit dual-port RAM <Mram_storage_32> for signal <storage_32>.
    Found 4x10-bit dual-port RAM <Mram_storage_33> for signal <storage_33>.
    Found 4x10-bit dual-port RAM <Mram_storage_34> for signal <storage_34>.
    Found 4x10-bit dual-port RAM <Mram_storage_35> for signal <storage_35>.
    Found 16x130-bit dual-port RAM <Mram_storage_36> for signal <storage_36>.
    Found 4x130-bit dual-port RAM <Mram_storage_37> for signal <storage_37>.
    Found 16x128-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
    Found 4x10-bit dual-port RAM <Mram_storage_38> for signal <storage_38>.
    Found 4x10-bit dual-port RAM <Mram_storage_39> for signal <storage_39>.
    Found 4x10-bit dual-port RAM <Mram_storage_40> for signal <storage_40>.
    Found 1024x10-bit dual-port RAM <Mram_storage_41> for signal <storage_41>.
    Found 4x10-bit dual-port RAM <Mram_storage_42> for signal <storage_42>.
    Register <soc_hdmi_in1_frame_next_de0> equivalent to <soc_hdmi_in1_resdetection_de_r> has been removed
    Register <soc_hdmi_in1_frame_de_r> equivalent to <soc_hdmi_in1_resdetection_de_r> has been removed
    Register <soc_hdmi_in0_frame_vsync_r> equivalent to <soc_hdmi_in0_resdetection_vsync_r> has been removed
    Register <soc_hdmi_in0_frame_next_de0> equivalent to <soc_hdmi_in0_resdetection_de_r> has been removed
    Register <soc_hdmi_in0_frame_de_r> equivalent to <soc_hdmi_in0_resdetection_de_r> has been removed
    Register <soc_hdmi_out0_next_s12> equivalent to <soc_hdmi_out0_de_r> has been removed
    Register <memadr_13> equivalent to <memadr_6> has been removed
    Register <memadr_4> equivalent to <memadr_3> has been removed
    Register <memadr_1> equivalent to <memadr> has been removed
    Register <soc_hdmi_out1_next_s12> equivalent to <soc_hdmi_out1_de_r> has been removed
    Register <soc_hdmi_in1_frame_vsync_r> equivalent to <soc_hdmi_in1_resdetection_vsync_r> has been removed
    Register <soc_ddrphy_record1_cke> equivalent to <soc_ddrphy_record0_cke> has been removed
    Register <soc_ddrphy_record1_odt> equivalent to <soc_ddrphy_record0_odt> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es2_new_de0> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de0> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es1_new_de0> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de0> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es2_new_de0> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de0> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es1_new_de0> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de0> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es1_new_de1> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de1> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es2_new_de1> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de1> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es1_new_de1> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de1> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es2_new_de1> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de1> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es2_new_de2> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de2> has been removed
    Register <soc_hdmi_out1_driver_hdmi_phy_es1_new_de2> equivalent to <soc_hdmi_out1_driver_hdmi_phy_es0_new_de2> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es2_new_de2> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de2> has been removed
    Register <soc_hdmi_out0_driver_hdmi_phy_es1_new_de2> equivalent to <soc_hdmi_out0_driver_hdmi_phy_es0_new_de2> has been removed
    Found 3-bit register for signal <soc_encoder_cdc_graycounter1_q>.
    Found 1-bit register for signal <soc_encoderbuffer_write_sel>.
    Found 1-bit register for signal <soc_encoderbuffer_read_sel>.
    Found 3-bit register for signal <soc_encoderbuffer_v_write>.
    Found 3-bit register for signal <soc_encoderbuffer_h_read>.
    Found 3-bit register for signal <soc_encoderbuffer_v_read>.
    Found 1-bit register for signal <soc_encoderbuffer_sink_ready>.
    Found 1-bit register for signal <soc_encoderbuffer_source_valid>.
    Found 24-bit register for signal <soc_encoder_fdct_data_d1>.
    Found 24-bit register for signal <soc_encoder_fdct_data_d2>.
    Found 24-bit register for signal <soc_encoder_fdct_data_d3>.
    Found 24-bit register for signal <soc_encoder_fdct_data_d4>.
    Found 1-bit register for signal <soc_encoder_parity_in>.
    Found 1-bit register for signal <soc_encoder_parity_out>.
    Found 2-bit register for signal <soc_encoder_y_fifo_produce>.
    Found 2-bit register for signal <soc_encoder_y_fifo_consume>.
    Found 3-bit register for signal <soc_encoder_y_fifo_level>.
    Found 2-bit register for signal <soc_encoder_cb_fifo_produce>.
    Found 2-bit register for signal <soc_encoder_cb_fifo_consume>.
    Found 3-bit register for signal <soc_encoder_cb_fifo_level>.
    Found 2-bit register for signal <soc_encoder_cr_fifo_produce>.
    Found 2-bit register for signal <soc_encoder_cr_fifo_consume>.
    Found 3-bit register for signal <soc_encoder_cr_fifo_level>.
    Found 1-bit register for signal <soc_encoder_output_fifo_readable>.
    Found 10-bit register for signal <soc_encoder_output_fifo_produce>.
    Found 10-bit register for signal <soc_encoder_output_fifo_consume>.
    Found 11-bit register for signal <soc_encoder_output_fifo_level0>.
    Found 3-bit register for signal <soc_encoder_streamer_fifo_graycounter0_q_binary>.
    Found 3-bit register for signal <soc_encoder_streamer_fifo_graycounter0_q>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl118_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl118_regs1>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl121_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl121_regs1>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture0_d>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync0_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync0_found_control>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync0_control_position>.
    Found 3-bit register for signal <soc_hdmi_in0_charsync0_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync0_synced>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync0_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync0_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync0_data>.
    Found 9-bit register for signal <soc_hdmi_in0_wer0_data_r>.
    Found 4-bit register for signal <soc_hdmi_in0_wer0_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_is_control>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_is_error>.
    Found 24-bit register for signal <soc_hdmi_in0_wer0_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_period_done>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in0_wer0_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in0_wer0_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding0_output_de>.
    Found 2-bit register for signal <soc_hdmi_in0_decoding0_output_c>.
    Found 10-bit register for signal <soc_hdmi_in0_decoding0_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in0_decoding0_output_d>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding0_valid_o>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture1_d>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync1_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync1_found_control>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync1_control_position>.
    Found 3-bit register for signal <soc_hdmi_in0_charsync1_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync1_synced>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync1_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync1_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync1_data>.
    Found 9-bit register for signal <soc_hdmi_in0_wer1_data_r>.
    Found 4-bit register for signal <soc_hdmi_in0_wer1_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_is_control>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_is_error>.
    Found 24-bit register for signal <soc_hdmi_in0_wer1_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_period_done>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in0_wer1_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in0_wer1_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding1_output_de>.
    Found 2-bit register for signal <soc_hdmi_in0_decoding1_output_c>.
    Found 10-bit register for signal <soc_hdmi_in0_decoding1_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in0_decoding1_output_d>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding1_valid_o>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture2_d>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync2_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync2_found_control>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync2_control_position>.
    Found 3-bit register for signal <soc_hdmi_in0_charsync2_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_charsync2_synced>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync2_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in0_charsync2_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in0_charsync2_data>.
    Found 9-bit register for signal <soc_hdmi_in0_wer2_data_r>.
    Found 4-bit register for signal <soc_hdmi_in0_wer2_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_is_control>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_is_error>.
    Found 24-bit register for signal <soc_hdmi_in0_wer2_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_period_done>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in0_wer2_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in0_wer2_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding2_output_de>.
    Found 2-bit register for signal <soc_hdmi_in0_decoding2_output_c>.
    Found 10-bit register for signal <soc_hdmi_in0_decoding2_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in0_decoding2_output_d>.
    Found 1-bit register for signal <soc_hdmi_in0_decoding2_valid_o>.
    Found 1-bit register for signal <soc_hdmi_in0_chansync_chan_synced>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <soc_hdmi_in0_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <soc_hdmi_in0_syncpol_valid_o>.
    Found 8-bit register for signal <soc_hdmi_in0_syncpol_r>.
    Found 8-bit register for signal <soc_hdmi_in0_syncpol_g>.
    Found 8-bit register for signal <soc_hdmi_in0_syncpol_b>.
    Found 1-bit register for signal <soc_hdmi_in0_syncpol_de_r>.
    Found 2-bit register for signal <soc_hdmi_in0_syncpol_c_polarity>.
    Found 2-bit register for signal <soc_hdmi_in0_syncpol_c_out>.
    Found 1-bit register for signal <soc_hdmi_in0_resdetection_de_r>.
    Found 11-bit register for signal <soc_hdmi_in0_resdetection_hcounter>.
    Found 11-bit register for signal <soc_hdmi_in0_resdetection_hcounter_st>.
    Found 1-bit register for signal <soc_hdmi_in0_resdetection_vsync_r>.
    Found 11-bit register for signal <soc_hdmi_in0_resdetection_vcounter>.
    Found 11-bit register for signal <soc_hdmi_in0_resdetection_vcounter_st>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de1>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de2>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de3>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de4>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de5>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de6>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de7>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de8>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de9>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_next_de10>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_cur_word_valid>.
    Found 2-bit register for signal <soc_hdmi_in0_frame_pack_counter>.
    Found 64-bit register for signal <soc_hdmi_in0_frame_cur_word>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_fifo_sink_payload_sof>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_pix_overflow>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_valid_n7>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_cr>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_cr>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_cr_sum>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <soc_hdmi_in0_frame_chroma_downsampler_source_cb_cr>.
    Found 10-bit register for signal <soc_hdmi_in0_frame_fifo_graycounter0_q_binary>.
    Found 10-bit register for signal <soc_hdmi_in0_frame_fifo_graycounter0_q>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl47_regs0>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl47_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl49_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl49_regs1>.
    Found 8-bit register for signal <soc_hdmi_in0_s6datacapture0_lateness>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture0_dsr>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <soc_hdmi_in0_s6datacapture1_lateness>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture1_dsr>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <soc_hdmi_in0_s6datacapture2_lateness>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in0_s6datacapture2_dsr>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_reset_lateness_toggle_o_r>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl6_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl6_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl7_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl7_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl8_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl8_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl9_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl9_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl10_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl10_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl11_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl11_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl13_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl13_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl19_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl19_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl20_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl20_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl21_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl21_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl22_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl22_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl23_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl23_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl24_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl24_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl26_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl26_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl32_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl32_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl33_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl33_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl34_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl34_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl35_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl35_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl36_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl36_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl37_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl37_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl39_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl39_regs1>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture0_d>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync0_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync0_found_control>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync0_control_position>.
    Found 3-bit register for signal <soc_hdmi_in1_charsync0_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync0_synced>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync0_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync0_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync0_data>.
    Found 9-bit register for signal <soc_hdmi_in1_wer0_data_r>.
    Found 4-bit register for signal <soc_hdmi_in1_wer0_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_is_control>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_is_error>.
    Found 24-bit register for signal <soc_hdmi_in1_wer0_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_period_done>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in1_wer0_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in1_wer0_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding0_output_de>.
    Found 2-bit register for signal <soc_hdmi_in1_decoding0_output_c>.
    Found 10-bit register for signal <soc_hdmi_in1_decoding0_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in1_decoding0_output_d>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding0_valid_o>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture1_d>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync1_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync1_found_control>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync1_control_position>.
    Found 3-bit register for signal <soc_hdmi_in1_charsync1_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync1_synced>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync1_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync1_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync1_data>.
    Found 9-bit register for signal <soc_hdmi_in1_wer1_data_r>.
    Found 4-bit register for signal <soc_hdmi_in1_wer1_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_is_control>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_is_error>.
    Found 24-bit register for signal <soc_hdmi_in1_wer1_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_period_done>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in1_wer1_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in1_wer1_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding1_output_de>.
    Found 2-bit register for signal <soc_hdmi_in1_decoding1_output_c>.
    Found 10-bit register for signal <soc_hdmi_in1_decoding1_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in1_decoding1_output_d>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding1_valid_o>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture2_d>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync2_raw_data1>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync2_found_control>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync2_control_position>.
    Found 3-bit register for signal <soc_hdmi_in1_charsync2_control_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_charsync2_synced>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync2_word_sel>.
    Found 4-bit register for signal <soc_hdmi_in1_charsync2_previous_control_position>.
    Found 10-bit register for signal <soc_hdmi_in1_charsync2_data>.
    Found 9-bit register for signal <soc_hdmi_in1_wer2_data_r>.
    Found 4-bit register for signal <soc_hdmi_in1_wer2_transition_count>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_is_control>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_is_error>.
    Found 24-bit register for signal <soc_hdmi_in1_wer2_period_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_period_done>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_wer_counter_r_updated>.
    Found 24-bit register for signal <soc_hdmi_in1_wer2_wer_counter_r>.
    Found 24-bit register for signal <soc_hdmi_in1_wer2_wer_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding2_output_de>.
    Found 2-bit register for signal <soc_hdmi_in1_decoding2_output_c>.
    Found 10-bit register for signal <soc_hdmi_in1_decoding2_output_raw>.
    Found 8-bit register for signal <soc_hdmi_in1_decoding2_output_d>.
    Found 1-bit register for signal <soc_hdmi_in1_decoding2_valid_o>.
    Found 1-bit register for signal <soc_hdmi_in1_chansync_chan_synced>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <soc_hdmi_in1_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <soc_hdmi_in1_syncpol_valid_o>.
    Found 8-bit register for signal <soc_hdmi_in1_syncpol_r>.
    Found 8-bit register for signal <soc_hdmi_in1_syncpol_g>.
    Found 8-bit register for signal <soc_hdmi_in1_syncpol_b>.
    Found 1-bit register for signal <soc_hdmi_in1_syncpol_de_r>.
    Found 2-bit register for signal <soc_hdmi_in1_syncpol_c_polarity>.
    Found 2-bit register for signal <soc_hdmi_in1_syncpol_c_out>.
    Found 1-bit register for signal <soc_hdmi_in1_resdetection_de_r>.
    Found 11-bit register for signal <soc_hdmi_in1_resdetection_hcounter>.
    Found 11-bit register for signal <soc_hdmi_in1_resdetection_hcounter_st>.
    Found 1-bit register for signal <soc_hdmi_in1_resdetection_vsync_r>.
    Found 11-bit register for signal <soc_hdmi_in1_resdetection_vcounter>.
    Found 11-bit register for signal <soc_hdmi_in1_resdetection_vcounter_st>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de1>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de2>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de3>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de4>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de5>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de6>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de7>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de8>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de9>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_next_de10>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_cur_word_valid>.
    Found 2-bit register for signal <soc_hdmi_in1_frame_pack_counter>.
    Found 64-bit register for signal <soc_hdmi_in1_frame_cur_word>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_fifo_sink_payload_sof>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_pix_overflow>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_valid_n7>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_cr>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_cr>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_cr_sum>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <soc_hdmi_in1_frame_chroma_downsampler_source_cb_cr>.
    Found 10-bit register for signal <soc_hdmi_in1_frame_fifo_graycounter0_q_binary>.
    Found 10-bit register for signal <soc_hdmi_in1_frame_fifo_graycounter0_q>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl97_regs0>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl97_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl99_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl99_regs1>.
    Found 8-bit register for signal <soc_hdmi_in1_s6datacapture0_lateness>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture0_dsr>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <soc_hdmi_in1_s6datacapture1_lateness>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture1_dsr>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <soc_hdmi_in1_s6datacapture2_lateness>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_slave_pending>.
    Found 10-bit register for signal <soc_hdmi_in1_s6datacapture2_dsr>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_reset_lateness_toggle_o_r>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl56_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl56_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl57_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl57_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl58_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl58_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl59_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl59_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl60_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl60_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl61_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl61_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl63_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl63_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl69_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl69_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl70_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl70_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl71_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl71_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl72_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl72_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl73_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl73_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl74_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl74_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl76_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl76_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl82_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl82_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl83_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl83_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl84_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl84_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl85_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl85_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl86_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl86_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl87_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl87_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl89_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl89_regs1>.
    Found 3-bit register for signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_binary>.
    Found 3-bit register for signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q>.
    Found 5-bit register for signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary>.
    Found 5-bit register for signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q>.
    Found 2-bit register for signal <soc_litedramnativeportconverter0_counter>.
    Found 4-bit register for signal <soc_litedramnativeportconverter0_rdata_chunk>.
    Found 2-bit register for signal <soc_litedramnativeportconverter0_cmd_buffer_produce>.
    Found 2-bit register for signal <soc_litedramnativeportconverter0_cmd_buffer_consume>.
    Found 3-bit register for signal <soc_litedramnativeportconverter0_cmd_buffer_level>.
    Found 1-bit register for signal <soc_litedramnativeportconverter0_rdata_buffer_valid_n>.
    Found 64-bit register for signal <soc_litedramnativeportconverter0_rdata_buffer_source_payload_data>.
    Found 2-bit register for signal <soc_litedramnativeportconverter0_rdata_converter_converter_mux>.
    Found 1-bit register for signal <soc_hdmi_out0_de_r>.
    Found 1-bit register for signal <soc_hdmi_out0_core_source_valid_d>.
    Found 16-bit register for signal <soc_hdmi_out0_core_source_data_d>.
    Found 32-bit register for signal <soc_hdmi_out0_core_underflow_counter>.
    Found 32-bit register for signal <soc_hdmi_out0_core_underflow_counter_status>.
    Found 2-bit register for signal <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary>.
    Found 2-bit register for signal <soc_hdmi_out0_core_initiator_cdc_graycounter1_q>.
    Found 1-bit register for signal <soc_hdmi_out0_core_timinggenerator_hactive>.
    Found 1-bit register for signal <soc_hdmi_out0_core_timinggenerator_vactive>.
    Found 12-bit register for signal <soc_hdmi_out0_core_timinggenerator_hcounter>.
    Found 12-bit register for signal <soc_hdmi_out0_core_timinggenerator_vcounter>.
    Found 1-bit register for signal <soc_hdmi_out0_core_timinggenerator_source_last>.
    Found 1-bit register for signal <soc_hdmi_out0_core_timinggenerator_source_payload_hsync>.
    Found 1-bit register for signal <soc_hdmi_out0_core_timinggenerator_source_payload_vsync>.
    Found 13-bit register for signal <soc_hdmi_out0_core_dmareader_rsv_level>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_fifo_readable>.
    Found 12-bit register for signal <soc_hdmi_out0_core_dmareader_fifo_produce>.
    Found 12-bit register for signal <soc_hdmi_out0_core_dmareader_fifo_consume>.
    Found 13-bit register for signal <soc_hdmi_out0_core_dmareader_fifo_level0>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_sink_sink_valid>.
    Found 26-bit register for signal <soc_hdmi_out0_core_dmareader_offset>.
    Found 1-bit register for signal <soc_hdmi_out0_core_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_out0_resetinserter_parity_in>.
    Found 1-bit register for signal <soc_hdmi_out0_resetinserter_parity_out>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_y_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_y_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out0_resetinserter_y_fifo_level>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_cb_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_cb_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out0_resetinserter_cb_fifo_level>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_cr_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out0_resetinserter_cr_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out0_resetinserter_cr_fifo_level>.
    Found 8-bit register for signal <soc_hdmi_out0_record0_ycbcr_n_y>.
    Found 9-bit register for signal <soc_hdmi_out0_cb_minus_coffset>.
    Found 9-bit register for signal <soc_hdmi_out0_cr_minus_coffset>.
    Found 9-bit register for signal <soc_hdmi_out0_y_minus_yoffset>.
    Found 20-bit register for signal <soc_hdmi_out0_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <soc_hdmi_out0_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <soc_hdmi_out0_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <soc_hdmi_out0_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <soc_hdmi_out0_r>.
    Found 12-bit register for signal <soc_hdmi_out0_g>.
    Found 12-bit register for signal <soc_hdmi_out0_b>.
    Found 8-bit register for signal <soc_hdmi_out0_source_r>.
    Found 8-bit register for signal <soc_hdmi_out0_source_g>.
    Found 8-bit register for signal <soc_hdmi_out0_source_b>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s0>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s1>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s2>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s3>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s4>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s5>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s6>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s7>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s8>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s9>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s10>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s11>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s13>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s14>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s15>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s16>.
    Found 1-bit register for signal <soc_hdmi_out0_next_s17>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_out>.
    Found 6-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_out>.
    Found 6-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_out>.
    Found 6-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl102_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl102_regs1>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl103_regs0>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl103_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl105_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl105_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl108_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl108_regs1>.
    Found 5-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol>.
    Found 5-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es1_ed_2x_pol>.
    Found 5-bit register for signal <soc_hdmi_out0_driver_hdmi_phy_es2_ed_2x_pol>.
    Found 3-bit register for signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_binary>.
    Found 3-bit register for signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q>.
    Found 5-bit register for signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary>.
    Found 5-bit register for signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q>.
    Found 2-bit register for signal <soc_litedramnativeportconverter1_counter>.
    Found 4-bit register for signal <soc_litedramnativeportconverter1_rdata_chunk>.
    Found 2-bit register for signal <soc_litedramnativeportconverter1_cmd_buffer_produce>.
    Found 2-bit register for signal <soc_litedramnativeportconverter1_cmd_buffer_consume>.
    Found 3-bit register for signal <soc_litedramnativeportconverter1_cmd_buffer_level>.
    Found 1-bit register for signal <soc_litedramnativeportconverter1_rdata_buffer_valid_n>.
    Found 64-bit register for signal <soc_litedramnativeportconverter1_rdata_buffer_source_payload_data>.
    Found 2-bit register for signal <soc_litedramnativeportconverter1_rdata_converter_converter_mux>.
    Found 1-bit register for signal <soc_hdmi_out1_de_r>.
    Found 1-bit register for signal <soc_hdmi_out1_core_source_valid_d>.
    Found 16-bit register for signal <soc_hdmi_out1_core_source_data_d>.
    Found 32-bit register for signal <soc_hdmi_out1_core_underflow_counter>.
    Found 32-bit register for signal <soc_hdmi_out1_core_underflow_counter_status>.
    Found 2-bit register for signal <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary>.
    Found 2-bit register for signal <soc_hdmi_out1_core_initiator_cdc_graycounter1_q>.
    Found 1-bit register for signal <soc_hdmi_out1_core_timinggenerator_hactive>.
    Found 1-bit register for signal <soc_hdmi_out1_core_timinggenerator_vactive>.
    Found 12-bit register for signal <soc_hdmi_out1_core_timinggenerator_hcounter>.
    Found 12-bit register for signal <soc_hdmi_out1_core_timinggenerator_vcounter>.
    Found 1-bit register for signal <soc_hdmi_out1_core_timinggenerator_source_last>.
    Found 1-bit register for signal <soc_hdmi_out1_core_timinggenerator_source_payload_hsync>.
    Found 1-bit register for signal <soc_hdmi_out1_core_timinggenerator_source_payload_vsync>.
    Found 13-bit register for signal <soc_hdmi_out1_core_dmareader_rsv_level>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_fifo_readable>.
    Found 12-bit register for signal <soc_hdmi_out1_core_dmareader_fifo_produce>.
    Found 12-bit register for signal <soc_hdmi_out1_core_dmareader_fifo_consume>.
    Found 13-bit register for signal <soc_hdmi_out1_core_dmareader_fifo_level0>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_sink_sink_valid>.
    Found 26-bit register for signal <soc_hdmi_out1_core_dmareader_offset>.
    Found 1-bit register for signal <soc_hdmi_out1_core_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_out1_resetinserter_parity_in>.
    Found 1-bit register for signal <soc_hdmi_out1_resetinserter_parity_out>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_y_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_y_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out1_resetinserter_y_fifo_level>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_cb_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_cb_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out1_resetinserter_cb_fifo_level>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_cr_fifo_produce>.
    Found 2-bit register for signal <soc_hdmi_out1_resetinserter_cr_fifo_consume>.
    Found 3-bit register for signal <soc_hdmi_out1_resetinserter_cr_fifo_level>.
    Found 8-bit register for signal <soc_hdmi_out1_record0_ycbcr_n_y>.
    Found 9-bit register for signal <soc_hdmi_out1_cb_minus_coffset>.
    Found 9-bit register for signal <soc_hdmi_out1_cr_minus_coffset>.
    Found 9-bit register for signal <soc_hdmi_out1_y_minus_yoffset>.
    Found 20-bit register for signal <soc_hdmi_out1_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <soc_hdmi_out1_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <soc_hdmi_out1_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <soc_hdmi_out1_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <soc_hdmi_out1_r>.
    Found 12-bit register for signal <soc_hdmi_out1_g>.
    Found 12-bit register for signal <soc_hdmi_out1_b>.
    Found 8-bit register for signal <soc_hdmi_out1_source_r>.
    Found 8-bit register for signal <soc_hdmi_out1_source_g>.
    Found 8-bit register for signal <soc_hdmi_out1_source_b>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s0>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s1>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s2>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s3>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s4>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s5>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s6>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s7>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s8>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s9>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s10>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s11>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s13>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s14>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s15>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s16>.
    Found 1-bit register for signal <soc_hdmi_out1_next_s17>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_out>.
    Found 6-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_out>.
    Found 6-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_out>.
    Found 6-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl111_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl111_regs1>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl112_regs0>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl112_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl114_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl114_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl117_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl117_regs1>.
    Found 5-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_ed_2x_pol>.
    Found 5-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es1_ed_2x_pol>.
    Found 5-bit register for signal <soc_hdmi_out1_driver_hdmi_phy_es2_ed_2x_pol>.
    Found 11-bit register for signal <soc_crg_por>.
    Found 1-bit register for signal <soc_ddrphy_phase_sel>.
    Found 1-bit register for signal <soc_ddrphy_phase_half>.
    Found 1-bit register for signal <soc_ddrphy_record0_odt>.
    Found 13-bit register for signal <soc_ddrphy_record0_address>.
    Found 3-bit register for signal <soc_ddrphy_record0_bank>.
    Found 1-bit register for signal <soc_ddrphy_record0_cke>.
    Found 1-bit register for signal <soc_ddrphy_record0_cas_n>.
    Found 1-bit register for signal <soc_ddrphy_record0_ras_n>.
    Found 1-bit register for signal <soc_ddrphy_record0_we_n>.
    Found 13-bit register for signal <soc_ddrphy_record1_address>.
    Found 3-bit register for signal <soc_ddrphy_record1_bank>.
    Found 1-bit register for signal <soc_ddrphy_record1_cas_n>.
    Found 1-bit register for signal <soc_ddrphy_record1_ras_n>.
    Found 1-bit register for signal <soc_ddrphy_record1_we_n>.
    Found 13-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <soc_ddrphy_postamble>.
    Found 2-bit register for signal <soc_ddrphy_r_dfi_wrdata_en<1:0>>.
    Found 32-bit register for signal <soc_hdmi2usbsoc_ctrl_bus_errors>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_rom_bus_ack>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sram_bus_ack>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_interface_we>.
    Found 8-bit register for signal <soc_hdmi2usbsoc_interface_dat_w>.
    Found 14-bit register for signal <soc_hdmi2usbsoc_interface_adr>.
    Found 32-bit register for signal <soc_hdmi2usbsoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_bus_wishbone_ack>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_counter>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_sink_ready>.
    Found 8-bit register for signal <soc_hdmi2usbsoc_uart_phy_tx_reg>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_uart_phy_tx_bitcount>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_tx_busy>.
    Found 1-bit register for signal <serial_tx>.
    Found 32-bit register for signal <soc_hdmi2usbsoc_uart_phy_phase_accumulator_tx>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_uart_clk_txen>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_source_valid>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_rx_r>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_rx_busy>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_uart_phy_rx_bitcount>.
    Found 8-bit register for signal <soc_hdmi2usbsoc_uart_phy_source_payload_data>.
    Found 8-bit register for signal <soc_hdmi2usbsoc_uart_phy_rx_reg>.
    Found 32-bit register for signal <soc_hdmi2usbsoc_uart_phy_phase_accumulator_rx>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_uart_clk_rxen>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_tx_pending>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_tx_old_trigger>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_rx_pending>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_rx_old_trigger>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_tx_fifo_readable>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_uart_tx_fifo_produce>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_uart_tx_fifo_consume>.
    Found 5-bit register for signal <soc_hdmi2usbsoc_uart_tx_fifo_level0>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_rx_fifo_readable>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_uart_rx_fifo_produce>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_uart_rx_fifo_consume>.
    Found 5-bit register for signal <soc_hdmi2usbsoc_uart_rx_fifo_level0>.
    Found 32-bit register for signal <soc_hdmi2usbsoc_timer0_value>.
    Found 32-bit register for signal <soc_hdmi2usbsoc_timer0_value_status>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_zero_pending>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_zero_old_trigger>.
    Found 7-bit register for signal <soc_dna_cnt>.
    Found 57-bit register for signal <soc_dna_status>.
    Found 1-bit register for signal <soc_spiflash_clk>.
    Found 4-bit register for signal <soc_spiflash_dqi>.
    Found 2-bit register for signal <soc_spiflash_i1>.
    Found 32-bit register for signal <soc_spiflash_sr>.
    Found 1-bit register for signal <soc_spiflash_dq_oe>.
    Found 1-bit register for signal <soc_spiflash_cs_n>.
    Found 1-bit register for signal <soc_spiflash_bus_ack>.
    Found 8-bit register for signal <soc_spiflash_counter>.
    Found 1-bit register for signal <soc_ddrphy_phase_sys>.
    Found 1-bit register for signal <soc_ddrphy_bitslip_inc>.
    Found 4-bit register for signal <soc_ddrphy_bitslip_cnt>.
    Found 32-bit register for signal <soc_ddrphy_record2_wrdata>.
    Found 4-bit register for signal <soc_ddrphy_record2_wrdata_mask>.
    Found 32-bit register for signal <soc_ddrphy_record3_wrdata>.
    Found 4-bit register for signal <soc_ddrphy_record3_wrdata_mask>.
    Found 1-bit register for signal <soc_ddrphy_drive_dq_n1>.
    Found 1-bit register for signal <soc_ddrphy_wrdata_en_d>.
    Found 5-bit register for signal <soc_ddrphy_rddata_sr>.
    Found 32-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_status>.
    Found 32-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_status>.
    Found 10-bit register for signal <soc_hdmi2usbsoc_sdram_timer_count>.
    Found 13-bit register for signal <soc_hdmi2usbsoc_sdram_cmd_payload_a>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_cmd_payload_cas>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_cmd_payload_ras>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_cmd_payload_we>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_generator_done>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_generator_counter>.
    Found 2-bit register for signal <vns_controllerinjector_refresher_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_row_opened>.
    Found 13-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_row>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_twtpcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine0_twtpcon_ready>.
    Found 3-bit register for signal <vns_controllerinjector_bankmachine0_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_row_opened>.
    Found 13-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_row>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_twtpcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine1_twtpcon_ready>.
    Found 3-bit register for signal <vns_controllerinjector_bankmachine1_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_row_opened>.
    Found 13-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_row>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_twtpcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine2_twtpcon_ready>.
    Found 3-bit register for signal <vns_controllerinjector_bankmachine2_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_row_opened>.
    Found 13-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_row>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_twtpcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine3_twtpcon_ready>.
    Found 3-bit register for signal <vns_controllerinjector_bankmachine3_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_row_opened>.
    Found 13-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_row>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_twtpcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine4_twtpcon_ready>.
    Found 3-bit register for signal <vns_controllerinjector_bankmachine4_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_row_opened>.
    Found 13-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_row>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_twtpcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine5_twtpcon_ready>.
    Found 3-bit register for signal <vns_controllerinjector_bankmachine5_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_row_opened>.
    Found 13-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_row>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_twtpcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine6_twtpcon_ready>.
    Found 3-bit register for signal <vns_controllerinjector_bankmachine6_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_row_opened>.
    Found 13-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_row>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_twtpcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bankmachine7_twtpcon_ready>.
    Found 3-bit register for signal <vns_controllerinjector_bankmachine7_state>.
    Found 5-bit register for signal <soc_hdmi2usbsoc_sdram_time0>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_time1>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_choose_req_grant>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p0_bank>.
    Found 13-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p0_address>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p0_rddata_en>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p0_wrdata_en>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p1_bank>.
    Found 13-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p1_address>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_dfi_p1_wrdata_en>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_twtrcon_count>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_twtrcon_ready>.
    Found 3-bit register for signal <vns_controllerinjector_multiplexer_state>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_counter>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_period>.
    Found 24-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_nreads>.
    Found 24-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <soc_hdmi2usbsoc_sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_wdata_ready0>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_wdata_ready1>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_wdata_ready2>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_wdata_ready3>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_wdata_ready4>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_wdata_ready5>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_rdata_valid0>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_rdata_valid1>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_rdata_valid2>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_rdata_valid3>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_rdata_valid4>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_rdata_valid5>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_rdata_valid18>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_rdata_valid19>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_rdata_valid20>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_rdata_valid21>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_rdata_valid22>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_rdata_valid23>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_rdata_valid24>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_rdata_valid25>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_rdata_valid26>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_rdata_valid27>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_rdata_valid28>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_rdata_valid29>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_rdata_valid30>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_rdata_valid31>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_rdata_valid32>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_rdata_valid33>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_rdata_valid34>.
    Found 1-bit register for signal <vns_controllerinjector_new_master_rdata_valid35>.
    Found 3-bit register for signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_binary>.
    Found 3-bit register for signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q>.
    Found 5-bit register for signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_binary>.
    Found 5-bit register for signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q>.
    Found 3-bit register for signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_binary>.
    Found 3-bit register for signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q>.
    Found 5-bit register for signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_binary>.
    Found 5-bit register for signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q>.
    Found 1-bit register for signal <soc_encoder_port_counter>.
    Found 1-bit register for signal <soc_encoder_port_port_cmd_valid>.
    Found 1-bit register for signal <soc_encoder_port_converter_strobe_all>.
    Found 1-bit register for signal <soc_encoder_port_converter_demux>.
    Found 1-bit register for signal <soc_encoder_port_converter_source_first>.
    Found 1-bit register for signal <soc_encoder_port_converter_source_last>.
    Found 128-bit register for signal <soc_encoder_port_converter_source_payload_data>.
    Found 3-bit register for signal <vns_controllerinjector_roundrobin0_grant>.
    Found 3-bit register for signal <vns_controllerinjector_roundrobin1_grant>.
    Found 3-bit register for signal <vns_controllerinjector_roundrobin2_grant>.
    Found 3-bit register for signal <vns_controllerinjector_roundrobin3_grant>.
    Found 3-bit register for signal <vns_controllerinjector_roundrobin4_grant>.
    Found 3-bit register for signal <vns_controllerinjector_roundrobin5_grant>.
    Found 3-bit register for signal <vns_controllerinjector_roundrobin6_grant>.
    Found 3-bit register for signal <vns_controllerinjector_roundrobin7_grant>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_adr_offset_r>.
    Found 3-bit register for signal <vns_cache_state>.
    Found 2-bit register for signal <vns_litedramwishbone2native_state>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_sda_drv_reg>.
    Found 6-bit register for signal <soc_hdmi_in0_edid_samp_count>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_samp_carry>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_scl_i>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_sda_i>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_scl_r>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_sda_r>.
    Found 4-bit register for signal <soc_hdmi_in0_edid_counter>.
    Found 8-bit register for signal <soc_hdmi_in0_edid_din>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_is_read>.
    Found 8-bit register for signal <soc_hdmi_in0_edid_offset_counter>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_data_drv>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_data_bit>.
    Found 4-bit register for signal <vns_edid0_state>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_drdy_status>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in0_wer0_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in0_wer0_status>.
    Found 1-bit register for signal <soc_hdmi_in0_wer0_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in0_wer1_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in0_wer1_status>.
    Found 1-bit register for signal <soc_hdmi_in0_wer1_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_s6datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in0_wer2_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in0_wer2_status>.
    Found 1-bit register for signal <soc_hdmi_in0_wer2_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_overflow_mask>.
    Found 10-bit register for signal <soc_hdmi_in0_frame_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <soc_hdmi_in0_frame_fifo_graycounter1_q>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in0_frame_overflow_reset_ack_toggle_o_r>.
    Found 24-bit register for signal <soc_hdmi_in0_dma_current_address>.
    Found 24-bit register for signal <soc_hdmi_in0_dma_mwords_remaining>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_slot_array_current_slot>.
    Found 4-bit register for signal <soc_hdmi_in0_dma_fifo_produce>.
    Found 4-bit register for signal <soc_hdmi_in0_dma_fifo_consume>.
    Found 5-bit register for signal <soc_hdmi_in0_dma_fifo_level>.
    Found 2-bit register for signal <vns_dma0_state>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_sda_drv_reg>.
    Found 6-bit register for signal <soc_hdmi_in1_edid_samp_count>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_samp_carry>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_scl_i>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_sda_i>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_scl_r>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_sda_r>.
    Found 4-bit register for signal <soc_hdmi_in1_edid_counter>.
    Found 8-bit register for signal <soc_hdmi_in1_edid_din>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_is_read>.
    Found 8-bit register for signal <soc_hdmi_in1_edid_offset_counter>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_data_drv>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_data_bit>.
    Found 4-bit register for signal <vns_edid1_state>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_drdy_status>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in1_wer0_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in1_wer0_status>.
    Found 1-bit register for signal <soc_hdmi_in1_wer0_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in1_wer1_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in1_wer1_status>.
    Found 1-bit register for signal <soc_hdmi_in1_wer1_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_s6datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <soc_hdmi_in1_wer2_wer_counter_sys>.
    Found 24-bit register for signal <soc_hdmi_in1_wer2_status>.
    Found 1-bit register for signal <soc_hdmi_in1_wer2_toggle_o_r>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_overflow_mask>.
    Found 10-bit register for signal <soc_hdmi_in1_frame_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <soc_hdmi_in1_frame_fifo_graycounter1_q>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <soc_hdmi_in1_frame_overflow_reset_ack_toggle_o_r>.
    Found 24-bit register for signal <soc_hdmi_in1_dma_current_address>.
    Found 24-bit register for signal <soc_hdmi_in1_dma_mwords_remaining>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_slot_array_current_slot>.
    Found 4-bit register for signal <soc_hdmi_in1_dma_fifo_produce>.
    Found 4-bit register for signal <soc_hdmi_in1_dma_fifo_consume>.
    Found 5-bit register for signal <soc_hdmi_in1_dma_fifo_level>.
    Found 2-bit register for signal <vns_dma1_state>.
    Found 2-bit register for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary>.
    Found 2-bit register for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q>.
    Found 1-bit register for signal <soc_hdmi_out0_core_toggle_i>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_clocking_remaining_bits>.
    Found 10-bit register for signal <soc_hdmi_out0_driver_clocking_sr>.
    Found 4-bit register for signal <soc_hdmi_out0_driver_clocking_busy_counter>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_drdy_status>.
    Found 2-bit register for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary>.
    Found 2-bit register for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q>.
    Found 1-bit register for signal <soc_hdmi_out1_core_toggle_i>.
    Found 32-bit register for signal <soc_encoder_reader_base>.
    Found 16-bit register for signal <soc_encoder_reader_h>.
    Found 16-bit register for signal <soc_encoder_reader_v>.
    Found 5-bit register for signal <soc_encoder_reader_rsv_level>.
    Found 4-bit register for signal <soc_encoder_reader_fifo_produce>.
    Found 4-bit register for signal <soc_encoder_reader_fifo_consume>.
    Found 5-bit register for signal <soc_encoder_reader_fifo_level>.
    Found 1-bit register for signal <soc_encoder_reader_sink_sink_valid>.
    Found 3-bit register for signal <soc_encoder_cdc_graycounter0_q_binary>.
    Found 3-bit register for signal <soc_encoder_cdc_graycounter0_q>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_grant>.
    Found 6-bit register for signal <vns_hdmi2usbsoc_slave_sel_r>.
    Found 20-bit register for signal <vns_hdmi2usbsoc_count>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface0_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<31>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<30>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<29>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<28>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<27>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_ctrl_storage_full<0>>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<31>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<30>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<29>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<28>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<27>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<26>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<25>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<24>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<23>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<22>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<21>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<20>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<19>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<18>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<17>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<16>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<15>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<14>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<13>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<12>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<11>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<10>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<9>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<8>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<7>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<6>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<5>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<4>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<3>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<2>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<1>>.
    Found 1-bit register for signal <soc_encoder_reader_base_storage_full<0>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<15>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<14>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<13>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<12>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<11>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<10>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<9>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<8>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<7>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<6>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<5>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<4>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<3>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<2>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<1>>.
    Found 1-bit register for signal <soc_encoder_reader_h_width_storage_full<0>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<15>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<14>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<13>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<12>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<11>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<10>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<9>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<8>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<7>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<6>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<5>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<4>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<3>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<2>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<1>>.
    Found 1-bit register for signal <soc_encoder_reader_v_width_storage_full<0>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_sram0_sel_r>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface2_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_hdmi_in0_edid_storage_full>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_reset_storage_full>.
    Found 5-bit register for signal <soc_hdmi_in0_pll_adr_storage_full>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi_in0_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_in0_dma_frame_size_storage_full<3>>.
    Found 2-bit register for signal <soc_hdmi_in0_dma_slot_array_slot0_status_storage_full>.
    Found 27-bit register for signal <soc_hdmi_in0_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <soc_hdmi_in0_dma_slot_array_slot1_status_storage_full>.
    Found 27-bit register for signal <soc_hdmi_in0_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <soc_hdmi_in0_dma_slot_array_storage_full>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_sram1_sel_r>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface3_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_hdmi_in1_edid_storage_full>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_reset_storage_full>.
    Found 5-bit register for signal <soc_hdmi_in1_pll_adr_storage_full>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi_in1_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_in1_dma_frame_size_storage_full<3>>.
    Found 2-bit register for signal <soc_hdmi_in1_dma_slot_array_slot0_status_storage_full>.
    Found 27-bit register for signal <soc_hdmi_in1_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <soc_hdmi_in1_dma_slot_array_slot1_status_storage_full>.
    Found 27-bit register for signal <soc_hdmi_in1_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <soc_hdmi_in1_dma_slot_array_storage_full>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface4_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_hdmi_out0_core_underflow_enable_storage_full>.
    Found 1-bit register for signal <soc_hdmi_out0_core_initiator_enable_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_hres_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage0_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_hsync_start_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage1_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_hsync_end_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage2_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_hscan_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage3_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_vres_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage4_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_vsync_start_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage5_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_vsync_end_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage6_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_vscan_backstore>.
    Found 12-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage7_storage_full>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_base_backstore<23>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_base_backstore<22>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_base_backstore<21>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_base_backstore<20>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_base_backstore<19>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_base_backstore<18>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_base_backstore<17>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_base_backstore<16>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_base_backstore<15>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_base_backstore<14>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_base_backstore<13>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_base_backstore<12>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_base_backstore<11>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_base_backstore<10>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_base_backstore<9>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_base_backstore<8>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_base_backstore<7>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_base_backstore<6>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_base_backstore<5>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_base_backstore<4>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_base_backstore<3>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_base_backstore<2>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_base_backstore<1>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_base_backstore<0>>.
    Found 32-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage8_storage_full>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_length_backstore<23>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_length_backstore<22>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_length_backstore<21>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_length_backstore<20>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_length_backstore<19>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_length_backstore<18>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_length_backstore<17>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_length_backstore<16>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_length_backstore<15>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_length_backstore<14>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_length_backstore<13>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_length_backstore<12>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_length_backstore<11>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_length_backstore<10>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_length_backstore<9>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_length_backstore<8>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_length_backstore<7>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_length_backstore<6>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_length_backstore<5>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_length_backstore<4>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_length_backstore<3>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_length_backstore<2>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_length_backstore<1>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank4_core_initiator_length_backstore<0>>.
    Found 32-bit register for signal <soc_hdmi_out0_core_initiator_csrstorage9_storage_full>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<31>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<30>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<29>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<28>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<27>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi_out0_core_dmareader_storage_full<0>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_cmd_data_storage_full<0>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_reset_storage_full>.
    Found 5-bit register for signal <soc_hdmi_out0_driver_clocking_pll_adr_storage_full>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi_out0_driver_clocking_pll_dat_w_storage_full<0>>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface5_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_hdmi_out1_core_underflow_enable_storage_full>.
    Found 1-bit register for signal <soc_hdmi_out1_core_initiator_enable_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_hres_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage0_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_hsync_start_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage1_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_hsync_end_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage2_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_hscan_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage3_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_vres_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage4_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_vsync_start_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage5_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_vsync_end_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage6_storage_full>.
    Found 4-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_vscan_backstore>.
    Found 12-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage7_storage_full>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_base_backstore<23>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_base_backstore<22>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_base_backstore<21>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_base_backstore<20>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_base_backstore<19>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_base_backstore<18>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_base_backstore<17>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_base_backstore<16>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_base_backstore<15>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_base_backstore<14>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_base_backstore<13>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_base_backstore<12>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_base_backstore<11>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_base_backstore<10>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_base_backstore<9>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_base_backstore<8>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_base_backstore<7>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_base_backstore<6>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_base_backstore<5>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_base_backstore<4>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_base_backstore<3>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_base_backstore<2>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_base_backstore<1>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_base_backstore<0>>.
    Found 32-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage8_storage_full>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_length_backstore<23>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_length_backstore<22>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_length_backstore<21>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_length_backstore<20>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_length_backstore<19>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_length_backstore<18>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_length_backstore<17>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_length_backstore<16>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_length_backstore<15>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_length_backstore<14>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_length_backstore<13>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_length_backstore<12>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_length_backstore<11>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_length_backstore<10>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_length_backstore<9>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_length_backstore<8>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_length_backstore<7>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_length_backstore<6>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_length_backstore<5>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_length_backstore<4>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_length_backstore<3>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_length_backstore<2>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_length_backstore<1>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_csrbank5_core_initiator_length_backstore<0>>.
    Found 32-bit register for signal <soc_hdmi_out1_core_initiator_csrstorage9_storage_full>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<31>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<30>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<29>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<28>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<27>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi_out1_core_dmareader_storage_full<0>>.
    Found 1-bit register for signal <vns_hdmi2usbsoc_sram2_sel_r>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface6_bank_bus_dat_r>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface7_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_hdmi2usbsoc_sdram_storage_full>.
    Found 6-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface8_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_spiflash_bitbang_storage_full>.
    Found 1-bit register for signal <soc_spiflash_bitbang_en_storage_full>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface9_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<31>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<30>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<29>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<28>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<27>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_load_storage_full<0>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<31>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<30>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<29>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<28>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<27>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_reload_storage_full<0>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_en_storage_full>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_timer0_eventmanager_storage_full>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface10_bank_bus_dat_r>.
    Found 2-bit register for signal <soc_hdmi2usbsoc_uart_eventmanager_storage_full>.
    Found 8-bit register for signal <vns_hdmi2usbsoc_interface11_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<31>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<30>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<29>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<28>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<27>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<26>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<25>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<24>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<23>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<22>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<21>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<20>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<19>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<18>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<17>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<16>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<15>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<14>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<13>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<12>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<11>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<10>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<9>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<8>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<7>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<6>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<5>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<4>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<3>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<2>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<1>>.
    Found 1-bit register for signal <soc_hdmi2usbsoc_uart_phy_storage_full<0>>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl4_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl4_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl5_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl5_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl12_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl12_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl14_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl14_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl15_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl15_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl16_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl16_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl17_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl17_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl18_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl18_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl25_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl25_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl27_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl27_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl28_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl28_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl29_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl29_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl30_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl30_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl31_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl31_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl38_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl38_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl40_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl40_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl41_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl41_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl42_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl42_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl43_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl43_regs1>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl44_regs0>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl44_regs1>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl45_regs0>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl45_regs1>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl46_regs0>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl46_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl48_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl48_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl50_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl50_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl51_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl51_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl52_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl52_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl53_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl53_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl54_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl54_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl55_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl55_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl62_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl62_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl64_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl64_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl65_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl65_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl66_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl66_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl67_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl67_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl68_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl68_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl75_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl75_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl77_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl77_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl78_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl78_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl79_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl79_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl80_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl80_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl81_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl81_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl88_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl88_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl90_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl90_regs1>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl91_regs0>.
    Found 4-bit register for signal <vns_xilinxmultiregimpl91_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl92_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl92_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl93_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl93_regs1>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl94_regs0>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl94_regs1>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl95_regs0>.
    Found 11-bit register for signal <vns_xilinxmultiregimpl95_regs1>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl96_regs0>.
    Found 10-bit register for signal <vns_xilinxmultiregimpl96_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl98_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl98_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl100_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl100_regs1>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl101_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl101_regs1>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl104_regs0>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl104_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl106_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl106_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl107_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl107_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl109_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl109_regs1>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl110_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl110_regs1>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl113_regs0>.
    Found 5-bit register for signal <vns_xilinxmultiregimpl113_regs1>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl115_regs0>.
    Found 2-bit register for signal <vns_xilinxmultiregimpl115_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl116_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl116_regs1>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl119_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl119_regs1>.
    Found 3-bit register for signal <soc_encoder_streamer_fifo_graycounter1_q_binary>.
    Found 3-bit register for signal <soc_encoder_streamer_fifo_graycounter1_q>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl120_regs0>.
    Found 3-bit register for signal <vns_xilinxmultiregimpl120_regs1>.
    Found 13-bit register for signal <memadr>.
    Found 10-bit register for signal <memdat_1>.
    Found 10-bit register for signal <memdat_3>.
    Found 4-bit register for signal <memadr_2>.
    Found 10-bit register for signal <memadr_3>.
    Found 8-bit register for signal <memadr_5>.
    Found 8-bit register for signal <memadr_6>.
    Found 9-bit register for signal <memadr_11>.
    Found 8-bit register for signal <memadr_12>.
    Found 9-bit register for signal <memadr_18>.
    Found 2-bit register for signal <memadr_20>.
    Found 4-bit register for signal <memadr_22>.
    Found 1-bit register for signal <memadr_24>.
    Found 18-bit register for signal <memdat_16>.
    Found 2-bit register for signal <memadr_26>.
    Found 4-bit register for signal <memadr_28>.
    Found 1-bit register for signal <memadr_30>.
    Found 18-bit register for signal <memdat_22>.
    Found 2-bit register for signal <memadr_32>.
    Found 10-bit register for signal <soc_encoder_streamer_fifo_asyncfifo_din>.
    Found 2-bit register for signal <memadr_35>.
    Found 3-bit register for signal <soc_encoder_cdc_graycounter1_q_binary>.
    Found finite state machine <FSM_0> for signal <vns_controllerinjector_refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <vns_controllerinjector_bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <vns_controllerinjector_bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <vns_controllerinjector_bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <vns_controllerinjector_bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <vns_controllerinjector_bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <vns_controllerinjector_bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <vns_controllerinjector_bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <vns_controllerinjector_bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <soc_hdmi2usbsoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <soc_hdmi2usbsoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <vns_controllerinjector_roundrobin0_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 3432                                           |
    | Inputs             | 22                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <vns_controllerinjector_roundrobin1_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 3432                                           |
    | Inputs             | 22                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <vns_controllerinjector_roundrobin2_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 3432                                           |
    | Inputs             | 22                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <vns_controllerinjector_roundrobin3_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 3432                                           |
    | Inputs             | 22                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <vns_controllerinjector_roundrobin4_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 3432                                           |
    | Inputs             | 22                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <vns_controllerinjector_roundrobin5_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 3432                                           |
    | Inputs             | 22                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <vns_controllerinjector_roundrobin6_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 3432                                           |
    | Inputs             | 22                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <vns_controllerinjector_roundrobin7_grant>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 3432                                           |
    | Inputs             | 22                                             |
    | Outputs            | 9                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_20> for signal <vns_cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_21> for signal <vns_litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 11                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_22> for signal <vns_edid0_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 55                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_23> for signal <vns_dma0_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_24> for signal <vns_edid1_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 55                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_25> for signal <vns_dma1_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <vns_controllerinjector_multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 58                                             |
    | Inputs             | 14                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 26-bit subtractor for signal <soc_hdmi_out0_core_dmareader_length[25]_GND_1_o_sub_2014_OUT> created at line 11073.
    Found 26-bit subtractor for signal <soc_hdmi_out1_core_dmareader_length[25]_GND_1_o_sub_2174_OUT> created at line 11471.
    Found 16-bit subtractor for signal <soc_encoder_reader_h_width_storage[15]_GND_1_o_sub_2260_OUT> created at line 11711.
    Found 16-bit subtractor for signal <soc_encoder_reader_v_width_storage[15]_GND_1_o_sub_2262_OUT> created at line 11714.
    Found 3-bit subtractor for signal <soc_encoder_y_fifo_level[2]_GND_1_o_sub_4055_OUT> created at line 15278.
    Found 3-bit subtractor for signal <soc_encoder_cb_fifo_level[2]_GND_1_o_sub_4064_OUT> created at line 15293.
    Found 3-bit subtractor for signal <soc_encoder_cr_fifo_level[2]_GND_1_o_sub_4073_OUT> created at line 15308.
    Found 11-bit subtractor for signal <soc_encoder_output_fifo_level0[10]_GND_1_o_sub_4082_OUT> created at line 15343.
    Found 9-bit subtractor for signal <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_4461_OUT> created at line 15891.
    Found 9-bit subtractor for signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_4462_OUT> created at line 15892.
    Found 12-bit subtractor for signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4467_OUT> created at line 15897.
    Found 12-bit subtractor for signal <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4468_OUT> created at line 15898.
    Found 8-bit subtractor for signal <soc_hdmi_in0_s6datacapture0_lateness[7]_GND_1_o_sub_4739_OUT> created at line 16211.
    Found 8-bit subtractor for signal <soc_hdmi_in0_s6datacapture1_lateness[7]_GND_1_o_sub_4745_OUT> created at line 16259.
    Found 8-bit subtractor for signal <soc_hdmi_in0_s6datacapture2_lateness[7]_GND_1_o_sub_4751_OUT> created at line 16307.
    Found 9-bit subtractor for signal <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_5097_OUT> created at line 16929.
    Found 9-bit subtractor for signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_5098_OUT> created at line 16930.
    Found 12-bit subtractor for signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_5103_OUT> created at line 16935.
    Found 12-bit subtractor for signal <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_5104_OUT> created at line 16936.
    Found 8-bit subtractor for signal <soc_hdmi_in1_s6datacapture0_lateness[7]_GND_1_o_sub_5375_OUT> created at line 17249.
    Found 8-bit subtractor for signal <soc_hdmi_in1_s6datacapture1_lateness[7]_GND_1_o_sub_5381_OUT> created at line 17297.
    Found 8-bit subtractor for signal <soc_hdmi_in1_s6datacapture2_lateness[7]_GND_1_o_sub_5387_OUT> created at line 17345.
    Found 3-bit subtractor for signal <soc_litedramnativeportconverter0_cmd_buffer_level[2]_GND_1_o_sub_5419_OUT> created at line 17486.
    Found 13-bit subtractor for signal <soc_hdmi_out0_core_dmareader_rsv_level[12]_GND_1_o_sub_5451_OUT> created at line 17571.
    Found 13-bit subtractor for signal <soc_hdmi_out0_core_dmareader_fifo_level0[12]_GND_1_o_sub_5460_OUT> created at line 17593.
    Found 3-bit subtractor for signal <soc_hdmi_out0_resetinserter_y_fifo_level[2]_GND_1_o_sub_5470_OUT> created at line 17619.
    Found 3-bit subtractor for signal <soc_hdmi_out0_resetinserter_cb_fifo_level[2]_GND_1_o_sub_5479_OUT> created at line 17634.
    Found 3-bit subtractor for signal <soc_hdmi_out0_resetinserter_cr_fifo_level[2]_GND_1_o_sub_5488_OUT> created at line 17649.
    Found 9-bit subtractor for signal <soc_hdmi_out0_cb_minus_coffset[8]_GND_1_o_mux_5534_OUT> created at line 17706.
    Found 9-bit subtractor for signal <soc_hdmi_out0_cr_minus_coffset[8]_GND_1_o_mux_5535_OUT> created at line 17707.
    Found 9-bit subtractor for signal <soc_hdmi_out0_y_minus_yoffset[8]_GND_1_o_mux_5536_OUT> created at line 17708.
    Found 3-bit subtractor for signal <soc_litedramnativeportconverter1_cmd_buffer_level[2]_GND_1_o_sub_5832_OUT> created at line 17945.
    Found 13-bit subtractor for signal <soc_hdmi_out1_core_dmareader_rsv_level[12]_GND_1_o_sub_5864_OUT> created at line 18030.
    Found 13-bit subtractor for signal <soc_hdmi_out1_core_dmareader_fifo_level0[12]_GND_1_o_sub_5873_OUT> created at line 18052.
    Found 3-bit subtractor for signal <soc_hdmi_out1_resetinserter_y_fifo_level[2]_GND_1_o_sub_5883_OUT> created at line 18078.
    Found 3-bit subtractor for signal <soc_hdmi_out1_resetinserter_cb_fifo_level[2]_GND_1_o_sub_5892_OUT> created at line 18093.
    Found 3-bit subtractor for signal <soc_hdmi_out1_resetinserter_cr_fifo_level[2]_GND_1_o_sub_5901_OUT> created at line 18108.
    Found 9-bit subtractor for signal <soc_hdmi_out1_cb_minus_coffset[8]_GND_1_o_mux_5947_OUT> created at line 18165.
    Found 9-bit subtractor for signal <soc_hdmi_out1_cr_minus_coffset[8]_GND_1_o_mux_5948_OUT> created at line 18166.
    Found 9-bit subtractor for signal <soc_hdmi_out1_y_minus_yoffset[8]_GND_1_o_mux_5949_OUT> created at line 18167.
    Found 11-bit subtractor for signal <soc_crg_por[10]_GND_1_o_sub_6237_OUT> created at line 18383.
    Found 5-bit subtractor for signal <soc_hdmi2usbsoc_uart_tx_fifo_level0[4]_GND_1_o_sub_6298_OUT> created at line 18584.
    Found 5-bit subtractor for signal <soc_hdmi2usbsoc_uart_rx_fifo_level0[4]_GND_1_o_sub_6307_OUT> created at line 18606.
    Found 32-bit subtractor for signal <soc_hdmi2usbsoc_timer0_value[31]_GND_1_o_sub_6311_OUT> created at line 18627.
    Found 10-bit subtractor for signal <soc_hdmi2usbsoc_sdram_timer_count[9]_GND_1_o_sub_6347_OUT> created at line 18715.
    Found 4-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6368_OUT> created at line 18773.
    Found 3-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine0_twtpcon_count[2]_GND_1_o_sub_6372_OUT> created at line 18796.
    Found 4-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6384_OUT> created at line 18823.
    Found 3-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine1_twtpcon_count[2]_GND_1_o_sub_6388_OUT> created at line 18846.
    Found 4-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6400_OUT> created at line 18873.
    Found 3-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine2_twtpcon_count[2]_GND_1_o_sub_6404_OUT> created at line 18896.
    Found 4-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6416_OUT> created at line 18923.
    Found 3-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine3_twtpcon_count[2]_GND_1_o_sub_6420_OUT> created at line 18946.
    Found 4-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6432_OUT> created at line 18973.
    Found 3-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine4_twtpcon_count[2]_GND_1_o_sub_6436_OUT> created at line 18996.
    Found 4-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6448_OUT> created at line 19023.
    Found 3-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine5_twtpcon_count[2]_GND_1_o_sub_6452_OUT> created at line 19046.
    Found 4-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6464_OUT> created at line 19073.
    Found 3-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine6_twtpcon_count[2]_GND_1_o_sub_6468_OUT> created at line 19096.
    Found 4-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_sub_6480_OUT> created at line 19123.
    Found 3-bit subtractor for signal <soc_hdmi2usbsoc_sdram_bankmachine7_twtpcon_count[2]_GND_1_o_sub_6484_OUT> created at line 19146.
    Found 5-bit subtractor for signal <soc_hdmi2usbsoc_sdram_time0[4]_GND_1_o_sub_6488_OUT> created at line 19157.
    Found 4-bit subtractor for signal <soc_hdmi2usbsoc_sdram_time1[3]_GND_1_o_sub_6491_OUT> created at line 19164.
    Found 3-bit subtractor for signal <soc_hdmi2usbsoc_sdram_twtrcon_count[2]_GND_1_o_sub_6612_OUT> created at line 19679.
    Found 24-bit subtractor for signal <soc_hdmi_in0_dma_mwords_remaining[23]_GND_1_o_sub_7047_OUT> created at line 21120.
    Found 5-bit subtractor for signal <soc_hdmi_in0_dma_fifo_level[4]_GND_1_o_sub_7058_OUT> created at line 21143.
    Found 24-bit subtractor for signal <soc_hdmi_in1_dma_mwords_remaining[23]_GND_1_o_sub_7088_OUT> created at line 21370.
    Found 5-bit subtractor for signal <soc_hdmi_in1_dma_fifo_level[4]_GND_1_o_sub_7099_OUT> created at line 21393.
    Found 4-bit subtractor for signal <soc_hdmi_out0_driver_clocking_remaining_bits[3]_GND_1_o_sub_7102_OUT> created at line 21407.
    Found 4-bit subtractor for signal <soc_hdmi_out0_driver_clocking_busy_counter[3]_GND_1_o_sub_7107_OUT> created at line 21415.
    Found 16-bit subtractor for signal <soc_encoder_reader_v[15]_GND_1_o_sub_7115_OUT> created at line 21452.
    Found 5-bit subtractor for signal <soc_encoder_reader_rsv_level[4]_GND_1_o_sub_7121_OUT> created at line 21462.
    Found 5-bit subtractor for signal <soc_encoder_reader_fifo_level[4]_GND_1_o_sub_7130_OUT> created at line 21477.
    Found 20-bit subtractor for signal <vns_hdmi2usbsoc_count[19]_GND_1_o_sub_7133_OUT> created at line 21502.
    Found 3-bit adder for signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_binary[2]_GND_1_o_add_1375_OUT> created at line 9047.
    Found 3-bit adder for signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_binary[2]_GND_1_o_add_1378_OUT> created at line 9056.
    Found 5-bit adder for signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_binary[4]_GND_1_o_add_1395_OUT> created at line 9098.
    Found 5-bit adder for signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary[4]_GND_1_o_add_1398_OUT> created at line 9107.
    Found 3-bit adder for signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_binary[2]_GND_1_o_add_1442_OUT> created at line 9282.
    Found 3-bit adder for signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_binary[2]_GND_1_o_add_1445_OUT> created at line 9291.
    Found 5-bit adder for signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_binary[4]_GND_1_o_add_1462_OUT> created at line 9333.
    Found 5-bit adder for signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary[4]_GND_1_o_add_1465_OUT> created at line 9342.
    Found 24-bit adder for signal <soc_encoder_port_new_port_cmd_payload_addr[22]_GND_1_o_add_1497_OUT> created at line 9504.
    Found 10-bit adder for signal <soc_hdmi_in0_frame_fifo_graycounter0_q_binary[9]_GND_1_o_add_1693_OUT> created at line 10133.
    Found 10-bit adder for signal <soc_hdmi_in0_frame_fifo_graycounter1_q_binary[9]_GND_1_o_add_1696_OUT> created at line 10142.
    Found 10-bit adder for signal <soc_hdmi_in1_frame_fifo_graycounter0_q_binary[9]_GND_1_o_add_1873_OUT> created at line 10708.
    Found 10-bit adder for signal <soc_hdmi_in1_frame_fifo_graycounter1_q_binary[9]_GND_1_o_add_1876_OUT> created at line 10717.
    Found 2-bit adder for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary[1]_GND_1_o_add_1987_OUT> created at line 10976.
    Found 2-bit adder for signal <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary[1]_GND_1_o_add_1990_OUT> created at line 10985.
    Found 26-bit adder for signal <soc_hdmi_out0_core_dmareader_sink_sink_payload_address> created at line 11006.
    Found 26-bit adder for signal <soc_hdmi_out0_core_dmareader_offset[25]_GND_1_o_add_2012_OUT> created at line 11071.
    Found 2-bit adder for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary[1]_GND_1_o_add_2147_OUT> created at line 11374.
    Found 2-bit adder for signal <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary[1]_GND_1_o_add_2150_OUT> created at line 11383.
    Found 26-bit adder for signal <soc_hdmi_out1_core_dmareader_sink_sink_payload_address> created at line 11404.
    Found 26-bit adder for signal <soc_hdmi_out1_core_dmareader_offset[25]_GND_1_o_add_2172_OUT> created at line 11469.
    Found 16-bit adder for signal <soc_encoder_reader_h_next> created at line 11647.
    Found 27-bit adder for signal <soc_encoder_reader_read_address> created at line 11648.
    Found 28-bit adder for signal <n14048> created at line 11649.
    Found 3-bit adder for signal <soc_encoder_cdc_graycounter0_q_binary[2]_GND_1_o_add_2276_OUT> created at line 11765.
    Found 3-bit adder for signal <soc_encoder_cdc_graycounter1_q_binary[2]_GND_1_o_add_2279_OUT> created at line 11774.
    Found 11-bit adder for signal <soc_encoder_output_fifo_level1> created at line 12023.
    Found 3-bit adder for signal <soc_encoder_streamer_fifo_graycounter0_q_binary[2]_GND_1_o_add_2360_OUT> created at line 12069.
    Found 3-bit adder for signal <soc_encoder_streamer_fifo_graycounter1_q_binary[2]_GND_1_o_add_2363_OUT> created at line 12078.
    Found 3-bit adder for signal <soc_encoderbuffer_v_write[2]_GND_1_o_add_4038_OUT> created at line 15234.
    Found 3-bit adder for signal <soc_encoderbuffer_h_read[2]_GND_1_o_add_4041_OUT> created at line 15241.
    Found 3-bit adder for signal <soc_encoderbuffer_v_read[2]_GND_1_o_add_4044_OUT> created at line 15248.
    Found 2-bit adder for signal <soc_encoder_y_fifo_produce[1]_GND_1_o_add_4048_OUT> created at line 15267.
    Found 2-bit adder for signal <soc_encoder_y_fifo_consume[1]_GND_1_o_add_4050_OUT> created at line 15270.
    Found 3-bit adder for signal <soc_encoder_y_fifo_level[2]_GND_1_o_add_4052_OUT> created at line 15274.
    Found 2-bit adder for signal <soc_encoder_cb_fifo_produce[1]_GND_1_o_add_4057_OUT> created at line 15282.
    Found 2-bit adder for signal <soc_encoder_cb_fifo_consume[1]_GND_1_o_add_4059_OUT> created at line 15285.
    Found 3-bit adder for signal <soc_encoder_cb_fifo_level[2]_GND_1_o_add_4061_OUT> created at line 15289.
    Found 2-bit adder for signal <soc_encoder_cr_fifo_produce[1]_GND_1_o_add_4066_OUT> created at line 15297.
    Found 2-bit adder for signal <soc_encoder_cr_fifo_consume[1]_GND_1_o_add_4068_OUT> created at line 15300.
    Found 3-bit adder for signal <soc_encoder_cr_fifo_level[2]_GND_1_o_add_4070_OUT> created at line 15304.
    Found 10-bit adder for signal <soc_encoder_output_fifo_produce[9]_GND_1_o_add_4075_OUT> created at line 15332.
    Found 10-bit adder for signal <soc_encoder_output_fifo_consume[9]_GND_1_o_add_4077_OUT> created at line 15335.
    Found 11-bit adder for signal <soc_encoder_output_fifo_level0[10]_GND_1_o_add_4079_OUT> created at line 15339.
    Found 3-bit adder for signal <soc_hdmi_in0_charsync0_control_counter[2]_GND_1_o_add_4189_OUT> created at line 15437.
    Found 2-bit adder for signal <n18334[1:0]> created at line 15445.
    Found 3-bit adder for signal <n18337[2:0]> created at line 15445.
    Found 25-bit adder for signal <n18354> created at line 15448.
    Found 24-bit adder for signal <soc_hdmi_in0_wer0_wer_counter[23]_GND_1_o_add_4206_OUT> created at line 15455.
    Found 3-bit adder for signal <soc_hdmi_in0_charsync1_control_counter[2]_GND_1_o_add_4270_OUT> created at line 15537.
    Found 2-bit adder for signal <n18361[1:0]> created at line 15545.
    Found 3-bit adder for signal <n18364[2:0]> created at line 15545.
    Found 25-bit adder for signal <n18381> created at line 15548.
    Found 24-bit adder for signal <soc_hdmi_in0_wer1_wer_counter[23]_GND_1_o_add_4287_OUT> created at line 15555.
    Found 3-bit adder for signal <soc_hdmi_in0_charsync2_control_counter[2]_GND_1_o_add_4351_OUT> created at line 15637.
    Found 2-bit adder for signal <n18388[1:0]> created at line 15645.
    Found 3-bit adder for signal <n18391[2:0]> created at line 15645.
    Found 25-bit adder for signal <n18408> created at line 15648.
    Found 24-bit adder for signal <soc_hdmi_in0_wer2_wer_counter[23]_GND_1_o_add_4368_OUT> created at line 15655.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer0_produce[2]_GND_1_o_add_4380_OUT> created at line 15699.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer0_consume[2]_GND_1_o_add_4381_OUT> created at line 15701.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer1_produce[2]_GND_1_o_add_4383_OUT> created at line 15703.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer1_consume[2]_GND_1_o_add_4384_OUT> created at line 15705.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer2_produce[2]_GND_1_o_add_4386_OUT> created at line 15707.
    Found 3-bit adder for signal <soc_hdmi_in0_chansync_syncbuffer2_consume[2]_GND_1_o_add_4387_OUT> created at line 15709.
    Found 11-bit adder for signal <soc_hdmi_in0_resdetection_hcounter[10]_GND_1_o_add_4392_OUT> created at line 15724.
    Found 11-bit adder for signal <soc_hdmi_in0_resdetection_vcounter[10]_GND_1_o_add_4396_OUT> created at line 15740.
    Found 2-bit adder for signal <soc_hdmi_in0_frame_pack_counter[1]_GND_1_o_add_4407_OUT> created at line 15793.
    Found 18-bit adder for signal <soc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_soc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4416_OUT> created at line 15895.
    Found 17-bit adder for signal <n15103> created at line 15896.
    Found 11-bit adder for signal <soc_hdmi_in0_frame_rgb2ycbcr_y[10]_soc_hdmi_in0_frame_rgb2ycbcr_yraw_r1[10]_mux_4473_OUT> created at line 15903.
    Found 12-bit adder for signal <soc_hdmi_in0_frame_rgb2ycbcr_cb[11]_soc_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_4474_OUT> created at line 15904.
    Found 12-bit adder for signal <soc_hdmi_in0_frame_rgb2ycbcr_cr[11]_soc_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_4475_OUT> created at line 15905.
    Found 9-bit adder for signal <n17567> created at line 15971.
    Found 9-bit adder for signal <n17568> created at line 15972.
    Found 8-bit adder for signal <soc_hdmi_in0_s6datacapture0_lateness[7]_GND_1_o_add_4740_OUT> created at line 16214.
    Found 8-bit adder for signal <soc_hdmi_in0_s6datacapture1_lateness[7]_GND_1_o_add_4746_OUT> created at line 16262.
    Found 8-bit adder for signal <soc_hdmi_in0_s6datacapture2_lateness[7]_GND_1_o_add_4752_OUT> created at line 16310.
    Found 3-bit adder for signal <soc_hdmi_in1_charsync0_control_counter[2]_GND_1_o_add_4825_OUT> created at line 16475.
    Found 2-bit adder for signal <n18457[1:0]> created at line 16483.
    Found 3-bit adder for signal <n18460[2:0]> created at line 16483.
    Found 25-bit adder for signal <n18477> created at line 16486.
    Found 24-bit adder for signal <soc_hdmi_in1_wer0_wer_counter[23]_GND_1_o_add_4842_OUT> created at line 16493.
    Found 3-bit adder for signal <soc_hdmi_in1_charsync1_control_counter[2]_GND_1_o_add_4906_OUT> created at line 16575.
    Found 2-bit adder for signal <n18484[1:0]> created at line 16583.
    Found 3-bit adder for signal <n18487[2:0]> created at line 16583.
    Found 25-bit adder for signal <n18504> created at line 16586.
    Found 24-bit adder for signal <soc_hdmi_in1_wer1_wer_counter[23]_GND_1_o_add_4923_OUT> created at line 16593.
    Found 3-bit adder for signal <soc_hdmi_in1_charsync2_control_counter[2]_GND_1_o_add_4987_OUT> created at line 16675.
    Found 2-bit adder for signal <n18511[1:0]> created at line 16683.
    Found 3-bit adder for signal <n18514[2:0]> created at line 16683.
    Found 25-bit adder for signal <n18531> created at line 16686.
    Found 24-bit adder for signal <soc_hdmi_in1_wer2_wer_counter[23]_GND_1_o_add_5004_OUT> created at line 16693.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer0_produce[2]_GND_1_o_add_5016_OUT> created at line 16737.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer0_consume[2]_GND_1_o_add_5017_OUT> created at line 16739.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer1_produce[2]_GND_1_o_add_5019_OUT> created at line 16741.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer1_consume[2]_GND_1_o_add_5020_OUT> created at line 16743.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer2_produce[2]_GND_1_o_add_5022_OUT> created at line 16745.
    Found 3-bit adder for signal <soc_hdmi_in1_chansync_syncbuffer2_consume[2]_GND_1_o_add_5023_OUT> created at line 16747.
    Found 11-bit adder for signal <soc_hdmi_in1_resdetection_hcounter[10]_GND_1_o_add_5028_OUT> created at line 16762.
    Found 11-bit adder for signal <soc_hdmi_in1_resdetection_vcounter[10]_GND_1_o_add_5032_OUT> created at line 16778.
    Found 2-bit adder for signal <soc_hdmi_in1_frame_pack_counter[1]_GND_1_o_add_5043_OUT> created at line 16831.
    Found 18-bit adder for signal <soc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_soc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_5052_OUT> created at line 16933.
    Found 17-bit adder for signal <n15411> created at line 16934.
    Found 11-bit adder for signal <soc_hdmi_in1_frame_rgb2ycbcr_y[10]_soc_hdmi_in1_frame_rgb2ycbcr_yraw_r1[10]_mux_5109_OUT> created at line 16941.
    Found 12-bit adder for signal <soc_hdmi_in1_frame_rgb2ycbcr_cb[11]_soc_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_5110_OUT> created at line 16942.
    Found 12-bit adder for signal <soc_hdmi_in1_frame_rgb2ycbcr_cr[11]_soc_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_5111_OUT> created at line 16943.
    Found 9-bit adder for signal <n17629> created at line 17009.
    Found 9-bit adder for signal <n17630> created at line 17010.
    Found 8-bit adder for signal <soc_hdmi_in1_s6datacapture0_lateness[7]_GND_1_o_add_5376_OUT> created at line 17252.
    Found 8-bit adder for signal <soc_hdmi_in1_s6datacapture1_lateness[7]_GND_1_o_add_5382_OUT> created at line 17300.
    Found 8-bit adder for signal <soc_hdmi_in1_s6datacapture2_lateness[7]_GND_1_o_add_5388_OUT> created at line 17348.
    Found 2-bit adder for signal <soc_litedramnativeportconverter0_counter[1]_GND_1_o_add_5409_OUT> created at line 17469.
    Found 2-bit adder for signal <soc_litedramnativeportconverter0_cmd_buffer_produce[1]_GND_1_o_add_5412_OUT> created at line 17475.
    Found 2-bit adder for signal <soc_litedramnativeportconverter0_cmd_buffer_consume[1]_GND_1_o_add_5414_OUT> created at line 17478.
    Found 3-bit adder for signal <soc_litedramnativeportconverter0_cmd_buffer_level[2]_GND_1_o_add_5416_OUT> created at line 17482.
    Found 2-bit adder for signal <soc_litedramnativeportconverter0_rdata_converter_converter_mux[1]_GND_1_o_add_5422_OUT> created at line 17503.
    Found 32-bit adder for signal <soc_hdmi_out0_core_underflow_counter[31]_GND_1_o_add_5425_OUT> created at line 17511.
    Found 12-bit adder for signal <soc_hdmi_out0_core_timinggenerator_hcounter[11]_GND_1_o_add_5429_OUT> created at line 17529.
    Found 12-bit adder for signal <soc_hdmi_out0_core_timinggenerator_vcounter[11]_GND_1_o_add_5436_OUT> created at line 17548.
    Found 13-bit adder for signal <soc_hdmi_out0_core_dmareader_rsv_level[12]_GND_1_o_add_5448_OUT> created at line 17567.
    Found 12-bit adder for signal <soc_hdmi_out0_core_dmareader_fifo_produce[11]_GND_1_o_add_5453_OUT> created at line 17582.
    Found 12-bit adder for signal <soc_hdmi_out0_core_dmareader_fifo_consume[11]_GND_1_o_add_5455_OUT> created at line 17585.
    Found 13-bit adder for signal <soc_hdmi_out0_core_dmareader_fifo_level0[12]_GND_1_o_add_5457_OUT> created at line 17589.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_y_fifo_produce[1]_GND_1_o_add_5463_OUT> created at line 17608.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_y_fifo_consume[1]_GND_1_o_add_5465_OUT> created at line 17611.
    Found 3-bit adder for signal <soc_hdmi_out0_resetinserter_y_fifo_level[2]_GND_1_o_add_5467_OUT> created at line 17615.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_cb_fifo_produce[1]_GND_1_o_add_5472_OUT> created at line 17623.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_cb_fifo_consume[1]_GND_1_o_add_5474_OUT> created at line 17626.
    Found 3-bit adder for signal <soc_hdmi_out0_resetinserter_cb_fifo_level[2]_GND_1_o_add_5476_OUT> created at line 17630.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_cr_fifo_produce[1]_GND_1_o_add_5481_OUT> created at line 17638.
    Found 2-bit adder for signal <soc_hdmi_out0_resetinserter_cr_fifo_consume[1]_GND_1_o_add_5483_OUT> created at line 17641.
    Found 3-bit adder for signal <soc_hdmi_out0_resetinserter_cr_fifo_level[2]_GND_1_o_add_5485_OUT> created at line 17645.
    Found 14-bit adder for signal <n15679> created at line 17713.
    Found 14-bit adder for signal <n18624> created at line 17714.
    Found 14-bit adder for signal <n15681> created at line 17714.
    Found 14-bit adder for signal <n15682> created at line 17715.
    Found 2-bit adder for signal <n18632[1:0]> created at line 17762.
    Found 3-bit adder for signal <n18635[2:0]> created at line 17762.
    Found 4-bit adder for signal <n18654> created at line 17773.
    Found 4-bit adder for signal <n18657> created at line 17773.
    Found 4-bit adder for signal <n18660> created at line 17773.
    Found 4-bit adder for signal <n18663> created at line 17773.
    Found 4-bit adder for signal <n18666> created at line 17773.
    Found 4-bit adder for signal <n18669> created at line 17773.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5568_OUT> created at line 17773.
    Found 2-bit adder for signal <n18674[1:0]> created at line 17774.
    Found 3-bit adder for signal <n18677[2:0]> created at line 17774.
    Found 2-bit adder for signal <n18710[1:0]> created at line 17810.
    Found 3-bit adder for signal <n18713[2:0]> created at line 17810.
    Found 4-bit adder for signal <n18732> created at line 17821.
    Found 4-bit adder for signal <n18735> created at line 17821.
    Found 4-bit adder for signal <n18738> created at line 17821.
    Found 4-bit adder for signal <n18741> created at line 17821.
    Found 4-bit adder for signal <n18744> created at line 17821.
    Found 4-bit adder for signal <n18747> created at line 17821.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5625_OUT> created at line 17821.
    Found 2-bit adder for signal <n18752[1:0]> created at line 17822.
    Found 3-bit adder for signal <n18755[2:0]> created at line 17822.
    Found 2-bit adder for signal <n18788[1:0]> created at line 17858.
    Found 3-bit adder for signal <n18791[2:0]> created at line 17858.
    Found 4-bit adder for signal <n18810> created at line 17869.
    Found 4-bit adder for signal <n18813> created at line 17869.
    Found 4-bit adder for signal <n18816> created at line 17869.
    Found 4-bit adder for signal <n18819> created at line 17869.
    Found 4-bit adder for signal <n18822> created at line 17869.
    Found 4-bit adder for signal <n18825> created at line 17869.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5682_OUT> created at line 17869.
    Found 2-bit adder for signal <n18830[1:0]> created at line 17870.
    Found 3-bit adder for signal <n18833[2:0]> created at line 17870.
    Found 2-bit adder for signal <soc_litedramnativeportconverter1_counter[1]_GND_1_o_add_5822_OUT> created at line 17928.
    Found 2-bit adder for signal <soc_litedramnativeportconverter1_cmd_buffer_produce[1]_GND_1_o_add_5825_OUT> created at line 17934.
    Found 2-bit adder for signal <soc_litedramnativeportconverter1_cmd_buffer_consume[1]_GND_1_o_add_5827_OUT> created at line 17937.
    Found 3-bit adder for signal <soc_litedramnativeportconverter1_cmd_buffer_level[2]_GND_1_o_add_5829_OUT> created at line 17941.
    Found 2-bit adder for signal <soc_litedramnativeportconverter1_rdata_converter_converter_mux[1]_GND_1_o_add_5835_OUT> created at line 17962.
    Found 32-bit adder for signal <soc_hdmi_out1_core_underflow_counter[31]_GND_1_o_add_5838_OUT> created at line 17970.
    Found 12-bit adder for signal <soc_hdmi_out1_core_timinggenerator_hcounter[11]_GND_1_o_add_5842_OUT> created at line 17988.
    Found 12-bit adder for signal <soc_hdmi_out1_core_timinggenerator_vcounter[11]_GND_1_o_add_5849_OUT> created at line 18007.
    Found 13-bit adder for signal <soc_hdmi_out1_core_dmareader_rsv_level[12]_GND_1_o_add_5861_OUT> created at line 18026.
    Found 12-bit adder for signal <soc_hdmi_out1_core_dmareader_fifo_produce[11]_GND_1_o_add_5866_OUT> created at line 18041.
    Found 12-bit adder for signal <soc_hdmi_out1_core_dmareader_fifo_consume[11]_GND_1_o_add_5868_OUT> created at line 18044.
    Found 13-bit adder for signal <soc_hdmi_out1_core_dmareader_fifo_level0[12]_GND_1_o_add_5870_OUT> created at line 18048.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_y_fifo_produce[1]_GND_1_o_add_5876_OUT> created at line 18067.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_y_fifo_consume[1]_GND_1_o_add_5878_OUT> created at line 18070.
    Found 3-bit adder for signal <soc_hdmi_out1_resetinserter_y_fifo_level[2]_GND_1_o_add_5880_OUT> created at line 18074.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_cb_fifo_produce[1]_GND_1_o_add_5885_OUT> created at line 18082.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_cb_fifo_consume[1]_GND_1_o_add_5887_OUT> created at line 18085.
    Found 3-bit adder for signal <soc_hdmi_out1_resetinserter_cb_fifo_level[2]_GND_1_o_add_5889_OUT> created at line 18089.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_cr_fifo_produce[1]_GND_1_o_add_5894_OUT> created at line 18097.
    Found 2-bit adder for signal <soc_hdmi_out1_resetinserter_cr_fifo_consume[1]_GND_1_o_add_5896_OUT> created at line 18100.
    Found 3-bit adder for signal <soc_hdmi_out1_resetinserter_cr_fifo_level[2]_GND_1_o_add_5898_OUT> created at line 18104.
    Found 14-bit adder for signal <n15943> created at line 18172.
    Found 14-bit adder for signal <n18912> created at line 18173.
    Found 14-bit adder for signal <n15945> created at line 18173.
    Found 14-bit adder for signal <n15946> created at line 18174.
    Found 2-bit adder for signal <n18920[1:0]> created at line 18221.
    Found 3-bit adder for signal <n18923[2:0]> created at line 18221.
    Found 4-bit adder for signal <n18942> created at line 18232.
    Found 4-bit adder for signal <n18945> created at line 18232.
    Found 4-bit adder for signal <n18948> created at line 18232.
    Found 4-bit adder for signal <n18951> created at line 18232.
    Found 4-bit adder for signal <n18954> created at line 18232.
    Found 4-bit adder for signal <n18957> created at line 18232.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5981_OUT> created at line 18232.
    Found 2-bit adder for signal <n18962[1:0]> created at line 18233.
    Found 3-bit adder for signal <n18965[2:0]> created at line 18233.
    Found 2-bit adder for signal <n18998[1:0]> created at line 18269.
    Found 3-bit adder for signal <n19001[2:0]> created at line 18269.
    Found 4-bit adder for signal <n19020> created at line 18280.
    Found 4-bit adder for signal <n19023> created at line 18280.
    Found 4-bit adder for signal <n19026> created at line 18280.
    Found 4-bit adder for signal <n19029> created at line 18280.
    Found 4-bit adder for signal <n19032> created at line 18280.
    Found 4-bit adder for signal <n19035> created at line 18280.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6038_OUT> created at line 18280.
    Found 2-bit adder for signal <n19040[1:0]> created at line 18281.
    Found 3-bit adder for signal <n19043[2:0]> created at line 18281.
    Found 2-bit adder for signal <n19076[1:0]> created at line 18317.
    Found 3-bit adder for signal <n19079[2:0]> created at line 18317.
    Found 4-bit adder for signal <n19098> created at line 18328.
    Found 4-bit adder for signal <n19101> created at line 18328.
    Found 4-bit adder for signal <n19104> created at line 18328.
    Found 4-bit adder for signal <n19107> created at line 18328.
    Found 4-bit adder for signal <n19110> created at line 18328.
    Found 4-bit adder for signal <n19113> created at line 18328.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6095_OUT> created at line 18328.
    Found 2-bit adder for signal <n19118[1:0]> created at line 18329.
    Found 3-bit adder for signal <n19121[2:0]> created at line 18329.
    Found 1-bit adder for signal <soc_ddrphy_phase_sel_PWR_1_o_add_6242_OUT<0>> created at line 18394.
    Found 1-bit adder for signal <soc_ddrphy_phase_half_PWR_1_o_add_6243_OUT<0>> created at line 18396.
    Found 32-bit adder for signal <soc_hdmi2usbsoc_ctrl_bus_errors[31]_GND_1_o_add_6253_OUT> created at line 18460.
    Found 2-bit adder for signal <soc_hdmi2usbsoc_counter[1]_GND_1_o_add_6260_OUT> created at line 18485.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_uart_phy_tx_bitcount[3]_GND_1_o_add_6263_OUT> created at line 18499.
    Found 33-bit adder for signal <n19164> created at line 18515.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_uart_phy_rx_bitcount[3]_GND_1_o_add_6275_OUT> created at line 18528.
    Found 33-bit adder for signal <n19169> created at line 18547.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_uart_tx_fifo_produce[3]_GND_1_o_add_6291_OUT> created at line 18573.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_uart_tx_fifo_consume[3]_GND_1_o_add_6293_OUT> created at line 18576.
    Found 5-bit adder for signal <soc_hdmi2usbsoc_uart_tx_fifo_level0[4]_GND_1_o_add_6295_OUT> created at line 18580.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_uart_rx_fifo_produce[3]_GND_1_o_add_6300_OUT> created at line 18595.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_uart_rx_fifo_consume[3]_GND_1_o_add_6302_OUT> created at line 18598.
    Found 5-bit adder for signal <soc_hdmi2usbsoc_uart_rx_fifo_level0[4]_GND_1_o_add_6304_OUT> created at line 18602.
    Found 7-bit adder for signal <soc_dna_cnt[6]_GND_1_o_add_6315_OUT> created at line 18643.
    Found 2-bit adder for signal <soc_spiflash_i1[1]_GND_1_o_add_6322_OUT> created at line 18657.
    Found 8-bit adder for signal <soc_spiflash_counter[7]_GND_1_o_add_6335_OUT> created at line 18683.
    Found 4-bit adder for signal <soc_ddrphy_bitslip_cnt[3]_GND_1_o_add_6341_OUT> created at line 18694.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_sdram_generator_counter[3]_GND_1_o_add_6355_OUT> created at line 18745.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6361_OUT> created at line 18762.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6363_OUT> created at line 18765.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_6365_OUT> created at line 18769.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6377_OUT> created at line 18812.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6379_OUT> created at line 18815.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_6381_OUT> created at line 18819.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6393_OUT> created at line 18862.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6395_OUT> created at line 18865.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_6397_OUT> created at line 18869.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6409_OUT> created at line 18912.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6411_OUT> created at line 18915.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_6413_OUT> created at line 18919.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6425_OUT> created at line 18962.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6427_OUT> created at line 18965.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_add_6429_OUT> created at line 18969.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6441_OUT> created at line 19012.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6443_OUT> created at line 19015.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_add_6445_OUT> created at line 19019.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6457_OUT> created at line 19062.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6459_OUT> created at line 19065.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_add_6461_OUT> created at line 19069.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]_GND_1_o_add_6473_OUT> created at line 19112.
    Found 3-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_GND_1_o_add_6475_OUT> created at line 19115.
    Found 4-bit adder for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_add_6477_OUT> created at line 19119.
    Found 25-bit adder for signal <n19243> created at line 19690.
    Found 24-bit adder for signal <soc_hdmi2usbsoc_sdram_bandwidth_nreads[23]_GND_1_o_add_6616_OUT> created at line 19699.
    Found 24-bit adder for signal <soc_hdmi2usbsoc_sdram_bandwidth_nwrites[23]_GND_1_o_add_6618_OUT> created at line 19702.
    Found 1-bit adder for signal <soc_encoder_port_counter_PWR_1_o_add_6756_OUT<0>> created at line 19812.
    Found 1-bit adder for signal <soc_encoder_port_converter_demux_PWR_1_o_add_6758_OUT<0>> created at line 19824.
    Found 7-bit adder for signal <n19253> created at line 20898.
    Found 4-bit adder for signal <soc_hdmi_in0_edid_counter[3]_GND_1_o_add_7022_OUT> created at line 20912.
    Found 8-bit adder for signal <soc_hdmi_in0_edid_offset_counter[7]_GND_1_o_add_7027_OUT> created at line 20923.
    Found 24-bit adder for signal <soc_hdmi_in0_dma_current_address[23]_GND_1_o_add_7045_OUT> created at line 21119.
    Found 4-bit adder for signal <soc_hdmi_in0_dma_fifo_produce[3]_GND_1_o_add_7051_OUT> created at line 21132.
    Found 4-bit adder for signal <soc_hdmi_in0_dma_fifo_consume[3]_GND_1_o_add_7053_OUT> created at line 21135.
    Found 5-bit adder for signal <soc_hdmi_in0_dma_fifo_level[4]_GND_1_o_add_7055_OUT> created at line 21139.
    Found 7-bit adder for signal <n19267> created at line 21148.
    Found 4-bit adder for signal <soc_hdmi_in1_edid_counter[3]_GND_1_o_add_7063_OUT> created at line 21162.
    Found 8-bit adder for signal <soc_hdmi_in1_edid_offset_counter[7]_GND_1_o_add_7068_OUT> created at line 21173.
    Found 24-bit adder for signal <soc_hdmi_in1_dma_current_address[23]_GND_1_o_add_7086_OUT> created at line 21369.
    Found 4-bit adder for signal <soc_hdmi_in1_dma_fifo_produce[3]_GND_1_o_add_7092_OUT> created at line 21382.
    Found 4-bit adder for signal <soc_hdmi_in1_dma_fifo_consume[3]_GND_1_o_add_7094_OUT> created at line 21385.
    Found 5-bit adder for signal <soc_hdmi_in1_dma_fifo_level[4]_GND_1_o_add_7096_OUT> created at line 21389.
    Found 16-bit adder for signal <soc_encoder_reader_v[15]_GND_1_o_add_7113_OUT> created at line 21449.
    Found 5-bit adder for signal <soc_encoder_reader_rsv_level[4]_GND_1_o_add_7118_OUT> created at line 21458.
    Found 4-bit adder for signal <soc_encoder_reader_fifo_produce[3]_GND_1_o_add_7123_OUT> created at line 21466.
    Found 4-bit adder for signal <soc_encoder_reader_fifo_consume[3]_GND_1_o_add_7125_OUT> created at line 21469.
    Found 5-bit adder for signal <soc_encoder_reader_fifo_level[4]_GND_1_o_add_7127_OUT> created at line 21473.
    Found 4-bit adder for signal <_n25186> created at line 18281.
    Found 4-bit adder for signal <_n25187> created at line 18281.
    Found 4-bit adder for signal <_n25188> created at line 18281.
    Found 4-bit adder for signal <_n25189> created at line 18281.
    Found 4-bit adder for signal <BUS_0317_GND_1_o_add_6045_OUT> created at line 18281.
    Found 4-bit adder for signal <_n25191> created at line 17870.
    Found 4-bit adder for signal <_n25192> created at line 17870.
    Found 4-bit adder for signal <_n25193> created at line 17870.
    Found 4-bit adder for signal <_n25194> created at line 17870.
    Found 4-bit adder for signal <BUS_0240_GND_1_o_add_5689_OUT> created at line 17870.
    Found 4-bit adder for signal <_n25196> created at line 16683.
    Found 4-bit adder for signal <_n25197> created at line 16683.
    Found 4-bit adder for signal <_n25198> created at line 16683.
    Found 4-bit adder for signal <_n25199> created at line 16683.
    Found 4-bit adder for signal <BUS_0121_GND_1_o_add_4999_OUT> created at line 16683.
    Found 4-bit adder for signal <_n25202> created at line 17810.
    Found 4-bit adder for signal <_n25203> created at line 17810.
    Found 4-bit adder for signal <_n25204> created at line 17810.
    Found 4-bit adder for signal <_n25205> created at line 17810.
    Found 4-bit adder for signal <BUS_0200_GND_1_o_add_5610_OUT> created at line 17810.
    Found 4-bit adder for signal <_n25207> created at line 18317.
    Found 4-bit adder for signal <_n25208> created at line 18317.
    Found 4-bit adder for signal <_n25209> created at line 18317.
    Found 4-bit adder for signal <_n25210> created at line 18317.
    Found 4-bit adder for signal <BUS_0329_GND_1_o_add_6080_OUT> created at line 18317.
    Found 6-bit subtractor for signal <_n25212> created at line 17798.
    Found 6-bit adder for signal <_n25213> created at line 17798.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5597_OUT> created at line 17798.
    Found 4-bit adder for signal <_n25235> created at line 17762.
    Found 4-bit adder for signal <_n25236> created at line 17762.
    Found 4-bit adder for signal <_n25237> created at line 17762.
    Found 4-bit adder for signal <_n25238> created at line 17762.
    Found 4-bit adder for signal <BUS_0174_GND_1_o_add_5553_OUT> created at line 17762.
    Found 4-bit adder for signal <_n25240> created at line 18269.
    Found 4-bit adder for signal <_n25241> created at line 18269.
    Found 4-bit adder for signal <_n25242> created at line 18269.
    Found 4-bit adder for signal <_n25243> created at line 18269.
    Found 4-bit adder for signal <BUS_0303_GND_1_o_add_6023_OUT> created at line 18269.
    Found 4-bit adder for signal <_n25247> created at line 18233.
    Found 4-bit adder for signal <_n25248> created at line 18233.
    Found 4-bit adder for signal <_n25249> created at line 18233.
    Found 4-bit adder for signal <_n25250> created at line 18233.
    Found 4-bit adder for signal <BUS_0291_GND_1_o_add_5988_OUT> created at line 18233.
    Found 4-bit adder for signal <_n25253> created at line 18329.
    Found 4-bit adder for signal <_n25254> created at line 18329.
    Found 4-bit adder for signal <_n25255> created at line 18329.
    Found 4-bit adder for signal <_n25256> created at line 18329.
    Found 4-bit adder for signal <BUS_0343_GND_1_o_add_6102_OUT> created at line 18329.
    Found 6-bit subtractor for signal <_n25274> created at line 18353.
    Found 6-bit adder for signal <_n25275> created at line 18353.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6124_OUT> created at line 18353.
    Found 6-bit subtractor for signal <_n25277> created at line 18358.
    Found 6-bit subtractor for signal <_n25278> created at line 18358.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6127_OUT> created at line 18358.
    Found 4-bit adder for signal <_n25280> created at line 17774.
    Found 4-bit adder for signal <_n25281> created at line 17774.
    Found 4-bit adder for signal <_n25282> created at line 17774.
    Found 4-bit adder for signal <_n25283> created at line 17774.
    Found 4-bit adder for signal <BUS_0188_GND_1_o_add_5575_OUT> created at line 17774.
    Found 4-bit adder for signal <_n25285> created at line 17822.
    Found 4-bit adder for signal <_n25286> created at line 17822.
    Found 4-bit adder for signal <_n25287> created at line 17822.
    Found 4-bit adder for signal <_n25288> created at line 17822.
    Found 4-bit adder for signal <BUS_0214_GND_1_o_add_5632_OUT> created at line 17822.
    Found 4-bit adder for signal <_n25290> created at line 15445.
    Found 4-bit adder for signal <_n25291> created at line 15445.
    Found 4-bit adder for signal <_n25292> created at line 15445.
    Found 4-bit adder for signal <_n25293> created at line 15445.
    Found 4-bit adder for signal <BUS_0052_GND_1_o_add_4201_OUT> created at line 15445.
    Found 6-bit subtractor for signal <_n25295> created at line 18295.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6052_OUT> created at line 18295.
    Found 4-bit adder for signal <_n25297> created at line 15645.
    Found 4-bit adder for signal <_n25298> created at line 15645.
    Found 4-bit adder for signal <_n25299> created at line 15645.
    Found 4-bit adder for signal <_n25300> created at line 15645.
    Found 4-bit adder for signal <BUS_0072_GND_1_o_add_4363_OUT> created at line 15645.
    Found 6-bit subtractor for signal <_n25304> created at line 18343.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6109_OUT> created at line 18343.
    Found 6-bit subtractor for signal <_n25306> created at line 18346.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6112_OUT> created at line 18346.
    Found 6-bit subtractor for signal <_n25308> created at line 18298.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6055_OUT> created at line 18298.
    Found 6-bit subtractor for signal <_n25310> created at line 18305.
    Found 6-bit adder for signal <_n25311> created at line 18305.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6067_OUT> created at line 18305.
    Found 6-bit subtractor for signal <_n25313> created at line 18310.
    Found 6-bit subtractor for signal <_n25314> created at line 18310.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6070_OUT> created at line 18310.
    Found 6-bit subtractor for signal <_n25316> created at line 17839.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5642_OUT> created at line 17839.
    Found 4-bit adder for signal <_n25318> created at line 15545.
    Found 4-bit adder for signal <_n25319> created at line 15545.
    Found 4-bit adder for signal <_n25320> created at line 15545.
    Found 4-bit adder for signal <_n25321> created at line 15545.
    Found 4-bit adder for signal <BUS_0062_GND_1_o_add_4282_OUT> created at line 15545.
    Found 6-bit subtractor for signal <_n25323> created at line 17788.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5582_OUT> created at line 17788.
    Found 6-bit subtractor for signal <_n25325> created at line 17803.
    Found 6-bit subtractor for signal <_n25326> created at line 17803.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5600_OUT> created at line 17803.
    Found 6-bit subtractor for signal <_n25328> created at line 17791.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5585_OUT> created at line 17791.
    Found 6-bit subtractor for signal <_n25330> created at line 17899.
    Found 6-bit subtractor for signal <_n25331> created at line 17899.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5714_OUT> created at line 17899.
    Found 6-bit subtractor for signal <_n25333> created at line 17894.
    Found 6-bit adder for signal <_n25334> created at line 17894.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5711_OUT> created at line 17894.
    Found 4-bit adder for signal <_n25338> created at line 17858.
    Found 4-bit adder for signal <_n25339> created at line 17858.
    Found 4-bit adder for signal <_n25340> created at line 17858.
    Found 4-bit adder for signal <_n25341> created at line 17858.
    Found 4-bit adder for signal <BUS_0226_GND_1_o_add_5667_OUT> created at line 17858.
    Found 4-bit adder for signal <_n25343> created at line 16583.
    Found 4-bit adder for signal <_n25344> created at line 16583.
    Found 4-bit adder for signal <_n25345> created at line 16583.
    Found 4-bit adder for signal <_n25346> created at line 16583.
    Found 4-bit adder for signal <BUS_0111_GND_1_o_add_4918_OUT> created at line 16583.
    Found 4-bit adder for signal <_n25348> created at line 18221.
    Found 4-bit adder for signal <_n25349> created at line 18221.
    Found 4-bit adder for signal <_n25350> created at line 18221.
    Found 4-bit adder for signal <_n25351> created at line 18221.
    Found 4-bit adder for signal <BUS_0277_GND_1_o_add_5966_OUT> created at line 18221.
    Found 6-bit subtractor for signal <_n25353> created at line 17887.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5699_OUT> created at line 17887.
    Found 6-bit subtractor for signal <_n25355> created at line 17884.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_5696_OUT> created at line 17884.
    Found 6-bit subtractor for signal <_n25357> created at line 17836.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5639_OUT> created at line 17836.
    Found 6-bit subtractor for signal <_n25359> created at line 17846.
    Found 6-bit adder for signal <_n25360> created at line 17846.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5654_OUT> created at line 17846.
    Found 6-bit subtractor for signal <_n25362> created at line 17851.
    Found 6-bit subtractor for signal <_n25363> created at line 17851.
    Found 6-bit adder for signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5657_OUT> created at line 17851.
    Found 4-bit adder for signal <_n25365> created at line 16483.
    Found 4-bit adder for signal <_n25366> created at line 16483.
    Found 4-bit adder for signal <_n25367> created at line 16483.
    Found 4-bit adder for signal <_n25368> created at line 16483.
    Found 4-bit adder for signal <BUS_0101_GND_1_o_add_4837_OUT> created at line 16483.
    Found 6-bit subtractor for signal <_n25370> created at line 18262.
    Found 6-bit subtractor for signal <_n25371> created at line 18262.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6013_OUT> created at line 18262.
    Found 6-bit subtractor for signal <_n25374> created at line 18250.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5998_OUT> created at line 18250.
    Found 6-bit subtractor for signal <_n25376> created at line 18257.
    Found 6-bit adder for signal <_n25377> created at line 18257.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6010_OUT> created at line 18257.
    Found 6-bit subtractor for signal <_n25379> created at line 18247.
    Found 6-bit adder for signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5995_OUT> created at line 18247.
    Found 16x16-bit multiplier for signal <n14876> created at line 11648.
    Found 20-bit shifter logical right for signal <n14991> created at line 15443
    Found 20-bit shifter logical right for signal <n15023> created at line 15543
    Found 20-bit shifter logical right for signal <n15055> created at line 15643
    Found 9x7-bit multiplier for signal <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4414_OUT> created at line 15893.
    Found 9x5-bit multiplier for signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4415_OUT> created at line 15894.
    Found 12x9-bit multiplier for signal <n15106> created at line 15900.
    Found 12x9-bit multiplier for signal <n15107> created at line 15901.
    Found 20-bit shifter logical right for signal <n15299> created at line 16481
    Found 20-bit shifter logical right for signal <n15331> created at line 16581
    Found 20-bit shifter logical right for signal <n15363> created at line 16681
    Found 9x7-bit multiplier for signal <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5050_OUT> created at line 16931.
    Found 9x5-bit multiplier for signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5051_OUT> created at line 16932.
    Found 12x9-bit multiplier for signal <n15414> created at line 16938.
    Found 12x9-bit multiplier for signal <n15415> created at line 16939.
    Found 9x8-bit multiplier for signal <soc_hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_5502_OUT> created at line 17709.
    Found 9x5-bit multiplier for signal <soc_hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_5503_OUT> created at line 17710.
    Found 9x6-bit multiplier for signal <soc_hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_5504_OUT> created at line 17711.
    Found 9x8-bit multiplier for signal <soc_hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_5505_OUT> created at line 17712.
    Found 9x8-bit multiplier for signal <soc_hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_5915_OUT> created at line 18168.
    Found 9x5-bit multiplier for signal <soc_hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_5916_OUT> created at line 18169.
    Found 9x6-bit multiplier for signal <soc_hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_5917_OUT> created at line 18170.
    Found 9x8-bit multiplier for signal <soc_hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_5918_OUT> created at line 18171.
    Found 4x10-bit Read Only RAM for signal <vns_sync_f_array_muxed0>
    Found 4x10-bit Read Only RAM for signal <vns_sync_f_array_muxed3>
    Found 256x8-bit dual-port RAM <Mram_edid_mem> for signal <edid_mem>.
    Found 256x8-bit dual-port RAM <Mram_edid_mem_1> for signal <edid_mem_1>.
    Found 16-bit 4-to-1 multiplexer for signal <soc_litedramnativeportconverter0_rdata_converter_converter_source_payload_data> created at line 9240.
    Found 16-bit 4-to-1 multiplexer for signal <soc_litedramnativeportconverter1_rdata_converter_converter_source_payload_data> created at line 9475.
    Found 1-bit 3-to-1 multiplexer for signal <soc_hdmi2usbsoc_ack> created at line 9664.
    Found 16-bit 8-to-1 multiplexer for signal <soc_encoderbuffer_source_payload_data> created at line 11794.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed0> created at line 13400.
    Found 13-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed1> created at line 13429.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed3> created at line 13487.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed4> created at line 13516.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed0> created at line 13574.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed1> created at line 13603.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed2> created at line 13632.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed6> created at line 13661.
    Found 13-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed7> created at line 13690.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed9> created at line 13748.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_rhs_array_muxed10> created at line 13777.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed3> created at line 13835.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed4> created at line 13864.
    Found 1-bit 8-to-1 multiplexer for signal <vns_comb_t_array_muxed5> created at line 13893.
    Found 21-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed12> created at line 13922.
    Found 1-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed14> created at line 13968.
    Found 21-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed15> created at line 13991.
    Found 1-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed17> created at line 14037.
    Found 21-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed18> created at line 14060.
    Found 1-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed20> created at line 14106.
    Found 21-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed21> created at line 14129.
    Found 1-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed23> created at line 14175.
    Found 21-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed24> created at line 14198.
    Found 1-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed26> created at line 14244.
    Found 21-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed27> created at line 14267.
    Found 1-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed29> created at line 14313.
    Found 21-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed30> created at line 14336.
    Found 1-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed32> created at line 14382.
    Found 21-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed33> created at line 14405.
    Found 1-bit 7-to-1 multiplexer for signal <vns_comb_rhs_array_muxed35> created at line 14451.
    Found 3-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed7> created at line 14849.
    Found 13-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed8> created at line 14866.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed9> created at line 14883.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed10> created at line 14900.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed11> created at line 14917.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed12> created at line 14934.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed13> created at line 14951.
    Found 3-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed14> created at line 14968.
    Found 13-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed15> created at line 14985.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed16> created at line 15002.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed17> created at line 15019.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed18> created at line 15036.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed19> created at line 15053.
    Found 1-bit 4-to-1 multiplexer for signal <vns_sync_rhs_array_muxed20> created at line 15070.
    Found 8-bit 12-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface0_bank_bus_adr[3]_GND_1_o_wide_mux_7135_OUT> created at line 21509.
    Found 8-bit 12-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface1_bank_bus_adr[3]_GND_1_o_wide_mux_7137_OUT> created at line 21554.
    Found 8-bit 52-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface4_bank_bus_adr[5]_GND_1_o_wide_mux_7159_OUT> created at line 22182.
    Found 8-bit 39-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface5_bank_bus_adr[5]_GND_1_o_wide_mux_7180_OUT> created at line 22459.
    Found 8-bit 4-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface8_bank_bus_adr[1]_GND_1_o_wide_mux_7209_OUT> created at line 22980.
    Found 8-bit 21-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface9_bank_bus_adr[4]_GND_1_o_wide_mux_7212_OUT> created at line 23002.
    Found 8-bit 7-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface10_bank_bus_adr[2]_GND_1_o_wide_mux_7214_OUT> created at line 23092.
    Found 8-bit 4-to-1 multiplexer for signal <vns_hdmi2usbsoc_interface11_bank_bus_adr[1]_vns_hdmi2usbsoc_csrbank11_tuning_word0_w[7]_wide_mux_7217_OUT> created at line 23119.
    Found 1-bit 8-to-1 multiplexer for signal <_n25231> created at line 21184.
    Found 1-bit 8-to-1 multiplexer for signal <_n25271> created at line 20934.
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 24097
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 24097
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 24097
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 24097
    Found 1-bit tristate buffer for signal <hdmi_in0_sda> created at line 25336
    Found 1-bit tristate buffer for signal <hdmi_in1_sda> created at line 25744
    Found 13-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine0_row_hit> created at line 7383
    Found 13-bit comparator not equal for signal <n0309> created at line 7399
    Found 13-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine1_row_hit> created at line 7545
    Found 13-bit comparator not equal for signal <n0400> created at line 7561
    Found 13-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine2_row_hit> created at line 7707
    Found 13-bit comparator not equal for signal <n0490> created at line 7723
    Found 13-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine3_row_hit> created at line 7869
    Found 13-bit comparator not equal for signal <n0580> created at line 7885
    Found 13-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine4_row_hit> created at line 8031
    Found 13-bit comparator not equal for signal <n0670> created at line 8047
    Found 13-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine5_row_hit> created at line 8193
    Found 13-bit comparator not equal for signal <n0760> created at line 8209
    Found 13-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine6_row_hit> created at line 8355
    Found 13-bit comparator not equal for signal <n0850> created at line 8371
    Found 13-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine7_row_hit> created at line 8517
    Found 13-bit comparator not equal for signal <n0940> created at line 8533
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_payload_is_read_soc_hdmi2usbsoc_sdram_choose_req_want_reads_equal_471_o> created at line 8728
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_payload_is_write_soc_hdmi2usbsoc_sdram_choose_req_want_writes_equal_472_o> created at line 8728
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_payload_is_read_soc_hdmi2usbsoc_sdram_choose_req_want_reads_equal_473_o> created at line 8729
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_payload_is_write_soc_hdmi2usbsoc_sdram_choose_req_want_writes_equal_474_o> created at line 8729
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_payload_is_read_soc_hdmi2usbsoc_sdram_choose_req_want_reads_equal_475_o> created at line 8730
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_payload_is_write_soc_hdmi2usbsoc_sdram_choose_req_want_writes_equal_476_o> created at line 8730
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_payload_is_read_soc_hdmi2usbsoc_sdram_choose_req_want_reads_equal_477_o> created at line 8731
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_payload_is_write_soc_hdmi2usbsoc_sdram_choose_req_want_writes_equal_478_o> created at line 8731
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_payload_is_read_soc_hdmi2usbsoc_sdram_choose_req_want_reads_equal_479_o> created at line 8732
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_payload_is_write_soc_hdmi2usbsoc_sdram_choose_req_want_writes_equal_480_o> created at line 8732
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_payload_is_read_soc_hdmi2usbsoc_sdram_choose_req_want_reads_equal_481_o> created at line 8733
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_payload_is_write_soc_hdmi2usbsoc_sdram_choose_req_want_writes_equal_482_o> created at line 8733
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_payload_is_read_soc_hdmi2usbsoc_sdram_choose_req_want_reads_equal_483_o> created at line 8734
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_payload_is_write_soc_hdmi2usbsoc_sdram_choose_req_want_writes_equal_484_o> created at line 8734
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_payload_is_read_soc_hdmi2usbsoc_sdram_choose_req_want_reads_equal_485_o> created at line 8735
    Found 1-bit comparator equal for signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_payload_is_write_soc_hdmi2usbsoc_sdram_choose_req_want_writes_equal_486_o> created at line 8735
    Found 1-bit comparator equal for signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q[2]_soc_litedramnativeportcdc0_cmd_fifo_consume_wdomain[2]_equal_1368_o> created at line 9037
    Found 1-bit comparator equal for signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q[1]_soc_litedramnativeportcdc0_cmd_fifo_consume_wdomain[1]_equal_1369_o> created at line 9037
    Found 1-bit comparator not equal for signal <n1577> created at line 9037
    Found 3-bit comparator equal for signal <n1580> created at line 9038
    Found 1-bit comparator equal for signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q[4]_soc_litedramnativeportcdc0_rdata_fifo_consume_wdomain[4]_equal_1388_o> created at line 9088
    Found 1-bit comparator equal for signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q[3]_soc_litedramnativeportcdc0_rdata_fifo_consume_wdomain[3]_equal_1389_o> created at line 9088
    Found 3-bit comparator not equal for signal <n1613> created at line 9088
    Found 5-bit comparator not equal for signal <n1616> created at line 9089
    Found 1-bit comparator equal for signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q[2]_soc_litedramnativeportcdc1_cmd_fifo_consume_wdomain[2]_equal_1435_o> created at line 9272
    Found 1-bit comparator equal for signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q[1]_soc_litedramnativeportcdc1_cmd_fifo_consume_wdomain[1]_equal_1436_o> created at line 9272
    Found 1-bit comparator not equal for signal <n1709> created at line 9272
    Found 3-bit comparator equal for signal <n1712> created at line 9273
    Found 1-bit comparator equal for signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q[4]_soc_litedramnativeportcdc1_rdata_fifo_consume_wdomain[4]_equal_1455_o> created at line 9323
    Found 1-bit comparator equal for signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q[3]_soc_litedramnativeportcdc1_rdata_fifo_consume_wdomain[3]_equal_1456_o> created at line 9323
    Found 3-bit comparator not equal for signal <n1742> created at line 9323
    Found 5-bit comparator not equal for signal <n1745> created at line 9324
    Found 21-bit comparator equal for signal <soc_hdmi2usbsoc_tag_do_tag[20]_GND_1_o_equal_1524_o> created at line 9600
    Found 1-bit comparator equal for signal <soc_hdmi_in0_frame_fifo_graycounter0_q[9]_soc_hdmi_in0_frame_fifo_consume_wdomain[9]_equal_1686_o> created at line 10123
    Found 1-bit comparator equal for signal <soc_hdmi_in0_frame_fifo_graycounter0_q[8]_soc_hdmi_in0_frame_fifo_consume_wdomain[8]_equal_1687_o> created at line 10123
    Found 8-bit comparator not equal for signal <n2207> created at line 10123
    Found 10-bit comparator equal for signal <n2210> created at line 10124
    Found 1-bit comparator equal for signal <soc_hdmi_in1_frame_fifo_graycounter0_q[9]_soc_hdmi_in1_frame_fifo_consume_wdomain[9]_equal_1866_o> created at line 10698
    Found 1-bit comparator equal for signal <soc_hdmi_in1_frame_fifo_graycounter0_q[8]_soc_hdmi_in1_frame_fifo_consume_wdomain[8]_equal_1867_o> created at line 10698
    Found 8-bit comparator not equal for signal <n2594> created at line 10698
    Found 10-bit comparator equal for signal <n2597> created at line 10699
    Found 1-bit comparator equal for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q[1]_soc_hdmi_out0_core_initiator_cdc_consume_wdomain[1]_equal_1983_o> created at line 10966
    Found 1-bit comparator equal for signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q[0]_soc_hdmi_out0_core_initiator_cdc_consume_wdomain[0]_equal_1984_o> created at line 10966
    Found 2-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_sink_valid_INV_720_o> created at line 10967
    Found 26-bit comparator equal for signal <soc_hdmi_out0_core_dmareader_offset[25]_soc_hdmi_out0_core_dmareader_length[25]_equal_2015_o> created at line 11073
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_driver_hdmi_phy_es0_n1d[3]_LessThan_2032_o> created at line 11118
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_driver_hdmi_phy_es1_n1d[3]_LessThan_2035_o> created at line 11120
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_driver_hdmi_phy_es2_n1d[3]_LessThan_2038_o> created at line 11122
    Found 1-bit comparator equal for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q[1]_soc_hdmi_out1_core_initiator_cdc_consume_wdomain[1]_equal_2143_o> created at line 11364
    Found 1-bit comparator equal for signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q[0]_soc_hdmi_out1_core_initiator_cdc_consume_wdomain[0]_equal_2144_o> created at line 11364
    Found 2-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_sink_valid_INV_799_o> created at line 11365
    Found 26-bit comparator equal for signal <soc_hdmi_out1_core_dmareader_offset[25]_soc_hdmi_out1_core_dmareader_length[25]_equal_2175_o> created at line 11471
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_driver_hdmi_phy_es0_n1d[3]_LessThan_2189_o> created at line 11511
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_driver_hdmi_phy_es1_n1d[3]_LessThan_2192_o> created at line 11513
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_driver_hdmi_phy_es2_n1d[3]_LessThan_2195_o> created at line 11515
    Found 16-bit comparator greater for signal <soc_encoder_reader_h_width_storage[15]_INV_390_o> created at line 11711
    Found 16-bit comparator greater for signal <n3301> created at line 11714
    Found 1-bit comparator equal for signal <soc_encoder_cdc_graycounter0_q[2]_soc_encoder_cdc_consume_wdomain[2]_equal_2269_o> created at line 11755
    Found 1-bit comparator equal for signal <soc_encoder_cdc_graycounter0_q[1]_soc_encoder_cdc_consume_wdomain[1]_equal_2270_o> created at line 11755
    Found 1-bit comparator not equal for signal <n3349> created at line 11755
    Found 3-bit comparator equal for signal <_n26954> created at line 11756
    Found 1-bit comparator equal for signal <n3376> created at line 11842
    Found 11-bit comparator greater for signal <soc_encoder_output_fifo_almost_full> created at line 11894
    Found 1-bit comparator equal for signal <soc_encoder_streamer_fifo_graycounter0_q[2]_soc_encoder_streamer_fifo_consume_wdomain[2]_equal_2353_o> created at line 12059
    Found 1-bit comparator equal for signal <soc_encoder_streamer_fifo_graycounter0_q[1]_soc_encoder_streamer_fifo_consume_wdomain[1]_equal_2354_o> created at line 12059
    Found 1-bit comparator not equal for signal <n3530> created at line 12059
    Found 3-bit comparator not equal for signal <n3533> created at line 12060
    Found 11-bit comparator greater for signal <GND_1_o_soc_crg_por[10]_LessThan_4001_o> created at line 15087
    Found 4-bit comparator equal for signal <soc_hdmi_in0_charsync0_control_position[3]_soc_hdmi_in0_charsync0_previous_control_position[3]_equal_4188_o> created at line 15431
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_wer0_transition_count[3]_LessThan_4205_o> created at line 15447
    Found 4-bit comparator equal for signal <soc_hdmi_in0_charsync1_control_position[3]_soc_hdmi_in0_charsync1_previous_control_position[3]_equal_4269_o> created at line 15531
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_wer1_transition_count[3]_LessThan_4286_o> created at line 15547
    Found 4-bit comparator equal for signal <soc_hdmi_in0_charsync2_control_position[3]_soc_hdmi_in0_charsync2_previous_control_position[3]_equal_4350_o> created at line 15631
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_wer2_transition_count[3]_LessThan_4367_o> created at line 15647
    Found 11-bit comparator greater for signal <soc_hdmi_in0_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_4426_o> created at line 15906
    Found 11-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_frame_rgb2ycbcr_y[10]_LessThan_4427_o> created at line 15909
    Found 12-bit comparator greater for signal <soc_hdmi_in0_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_4430_o> created at line 15915
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_frame_rgb2ycbcr_cb[11]_LessThan_4431_o> created at line 15918
    Found 12-bit comparator greater for signal <soc_hdmi_in0_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_4434_o> created at line 15924
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_in0_frame_rgb2ycbcr_cr[11]_LessThan_4435_o> created at line 15927
    Found 4-bit comparator equal for signal <soc_hdmi_in1_charsync0_control_position[3]_soc_hdmi_in1_charsync0_previous_control_position[3]_equal_4824_o> created at line 16469
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_wer0_transition_count[3]_LessThan_4841_o> created at line 16485
    Found 4-bit comparator equal for signal <soc_hdmi_in1_charsync1_control_position[3]_soc_hdmi_in1_charsync1_previous_control_position[3]_equal_4905_o> created at line 16569
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_wer1_transition_count[3]_LessThan_4922_o> created at line 16585
    Found 4-bit comparator equal for signal <soc_hdmi_in1_charsync2_control_position[3]_soc_hdmi_in1_charsync2_previous_control_position[3]_equal_4986_o> created at line 16669
    Found 4-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_wer2_transition_count[3]_LessThan_5003_o> created at line 16685
    Found 11-bit comparator greater for signal <soc_hdmi_in1_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_5062_o> created at line 16944
    Found 11-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_frame_rgb2ycbcr_y[10]_LessThan_5063_o> created at line 16947
    Found 12-bit comparator greater for signal <soc_hdmi_in1_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_5066_o> created at line 16953
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_frame_rgb2ycbcr_cb[11]_LessThan_5067_o> created at line 16956
    Found 12-bit comparator greater for signal <soc_hdmi_in1_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_5070_o> created at line 16962
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_in1_frame_rgb2ycbcr_cr[11]_LessThan_5071_o> created at line 16965
    Found 12-bit comparator not equal for signal <soc_hdmi_out0_core_timinggenerator_hcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_hres[11]_equal_5432_o> created at line 17533
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_hcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_hsync_start[11]_equal_5433_o> created at line 17536
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_hcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_hsync_end[11]_equal_5434_o> created at line 17539
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_hcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_hscan[11]_equal_5435_o> created at line 17542
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vscan[11]_equal_5436_o> created at line 17544
    Found 12-bit comparator not equal for signal <soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vres[11]_equal_5442_o> created at line 17554
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vsync_start[11]_equal_5443_o> created at line 17557
    Found 12-bit comparator equal for signal <soc_hdmi_out0_core_timinggenerator_vcounter[11]_soc_hdmi_out0_core_timinggenerator_sink_payload_vsync_end[11]_equal_5444_o> created at line 17560
    Found 12-bit comparator greater for signal <soc_hdmi_out0_r[11]_GND_1_o_LessThan_5511_o> created at line 17716
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_r[11]_LessThan_5512_o> created at line 17719
    Found 12-bit comparator greater for signal <soc_hdmi_out0_g[11]_GND_1_o_LessThan_5515_o> created at line 17725
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_g[11]_LessThan_5516_o> created at line 17728
    Found 12-bit comparator greater for signal <soc_hdmi_out0_b[11]_GND_1_o_LessThan_5519_o> created at line 17734
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out0_b[11]_LessThan_5520_o> created at line 17737
    Found 4-bit comparator equal for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_equal_5578_o> created at line 17783
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_LessThan_5588_o> created at line 17794
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_LessThan_5590_o> created at line 17794
    Found 4-bit comparator equal for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_equal_5635_o> created at line 17831
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_LessThan_5645_o> created at line 17842
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_LessThan_5647_o> created at line 17842
    Found 4-bit comparator equal for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_equal_5692_o> created at line 17879
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_LessThan_5702_o> created at line 17890
    Found 4-bit comparator greater for signal <soc_hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_soc_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_LessThan_5704_o> created at line 17890
    Found 12-bit comparator not equal for signal <soc_hdmi_out1_core_timinggenerator_hcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_hres[11]_equal_5845_o> created at line 17992
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_hcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_hsync_start[11]_equal_5846_o> created at line 17995
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_hcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_hsync_end[11]_equal_5847_o> created at line 17998
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_hcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_hscan[11]_equal_5848_o> created at line 18001
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_vcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_vscan[11]_equal_5849_o> created at line 18003
    Found 12-bit comparator not equal for signal <soc_hdmi_out1_core_timinggenerator_vcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_vres[11]_equal_5855_o> created at line 18013
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_vcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_vsync_start[11]_equal_5856_o> created at line 18016
    Found 12-bit comparator equal for signal <soc_hdmi_out1_core_timinggenerator_vcounter[11]_soc_hdmi_out1_core_timinggenerator_sink_payload_vsync_end[11]_equal_5857_o> created at line 18019
    Found 12-bit comparator greater for signal <soc_hdmi_out1_r[11]_GND_1_o_LessThan_5924_o> created at line 18175
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_r[11]_LessThan_5925_o> created at line 18178
    Found 12-bit comparator greater for signal <soc_hdmi_out1_g[11]_GND_1_o_LessThan_5928_o> created at line 18184
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_g[11]_LessThan_5929_o> created at line 18187
    Found 12-bit comparator greater for signal <soc_hdmi_out1_b[11]_GND_1_o_LessThan_5932_o> created at line 18193
    Found 12-bit comparator greater for signal <GND_1_o_soc_hdmi_out1_b[11]_LessThan_5933_o> created at line 18196
    Found 4-bit comparator equal for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_equal_5991_o> created at line 18242
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_LessThan_6001_o> created at line 18253
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_LessThan_6003_o> created at line 18253
    Found 4-bit comparator equal for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_equal_6048_o> created at line 18290
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_LessThan_6058_o> created at line 18301
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_LessThan_6060_o> created at line 18301
    Found 4-bit comparator equal for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_equal_6105_o> created at line 18338
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_LessThan_6115_o> created at line 18349
    Found 4-bit comparator greater for signal <soc_hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_soc_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_LessThan_6117_o> created at line 18349
    Found 1-bit comparator equal for signal <soc_ddrphy_phase_half_soc_ddrphy_phase_sys_equal_6242_o> created at line 18391
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_PWR_1_o_LessThan_6315_o> created at line 18642
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_GND_1_o_LessThan_7876_o> created at line 24092
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi2usbsoc_sdram_cmd_payload_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out1_driver_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_hdmi_out0_driver_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal encoder_clk may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal usb_clk may hinder XST clustering optimizations.
    Summary:
	inferred  55 RAM(s).
	inferred  17 Multiplier(s).
	inferred 446 Adder/Subtractor(s).
	inferred 8012 D-type flip-flop(s).
	inferred 157 Comparator(s).
	inferred 1548 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
	inferred   6 Tristate(s).
	inferred  26 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_9_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_10_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_10_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_26> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_11_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_11_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_15_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_27> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_16_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_16_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_18_o_GND_18_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_28> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_23_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

Synthesizing Unit <wb_async_reg>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/verilog/wb_async_reg.v".
        DATA_WIDTH = 32
        ADDR_WIDTH = 32
        SELECT_WIDTH = 4
    Found 32-bit register for signal <wbm_dat_i_reg>.
    Found 32-bit register for signal <wbm_dat_o_reg>.
    Found 1-bit register for signal <wbm_we_i_reg>.
    Found 4-bit register for signal <wbm_sel_i_reg>.
    Found 1-bit register for signal <wbm_stb_i_reg>.
    Found 1-bit register for signal <wbm_ack_o_reg>.
    Found 1-bit register for signal <wbm_err_o_reg>.
    Found 1-bit register for signal <wbm_rty_o_reg>.
    Found 1-bit register for signal <wbm_cyc_i_reg>.
    Found 1-bit register for signal <wbm_done_sync1>.
    Found 1-bit register for signal <wbm_done_sync2>.
    Found 1-bit register for signal <wbm_done_sync3>.
    Found 32-bit register for signal <wbs_adr_o_reg>.
    Found 32-bit register for signal <wbs_dat_i_reg>.
    Found 32-bit register for signal <wbs_dat_o_reg>.
    Found 1-bit register for signal <wbs_we_o_reg>.
    Found 4-bit register for signal <wbs_sel_o_reg>.
    Found 1-bit register for signal <wbs_stb_o_reg>.
    Found 1-bit register for signal <wbs_ack_i_reg>.
    Found 1-bit register for signal <wbs_err_i_reg>.
    Found 1-bit register for signal <wbs_rty_i_reg>.
    Found 1-bit register for signal <wbs_cyc_o_reg>.
    Found 1-bit register for signal <wbs_done_reg>.
    Found 1-bit register for signal <wbs_cyc_o_sync1>.
    Found 1-bit register for signal <wbs_cyc_o_sync2>.
    Found 1-bit register for signal <wbs_cyc_o_sync3>.
    Found 1-bit register for signal <wbs_stb_o_sync1>.
    Found 1-bit register for signal <wbs_stb_o_sync2>.
    Found 1-bit register for signal <wbs_stb_o_sync3>.
    Found 32-bit register for signal <wbm_adr_i_reg>.
    Summary:
	inferred 220 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <wb_async_reg> synthesized.

Synthesizing Unit <JpegEnc>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JpegEnc.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JpegEnc.vhd" line 229: Output port <bs_sm_settings_x_cnt> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JpegEnc.vhd" line 229: Output port <bs_sm_settings_y_cnt> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JpegEnc.vhd" line 229: Output port <bs_sm_settings_cmp_idx> of the instance <U_CtrlSM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <JpegEnc> synthesized.

Synthesizing Unit <HostIF>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/HostIF.vhd".
    Found 1-bit register for signal <qwren>.
    Found 1-bit register for signal <write_ack>.
    Found 1-bit register for signal <sof>.
    Found 1-bit register for signal <img_size_wr>.
    Found 1-bit register for signal <read_ack>.
    Found 32-bit register for signal <OPB_DBus_out>.
    Found 32-bit register for signal <enc_start_reg>.
    Found 32-bit register for signal <image_size_reg>.
    Found 32-bit register for signal <image_ram_access_reg>.
    Found 32-bit register for signal <enc_sts_reg>.
    Found 32-bit register for signal <cod_data_addr_reg>.
    Found 8-bit register for signal <qdata>.
    Found 7-bit register for signal <qaddr>.
    Found 32-bit 7-to-1 multiplexer for signal <_n0148> created at line 145.
    Summary:
	inferred 212 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <HostIF> synthesized.

Synthesizing Unit <CtrlSM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[1].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[2].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[3].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[4].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[5].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <fsm_o> of the instance <G_S_CTRL_SM[6].U_S_CTRL_SM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/CtrlSM.vhd" line 192: Output port <start_o> of the instance <G_S_CTRL_SM[6].U_S_CTRL_SM> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <start<1>>.
    Found 1-bit register for signal <start1_d>.
    Found 1-bit register for signal <jpeg_ready>.
    Found 1-bit register for signal <jpeg_busy>.
    Found 1-bit register for signal <out_mux_ctrl_s>.
    Found 1-bit register for signal <out_mux_ctrl_s2>.
    Found 1-bit register for signal <jfif_eoi>.
    Found 1-bit register for signal <out_mux_ctrl>.
    Found 1-bit register for signal <jfif_start>.
    Found 16-bit register for signal <Reg[1]_y_cnt>.
    Found 16-bit register for signal <Reg[2]_x_cnt>.
    Found 16-bit register for signal <Reg[2]_y_cnt>.
    Found 16-bit register for signal <Reg[3]_x_cnt>.
    Found 16-bit register for signal <Reg[3]_y_cnt>.
    Found 16-bit register for signal <Reg[4]_x_cnt>.
    Found 16-bit register for signal <Reg[4]_y_cnt>.
    Found 16-bit register for signal <Reg[5]_x_cnt>.
    Found 16-bit register for signal <Reg[5]_y_cnt>.
    Found 16-bit register for signal <Reg[6]_x_cnt>.
    Found 16-bit register for signal <Reg[6]_y_cnt>.
    Found 16-bit register for signal <RSM_x_cnt>.
    Found 16-bit register for signal <RSM_y_cnt>.
    Found 16-bit register for signal <Reg[1]_x_cnt>.
    Found 3-bit register for signal <Reg[1]_cmp_idx>.
    Found 3-bit register for signal <Reg[2]_cmp_idx>.
    Found 3-bit register for signal <Reg[3]_cmp_idx>.
    Found 3-bit register for signal <Reg[4]_cmp_idx>.
    Found 3-bit register for signal <Reg[5]_cmp_idx>.
    Found 3-bit register for signal <Reg[6]_cmp_idx>.
    Found 3-bit register for signal <main_state>.
    Found 3-bit register for signal <RSM_cmp_idx>.
    Found finite state machine <FSM_29> for signal <main_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 8                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idles                                          |
    | Power Up State     | idles                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <RSM_x_cnt[15]_GND_62_o_add_62_OUT> created at line 1241.
    Found 16-bit adder for signal <RSM_y_cnt[15]_GND_62_o_add_71_OUT> created at line 1241.
    Found 3-bit adder for signal <RSM_cmp_idx[2]_GND_62_o_add_87_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_62_o_GND_62_o_sub_70_OUT<15:0>> created at line 1308.
    Found 16-bit comparator greater for signal <RSM_x_cnt[15]_img_size_x[15]_LessThan_59_o> created at line 289
    Found 3-bit comparator greater for signal <RSM_cmp_idx[2]_PWR_70_o_LessThan_62_o> created at line 301
    Found 16-bit comparator greater for signal <RSM_y_cnt[15]_GND_62_o_LessThan_71_o> created at line 314
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 254 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  15 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <CtrlSM> synthesized.

Synthesizing Unit <SingleSM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/SingleSM.vhd".
    Found 1-bit register for signal <start_o>.
    Found 1-bit register for signal <pb_start_o>.
    Found 1-bit register for signal <idle_o>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_30> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_X_56_o_Mux_13_o> created at line 110.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SingleSM> synthesized.

Synthesizing Unit <FDCT>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd".
WARNING:Xst:647 - Input <fdct_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fdct_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <fdct_sm_settings_cmp_idx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zz_rden> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd" line 414: Output port <dcto1> of the instance <U_MDCT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd" line 414: Output port <odv1> of the instance <U_MDCT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FDCT.vhd" line 465: Output port <fullo> of the instance <U_FIFO1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <eoi_fdct>.
    Found 1-bit register for signal <start_int>.
    Found 1-bit register for signal <bf_fifo_rd_s>.
    Found 1-bit register for signal <bf_dval>.
    Found 1-bit register for signal <bf_dval_m1>.
    Found 1-bit register for signal <bf_dval_m2>.
    Found 1-bit register for signal <fram1_rd>.
    Found 1-bit register for signal <fifo1_rd>.
    Found 1-bit register for signal <fifo_rd_arm>.
    Found 1-bit register for signal <fifo1_q_dval>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <writing_en>.
    Found 16-bit register for signal <x_pixel_cnt>.
    Found 16-bit register for signal <y_line_cnt>.
    Found 7-bit register for signal <input_rd_cnt>.
    Found 7-bit register for signal <fram1_raddr>.
    Found 7-bit register for signal <fram1_waddr>.
    Found 3-bit register for signal <cmp_idx>.
    Found 3-bit register for signal <cur_cmp_idx>.
    Found 3-bit register for signal <cur_cmp_idx_d1>.
    Found 3-bit register for signal <cur_cmp_idx_d2>.
    Found 3-bit register for signal <cur_cmp_idx_d3>.
    Found 3-bit register for signal <cur_cmp_idx_d4>.
    Found 3-bit register for signal <cur_cmp_idx_d5>.
    Found 3-bit register for signal <cur_cmp_idx_d6>.
    Found 3-bit register for signal <cur_cmp_idx_d7>.
    Found 3-bit register for signal <cur_cmp_idx_d8>.
    Found 3-bit register for signal <fram1_line_cnt>.
    Found 3-bit register for signal <fram1_pix_cnt>.
    Found 3-bit register for signal <xw_cnt>.
    Found 3-bit register for signal <yw_cnt>.
    Found 8-bit register for signal <fram1_rd_d<7:0>>.
    Found 8-bit register for signal <mdct_data_in>.
    Found 5-bit register for signal <start_int_d>.
    Found 6-bit register for signal <fifo1_rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 1-bit register for signal <bf_dval_m3>.
    Found 1-bit register for signal <rd_started>.
    Found 8-bit register for signal <Y_8bit>.
    Found 8-bit register for signal <Cb_8bit>.
    Found 8-bit register for signal <Cr_8bit>.
    Found 7-bit adder for signal <fram1_waddr[6]_GND_64_o_add_2_OUT> created at line 1241.
    Found 16-bit adder for signal <y_line_cnt[15]_GND_64_o_add_10_OUT> created at line 1241.
    Found 16-bit adder for signal <x_pixel_cnt[15]_GND_64_o_add_12_OUT> created at line 1241.
    Found 3-bit adder for signal <cmp_idx[2]_GND_64_o_add_15_OUT> created at line 1241.
    Found 7-bit adder for signal <input_rd_cnt[6]_GND_64_o_add_28_OUT> created at line 1241.
    Found 3-bit adder for signal <fram1_pix_cnt[2]_GND_64_o_add_36_OUT> created at line 1241.
    Found 7-bit adder for signal <fram1_raddr[6]_GND_64_o_add_39_OUT> created at line 1241.
    Found 3-bit adder for signal <fram1_line_cnt[2]_GND_64_o_add_43_OUT> created at line 1241.
    Found 7-bit adder for signal <fram1_raddr[6]_GND_64_o_add_45_OUT> created at line 1241.
    Found 6-bit adder for signal <fifo1_rd_cnt[5]_GND_64_o_add_84_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_64_o_add_93_OUT> created at line 1241.
    Found 3-bit adder for signal <xw_cnt[2]_GND_64_o_add_96_OUT> created at line 1241.
    Found 3-bit adder for signal <yw_cnt[2]_GND_64_o_add_97_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_64_o_GND_64_o_sub_7_OUT<15:0>> created at line 1308.
    Found 16-bit subtractor for signal <GND_64_o_GND_64_o_sub_9_OUT<15:0>> created at line 1308.
    Found 16-bit comparator equal for signal <x_pixel_cnt[15]_GND_64_o_equal_8_o> created at line 294
    Found 16-bit comparator equal for signal <y_line_cnt[15]_GND_64_o_equal_10_o> created at line 297
    Found 3-bit comparator greater for signal <GND_64_o_cur_cmp_idx[2]_LessThan_25_o> created at line 318
    Found 10-bit comparator greater for signal <fifo1_count[9]_GND_64_o_LessThan_26_o> created at line 329
    Found 3-bit comparator greater for signal <cur_cmp_idx[2]_GND_64_o_LessThan_27_o> created at line 331
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred 167 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  47 Multiplexer(s).
Unit <FDCT> synthesized.

Synthesizing Unit <RAMZ_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 24
    Found 128x24-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_1> synthesized.

Synthesizing Unit <MDCT>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/MDCT.vhd".
    Summary:
	inferred   3 Multiplexer(s).
Unit <MDCT> synthesized.

Synthesizing Unit <DCT1D>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DCT1D.vhd".
WARNING:Xst:653 - Signal <dcto> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <odv> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 6-bit register for signal <stage2_cnt_reg>.
    Found 9-bit register for signal <latchbuf_reg<7>>.
    Found 9-bit register for signal <latchbuf_reg<6>>.
    Found 9-bit register for signal <latchbuf_reg<5>>.
    Found 9-bit register for signal <latchbuf_reg<4>>.
    Found 9-bit register for signal <latchbuf_reg<3>>.
    Found 9-bit register for signal <latchbuf_reg<2>>.
    Found 9-bit register for signal <latchbuf_reg<1>>.
    Found 9-bit register for signal <databuf_reg<7>>.
    Found 9-bit register for signal <databuf_reg<6>>.
    Found 9-bit register for signal <databuf_reg<5>>.
    Found 9-bit register for signal <databuf_reg<4>>.
    Found 9-bit register for signal <databuf_reg<3>>.
    Found 9-bit register for signal <databuf_reg<2>>.
    Found 9-bit register for signal <databuf_reg<1>>.
    Found 9-bit register for signal <databuf_reg<0>>.
    Found 6-bit register for signal <ramwaddro_s>.
    Found 6-bit register for signal <ramwaddro_d1>.
    Found 6-bit register for signal <ramwaddro_d2>.
    Found 6-bit register for signal <ramwaddro_d3>.
    Found 6-bit register for signal <ramwaddro_d4>.
    Found 6-bit register for signal <romeaddro<0>>.
    Found 6-bit register for signal <romeaddro<1>>.
    Found 6-bit register for signal <romeaddro<2>>.
    Found 6-bit register for signal <romeaddro<3>>.
    Found 6-bit register for signal <romeaddro<4>>.
    Found 6-bit register for signal <romeaddro<5>>.
    Found 6-bit register for signal <romeaddro<6>>.
    Found 6-bit register for signal <romeaddro<7>>.
    Found 6-bit register for signal <romeaddro<8>>.
    Found 6-bit register for signal <romoaddro<0>>.
    Found 6-bit register for signal <romoaddro<1>>.
    Found 6-bit register for signal <romoaddro<2>>.
    Found 6-bit register for signal <romoaddro<3>>.
    Found 6-bit register for signal <romoaddro<4>>.
    Found 6-bit register for signal <romoaddro<5>>.
    Found 6-bit register for signal <romoaddro<6>>.
    Found 6-bit register for signal <romoaddro<7>>.
    Found 6-bit register for signal <romoaddro<8>>.
    Found 3-bit register for signal <col_reg>.
    Found 3-bit register for signal <row_reg>.
    Found 3-bit register for signal <col_2_reg>.
    Found 3-bit register for signal <inpcnt_reg>.
    Found 22-bit register for signal <dcto_1>.
    Found 22-bit register for signal <dcto_2>.
    Found 22-bit register for signal <dcto_3>.
    Found 10-bit register for signal <dcto_4<21:12>>.
    Found 14-bit register for signal <romedatao_d1<3>>.
    Found 14-bit register for signal <romedatao_d1<4>>.
    Found 14-bit register for signal <romedatao_d1<5>>.
    Found 14-bit register for signal <romedatao_d1<6>>.
    Found 14-bit register for signal <romedatao_d1<7>>.
    Found 14-bit register for signal <romedatao_d1<8>>.
    Found 14-bit register for signal <romodatao_d1<3>>.
    Found 14-bit register for signal <romodatao_d1<4>>.
    Found 14-bit register for signal <romodatao_d1<5>>.
    Found 14-bit register for signal <romodatao_d1<6>>.
    Found 14-bit register for signal <romodatao_d1<7>>.
    Found 14-bit register for signal <romodatao_d1<8>>.
    Found 14-bit register for signal <romedatao_d2<5>>.
    Found 14-bit register for signal <romedatao_d2<6>>.
    Found 14-bit register for signal <romedatao_d2<7>>.
    Found 14-bit register for signal <romedatao_d2<8>>.
    Found 14-bit register for signal <romodatao_d2<5>>.
    Found 14-bit register for signal <romodatao_d2<6>>.
    Found 14-bit register for signal <romodatao_d2<7>>.
    Found 14-bit register for signal <romodatao_d2<8>>.
    Found 14-bit register for signal <romedatao_d3<7>>.
    Found 14-bit register for signal <romedatao_d3<8>>.
    Found 14-bit register for signal <romodatao_d3<7>>.
    Found 14-bit register for signal <romodatao_d3<8>>.
    Found 1-bit register for signal <stage2_reg>.
    Found 1-bit register for signal <ramwe_s>.
    Found 1-bit register for signal <wmemsel_reg>.
    Found 1-bit register for signal <even_not_odd>.
    Found 1-bit register for signal <even_not_odd_d1>.
    Found 1-bit register for signal <even_not_odd_d2>.
    Found 1-bit register for signal <even_not_odd_d3>.
    Found 1-bit register for signal <ramwe_d1>.
    Found 1-bit register for signal <ramwe_d2>.
    Found 1-bit register for signal <ramwe_d3>.
    Found 1-bit register for signal <ramwe_d4>.
    Found 1-bit register for signal <wmemsel_d1>.
    Found 1-bit register for signal <wmemsel_d2>.
    Found 1-bit register for signal <wmemsel_d3>.
    Found 1-bit register for signal <wmemsel_d4>.
    Found 3-bit adder for signal <inpcnt_reg[2]_GND_68_o_add_2_OUT> created at line 1241.
    Found 9-bit adder for signal <latchbuf_reg[1][8]_GND_68_o_add_6_OUT> created at line 181.
    Found 9-bit adder for signal <latchbuf_reg[2][8]_latchbuf_reg[7][8]_add_7_OUT> created at line 182.
    Found 9-bit adder for signal <latchbuf_reg[3][8]_latchbuf_reg[6][8]_add_8_OUT> created at line 183.
    Found 9-bit adder for signal <latchbuf_reg[4][8]_latchbuf_reg[5][8]_add_9_OUT> created at line 184.
    Found 6-bit adder for signal <stage2_cnt_reg[5]_GND_68_o_add_41_OUT> created at line 1241.
    Found 3-bit adder for signal <col_reg[2]_GND_68_o_add_42_OUT> created at line 1241.
    Found 3-bit adder for signal <col_2_reg[2]_GND_68_o_add_43_OUT> created at line 1241.
    Found 3-bit adder for signal <row_reg[2]_GND_68_o_add_45_OUT> created at line 1241.
    Found 22-bit adder for signal <n0477> created at line 276.
    Found 22-bit adder for signal <romedatao[0][13]_romedatao[2][13]_add_81_OUT> created at line 276.
    Found 22-bit adder for signal <n0483> created at line 282.
    Found 22-bit adder for signal <romodatao[0][13]_romodatao[2][13]_add_83_OUT> created at line 282.
    Found 22-bit adder for signal <n0489> created at line 290.
    Found 22-bit adder for signal <dcto_1[21]_romedatao_d1[4][13]_add_86_OUT> created at line 290.
    Found 22-bit adder for signal <n0495> created at line 296.
    Found 22-bit adder for signal <dcto_1[21]_romodatao_d1[4][13]_add_88_OUT> created at line 296.
    Found 22-bit adder for signal <n0501> created at line 304.
    Found 22-bit adder for signal <dcto_2[21]_romedatao_d2[6][13]_add_91_OUT> created at line 304.
    Found 22-bit adder for signal <n0507> created at line 310.
    Found 22-bit adder for signal <dcto_2[21]_romodatao_d2[6][13]_add_93_OUT> created at line 310.
    Found 22-bit adder for signal <dcto_3[21]_romedatao_d3[7][13]_add_95_OUT> created at line 318.
    Found 22-bit adder for signal <dcto_3[21]_romodatao_d3[7][13]_add_97_OUT> created at line 324.
    Found 9-bit subtractor for signal <n0455> created at line 0.
    Found 9-bit subtractor for signal <latchbuf_reg[1][8]_GND_68_o_sub_12_OUT<8:0>> created at line 185.
    Found 9-bit subtractor for signal <latchbuf_reg[2][8]_latchbuf_reg[7][8]_sub_13_OUT<8:0>> created at line 186.
    Found 9-bit subtractor for signal <latchbuf_reg[3][8]_latchbuf_reg[6][8]_sub_14_OUT<8:0>> created at line 187.
    Found 9-bit subtractor for signal <latchbuf_reg[4][8]_latchbuf_reg[5][8]_sub_15_OUT<8:0>> created at line 188.
    Found 22-bit subtractor for signal <dcto_3[21]_romedatao_d3[8][13]_sub_97_OUT<21:0>> created at line 318.
    Found 22-bit subtractor for signal <dcto_3[21]_romodatao_d3[8][13]_sub_99_OUT<21:0>> created at line 324.
    Found 6-bit comparator greater for signal <stage2_cnt_reg[5]_GND_68_o_LessThan_41_o> created at line 197
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred 718 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <DCT1D> synthesized.

Synthesizing Unit <DCT2D>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DCT2D.vhd".
    Found 6-bit register for signal <stage2_cnt_reg>.
    Found 3-bit register for signal <colram_reg>.
    Found 3-bit register for signal <rowram_reg>.
    Found 3-bit register for signal <col_reg>.
    Found 3-bit register for signal <colr_reg>.
    Found 3-bit register for signal <rowr_reg>.
    Found 11-bit register for signal <latchbuf_reg<7>>.
    Found 11-bit register for signal <latchbuf_reg<6>>.
    Found 11-bit register for signal <latchbuf_reg<5>>.
    Found 11-bit register for signal <latchbuf_reg<4>>.
    Found 11-bit register for signal <latchbuf_reg<3>>.
    Found 11-bit register for signal <latchbuf_reg<2>>.
    Found 11-bit register for signal <latchbuf_reg<1>>.
    Found 11-bit register for signal <databuf_reg<7>>.
    Found 11-bit register for signal <databuf_reg<6>>.
    Found 11-bit register for signal <databuf_reg<5>>.
    Found 11-bit register for signal <databuf_reg<4>>.
    Found 11-bit register for signal <databuf_reg<3>>.
    Found 11-bit register for signal <databuf_reg<2>>.
    Found 11-bit register for signal <databuf_reg<1>>.
    Found 11-bit register for signal <databuf_reg<0>>.
    Found 24-bit register for signal <dcto_1>.
    Found 24-bit register for signal <dcto_2>.
    Found 24-bit register for signal <dcto_3>.
    Found 24-bit register for signal <dcto_4>.
    Found 12-bit register for signal <dcto_5<23:12>>.
    Found 6-bit register for signal <romeaddro<0>>.
    Found 6-bit register for signal <romeaddro<1>>.
    Found 6-bit register for signal <romeaddro<2>>.
    Found 6-bit register for signal <romeaddro<3>>.
    Found 6-bit register for signal <romeaddro<4>>.
    Found 6-bit register for signal <romeaddro<5>>.
    Found 6-bit register for signal <romeaddro<6>>.
    Found 6-bit register for signal <romeaddro<7>>.
    Found 6-bit register for signal <romeaddro<8>>.
    Found 6-bit register for signal <romeaddro<9>>.
    Found 6-bit register for signal <romeaddro<10>>.
    Found 6-bit register for signal <romoaddro<0>>.
    Found 6-bit register for signal <romoaddro<1>>.
    Found 6-bit register for signal <romoaddro<2>>.
    Found 6-bit register for signal <romoaddro<3>>.
    Found 6-bit register for signal <romoaddro<4>>.
    Found 6-bit register for signal <romoaddro<5>>.
    Found 6-bit register for signal <romoaddro<6>>.
    Found 6-bit register for signal <romoaddro<7>>.
    Found 6-bit register for signal <romoaddro<8>>.
    Found 6-bit register for signal <romoaddro<9>>.
    Found 6-bit register for signal <romoaddro<10>>.
    Found 14-bit register for signal <romedatao_d1<3>>.
    Found 14-bit register for signal <romedatao_d1<4>>.
    Found 14-bit register for signal <romedatao_d1<5>>.
    Found 14-bit register for signal <romedatao_d1<6>>.
    Found 14-bit register for signal <romedatao_d1<7>>.
    Found 14-bit register for signal <romedatao_d1<8>>.
    Found 14-bit register for signal <romedatao_d1<9>>.
    Found 14-bit register for signal <romedatao_d1<10>>.
    Found 14-bit register for signal <romodatao_d1<3>>.
    Found 14-bit register for signal <romodatao_d1<4>>.
    Found 14-bit register for signal <romodatao_d1<5>>.
    Found 14-bit register for signal <romodatao_d1<6>>.
    Found 14-bit register for signal <romodatao_d1<7>>.
    Found 14-bit register for signal <romodatao_d1<8>>.
    Found 14-bit register for signal <romodatao_d1<9>>.
    Found 14-bit register for signal <romodatao_d1<10>>.
    Found 14-bit register for signal <romedatao_d2<5>>.
    Found 14-bit register for signal <romedatao_d2<6>>.
    Found 14-bit register for signal <romedatao_d2<7>>.
    Found 14-bit register for signal <romedatao_d2<8>>.
    Found 14-bit register for signal <romedatao_d2<9>>.
    Found 14-bit register for signal <romedatao_d2<10>>.
    Found 14-bit register for signal <romodatao_d2<5>>.
    Found 14-bit register for signal <romodatao_d2<6>>.
    Found 14-bit register for signal <romodatao_d2<7>>.
    Found 14-bit register for signal <romodatao_d2<8>>.
    Found 14-bit register for signal <romodatao_d2<9>>.
    Found 14-bit register for signal <romodatao_d2<10>>.
    Found 14-bit register for signal <romedatao_d3<7>>.
    Found 14-bit register for signal <romedatao_d3<8>>.
    Found 14-bit register for signal <romedatao_d3<9>>.
    Found 14-bit register for signal <romedatao_d3<10>>.
    Found 14-bit register for signal <romodatao_d3<7>>.
    Found 14-bit register for signal <romodatao_d3<8>>.
    Found 14-bit register for signal <romodatao_d3<9>>.
    Found 14-bit register for signal <romodatao_d3<10>>.
    Found 14-bit register for signal <romedatao_d4<9>>.
    Found 14-bit register for signal <romedatao_d4<10>>.
    Found 14-bit register for signal <romodatao_d4<9>>.
    Found 14-bit register for signal <romodatao_d4<10>>.
    Found 1-bit register for signal <rmemsel_reg>.
    Found 1-bit register for signal <stage1_reg>.
    Found 1-bit register for signal <stage2_reg>.
    Found 1-bit register for signal <odv_d0>.
    Found 1-bit register for signal <dataready_2_reg>.
    Found 1-bit register for signal <even_not_odd>.
    Found 1-bit register for signal <even_not_odd_d1>.
    Found 1-bit register for signal <even_not_odd_d2>.
    Found 1-bit register for signal <even_not_odd_d3>.
    Found 1-bit register for signal <even_not_odd_d4>.
    Found 1-bit register for signal <odv_d1>.
    Found 1-bit register for signal <odv_d2>.
    Found 1-bit register for signal <odv_d3>.
    Found 1-bit register for signal <odv_d4>.
    Found 1-bit register for signal <odv_d5>.
    Found 1-bit register for signal <datareadyack>.
    Found 3-bit adder for signal <colram_reg[2]_GND_70_o_add_1_OUT> created at line 1241.
    Found 3-bit adder for signal <colr_reg[2]_GND_70_o_add_2_OUT> created at line 1241.
    Found 3-bit adder for signal <rowr_reg[2]_GND_70_o_add_4_OUT> created at line 1241.
    Found 3-bit adder for signal <rowram_reg[2]_GND_70_o_add_7_OUT> created at line 1241.
    Found 11-bit adder for signal <latchbuf_reg[1][10]_ramdatao[9]_add_10_OUT> created at line 180.
    Found 11-bit adder for signal <latchbuf_reg[2][10]_latchbuf_reg[7][10]_add_11_OUT> created at line 181.
    Found 11-bit adder for signal <latchbuf_reg[3][10]_latchbuf_reg[6][10]_add_12_OUT> created at line 182.
    Found 11-bit adder for signal <latchbuf_reg[4][10]_latchbuf_reg[5][10]_add_13_OUT> created at line 183.
    Found 6-bit adder for signal <stage2_cnt_reg[5]_GND_70_o_add_49_OUT> created at line 1241.
    Found 3-bit adder for signal <col_reg[2]_GND_70_o_add_50_OUT> created at line 1241.
    Found 24-bit adder for signal <n0578> created at line 268.
    Found 24-bit adder for signal <romedatao[0][13]_romedatao[2][13]_add_85_OUT> created at line 268.
    Found 24-bit adder for signal <n0584> created at line 274.
    Found 24-bit adder for signal <romodatao[0][13]_romodatao[2][13]_add_87_OUT> created at line 274.
    Found 24-bit adder for signal <n0590> created at line 282.
    Found 24-bit adder for signal <dcto_1[23]_romedatao_d1[4][13]_add_90_OUT> created at line 282.
    Found 24-bit adder for signal <n0596> created at line 288.
    Found 24-bit adder for signal <dcto_1[23]_romodatao_d1[4][13]_add_92_OUT> created at line 288.
    Found 24-bit adder for signal <n0602> created at line 296.
    Found 24-bit adder for signal <dcto_2[23]_romedatao_d2[6][13]_add_95_OUT> created at line 296.
    Found 24-bit adder for signal <n0608> created at line 302.
    Found 24-bit adder for signal <dcto_2[23]_romodatao_d2[6][13]_add_97_OUT> created at line 302.
    Found 24-bit adder for signal <n0614> created at line 310.
    Found 24-bit adder for signal <dcto_3[23]_romedatao_d3[8][13]_add_100_OUT> created at line 310.
    Found 24-bit adder for signal <n0620> created at line 316.
    Found 24-bit adder for signal <dcto_3[23]_romodatao_d3[8][13]_add_102_OUT> created at line 316.
    Found 24-bit adder for signal <dcto_4[23]_romedatao_d4[9][13]_add_104_OUT> created at line 324.
    Found 24-bit adder for signal <dcto_4[23]_romodatao_d4[9][13]_add_106_OUT> created at line 330.
    Found 11-bit subtractor for signal <latchbuf_reg[1][10]_ramdatao[9]_sub_15_OUT<10:0>> created at line 184.
    Found 11-bit subtractor for signal <latchbuf_reg[2][10]_latchbuf_reg[7][10]_sub_16_OUT<10:0>> created at line 185.
    Found 11-bit subtractor for signal <latchbuf_reg[3][10]_latchbuf_reg[6][10]_sub_17_OUT<10:0>> created at line 186.
    Found 11-bit subtractor for signal <latchbuf_reg[4][10]_latchbuf_reg[5][10]_sub_18_OUT<10:0>> created at line 187.
    Found 24-bit subtractor for signal <dcto_4[23]_romedatao_d4[10][13]_sub_106_OUT<23:0>> created at line 324.
    Found 24-bit subtractor for signal <dcto_4[23]_romodatao_d4[10][13]_sub_108_OUT<23:0>> created at line 330.
    Found 6-bit comparator greater for signal <stage2_cnt_reg[5]_GND_70_o_LessThan_49_o> created at line 197
    Summary:
	inferred  24 Adder/Subtractor(s).
	inferred 1002 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <DCT2D> synthesized.

Synthesizing Unit <RAM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RAM.vhd".
    Found 64x10-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAM> synthesized.

Synthesizing Unit <DBUFCTL>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DBUFCTL.vhd".
    Found 1-bit register for signal <dataready>.
    Found 1-bit register for signal <memswitchwr_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <DBUFCTL> synthesized.

Synthesizing Unit <ROME>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ROME.vhd".
    Found 14-bit register for signal <datao>.
    Found 64x14-bit Read Only RAM for signal <addr[5]_GND_74_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  14 D-type flip-flop(s).
Unit <ROME> synthesized.

Synthesizing Unit <ROMO>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ROMO.vhd".
    Found 14-bit register for signal <datao>.
    Found 64x14-bit Read Only RAM for signal <addr[5]_PWR_84_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  14 D-type flip-flop(s).
Unit <ROMO> synthesized.

Synthesizing Unit <FIFO_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 12
        ADDR_WIDTH = 9
    Found 1-bit register for signal <full_reg>.
    Found 9-bit register for signal <raddr_reg>.
    Found 9-bit register for signal <waddr_reg>.
    Found 10-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 9-bit adder for signal <raddr_reg[8]_GND_76_o_add_9_OUT> created at line 224.
    Found 9-bit adder for signal <waddr_reg[8]_GND_76_o_add_13_OUT> created at line 237.
    Found 10-bit adder for signal <count_reg[9]_GND_76_o_add_18_OUT> created at line 253.
    Found 10-bit subtractor for signal <GND_76_o_GND_76_o_sub_18_OUT<9:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
Unit <FIFO_1> synthesized.

Synthesizing Unit <RAMF_1>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 12
        RAMA_W = 9
    Found 512x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 9-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   9 D-type flip-flop(s).
Unit <RAMF_1> synthesized.

Synthesizing Unit <RAMZ_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 12
    Found 128x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_2> synthesized.

Synthesizing Unit <ZZ_TOP>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ZZ_TOP.vhd".
WARNING:Xst:647 - Input <zig_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zig_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <zig_sm_settings_cmp_idx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <fdct_buf_sel_s>.
    Found 1-bit register for signal <fifo_rden>.
    Found 5-bit register for signal <rd_en_d>.
    Found 6-bit register for signal <rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_79_o_add_7_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_79_o_add_14_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <ZZ_TOP> synthesized.

Synthesizing Unit <zigzag>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ZIGZAG.vhd".
        RAMADDR_W = 6
        RAMDATA_W = 12
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ZIGZAG.vhd" line 110: Output port <count> of the instance <U_FIFO> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ZIGZAG.vhd" line 110: Output port <fullo> of the instance <U_FIFO> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <dovalid>.
    Found 6-bit register for signal <zz_rd_addr>.
    Found 64x6-bit Read Only RAM for signal <rd_addr[5]_PWR_89_o_wide_mux_2_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <zigzag> synthesized.

Synthesizing Unit <FIFO_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 12
        ADDR_WIDTH = 6
    Found 1-bit register for signal <full_reg>.
    Found 6-bit register for signal <raddr_reg>.
    Found 6-bit register for signal <waddr_reg>.
    Found 7-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 6-bit adder for signal <raddr_reg[5]_GND_81_o_add_9_OUT> created at line 224.
    Found 6-bit adder for signal <waddr_reg[5]_GND_81_o_add_13_OUT> created at line 237.
    Found 7-bit adder for signal <count_reg[6]_GND_81_o_add_18_OUT> created at line 253.
    Found 7-bit subtractor for signal <GND_81_o_GND_81_o_sub_18_OUT<6:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <FIFO_2> synthesized.

Synthesizing Unit <RAMF_2>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 12
        RAMA_W = 6
    Found 64x12-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAMF_2> synthesized.

Synthesizing Unit <QUANT_TOP>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/QUANT_TOP.vhd".
WARNING:Xst:647 - Input <qua_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <qua_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <zig_buf_sel_s>.
    Found 1-bit register for signal <rd_en>.
    Found 5-bit register for signal <rd_en_d<4:0>>.
    Found 6-bit register for signal <rd_cnt>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_83_o_add_7_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_83_o_add_14_OUT> created at line 1241.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <QUANT_TOP> synthesized.

Synthesizing Unit <quantizer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/QUANTIZER.vhd".
        SIZE_C = 12
        RAMQADDR_W = 7
        RAMQDATA_W = 8
    Found 6-bit register for signal <romaddr_s>.
    Found 5-bit register for signal <pipeline_reg>.
    Found 12-bit register for signal <di_d1>.
    Found 1-bit register for signal <table_select>.
    Found 6-bit adder for signal <romaddr_s[5]_GND_84_o_add_5_OUT> created at line 169.
    Found 3-bit comparator lessequal for signal <cmp_idx[2]_GND_84_o_LessThan_5_o> created at line 146
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <quantizer> synthesized.

Synthesizing Unit <RAMZ_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RAMZ.vhd".
        RAMADDR_W = 7
        RAMDATA_W = 8
    Found 128x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMZ_3> synthesized.

Synthesizing Unit <r_divider>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/r_divider.vhd".
    Found 12-bit register for signal <mult_out_s>.
    Found 12-bit register for signal <dividend_d1>.
    Found 12-bit register for signal <q>.
    Found 28-bit register for signal <mult_out>.
    Found 1-bit register for signal <signbit_d1>.
    Found 1-bit register for signal <signbit_d2>.
    Found 1-bit register for signal <signbit_d3>.
    Found 1-bit register for signal <round>.
    Found 12-bit adder for signal <mult_out_s[11]_GND_86_o_add_8_OUT> created at line 1253.
    Found 12-bit subtractor for signal <mult_out_s[11]_GND_86_o_sub_11_OUT<11:0>> created at line 1320.
    Found 12-bit subtractor for signal <GND_86_o_dividend[11]_sub_4_OUT<11:0>> created at line 1326.
    Found 12-bit subtractor for signal <GND_86_o_mult_out[27]_sub_7_OUT<11:0>> created at line 1326.
    Found 12x16-bit multiplier for signal <dividend_d1[11]_reciprocal[15]_MuLt_5_OUT> created at line 125.
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <r_divider> synthesized.

Synthesizing Unit <ROMR>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ROMR.vhd".
        ROMADDR_W = 8
        ROMDATA_W = 16
    Found 8-bit register for signal <addr_reg>.
    Found 256x16-bit Read Only RAM for signal <datao>
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <ROMR> synthesized.

Synthesizing Unit <RLE_TOP>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RLE_TOP.vhd".
    Found 1-bit register for signal <qua_buf_sel_s>.
    Found 1-bit register for signal <ready_pb>.
    Found 6-bit register for signal <wr_cnt>.
    Found 6-bit adder for signal <wr_cnt[5]_GND_89_o_add_8_OUT> created at line 1241.
    Found 6-bit adder for signal <n0060> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_89_o_add_10_OUT> created at line 206.
    Found 6-bit adder for signal <wr_cnt[5]_GND_89_o_add_14_OUT> created at line 213.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <RLE_TOP> synthesized.

Synthesizing Unit <rle>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RLE.vhd".
        RAMADDR_W = 6
        RAMDATA_W = 12
WARNING:Xst:647 - Input <rle_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rle_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <prev_dc_reg_0>.
    Found 12-bit register for signal <prev_dc_reg_1>.
    Found 12-bit register for signal <prev_dc_reg_2>.
    Found 12-bit register for signal <ampli_vli_reg<11:0>>.
    Found 13-bit register for signal <acc_reg>.
    Found 4-bit register for signal <runlength_reg>.
    Found 4-bit register for signal <runlength>.
    Found 4-bit register for signal <size_reg>.
    Found 6-bit register for signal <zero_cnt>.
    Found 6-bit register for signal <rd_cnt>.
    Found 1-bit register for signal <dovalid_reg>.
    Found 1-bit register for signal <dovalid>.
    Found 1-bit register for signal <zrl_proc>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <divalid_en>.
    Found 1-bit register for signal <divalid>.
    Found 6-bit register for signal <wr_cnt>.
    Found 12-bit register for signal <zrl_di>.
    Found 6-bit adder for signal <rd_cnt[5]_GND_90_o_add_6_OUT> created at line 1241.
    Found 6-bit adder for signal <wr_cnt[5]_GND_90_o_add_9_OUT> created at line 1241.
    Found 6-bit adder for signal <zero_cnt[5]_GND_90_o_add_20_OUT> created at line 1241.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_0[11]_sub_12_OUT<12:0>> created at line 175.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_1[11]_sub_13_OUT<12:0>> created at line 178.
    Found 13-bit subtractor for signal <di[11]_prev_dc_reg_2[11]_sub_14_OUT<12:0>> created at line 181.
    Found 6-bit subtractor for signal <GND_90_o_GND_90_o_sub_25_OUT<5:0>> created at line 1308.
    Found 13-bit subtractor for signal <acc_reg[12]_GND_90_o_sub_86_OUT<12:0>> created at line 282.
    Found 6-bit comparator greater for signal <n0028> created at line 204
    Found 13-bit comparator lessequal for signal <n0108> created at line 279
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_89_o> created at line 288
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_90_o> created at line 288
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_91_o> created at line 290
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_92_o> created at line 290
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_93_o> created at line 292
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_94_o> created at line 292
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_95_o> created at line 294
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_96_o> created at line 294
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_97_o> created at line 296
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_98_o> created at line 296
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_99_o> created at line 298
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_100_o> created at line 298
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_101_o> created at line 300
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_102_o> created at line 300
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_103_o> created at line 302
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_104_o> created at line 302
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_105_o> created at line 304
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_106_o> created at line 304
    Found 13-bit comparator greater for signal <PWR_98_o_acc_reg[12]_LessThan_107_o> created at line 306
    Found 13-bit comparator greater for signal <acc_reg[12]_PWR_98_o_LessThan_108_o> created at line 306
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_90_o_LessThan_121_o> created at line 314
    Found 13-bit comparator greater for signal <GND_90_o_acc_reg[12]_LessThan_122_o> created at line 314
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_90_o_LessThan_123_o> created at line 316
    Found 13-bit comparator greater for signal <GND_90_o_acc_reg[12]_LessThan_124_o> created at line 316
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_90_o_LessThan_125_o> created at line 318
    Found 13-bit comparator greater for signal <GND_90_o_acc_reg[12]_LessThan_126_o> created at line 318
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_90_o_LessThan_127_o> created at line 320
    Found 13-bit comparator greater for signal <GND_90_o_acc_reg[12]_LessThan_128_o> created at line 320
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_90_o_LessThan_129_o> created at line 322
    Found 13-bit comparator greater for signal <GND_90_o_acc_reg[12]_LessThan_130_o> created at line 322
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_90_o_LessThan_131_o> created at line 324
    Found 13-bit comparator greater for signal <GND_90_o_acc_reg[12]_LessThan_132_o> created at line 324
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_90_o_LessThan_133_o> created at line 326
    Found 13-bit comparator greater for signal <GND_90_o_acc_reg[12]_LessThan_134_o> created at line 326
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_90_o_LessThan_135_o> created at line 328
    Found 13-bit comparator greater for signal <GND_90_o_acc_reg[12]_LessThan_136_o> created at line 328
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_90_o_LessThan_137_o> created at line 330
    Found 13-bit comparator greater for signal <GND_90_o_acc_reg[12]_LessThan_138_o> created at line 330
    Found 13-bit comparator greater for signal <acc_reg[12]_GND_90_o_LessThan_139_o> created at line 332
    Found 13-bit comparator greater for signal <GND_90_o_acc_reg[12]_LessThan_140_o> created at line 332
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred 109 D-type flip-flop(s).
	inferred  42 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <rle> synthesized.

Synthesizing Unit <RleDoubleFifo>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 117: Output port <count> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 117: Output port <fullo> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 140: Output port <count> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/RleDoubleFifo.vhd" line 140: Output port <fullo> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo2_wr>.
    Found 1-bit register for signal <fifo1_wr>.
    Found 20-bit register for signal <fifo_data_in>.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <RleDoubleFifo> synthesized.

Synthesizing Unit <FIFO_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 20
        ADDR_WIDTH = 6
    Found 1-bit register for signal <full_reg>.
    Found 6-bit register for signal <raddr_reg>.
    Found 6-bit register for signal <waddr_reg>.
    Found 7-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 6-bit adder for signal <raddr_reg[5]_GND_92_o_add_9_OUT> created at line 224.
    Found 6-bit adder for signal <waddr_reg[5]_GND_92_o_add_13_OUT> created at line 237.
    Found 7-bit adder for signal <count_reg[6]_GND_92_o_add_18_OUT> created at line 253.
    Found 7-bit subtractor for signal <GND_92_o_GND_92_o_sub_18_OUT<6:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
Unit <FIFO_3> synthesized.

Synthesizing Unit <RAMF_3>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 20
        RAMA_W = 6
    Found 64x20-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 6-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <RAMF_3> synthesized.

Synthesizing Unit <Huffman>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/Huffman.vhd".
WARNING:Xst:647 - Input <huf_sm_settings_x_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <huf_sm_settings_y_cnt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rle_buf_sel_s>.
    Found 1-bit register for signal <last_block>.
    Found 1-bit register for signal <ready_HFW>.
    Found 1-bit register for signal <fifo_wren>.
    Found 1-bit register for signal <rd_en_s>.
    Found 1-bit register for signal <start_pb_d1>.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <first_rle_word>.
    Found 1-bit register for signal <HFW_running>.
    Found 1-bit register for signal <pad_reg>.
    Found 12-bit register for signal <VLI_r>.
    Found 5-bit register for signal <VLC_size>.
    Found 5-bit register for signal <bit_ptr>.
    Found 16-bit register for signal <VLC>.
    Found 32-bit register for signal <image_area_size>.
    Found 2-bit register for signal <fifo_wrt_cnt>.
    Found 2-bit register for signal <state>.
    Found 8-bit register for signal <fifo_wbyte>.
    Found 8-bit register for signal <pad_byte>.
    Found 23-bit register for signal <word_reg>.
    Found 4-bit register for signal <VLI_size_r>.
    Found 28-bit register for signal <block_cnt>.
    Found 12-bit register for signal <VLI_d1>.
    Found 4-bit register for signal <VLI_size_d1>.
    Found 1-bit register for signal <d_val_d1>.
    Found finite state machine <FSM_31> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <GND_94_o_GND_94_o_sub_45_OUT> created at line 452.
    Found 6-bit subtractor for signal <GND_94_o_GND_94_o_sub_241_OUT> created at line 478.
    Found 6-bit subtractor for signal <GND_94_o_GND_94_o_sub_244_OUT> created at line 477.
    Found 28-bit adder for signal <block_cnt[27]_GND_94_o_add_15_OUT> created at line 1241.
    Found 5-bit adder for signal <bit_ptr[4]_VLC_size[4]_add_227_OUT> created at line 455.
    Found 5-bit adder for signal <bit_ptr[4]_VLI_ext_size[4]_add_423_OUT> created at line 482.
    Found 2-bit adder for signal <fifo_wrt_cnt[1]_GND_94_o_add_448_OUT> created at line 1241.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_182_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_190_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_198_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_206_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_214_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_222_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_102_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_110_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_118_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_126_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_134_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_142_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_150_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_158_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_166_OUT<3:0>> created at line 452.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_378_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_253_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_386_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_261_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_394_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_269_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_402_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_277_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_410_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_285_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_418_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_293_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_298_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_301_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_306_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_309_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_314_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_317_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_322_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_325_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_330_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_333_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_338_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_341_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_346_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_349_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_354_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_357_OUT<4:0>> created at line 477.
    Found 4-bit subtractor for signal <GND_94_o_GND_94_o_sub_362_OUT<3:0>> created at line 478.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_365_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_373_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_381_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_389_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_397_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_405_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_413_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_421_OUT<4:0>> created at line 477.
    Found 5-bit subtractor for signal <GND_94_o_GND_94_o_sub_430_OUT<4:0>> created at line 499.
    Found 16x16-bit multiplier for signal <img_size_x[15]_img_size_y[15]_MuLt_14_OUT> created at line 319.
    Found 23-bit shifter logical left for signal <word_reg[22]_num_fifo_wrs[1]_shift_left_427_OUT> created at line 2955
    Found 8-bit 3-to-1 multiplexer for signal <fifo_wrt_cnt[1]_GND_94_o_wide_mux_37_OUT> created at line 402.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_46_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_54_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_62_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_70_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_78_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_86_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_94_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_102_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_110_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_118_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_126_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_134_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_142_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_150_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_158_o> created at line 452.
    Found 1-bit 16-to-1 multiplexer for signal <GND_94_o_VLC[15]_Mux_166_o> created at line 452.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_242_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_250_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_258_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_266_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_274_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_282_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_290_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_298_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_306_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_314_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_322_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_330_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_338_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_346_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_354_o> created at line 478.
    Found 1-bit 13-to-1 multiplexer for signal <GND_94_o_VLI_ext[15]_Mux_362_o> created at line 478.
    Found 1-bit 3-to-1 multiplexer for signal <state[1]_HFW_running_Mux_460_o> created at line 438.
    Found 3-bit comparator greater for signal <huf_sm_settings_cmp_idx[2]_GND_94_o_LessThan_8_o> created at line 298
    Found 28-bit comparator equal for signal <block_cnt[27]_GND_94_o_equal_19_o> created at line 327
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_52_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_60_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_68_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_76_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_84_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_92_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_100_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_108_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_116_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_124_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_132_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_140_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_148_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_156_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLC_size[4]_LessThan_164_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_104_o_VLC_size[4]_LessThan_172_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_104_o_VLC_size[4]_LessThan_180_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_104_o_VLC_size[4]_LessThan_188_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_104_o_VLC_size[4]_LessThan_196_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_104_o_VLC_size[4]_LessThan_204_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_104_o_VLC_size[4]_LessThan_212_o> created at line 451
    Found 5-bit comparator greater for signal <PWR_104_o_VLC_size[4]_LessThan_220_o> created at line 451
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_248_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_256_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_264_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_272_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_280_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_288_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_296_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_304_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_312_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_320_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_328_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_336_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_344_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_352_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_VLI_ext_size[4]_LessThan_360_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_104_o_VLI_ext_size[4]_LessThan_368_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_104_o_VLI_ext_size[4]_LessThan_376_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_104_o_VLI_ext_size[4]_LessThan_384_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_104_o_VLI_ext_size[4]_LessThan_392_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_104_o_VLI_ext_size[4]_LessThan_400_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_104_o_VLI_ext_size[4]_LessThan_408_o> created at line 476
    Found 5-bit comparator greater for signal <PWR_104_o_VLI_ext_size[4]_LessThan_416_o> created at line 476
    Found 5-bit comparator greater for signal <GND_94_o_bit_ptr[4]_LessThan_441_o> created at line 515
    Found 5-bit comparator greater for signal <GND_94_o_bit_ptr[4]_LessThan_442_o> created at line 515
    Found 5-bit comparator greater for signal <GND_94_o_bit_ptr[4]_LessThan_443_o> created at line 515
    Found 5-bit comparator greater for signal <GND_94_o_bit_ptr[4]_LessThan_444_o> created at line 515
    Found 5-bit comparator greater for signal <GND_94_o_bit_ptr[4]_LessThan_445_o> created at line 515
    Found 5-bit comparator greater for signal <GND_94_o_bit_ptr[4]_LessThan_446_o> created at line 515
    Found 5-bit comparator greater for signal <GND_94_o_bit_ptr[4]_LessThan_447_o> created at line 515
    Found 2-bit comparator equal for signal <fifo_wrt_cnt[1]_num_fifo_wrs[1]_equal_33_o> created at line 528
    Summary:
	inferred   1 Multiplier(s).
	inferred  60 Adder/Subtractor(s).
	inferred 170 D-type flip-flop(s).
	inferred  54 Comparator(s).
	inferred 1175 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <Huffman> synthesized.

Synthesizing Unit <DC_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DC_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <VLC_DC>.
    Found 4-bit register for signal <VLC_DC_size>.
    Found 16x13-bit Read Only RAM for signal <_n0025>
    Summary:
	inferred   1 RAM(s).
	inferred  13 D-type flip-flop(s).
Unit <DC_ROM> synthesized.

Synthesizing Unit <AC_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/AC_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <VLC_AC>.
    Found 5-bit register for signal <VLC_AC_size>.
    Found 256x21-bit Read Only RAM for signal <_n0269>
    Summary:
	inferred   1 RAM(s).
	inferred  21 D-type flip-flop(s).
Unit <AC_ROM> synthesized.

Synthesizing Unit <DC_CR_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DC_CR_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit register for signal <VLC_DC>.
    Found 4-bit register for signal <VLC_DC_size>.
    Found 16x4-bit Read Only RAM for signal <VLI_size[3]_GND_97_o_wide_mux_0_OUT>
    Found 16x11-bit Read Only RAM for signal <VLI_size[3]_GND_97_o_wide_mux_1_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred  15 D-type flip-flop(s).
Unit <DC_CR_ROM> synthesized.

Synthesizing Unit <AC_CR_ROM>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/AC_CR_ROM.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <VLC_AC>.
    Found 5-bit register for signal <VLC_AC_size>.
    Found 256x5-bit Read Only RAM for signal <rom_addr[7]_GND_98_o_wide_mux_1_OUT>
    Found 256x16-bit Read Only RAM for signal <rom_addr[7]_GND_98_o_wide_mux_2_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred  21 D-type flip-flop(s).
Unit <AC_CR_ROM> synthesized.

Synthesizing Unit <DoubleFifo>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd".
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 117: Output port <count> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 117: Output port <fullo> of the instance <U_FIFO_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 140: Output port <count> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/DoubleFifo.vhd" line 140: Output port <fullo> of the instance <U_FIFO_2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <fifo2_wr>.
    Found 1-bit register for signal <fifo1_rd>.
    Found 1-bit register for signal <fifo2_rd>.
    Found 1-bit register for signal <fifo_empty>.
    Found 1-bit register for signal <fifo1_wr>.
    Found 8-bit register for signal <fifo_data_in>.
    Found 8-bit register for signal <data_out>.
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <DoubleFifo> synthesized.

Synthesizing Unit <FIFO_4>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        DATA_WIDTH = 8
        ADDR_WIDTH = 7
    Found 1-bit register for signal <full_reg>.
    Found 7-bit register for signal <raddr_reg>.
    Found 7-bit register for signal <waddr_reg>.
    Found 8-bit register for signal <count_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 7-bit adder for signal <raddr_reg[6]_GND_100_o_add_9_OUT> created at line 224.
    Found 7-bit adder for signal <waddr_reg[6]_GND_100_o_add_13_OUT> created at line 237.
    Found 8-bit adder for signal <count_reg[7]_GND_100_o_add_18_OUT> created at line 253.
    Found 8-bit subtractor for signal <GND_100_o_GND_100_o_sub_18_OUT<7:0>> created at line 251.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <FIFO_4> synthesized.

Synthesizing Unit <RAMF_4>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/FIFO.vhd".
        RAMD_W = 8
        RAMA_W = 7
    Found 128x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 7-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <RAMF_4> synthesized.

Synthesizing Unit <ByteStuffer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/ByteStuffer.vhd".
WARNING:Xst:647 - Input <outram_base_addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ready_pb>.
    Found 1-bit register for signal <huf_rd_req_s>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <rd_en_d1>.
    Found 1-bit register for signal <ram_wren>.
    Found 1-bit register for signal <wait_for_ndata>.
    Found 1-bit register for signal <data_valid>.
    Found 1-bit register for signal <huf_buf_sel_s>.
    Found 3-bit register for signal <huf_data_val>.
    Found 16-bit register for signal <wdata_reg>.
    Found 24-bit register for signal <wraddr>.
    Found 24-bit register for signal <ram_wraddr>.
    Found 24-bit register for signal <num_enc_bytes>.
    Found 8-bit register for signal <ram_byte>.
    Found 8-bit register for signal <latch_byte>.
    Found 2-bit register for signal <wr_n_cnt>.
    Found 24-bit adder for signal <wraddr[23]_GND_102_o_add_8_OUT> created at line 1241.
    Found 24-bit adder for signal <wraddr[23]_GND_102_o_add_23_OUT> created at line 1241.
    Found 2-bit subtractor for signal <GND_102_o_GND_102_o_sub_8_OUT<1:0>> created at line 1308.
    Found 2-bit comparator greater for signal <GND_102_o_wr_n_cnt[1]_LessThan_7_o> created at line 196
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 117 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <ByteStuffer> synthesized.

Synthesizing Unit <JFIFGen>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/JFIFGen.vhd".
    Found 1-bit register for signal <size_wr>.
    Found 1-bit register for signal <hr_we>.
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <rd_en_d1>.
    Found 1-bit register for signal <eoi_wr>.
    Found 1-bit register for signal <ram_wren>.
    Found 1-bit register for signal <reading_header>.
    Found 8-bit register for signal <hr_data>.
    Found 8-bit register for signal <ram_byte>.
    Found 10-bit register for signal <hr_waddr>.
    Found 10-bit register for signal <rd_cnt>.
    Found 10-bit register for signal <rd_cnt_d1>.
    Found 2-bit register for signal <eoi_cnt>.
    Found 24-bit register for signal <ram_wraddr>.
    Found 3-bit register for signal <size_wr_cnt>.
    Found 3-bit adder for signal <size_wr_cnt[2]_GND_103_o_add_3_OUT> created at line 1241.
    Found 10-bit adder for signal <GND_103_o_GND_103_o_add_9_OUT> created at line 227.
    Found 10-bit adder for signal <GND_103_o_GND_103_o_add_10_OUT> created at line 232.
    Found 10-bit adder for signal <rd_cnt[9]_GND_103_o_add_24_OUT> created at line 1241.
    Found 2-bit adder for signal <eoi_cnt[1]_GND_103_o_add_29_OUT> created at line 1241.
    Found 24-bit adder for signal <num_enc_bytes[23]_GND_103_o_add_32_OUT> created at line 315.
    Found 24-bit 3-to-1 multiplexer for signal <GND_103_o_GND_103_o_mux_39_OUT> created at line 303.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  83 D-type flip-flop(s).
	inferred  28 Multiplexer(s).
Unit <JFIFGen> synthesized.

Synthesizing Unit <HeaderRam>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/HeaderRAM.v".
    Set property "syn_ramstyle = block_ram" for signal <mem>.
    Found 1024x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <HeaderRam> synthesized.

Synthesizing Unit <OutMux>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/encoder/vhdl/OutMux.vhd".
    Found 1-bit register for signal <ram_wren>.
    Found 8-bit register for signal <ram_byte>.
    Found 24-bit register for signal <ram_wraddr>.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <OutMux> synthesized.

Synthesizing Unit <fx2_jpeg_streamer>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/gateware/streamer/vhdl/fx2_jpeg_streamer.vhd".
WARNING:Xst:647 - Input <fx2_empty_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <fx2_pktend_n>.
    Found 1-bit register for signal <fx2_wr_n>.
    Found 12-bit register for signal <packet_counter>.
    Found 8-bit register for signal <sink_data_d>.
    Found 2-bit register for signal <fsm_state>.
    Found 1-bit register for signal <packet_fid>.
    Found 8-bit register for signal <fx2_data>.
    Found finite state machine <FSM_32> for signal <fsm_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 13                                             |
    | Inputs             | 8                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (falling_edge)                             |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | s_reset                                        |
    | Power Up State     | s_reset                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <packet_counter[11]_GND_107_o_add_2_OUT> created at line 1241.
    Found 12-bit comparator greater for signal <n0009> created at line 133
    Found 12-bit comparator greater for signal <packet_counter[11]_GND_107_o_LessThan_47_o> created at line 163
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  31 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <fx2_jpeg_streamer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 123
 1024x10-bit dual-port RAM                             : 1
 1024x22-bit dual-port RAM                             : 1
 1024x32-bit dual-port RAM                             : 2
 1024x64-bit dual-port RAM                             : 1
 1024x8-bit dual-port RAM                              : 1
 128x12-bit dual-port RAM                              : 3
 128x24-bit dual-port RAM                              : 1
 128x8-bit dual-port RAM                               : 3
 12x8-bit single-port Read Only RAM                    : 1
 16x10-bit dual-port RAM                               : 2
 16x11-bit single-port Read Only RAM                   : 1
 16x128-bit dual-port RAM                              : 1
 16x13-bit single-port Read Only RAM                   : 1
 16x130-bit dual-port RAM                              : 1
 16x4-bit single-port Read Only RAM                    : 1
 16x66-bit dual-port RAM                               : 4
 256x16-bit single-port Read Only RAM                  : 2
 256x21-bit dual-port RAM                              : 2
 256x21-bit single-port Read Only RAM                  : 1
 256x5-bit single-port Read Only RAM                   : 1
 256x8-bit dual-port RAM                               : 4
 2x162-bit dual-port RAM                               : 2
 32x32-bit dual-port RAM                               : 2
 4096x18-bit dual-port RAM                             : 2
 4x10-bit dual-port RAM                                : 10
 4x10-bit single-port Read Only RAM                    : 2
 4x130-bit dual-port RAM                               : 1
 4x27-bit dual-port RAM                                : 2
 4x6-bit dual-port RAM                                 : 2
 512x12-bit dual-port RAM                              : 1
 512x67-bit dual-port RAM                              : 2
 64x10-bit dual-port RAM                               : 2
 64x12-bit dual-port RAM                               : 1
 64x14-bit single-port Read Only RAM                   : 40
 64x20-bit dual-port RAM                               : 2
 64x6-bit single-port Read Only RAM                    : 1
 8192x32-bit dual-port RAM                             : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x21-bit dual-port RAM                                : 6
 8x24-bit dual-port RAM                                : 8
# Multipliers                                          : 20
 12x9-bit multiplier                                   : 4
 16x12-bit multiplier                                  : 1
 16x16-bit multiplier                                  : 2
 32x32-bit multiplier                                  : 1
 9x5-bit multiplier                                    : 4
 9x6-bit multiplier                                    : 2
 9x7-bit multiplier                                    : 2
 9x8-bit multiplier                                    : 4
# Adders/Subtractors                                   : 629
 1-bit adder                                           : 4
 10-bit adder                                          : 8
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 1
 11-bit adder                                          : 11
 11-bit addsub                                         : 1
 11-bit subtractor                                     : 5
 12-bit adder                                          : 13
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 6
 13-bit addsub                                         : 4
 13-bit subtractor                                     : 2
 14-bit adder                                          : 8
 16-bit adder                                          : 5
 16-bit addsub                                         : 1
 16-bit subtractor                                     : 5
 17-bit adder                                          : 2
 18-bit adder                                          : 2
 2-bit adder                                           : 58
 2-bit subtractor                                      : 1
 20-bit subtractor                                     : 1
 22-bit adder                                          : 7
 22-bit subtractor                                     : 1
 24-bit adder                                          : 23
 24-bit subtractor                                     : 3
 25-bit adder                                          : 7
 26-bit adder                                          : 4
 26-bit subtractor                                     : 2
 27-bit adder                                          : 1
 28-bit adder                                          : 2
 3-bit adder                                           : 79
 3-bit addsub                                          : 11
 3-bit subtractor                                      : 9
 30-bit adder                                          : 2
 32-bit adder                                          : 4
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 148
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 33
 5-bit adder                                           : 6
 5-bit addsub                                          : 6
 5-bit subtractor                                      : 24
 6-bit adder                                           : 27
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 17
 7-bit adder                                           : 10
 7-bit addsub                                          : 3
 8-bit adder                                           : 3
 8-bit addsub                                          : 8
 8-bit subtractor                                      : 2
 9-bit adder                                           : 10
 9-bit subtractor                                      : 15
# Registers                                            : 2223
 1-bit register                                        : 973
 10-bit register                                       : 56
 11-bit register                                       : 42
 12-bit register                                       : 51
 128-bit register                                      : 1
 13-bit register                                       : 21
 14-bit register                                       : 105
 16-bit register                                       : 23
 17-bit register                                       : 4
 18-bit register                                       : 2
 2-bit register                                        : 162
 20-bit register                                       : 20
 21-bit register                                       : 9
 22-bit register                                       : 3
 23-bit register                                       : 2
 24-bit register                                       : 47
 25-bit register                                       : 9
 26-bit register                                       : 2
 27-bit register                                       : 4
 28-bit register                                       : 2
 3-bit register                                        : 132
 30-bit register                                       : 10
 32-bit register                                       : 58
 4-bit register                                        : 118
 5-bit register                                        : 43
 57-bit register                                       : 1
 6-bit register                                        : 80
 64-bit register                                       : 4
 7-bit register                                        : 21
 8-bit register                                        : 166
 9-bit register                                        : 52
# Comparators                                          : 278
 1-bit comparator equal                                : 39
 1-bit comparator not equal                            : 4
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 1
 11-bit comparator greater                             : 6
 12-bit comparator equal                               : 12
 12-bit comparator greater                             : 22
 12-bit comparator not equal                           : 4
 13-bit comparator equal                               : 8
 13-bit comparator greater                             : 40
 13-bit comparator lessequal                           : 1
 13-bit comparator not equal                           : 8
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 4
 2-bit comparator equal                                : 3
 2-bit comparator greater                              : 1
 21-bit comparator equal                               : 3
 26-bit comparator equal                               : 2
 28-bit comparator equal                               : 1
 3-bit comparator equal                                : 3
 3-bit comparator greater                              : 4
 3-bit comparator lessequal                            : 1
 3-bit comparator not equal                            : 3
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator greater                              : 51
 5-bit comparator not equal                            : 2
 6-bit comparator greater                              : 3
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 3171
 1-bit 13-to-1 multiplexer                             : 16
 1-bit 16-to-1 multiplexer                             : 16
 1-bit 2-to-1 multiplexer                              : 2328
 1-bit 3-to-1 multiplexer                              : 8
 1-bit 4-to-1 multiplexer                              : 42
 1-bit 7-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 15
 10-bit 2-to-1 multiplexer                             : 16
 12-bit 2-to-1 multiplexer                             : 12
 128-bit 2-to-1 multiplexer                            : 1
 13-bit 2-to-1 multiplexer                             : 19
 13-bit 4-to-1 multiplexer                             : 2
 13-bit 8-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 20
 16-bit 4-to-1 multiplexer                             : 2
 16-bit 8-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 26
 20-bit 2-to-1 multiplexer                             : 2
 21-bit 7-to-1 multiplexer                             : 8
 22-bit 2-to-1 multiplexer                             : 9
 23-bit 2-to-1 multiplexer                             : 49
 24-bit 2-to-1 multiplexer                             : 28
 24-bit 3-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 53
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 59
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 85
 5-bit 2-to-1 multiplexer                              : 21
 6-bit 2-to-1 multiplexer                              : 71
 64-bit 2-to-1 multiplexer                             : 4
 7-bit 2-to-1 multiplexer                              : 13
 8-bit 12-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 209
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 39-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 52-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
# Logic shifters                                       : 8
 20-bit shifter logical right                          : 6
 23-bit shifter logical left                           : 1
 64-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 38
# Xors                                                 : 311
 1-bit xor2                                            : 289
 10-bit xor2                                           : 4
 2-bit xor2                                            : 6
 3-bit xor2                                            : 8
 5-bit xor2                                            : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <AC_CR_ROM>.
INFO:Xst:3226 - The RAM <Mram_rom_addr[7]_GND_98_o_wide_mux_1_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <VLC_AC_size>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 5-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <VLC_AC_size>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_rom_addr[7]_GND_98_o_wide_mux_2_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <VLC_AC>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <VLC_AC>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <AC_CR_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <AC_ROM>.
INFO:Xst:3226 - The RAM <Mram__n0269> will be implemented as a BLOCK RAM, absorbing the following register(s): <VLC_AC_size_VLC_AC>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(runlength,VLI_size)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <AC_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <ByteStuffer>.
The following registers are absorbed into counter <wraddr>: 1 register on signal <wraddr>.
The following registers are absorbed into counter <wr_n_cnt>: 1 register on signal <wr_n_cnt>.
Unit <ByteStuffer> synthesized (advanced).

Synthesizing (advanced) Unit <CtrlSM>.
The following registers are absorbed into counter <RSM_cmp_idx>: 1 register on signal <RSM_cmp_idx>.
Unit <CtrlSM> synthesized (advanced).

Synthesizing (advanced) Unit <DCT1D>.
The following registers are absorbed into counter <row_reg>: 1 register on signal <row_reg>.
The following registers are absorbed into counter <col_2_reg>: 1 register on signal <col_2_reg>.
The following registers are absorbed into counter <inpcnt_reg>: 1 register on signal <inpcnt_reg>.
Unit <DCT1D> synthesized (advanced).

Synthesizing (advanced) Unit <DCT2D>.
The following registers are absorbed into counter <colram_reg>: 1 register on signal <colram_reg>.
The following registers are absorbed into counter <rowram_reg>: 1 register on signal <rowram_reg>.
The following registers are absorbed into counter <col_reg>: 1 register on signal <col_reg>.
The following registers are absorbed into counter <rowr_reg>: 1 register on signal <rowr_reg>.
Unit <DCT2D> synthesized (advanced).

Synthesizing (advanced) Unit <DC_CR_ROM>.
INFO:Xst:3231 - The small RAM <Mram_VLI_size[3]_GND_97_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_VLI_size[3]_GND_97_o_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 11-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DC_CR_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <DC_ROM>.
INFO:Xst:3231 - The small RAM <Mram__n0025> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 13-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <VLI_size>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DC_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <FDCT>.
The following registers are absorbed into counter <cmp_idx>: 1 register on signal <cmp_idx>.
The following registers are absorbed into counter <fram1_waddr>: 1 register on signal <fram1_waddr>.
Unit <FDCT> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_1>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_1> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_2>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_2> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_3>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_3> synthesized (advanced).

Synthesizing (advanced) Unit <FIFO_4>.
The following registers are absorbed into counter <raddr_reg>: 1 register on signal <raddr_reg>.
The following registers are absorbed into counter <waddr_reg>: 1 register on signal <waddr_reg>.
The following registers are absorbed into counter <count_reg>: 1 register on signal <count_reg>.
Unit <FIFO_4> synthesized (advanced).

Synthesizing (advanced) Unit <HeaderRam>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <HeaderRam> synthesized (advanced).

Synthesizing (advanced) Unit <Huffman>.
The following registers are absorbed into counter <block_cnt>: 1 register on signal <block_cnt>.
Unit <Huffman> synthesized (advanced).

Synthesizing (advanced) Unit <RAM>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 10-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 10-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAM> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 12-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 12-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMF_1> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_2>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 12-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 12-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAMF_2> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_3>.
INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 20-bit                    |          |
    |     addrB          | connected to signal <read_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <RAMF_3> synthesized (advanced).

Synthesizing (advanced) Unit <RAMF_4>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMF_4> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 24-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 24-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMZ_1> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 12-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 12-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMZ_2> synthesized (advanced).

Synthesizing (advanced) Unit <RAMZ_3>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <waddr>         |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <raddr>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <RAMZ_3> synthesized (advanced).

Synthesizing (advanced) Unit <ROME>.
INFO:Xst:3231 - The small RAM <Mram_addr[5]_GND_74_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROME> synthesized (advanced).

Synthesizing (advanced) Unit <ROMO>.
INFO:Xst:3231 - The small RAM <Mram_addr[5]_PWR_84_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 14-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROMO> synthesized (advanced).

Synthesizing (advanced) Unit <ROMR>.
INFO:Xst:3226 - The RAM <Mram_datao> will be implemented as a BLOCK RAM, absorbing the following register(s): <addr_reg>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <datao>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <ROMR> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <quantizer>.
The following registers are absorbed into counter <romaddr_s>: 1 register on signal <romaddr_s>.
Unit <quantizer> synthesized (advanced).

Synthesizing (advanced) Unit <rle>.
The following registers are absorbed into counter <wr_cnt>: 1 register on signal <wr_cnt>.
Unit <rle> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <soc_hdmi_out0_driver_hdmi_phy_es1_cnt>: 1 register on signal <soc_hdmi_out0_driver_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_out1_driver_hdmi_phy_es1_cnt>: 1 register on signal <soc_hdmi_out1_driver_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_out0_driver_hdmi_phy_es0_cnt>: 1 register on signal <soc_hdmi_out0_driver_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_out0_driver_hdmi_phy_es2_cnt>: 1 register on signal <soc_hdmi_out0_driver_hdmi_phy_es2_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_out1_driver_hdmi_phy_es0_cnt>: 1 register on signal <soc_hdmi_out1_driver_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <soc_hdmi_out1_driver_hdmi_phy_es2_cnt>: 1 register on signal <soc_hdmi_out1_driver_hdmi_phy_es2_cnt>.
The following registers are absorbed into counter <soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary>: 1 register on signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary>: 1 register on signal <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary>: 1 register on signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary>: 1 register on signal <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_encoder_streamer_fifo_graycounter1_q_binary>: 1 register on signal <soc_encoder_streamer_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_encoder_cdc_graycounter1_q_binary>: 1 register on signal <soc_encoder_cdc_graycounter1_q_binary>.
The following registers are absorbed into accumulator <soc_encoder_reader_v>: 1 register on signal <soc_encoder_reader_v>.
The following registers are absorbed into counter <soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_binary>: 1 register on signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_binary>: 1 register on signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_binary>.
The following registers are absorbed into counter <soc_hdmi_in0_frame_fifo_graycounter1_q_binary>: 1 register on signal <soc_hdmi_in0_frame_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_hdmi_in1_frame_fifo_graycounter1_q_binary>: 1 register on signal <soc_hdmi_in1_frame_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <soc_crg_por>: 1 register on signal <soc_crg_por>.
The following registers are absorbed into counter <soc_hdmi_in0_s6datacapture0_lateness>: 1 register on signal <soc_hdmi_in0_s6datacapture0_lateness>.
The following registers are absorbed into counter <soc_hdmi_in0_s6datacapture1_lateness>: 1 register on signal <soc_hdmi_in0_s6datacapture1_lateness>.
The following registers are absorbed into counter <soc_hdmi_in0_s6datacapture2_lateness>: 1 register on signal <soc_hdmi_in0_s6datacapture2_lateness>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer0_produce>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer1_produce>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer2_produce>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <soc_hdmi_in0_frame_fifo_graycounter0_q_binary>: 1 register on signal <soc_hdmi_in0_frame_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi_in0_charsync0_control_counter>: 1 register on signal <soc_hdmi_in0_charsync0_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_charsync1_control_counter>: 1 register on signal <soc_hdmi_in0_charsync1_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_charsync2_control_counter>: 1 register on signal <soc_hdmi_in0_charsync2_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_resdetection_hcounter>: 1 register on signal <soc_hdmi_in0_resdetection_hcounter>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer0_consume>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer1_consume>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <soc_hdmi_in0_chansync_syncbuffer2_consume>: 1 register on signal <soc_hdmi_in0_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <soc_hdmi_in0_wer0_wer_counter>: 1 register on signal <soc_hdmi_in0_wer0_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_wer1_wer_counter>: 1 register on signal <soc_hdmi_in0_wer1_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_wer2_wer_counter>: 1 register on signal <soc_hdmi_in0_wer2_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_resdetection_vcounter>: 1 register on signal <soc_hdmi_in0_resdetection_vcounter>.
The following registers are absorbed into counter <soc_hdmi_in0_frame_pack_counter>: 1 register on signal <soc_hdmi_in0_frame_pack_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_s6datacapture0_lateness>: 1 register on signal <soc_hdmi_in1_s6datacapture0_lateness>.
The following registers are absorbed into counter <soc_hdmi_in1_s6datacapture1_lateness>: 1 register on signal <soc_hdmi_in1_s6datacapture1_lateness>.
The following registers are absorbed into counter <soc_hdmi_in1_s6datacapture2_lateness>: 1 register on signal <soc_hdmi_in1_s6datacapture2_lateness>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer0_produce>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer1_produce>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer2_produce>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <soc_hdmi_in1_frame_fifo_graycounter0_q_binary>: 1 register on signal <soc_hdmi_in1_frame_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi_in1_charsync0_control_counter>: 1 register on signal <soc_hdmi_in1_charsync0_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_charsync1_control_counter>: 1 register on signal <soc_hdmi_in1_charsync1_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_charsync2_control_counter>: 1 register on signal <soc_hdmi_in1_charsync2_control_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_resdetection_hcounter>: 1 register on signal <soc_hdmi_in1_resdetection_hcounter>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer0_consume>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer1_consume>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <soc_hdmi_in1_chansync_syncbuffer2_consume>: 1 register on signal <soc_hdmi_in1_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <soc_hdmi_in1_wer0_wer_counter>: 1 register on signal <soc_hdmi_in1_wer0_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_wer1_wer_counter>: 1 register on signal <soc_hdmi_in1_wer1_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_wer2_wer_counter>: 1 register on signal <soc_hdmi_in1_wer2_wer_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_resdetection_vcounter>: 1 register on signal <soc_hdmi_in1_resdetection_vcounter>.
The following registers are absorbed into counter <soc_hdmi_in1_frame_pack_counter>: 1 register on signal <soc_hdmi_in1_frame_pack_counter>.
The following registers are absorbed into counter <soc_encoder_streamer_fifo_graycounter0_q_binary>: 1 register on signal <soc_encoder_streamer_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_encoder_y_fifo_produce>: 1 register on signal <soc_encoder_y_fifo_produce>.
The following registers are absorbed into counter <soc_encoder_y_fifo_consume>: 1 register on signal <soc_encoder_y_fifo_consume>.
The following registers are absorbed into counter <soc_encoder_y_fifo_level>: 1 register on signal <soc_encoder_y_fifo_level>.
The following registers are absorbed into counter <soc_encoder_cb_fifo_produce>: 1 register on signal <soc_encoder_cb_fifo_produce>.
The following registers are absorbed into counter <soc_encoder_cb_fifo_consume>: 1 register on signal <soc_encoder_cb_fifo_consume>.
The following registers are absorbed into counter <soc_encoder_cb_fifo_level>: 1 register on signal <soc_encoder_cb_fifo_level>.
The following registers are absorbed into counter <soc_encoder_cr_fifo_produce>: 1 register on signal <soc_encoder_cr_fifo_produce>.
The following registers are absorbed into counter <soc_encoder_cr_fifo_level>: 1 register on signal <soc_encoder_cr_fifo_level>.
The following registers are absorbed into counter <soc_encoder_cr_fifo_consume>: 1 register on signal <soc_encoder_cr_fifo_consume>.
The following registers are absorbed into counter <soc_encoder_output_fifo_produce>: 1 register on signal <soc_encoder_output_fifo_produce>.
The following registers are absorbed into counter <soc_encoder_output_fifo_consume>: 1 register on signal <soc_encoder_output_fifo_consume>.
The following registers are absorbed into counter <soc_encoder_output_fifo_level0>: 1 register on signal <soc_encoder_output_fifo_level0>.
The following registers are absorbed into counter <soc_encoderbuffer_v_write>: 1 register on signal <soc_encoderbuffer_v_write>.
The following registers are absorbed into counter <soc_encoderbuffer_h_read>: 1 register on signal <soc_encoderbuffer_h_read>.
The following registers are absorbed into counter <soc_encoderbuffer_v_read>: 1 register on signal <soc_encoderbuffer_v_read>.
The following registers are absorbed into counter <soc_ddrphy_phase_half>: 1 register on signal <soc_ddrphy_phase_half>.
The following registers are absorbed into counter <soc_ddrphy_phase_sel>: 1 register on signal <soc_ddrphy_phase_sel>.
The following registers are absorbed into counter <soc_spiflash_i1>: 1 register on signal <soc_spiflash_i1>.
The following registers are absorbed into counter <soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_binary>: 1 register on signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_binary>: 1 register on signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary>: 1 register on signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary>: 1 register on signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_encoder_cdc_graycounter0_q_binary>: 1 register on signal <soc_encoder_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_timer_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_timer_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_ctrl_bus_errors>: 1 register on signal <soc_hdmi2usbsoc_ctrl_bus_errors>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_counter>: 1 register on signal <soc_hdmi2usbsoc_counter>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_uart_phy_tx_bitcount>: 1 register on signal <soc_hdmi2usbsoc_uart_phy_tx_bitcount>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_uart_phy_rx_bitcount>: 1 register on signal <soc_hdmi2usbsoc_uart_phy_rx_bitcount>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_uart_tx_fifo_produce>: 1 register on signal <soc_hdmi2usbsoc_uart_tx_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_uart_tx_fifo_consume>: 1 register on signal <soc_hdmi2usbsoc_uart_tx_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_uart_tx_fifo_level0>: 1 register on signal <soc_hdmi2usbsoc_uart_tx_fifo_level0>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_uart_rx_fifo_produce>: 1 register on signal <soc_hdmi2usbsoc_uart_rx_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_uart_rx_fifo_consume>: 1 register on signal <soc_hdmi2usbsoc_uart_rx_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_uart_rx_fifo_level0>: 1 register on signal <soc_hdmi2usbsoc_uart_rx_fifo_level0>.
The following registers are absorbed into counter <soc_dna_cnt>: 1 register on signal <soc_dna_cnt>.
The following registers are absorbed into counter <soc_ddrphy_bitslip_cnt>: 1 register on signal <soc_ddrphy_bitslip_cnt>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine0_twtpcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine0_twtpcon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine1_twtpcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine1_twtpcon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine2_twtpcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine2_twtpcon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine3_twtpcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine3_twtpcon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine4_twtpcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine4_twtpcon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine5_twtpcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine5_twtpcon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine6_twtpcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine6_twtpcon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bankmachine7_twtpcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_bankmachine7_twtpcon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_twtrcon_count>: 1 register on signal <soc_hdmi2usbsoc_sdram_twtrcon_count>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bandwidth_nreads>: 1 register on signal <soc_hdmi2usbsoc_sdram_bandwidth_nreads>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_bandwidth_nwrites>: 1 register on signal <soc_hdmi2usbsoc_sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <soc_encoder_port_counter>: 1 register on signal <soc_encoder_port_counter>.
The following registers are absorbed into counter <soc_encoder_port_converter_demux>: 1 register on signal <soc_encoder_port_converter_demux>.
The following registers are absorbed into counter <soc_hdmi_in0_edid_offset_counter>: 1 register on signal <soc_hdmi_in0_edid_offset_counter>.
The following registers are absorbed into counter <soc_hdmi_in0_dma_current_address>: 1 register on signal <soc_hdmi_in0_dma_current_address>.
The following registers are absorbed into counter <soc_hdmi_in0_dma_mwords_remaining>: 1 register on signal <soc_hdmi_in0_dma_mwords_remaining>.
The following registers are absorbed into counter <soc_hdmi_in0_dma_fifo_produce>: 1 register on signal <soc_hdmi_in0_dma_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_in0_dma_fifo_consume>: 1 register on signal <soc_hdmi_in0_dma_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_in0_dma_fifo_level>: 1 register on signal <soc_hdmi_in0_dma_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_in1_edid_offset_counter>: 1 register on signal <soc_hdmi_in1_edid_offset_counter>.
The following registers are absorbed into counter <soc_hdmi_in1_dma_current_address>: 1 register on signal <soc_hdmi_in1_dma_current_address>.
The following registers are absorbed into counter <soc_hdmi_in1_dma_mwords_remaining>: 1 register on signal <soc_hdmi_in1_dma_mwords_remaining>.
The following registers are absorbed into counter <soc_hdmi_in1_dma_fifo_produce>: 1 register on signal <soc_hdmi_in1_dma_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_in1_dma_fifo_consume>: 1 register on signal <soc_hdmi_in1_dma_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_in1_dma_fifo_level>: 1 register on signal <soc_hdmi_in1_dma_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out0_driver_clocking_remaining_bits>: 1 register on signal <soc_hdmi_out0_driver_clocking_remaining_bits>.
The following registers are absorbed into counter <soc_hdmi_out0_driver_clocking_busy_counter>: 1 register on signal <soc_hdmi_out0_driver_clocking_busy_counter>.
The following registers are absorbed into counter <soc_encoder_reader_rsv_level>: 1 register on signal <soc_encoder_reader_rsv_level>.
The following registers are absorbed into counter <soc_encoder_reader_fifo_produce>: 1 register on signal <soc_encoder_reader_fifo_produce>.
The following registers are absorbed into counter <soc_encoder_reader_fifo_consume>: 1 register on signal <soc_encoder_reader_fifo_consume>.
The following registers are absorbed into counter <soc_encoder_reader_fifo_level>: 1 register on signal <soc_encoder_reader_fifo_level>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_time0>: 1 register on signal <soc_hdmi2usbsoc_sdram_time0>.
The following registers are absorbed into counter <soc_hdmi2usbsoc_sdram_time1>: 1 register on signal <soc_hdmi2usbsoc_sdram_time1>.
The following registers are absorbed into counter <vns_hdmi2usbsoc_count>: 1 register on signal <vns_hdmi2usbsoc_count>.
The following registers are absorbed into counter <soc_hdmi_out0_core_underflow_counter>: 1 register on signal <soc_hdmi_out0_core_underflow_counter>.
The following registers are absorbed into counter <soc_hdmi_out1_core_underflow_counter>: 1 register on signal <soc_hdmi_out1_core_underflow_counter>.
The following registers are absorbed into counter <soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_binary>: 1 register on signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <soc_litedramnativeportconverter0_counter>: 1 register on signal <soc_litedramnativeportconverter0_counter>.
The following registers are absorbed into counter <soc_litedramnativeportconverter0_cmd_buffer_produce>: 1 register on signal <soc_litedramnativeportconverter0_cmd_buffer_produce>.
The following registers are absorbed into counter <soc_litedramnativeportconverter0_cmd_buffer_consume>: 1 register on signal <soc_litedramnativeportconverter0_cmd_buffer_consume>.
The following registers are absorbed into counter <soc_litedramnativeportconverter0_cmd_buffer_level>: 1 register on signal <soc_litedramnativeportconverter0_cmd_buffer_level>.
The following registers are absorbed into counter <soc_hdmi_out0_core_dmareader_rsv_level>: 1 register on signal <soc_hdmi_out0_core_dmareader_rsv_level>.
The following registers are absorbed into counter <soc_hdmi_out0_core_dmareader_fifo_produce>: 1 register on signal <soc_hdmi_out0_core_dmareader_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out0_core_dmareader_fifo_consume>: 1 register on signal <soc_hdmi_out0_core_dmareader_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out0_core_dmareader_fifo_level0>: 1 register on signal <soc_hdmi_out0_core_dmareader_fifo_level0>.
The following registers are absorbed into counter <soc_litedramnativeportconverter0_rdata_converter_converter_mux>: 1 register on signal <soc_litedramnativeportconverter0_rdata_converter_converter_mux>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_y_fifo_produce>: 1 register on signal <soc_hdmi_out0_resetinserter_y_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_y_fifo_consume>: 1 register on signal <soc_hdmi_out0_resetinserter_y_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_y_fifo_level>: 1 register on signal <soc_hdmi_out0_resetinserter_y_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cb_fifo_produce>: 1 register on signal <soc_hdmi_out0_resetinserter_cb_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cb_fifo_consume>: 1 register on signal <soc_hdmi_out0_resetinserter_cb_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cb_fifo_level>: 1 register on signal <soc_hdmi_out0_resetinserter_cb_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cr_fifo_consume>: 1 register on signal <soc_hdmi_out0_resetinserter_cr_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cr_fifo_produce>: 1 register on signal <soc_hdmi_out0_resetinserter_cr_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out0_resetinserter_cr_fifo_level>: 1 register on signal <soc_hdmi_out0_resetinserter_cr_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out0_core_timinggenerator_hcounter>: 1 register on signal <soc_hdmi_out0_core_timinggenerator_hcounter>.
The following registers are absorbed into counter <soc_hdmi_out0_core_timinggenerator_vcounter>: 1 register on signal <soc_hdmi_out0_core_timinggenerator_vcounter>.
The following registers are absorbed into counter <soc_hdmi_out0_core_dmareader_offset>: 1 register on signal <soc_hdmi_out0_core_dmareader_offset>.
The following registers are absorbed into counter <soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_binary>: 1 register on signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_binary>.
The following registers are absorbed into counter <soc_litedramnativeportconverter1_counter>: 1 register on signal <soc_litedramnativeportconverter1_counter>.
The following registers are absorbed into counter <soc_litedramnativeportconverter1_cmd_buffer_produce>: 1 register on signal <soc_litedramnativeportconverter1_cmd_buffer_produce>.
The following registers are absorbed into counter <soc_litedramnativeportconverter1_cmd_buffer_consume>: 1 register on signal <soc_litedramnativeportconverter1_cmd_buffer_consume>.
The following registers are absorbed into counter <soc_litedramnativeportconverter1_cmd_buffer_level>: 1 register on signal <soc_litedramnativeportconverter1_cmd_buffer_level>.
The following registers are absorbed into counter <soc_hdmi_out1_core_dmareader_rsv_level>: 1 register on signal <soc_hdmi_out1_core_dmareader_rsv_level>.
The following registers are absorbed into counter <soc_hdmi_out1_core_dmareader_fifo_produce>: 1 register on signal <soc_hdmi_out1_core_dmareader_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out1_core_dmareader_fifo_consume>: 1 register on signal <soc_hdmi_out1_core_dmareader_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out1_core_dmareader_fifo_level0>: 1 register on signal <soc_hdmi_out1_core_dmareader_fifo_level0>.
The following registers are absorbed into counter <soc_litedramnativeportconverter1_rdata_converter_converter_mux>: 1 register on signal <soc_litedramnativeportconverter1_rdata_converter_converter_mux>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_y_fifo_produce>: 1 register on signal <soc_hdmi_out1_resetinserter_y_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_y_fifo_consume>: 1 register on signal <soc_hdmi_out1_resetinserter_y_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_y_fifo_level>: 1 register on signal <soc_hdmi_out1_resetinserter_y_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cb_fifo_produce>: 1 register on signal <soc_hdmi_out1_resetinserter_cb_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cb_fifo_consume>: 1 register on signal <soc_hdmi_out1_resetinserter_cb_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cb_fifo_level>: 1 register on signal <soc_hdmi_out1_resetinserter_cb_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cr_fifo_produce>: 1 register on signal <soc_hdmi_out1_resetinserter_cr_fifo_produce>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cr_fifo_consume>: 1 register on signal <soc_hdmi_out1_resetinserter_cr_fifo_consume>.
The following registers are absorbed into counter <soc_hdmi_out1_resetinserter_cr_fifo_level>: 1 register on signal <soc_hdmi_out1_resetinserter_cr_fifo_level>.
The following registers are absorbed into counter <soc_hdmi_out1_core_timinggenerator_hcounter>: 1 register on signal <soc_hdmi_out1_core_timinggenerator_hcounter>.
The following registers are absorbed into counter <soc_hdmi_out1_core_timinggenerator_vcounter>: 1 register on signal <soc_hdmi_out1_core_timinggenerator_vcounter>.
The following registers are absorbed into counter <soc_hdmi_out1_core_dmareader_offset>: 1 register on signal <soc_hdmi_out1_core_dmareader_offset>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0214_GND_1_o_add_5632_OUT_Madd1> :
 	<Madd__n25285> in block <top>, 	<Madd__n25286> in block <top>, 	<Madd__n25288_Madd> in block <top>, 	<Madd_n18752[1:0]> in block <top>, 	<Madd_BUS_0214_GND_1_o_add_5632_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0317_GND_1_o_add_6045_OUT_Madd1> :
 	<Madd__n25186> in block <top>, 	<Madd__n25187> in block <top>, 	<Madd__n25189_Madd> in block <top>, 	<Madd_n19040[1:0]> in block <top>, 	<Madd_BUS_0317_GND_1_o_add_6045_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0188_GND_1_o_add_5575_OUT_Madd1> :
 	<Madd__n25280> in block <top>, 	<Madd__n25281> in block <top>, 	<Madd__n25283_Madd> in block <top>, 	<Madd_n18674[1:0]> in block <top>, 	<Madd_BUS_0188_GND_1_o_add_5575_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0240_GND_1_o_add_5689_OUT_Madd1> :
 	<Madd__n25191> in block <top>, 	<Madd__n25192> in block <top>, 	<Madd__n25194_Madd> in block <top>, 	<Madd_n18830[1:0]> in block <top>, 	<Madd_BUS_0240_GND_1_o_add_5689_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0291_GND_1_o_add_5988_OUT_Madd1> :
 	<Madd__n25247> in block <top>, 	<Madd__n25248> in block <top>, 	<Madd__n25250_Madd> in block <top>, 	<Madd_n18962[1:0]> in block <top>, 	<Madd_BUS_0291_GND_1_o_add_5988_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0343_GND_1_o_add_6102_OUT_Madd1> :
 	<Madd__n25253> in block <top>, 	<Madd__n25254> in block <top>, 	<Madd__n25256_Madd> in block <top>, 	<Madd_n19118[1:0]> in block <top>, 	<Madd_BUS_0343_GND_1_o_add_6102_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0200_GND_1_o_add_5610_OUT_Madd1> :
 	<Madd__n25202> in block <top>, 	<Madd__n25203> in block <top>, 	<Madd__n25205_Madd> in block <top>, 	<Madd_n18710[1:0]> in block <top>, 	<Madd_BUS_0200_GND_1_o_add_5610_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0303_GND_1_o_add_6023_OUT_Madd1> :
 	<Madd__n25240> in block <top>, 	<Madd__n25241> in block <top>, 	<Madd__n25243_Madd> in block <top>, 	<Madd_n18998[1:0]> in block <top>, 	<Madd_BUS_0303_GND_1_o_add_6023_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0226_GND_1_o_add_5667_OUT_Madd1> :
 	<Madd__n25338> in block <top>, 	<Madd__n25339> in block <top>, 	<Madd__n25341_Madd> in block <top>, 	<Madd_n18788[1:0]> in block <top>, 	<Madd_BUS_0226_GND_1_o_add_5667_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0174_GND_1_o_add_5553_OUT_Madd1> :
 	<Madd__n25235> in block <top>, 	<Madd__n25236> in block <top>, 	<Madd__n25238_Madd> in block <top>, 	<Madd_n18632[1:0]> in block <top>, 	<Madd_BUS_0174_GND_1_o_add_5553_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0329_GND_1_o_add_6080_OUT_Madd1> :
 	<Madd__n25207> in block <top>, 	<Madd__n25208> in block <top>, 	<Madd__n25210_Madd> in block <top>, 	<Madd_n19076[1:0]> in block <top>, 	<Madd_BUS_0329_GND_1_o_add_6080_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0277_GND_1_o_add_5966_OUT_Madd1> :
 	<Madd__n25348> in block <top>, 	<Madd__n25349> in block <top>, 	<Madd__n25351_Madd> in block <top>, 	<Madd_n18920[1:0]> in block <top>, 	<Madd_BUS_0277_GND_1_o_add_5966_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0052_GND_1_o_add_4201_OUT_Madd1> :
 	<Madd__n25290> in block <top>, 	<Madd__n25291> in block <top>, 	<Madd__n25293_Madd> in block <top>, 	<Madd_n18334[1:0]> in block <top>, 	<Madd_BUS_0052_GND_1_o_add_4201_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0062_GND_1_o_add_4282_OUT_Madd1> :
 	<Madd__n25318> in block <top>, 	<Madd__n25319> in block <top>, 	<Madd__n25321_Madd> in block <top>, 	<Madd_n18361[1:0]> in block <top>, 	<Madd_BUS_0062_GND_1_o_add_4282_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0072_GND_1_o_add_4363_OUT_Madd1> :
 	<Madd__n25297> in block <top>, 	<Madd__n25298> in block <top>, 	<Madd__n25300_Madd> in block <top>, 	<Madd_n18388[1:0]> in block <top>, 	<Madd_BUS_0072_GND_1_o_add_4363_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0101_GND_1_o_add_4837_OUT_Madd1> :
 	<Madd__n25365> in block <top>, 	<Madd__n25366> in block <top>, 	<Madd__n25368_Madd> in block <top>, 	<Madd_n18457[1:0]> in block <top>, 	<Madd_BUS_0101_GND_1_o_add_4837_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0111_GND_1_o_add_4918_OUT_Madd1> :
 	<Madd__n25343> in block <top>, 	<Madd__n25344> in block <top>, 	<Madd__n25346_Madd> in block <top>, 	<Madd_n18484[1:0]> in block <top>, 	<Madd_BUS_0111_GND_1_o_add_4918_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0121_GND_1_o_add_4999_OUT_Madd1> :
 	<Madd__n25196> in block <top>, 	<Madd__n25197> in block <top>, 	<Madd__n25199_Madd> in block <top>, 	<Madd_n18511[1:0]> in block <top>, 	<Madd_BUS_0121_GND_1_o_add_4999_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5568_OUT1> :
 	<Madd_n18654> in block <top>, 	<Madd_n18657> in block <top>, 	<Madd_n18660> in block <top>, 	<Madd_n18663> in block <top>, 	<Madd_n18666> in block <top>, 	<Madd_n18669> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5568_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5625_OUT1> :
 	<Madd_n18732> in block <top>, 	<Madd_n18735> in block <top>, 	<Madd_n18738> in block <top>, 	<Madd_n18741> in block <top>, 	<Madd_n18744> in block <top>, 	<Madd_n18747> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5625_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5682_OUT1> :
 	<Madd_n18810> in block <top>, 	<Madd_n18813> in block <top>, 	<Madd_n18816> in block <top>, 	<Madd_n18819> in block <top>, 	<Madd_n18822> in block <top>, 	<Madd_n18825> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5682_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5981_OUT1> :
 	<Madd_n18942> in block <top>, 	<Madd_n18945> in block <top>, 	<Madd_n18948> in block <top>, 	<Madd_n18951> in block <top>, 	<Madd_n18954> in block <top>, 	<Madd_n18957> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5981_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6038_OUT1> :
 	<Madd_n19020> in block <top>, 	<Madd_n19023> in block <top>, 	<Madd_n19026> in block <top>, 	<Madd_n19029> in block <top>, 	<Madd_n19032> in block <top>, 	<Madd_n19035> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6038_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6095_OUT1> :
 	<Madd_n19098> in block <top>, 	<Madd_n19101> in block <top>, 	<Madd_n19104> in block <top>, 	<Madd_n19107> in block <top>, 	<Madd_n19110> in block <top>, 	<Madd_n19113> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6095_OUT> in block <top>.
	Multiplier <Mmult_soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4414_OUT> in block <top> and adder/subtractor <Madd_soc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_soc_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4416_OUT> in block <top> are combined into a MAC<Maddsub_soc_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4414_OUT>.
	The following registers are also absorbed by the MAC: <soc_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <soc_hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Multiplier <Mmult_soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5050_OUT> in block <top> and adder/subtractor <Madd_soc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_soc_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_5052_OUT> in block <top> are combined into a MAC<Maddsub_soc_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5050_OUT>.
	The following registers are also absorbed by the MAC: <soc_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <soc_hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Multiplier <Mmult_n14876> in block <top> and adder/subtractor <Madd_soc_encoder_reader_read_address_Madd> in block <top> are combined into a MAC<Maddsub_n14876>.
	The following registers are also absorbed by the MAC: <soc_encoder_reader_h> in block <top>.
	Found pipelined multiplier on signal <n15106>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n15107>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n15414>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n15415>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4415_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5051_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_5503_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_5505_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_5502_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_5504_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_5916_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_5918_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_5915_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <soc_hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_5917_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Adder/Subtractor <Msub_soc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4467_OUT> in block <top> and  <Mmult_n15106> in block <top> are combined into a MULT with pre-adder <Mmult_n151061>.
	The following registers are also absorbed by the MULT with pre-adder: <soc_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_soc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4468_OUT> in block <top> and  <Mmult_n15107> in block <top> are combined into a MULT with pre-adder <Mmult_n151071>.
	The following registers are also absorbed by the MULT with pre-adder: <soc_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_soc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_5103_OUT> in block <top> and  <Mmult_n15414> in block <top> are combined into a MULT with pre-adder <Mmult_n154141>.
	The following registers are also absorbed by the MULT with pre-adder: <soc_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_soc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_5104_OUT> in block <top> and  <Mmult_n15415> in block <top> are combined into a MULT with pre-adder <Mmult_n154151>.
	The following registers are also absorbed by the MULT with pre-adder: <soc_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
INFO:Xst:3226 - The RAM <Mram_storage_13> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_11>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_in0_frame_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_in0_frame_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi_in0_frame_cur_word,soc_hdmi_in0_frame_fifo_sink_payload_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_hdmi_in0_frame_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <soc_hdmi_in0_frame_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_18> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_18>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_in1_frame_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_in1_frame_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi_in1_frame_cur_word,soc_hdmi_in1_frame_fifo_sink_payload_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 67-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_hdmi_in1_frame_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <soc_hdmi_in1_frame_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_42> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <soc_encoder_streamer_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_encoder_streamer_fifo_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <soc_encoder_streamer_fifo_asyncfifo_din> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <memadr_35>     |          |
    |     doB            | connected to signal <soc_encoder_streamer_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_41> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_31>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 10-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <soc_encoder_output_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_encoder_output_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_encoder_output_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 10-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <encoder_clk>   | rise     |
    |     enB            | connected to signal <soc_encoder_output_fifo_do_read> | high     |
    |     addrB          | connected to signal <soc_encoder_output_fifo_consume> |          |
    |     doB            | connected to signal <soc_encoder_streamer_fifo_asyncfifo_din> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_vns_sync_f_array_muxed0> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <vns_sync_f_array_muxed0> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_vns_sync_f_array_muxed3> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <vns_sync_f_array_muxed3> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_25> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_resetinserter_y_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_resetinserter_y_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_core_source_data_d<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out0_resetinserter_y_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out0_resetinserter_y_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_33> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_resetinserter_y_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_resetinserter_y_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_core_source_data_d<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out1_resetinserter_y_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out1_resetinserter_y_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_39> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <soc_encoder_cb_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_encoder_cb_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_encoder_cb_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_encoder_cb_fifo_consume> |          |
    |     doB            | connected to signal <soc_encoder_cb_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_40> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <soc_encoder_cr_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_encoder_cr_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_encoder_cr_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_encoder_cr_fifo_consume> |          |
    |     doB            | connected to signal <soc_encoder_cr_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_38> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <soc_encoder_y_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_encoder_y_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_encoderbuffer_source_payload_data<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_encoder_y_fifo_consume> |          |
    |     doB            | connected to signal <soc_encoder_y_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_24> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_16>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_core_dmareader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_core_dmareader_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_litedramnativeport1_rdata_payload_data1)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     enB            | connected to signal <soc_hdmi_out0_core_dmareader_fifo_do_read> | high     |
    |     addrB          | connected to signal <soc_hdmi_out0_core_dmareader_fifo_consume> |          |
    |     doB            | connected to signal <memdat_16>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_32> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_22>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_core_dmareader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_core_dmareader_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_litedramnativeport3_rdata_payload_data1)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     enB            | connected to signal <soc_hdmi_out1_core_dmareader_fifo_do_read> | high     |
    |     addrB          | connected to signal <soc_hdmi_out1_core_dmareader_fifo_consume> |          |
    |     doB            | connected to signal <memdat_22>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_20> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <("00",soc_litedramnativeport0_cmd_payload_addr1,"0")> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     addrB          | connected to signal <memadr_20>     |          |
    |     doB            | connected to signal <soc_litedramnativeportcdc0_cmd_fifo_asyncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_28> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter2_ce> | high     |
    |     addrA          | connected to signal <soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_binary<1:0>> |          |
    |     diA            | connected to signal <("00",soc_litedramnativeport2_cmd_payload_addr1,"0")> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     addrB          | connected to signal <memadr_26>     |          |
    |     doB            | connected to signal <soc_litedramnativeportcdc1_cmd_fifo_asyncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 64-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<10:1>> |          |
    |     diA            | connected to signal <soc_hdmi2usbsoc_data_port_dat_w> |          |
    |     doA            | connected to signal <soc_hdmi2usbsoc_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_37> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 130-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_encoder_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_encoder_cdc_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <soc_encoder_cdc_asyncfifo_din> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 130-bit                    |          |
    |     addrB          | connected to signal <memadr_32>     |          |
    |     doB            | connected to signal <soc_encoder_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 22-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_tag_port_we> | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<10:1>> |          |
    |     diA            | connected to signal <(soc_hdmi2usbsoc_tag_di_dirty,"00",vns_comb_rhs_array_muxed48<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_21> will be implemented as a BLOCK RAM, absorbing the following register(s): <soc_litedramnativeportconverter0_rdata_buffer_source_payload_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_binary<3:0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi2usbsoc_sdram_slave_p1_rddata,soc_hdmi2usbsoc_sdram_slave_p0_rddata)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     enB            | connected to signal <soc_litedramnativeportconverter0_rdata_buffer_pipe_ce> | high     |
    |     addrB          | connected to signal <memadr_22>     |          |
    |     doB            | connected to signal <soc_litedramnativeportconverter0_rdata_buffer_source_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_23> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary<0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_core_initiator_csrstorage9_storage_full,soc_hdmi_out0_core_initiator_csrstorage8_storage_full,soc_hdmi_out0_core_initiator_csrstorage7_storage_full,soc_hdmi_out0_core_initiator_csrstorage6_storage_full,soc_hdmi_out0_core_initiator_csrstorage5_storage_full,soc_hdmi_out0_core_initiator_csrstorage4_storage_full,soc_hdmi_out0_core_initiator_csrstorage3_storage_full,soc_hdmi_out0_core_initiator_csrstorage2_storage_full,soc_hdmi_out0_core_initiator_csrstorage1_storage_full,soc_hdmi_out0_core_initiator_csrstorage0_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     addrB          | connected to signal <memadr_24>     |          |
    |     doB            | connected to signal <soc_hdmi_out0_core_initiator_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_29> will be implemented as a BLOCK RAM, absorbing the following register(s): <soc_litedramnativeportconverter1_rdata_buffer_source_payload_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter2_ce> | high     |
    |     addrA          | connected to signal <soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_binary<3:0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi2usbsoc_sdram_slave_p1_rddata,soc_hdmi2usbsoc_sdram_slave_p0_rddata)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     enB            | connected to signal <soc_litedramnativeportconverter1_rdata_buffer_pipe_ce> | high     |
    |     addrB          | connected to signal <memadr_28>     |          |
    |     doB            | connected to signal <soc_litedramnativeportconverter1_rdata_buffer_source_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_31> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary<0>> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_core_initiator_csrstorage9_storage_full,soc_hdmi_out1_core_initiator_csrstorage8_storage_full,soc_hdmi_out1_core_initiator_csrstorage7_storage_full,soc_hdmi_out1_core_initiator_csrstorage6_storage_full,soc_hdmi_out1_core_initiator_csrstorage5_storage_full,soc_hdmi_out1_core_initiator_csrstorage4_storage_full,soc_hdmi_out1_core_initiator_csrstorage3_storage_full,soc_hdmi_out1_core_initiator_csrstorage2_storage_full,soc_hdmi_out1_core_initiator_csrstorage1_storage_full,soc_hdmi_out1_core_initiator_csrstorage0_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     addrB          | connected to signal <memadr_30>     |          |
    |     doB            | connected to signal <soc_hdmi_out1_core_initiator_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_edid_mem1>, combined with <Mram_edid_mem>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_6> <memadr_5>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <vns_hdmi2usbsoc_sram0_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <soc_hdmi2usbsoc_interface_dat_w> |          |
    |     doA            | connected to signal <vns_hdmi2usbsoc_sram0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_hdmi_in0_edid_offset_counter> |          |
    |     doB            | connected to signal <soc_hdmi_in0_edid_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_edid_mem_11>, combined with <Mram_edid_mem_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_6> <memadr_12>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <vns_hdmi2usbsoc_sram1_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_interface_adr> |          |
    |     diA            | connected to signal <soc_hdmi2usbsoc_interface_dat_w> |          |
    |     doA            | connected to signal <vns_hdmi2usbsoc_sram1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <soc_hdmi_in1_edid_offset_counter> |          |
    |     doB            | connected to signal <soc_hdmi_in1_edid_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 12-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_2>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <soc_hdmi2usbsoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <soc_hdmi2usbsoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <soc_hdmi2usbsoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <soc_hdmi2usbsoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<12:0>> |          |
    |     diA            | connected to signal <vns_comb_rhs_array_muxed49> |          |
    |     doA            | connected to signal <soc_hdmi2usbsoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi2usbsoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_hdmi2usbsoc_uart_tx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vns_comb_rhs_array_muxed48<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <soc_hdmi2usbsoc_rom_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi2usbsoc_uart_phy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_hdmi2usbsoc_uart_rx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in0_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in0_decoding0_output_de,soc_hdmi_in0_decoding0_output_c,soc_hdmi_in0_decoding0_output_d,soc_hdmi_in0_decoding0_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in0_chansync_syncbuffer0_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_11> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in0_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in0_decoding1_output_de,soc_hdmi_in0_decoding1_output_c,soc_hdmi_in0_decoding1_output_d,soc_hdmi_in0_decoding1_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in0_chansync_syncbuffer1_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_12> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in0_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in0_decoding2_output_de,soc_hdmi_in0_decoding2_output_c,soc_hdmi_in0_decoding2_output_d,soc_hdmi_in0_decoding2_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in0_chansync_syncbuffer2_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_15> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in1_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in1_decoding0_output_de,soc_hdmi_in1_decoding0_output_c,soc_hdmi_in1_decoding0_output_d,soc_hdmi_in1_decoding0_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in1_chansync_syncbuffer0_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_16> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in1_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in1_decoding1_output_de,soc_hdmi_in1_decoding1_output_c,soc_hdmi_in1_decoding1_output_d,soc_hdmi_in1_decoding1_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in1_chansync_syncbuffer1_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_17> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <soc_hdmi_in1_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(soc_hdmi_in1_decoding2_output_de,soc_hdmi_in1_decoding2_output_c,soc_hdmi_in1_decoding2_output_d,soc_hdmi_in1_decoding2_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_in1_chansync_syncbuffer2_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     clkA           | connected to signal <encoder_clk>   | rise     |
    |     weA            | connected to signal <soc_encoderbuffer_write_port_we> | high     |
    |     addrA          | connected to signal <(soc_encoderbuffer_write_sel,soc_encoderbuffer_v_write)> |          |
    |     diA            | connected to signal <soc_encoder_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 128-bit                   |          |
    |     addrB          | connected to signal <(soc_encoderbuffer_read_sel,soc_encoderbuffer_v_read)> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed12,vns_comb_rhs_array_muxed13)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed15,vns_comb_rhs_array_muxed16)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed18,vns_comb_rhs_array_muxed19)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed21,vns_comb_rhs_array_muxed22)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed24,vns_comb_rhs_array_muxed25)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed27,vns_comb_rhs_array_muxed28)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed30,vns_comb_rhs_array_muxed31)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",vns_comb_rhs_array_muxed33,vns_comb_rhs_array_muxed34)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_hdmi2usbsoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi_in0_dma_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_in0_dma_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_in0_frame_fifo_asyncfifo_dout<64:1>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     addrB          | connected to signal <soc_hdmi_in0_dma_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_in0_dma_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_19> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_hdmi_in1_dma_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_in1_dma_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_in1_frame_fifo_asyncfifo_dout<64:1>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 66-bit                    |          |
    |     addrB          | connected to signal <soc_hdmi_in1_dma_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_in1_dma_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_36> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_encoder_reader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_encoder_reader_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_encoder_port_converter_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     addrB          | connected to signal <soc_encoder_reader_fifo_consume> |          |
    |     doB            | connected to signal <soc_encoder_cdc_asyncfifo_din> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_22> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 6-bit                      |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_litedramnativeportconverter0_cmd_buffer_wrport_we> | high     |
    |     addrA          | connected to signal <soc_litedramnativeportconverter0_cmd_buffer_produce> |          |
    |     diA            | connected to signal <("00",soc_litedramnativeportconverter0_cmd_buffer_sink_valid,soc_litedramnativeportconverter0_cmd_buffer_sink_valid,soc_litedramnativeportconverter0_cmd_buffer_sink_valid,soc_litedramnativeportconverter0_cmd_buffer_sink_valid)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 6-bit                      |          |
    |     addrB          | connected to signal <soc_litedramnativeportconverter0_cmd_buffer_consume> |          |
    |     doB            | connected to signal <soc_litedramnativeportconverter0_cmd_buffer_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_26> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_resetinserter_cb_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_resetinserter_cb_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_resetinserter_cb_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out0_resetinserter_cb_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out0_resetinserter_cb_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_27> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out0_resetinserter_cr_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out0_resetinserter_cr_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out0_resetinserter_cr_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out0_resetinserter_cr_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out0_resetinserter_cr_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_30> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 6-bit                      |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_litedramnativeportconverter1_cmd_buffer_wrport_we> | high     |
    |     addrA          | connected to signal <soc_litedramnativeportconverter1_cmd_buffer_produce> |          |
    |     diA            | connected to signal <("00",soc_litedramnativeportconverter1_cmd_buffer_sink_valid,soc_litedramnativeportconverter1_cmd_buffer_sink_valid,soc_litedramnativeportconverter1_cmd_buffer_sink_valid,soc_litedramnativeportconverter1_cmd_buffer_sink_valid)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 6-bit                      |          |
    |     addrB          | connected to signal <soc_litedramnativeportconverter1_cmd_buffer_consume> |          |
    |     doB            | connected to signal <soc_litedramnativeportconverter1_cmd_buffer_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_34> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_resetinserter_cb_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_resetinserter_cb_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_resetinserter_cb_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out1_resetinserter_cb_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out1_resetinserter_cb_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_35> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <soc_hdmi_out1_resetinserter_cr_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_hdmi_out1_resetinserter_cr_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_hdmi_out1_resetinserter_cr_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <soc_hdmi_out1_resetinserter_cr_fifo_consume> |          |
    |     doB            | connected to signal <soc_hdmi_out1_resetinserter_cr_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n15106 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n15107 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n15414 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n15415 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4415_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5051_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_5503_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_5505_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_5502_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_5504_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_5916_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_5918_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_5915_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_soc_hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_5917_OUT by adding 1 register level(s).
Unit <top> synthesized (advanced).

Synthesizing (advanced) Unit <zigzag>.
INFO:Xst:3231 - The small RAM <Mram_rd_addr[5]_PWR_89_o_wide_mux_2_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 6-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <rd_addr>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <zigzag> synthesized (advanced).
WARNING:Xst:2677 - Node <rd_en_d_2> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_3> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_4> of sequential type is unconnected in block <ZZ_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_1> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_2> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_3> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <rd_en_d_4> of sequential type is unconnected in block <QUANT_TOP>.
WARNING:Xst:2677 - Node <mult_out_0> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_1> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_2> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_3> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_4> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_5> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_6> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_7> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_8> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_9> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_10> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_11> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_12> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_13> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <mult_out_14> of sequential type is unconnected in block <r_divider>.
WARNING:Xst:2677 - Node <image_area_size_0> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_1> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_2> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_3> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <image_area_size_4> of sequential type is unconnected in block <Huffman>.
WARNING:Xst:2677 - Node <huf_data_val_2> of sequential type is unconnected in block <ByteStuffer>.
WARNING:Xst:2677 - Node <soc_hdmi2usbsoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_encoder_reader_base_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_encoder_reader_base_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_encoder_reader_base_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_encoder_reader_base_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_encoder_reader_base_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_encoder_reader_base_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_encoder_reader_base_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_encoder_reader_base_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_encoder_reader_base_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 121
 1024x10-bit dual-port block RAM                       : 1
 1024x22-bit single-port block RAM                     : 1
 1024x32-bit dual-port block RAM                       : 2
 1024x64-bit single-port block RAM                     : 1
 1024x8-bit dual-port block RAM                        : 1
 128x12-bit dual-port block RAM                        : 3
 128x24-bit dual-port block RAM                        : 1
 128x8-bit dual-port block RAM                         : 3
 12x8-bit single-port distributed Read Only RAM        : 1
 16x10-bit dual-port distributed RAM                   : 2
 16x11-bit single-port distributed Read Only RAM       : 1
 16x128-bit dual-port distributed RAM                  : 1
 16x13-bit single-port distributed Read Only RAM       : 1
 16x130-bit dual-port distributed RAM                  : 1
 16x4-bit single-port distributed Read Only RAM        : 1
 16x66-bit dual-port block RAM                         : 2
 16x66-bit dual-port distributed RAM                   : 2
 256x16-bit single-port block Read Only RAM            : 2
 256x21-bit dual-port block RAM                        : 2
 256x21-bit single-port block Read Only RAM            : 1
 256x5-bit single-port block Read Only RAM             : 1
 256x8-bit dual-port block RAM                         : 2
 2x162-bit dual-port distributed RAM                   : 2
 32x32-bit dual-port distributed RAM                   : 2
 4096x18-bit dual-port block RAM                       : 2
 4x10-bit dual-port distributed RAM                    : 10
 4x10-bit single-port distributed Read Only RAM        : 2
 4x130-bit dual-port distributed RAM                   : 1
 4x27-bit dual-port distributed RAM                    : 2
 4x6-bit dual-port distributed RAM                     : 2
 512x12-bit dual-port block RAM                        : 1
 512x67-bit dual-port block RAM                        : 2
 64x10-bit dual-port distributed RAM                   : 2
 64x12-bit dual-port distributed RAM                   : 1
 64x14-bit single-port distributed Read Only RAM       : 40
 64x20-bit dual-port distributed RAM                   : 2
 64x6-bit single-port distributed Read Only RAM        : 1
 8192x32-bit single-port block RAM                     : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x21-bit dual-port distributed RAM                    : 6
 8x24-bit dual-port distributed RAM                    : 8
# MACs                                                 : 7
 16x16-to-26-bit MAC                                   : 1
 9x12-to-21-bit Mult with pre-adder                    : 4
 9x7-to-18-bit MAC                                     : 2
# Multipliers                                          : 13
 16x12-bit multiplier                                  : 1
 16x16-bit multiplier                                  : 1
 32x32-bit registered multiplier                       : 1
 9x5-bit registered multiplier                         : 4
 9x6-bit registered multiplier                         : 2
 9x8-bit registered multiplier                         : 4
# Adders/Subtractors                                   : 238
 10-bit adder                                          : 6
 11-bit adder                                          : 9
 11-bit subtractor                                     : 4
 12-bit adder                                          : 13
 12-bit addsub                                         : 1
 12-bit subtractor                                     : 2
 13-bit subtractor                                     : 2
 16-bit adder                                          : 5
 16-bit subtractor                                     : 5
 2-bit adder                                           : 10
 22-bit adder                                          : 7
 22-bit subtractor                                     : 1
 23-bit adder                                          : 1
 24-bit adder                                          : 12
 24-bit subtractor                                     : 1
 25-bit adder                                          : 7
 26-bit adder                                          : 2
 26-bit subtractor                                     : 2
 3-bit adder                                           : 15
 30-bit adder                                          : 2
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 3
 4-bit subtractor                                      : 32
 5-bit adder                                           : 6
 5-bit subtractor                                      : 24
 6-bit adder                                           : 13
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 13
 7-bit adder                                           : 4
 8-bit adder                                           : 1
 9-bit adder                                           : 8
 9-bit subtractor                                      : 15
# Adder Trees                                          : 24
 4-bit / 6-inputs adder tree                           : 18
 4-bit / 8-inputs adder tree                           : 6
# Counters                                             : 227
 1-bit up counter                                      : 4
 10-bit down counter                                   : 1
 10-bit up counter                                     : 6
 10-bit updown counter                                 : 1
 11-bit down counter                                   : 1
 11-bit up counter                                     : 4
 11-bit updown counter                                 : 1
 12-bit up counter                                     : 8
 13-bit updown counter                                 : 4
 2-bit down counter                                    : 1
 2-bit up counter                                      : 34
 20-bit down counter                                   : 1
 24-bit down counter                                   : 2
 24-bit up counter                                     : 11
 26-bit up counter                                     : 2
 28-bit up counter                                     : 1
 3-bit down counter                                    : 9
 3-bit up counter                                      : 54
 3-bit updown counter                                  : 11
 32-bit up counter                                     : 4
 4-bit down counter                                    : 3
 4-bit up counter                                      : 13
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit up counter                                      : 4
 5-bit updown counter                                  : 6
 6-bit down counter                                    : 1
 6-bit up counter                                      : 8
 7-bit up counter                                      : 6
 7-bit updown counter                                  : 3
 8-bit down counter                                    : 2
 8-bit up counter                                      : 2
 8-bit updown counter                                  : 8
 9-bit up counter                                      : 2
# Accumulators                                         : 7
 16-bit updown loadable accumulator                    : 1
 6-bit up accumulator                                  : 6
# Registers                                            : 11118
 Flip-Flops                                            : 11118
# Comparators                                          : 278
 1-bit comparator equal                                : 39
 1-bit comparator not equal                            : 4
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 1
 11-bit comparator greater                             : 6
 12-bit comparator equal                               : 12
 12-bit comparator greater                             : 22
 12-bit comparator not equal                           : 4
 13-bit comparator equal                               : 8
 13-bit comparator greater                             : 40
 13-bit comparator lessequal                           : 1
 13-bit comparator not equal                           : 8
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 4
 2-bit comparator equal                                : 3
 2-bit comparator greater                              : 1
 21-bit comparator equal                               : 3
 26-bit comparator equal                               : 2
 28-bit comparator equal                               : 1
 3-bit comparator equal                                : 3
 3-bit comparator greater                              : 4
 3-bit comparator lessequal                            : 1
 3-bit comparator not equal                            : 3
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator greater                              : 51
 5-bit comparator not equal                            : 2
 6-bit comparator greater                              : 3
 7-bit comparator greater                              : 2
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 3776
 1-bit 13-to-1 multiplexer                             : 16
 1-bit 16-to-1 multiplexer                             : 16
 1-bit 2-to-1 multiplexer                              : 2969
 1-bit 3-to-1 multiplexer                              : 8
 1-bit 4-to-1 multiplexer                              : 68
 1-bit 52-to-1 multiplexer                             : 8
 1-bit 7-to-1 multiplexer                              : 40
 1-bit 8-to-1 multiplexer                              : 15
 10-bit 2-to-1 multiplexer                             : 14
 12-bit 2-to-1 multiplexer                             : 10
 128-bit 2-to-1 multiplexer                            : 1
 13-bit 2-to-1 multiplexer                             : 17
 13-bit 8-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 19
 16-bit 4-to-1 multiplexer                             : 2
 16-bit 8-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 23
 20-bit 2-to-1 multiplexer                             : 1
 21-bit 7-to-1 multiplexer                             : 8
 22-bit 2-to-1 multiplexer                             : 9
 23-bit 2-to-1 multiplexer                             : 49
 24-bit 2-to-1 multiplexer                             : 19
 24-bit 3-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 31
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 49
 32-bit 3-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 81
 5-bit 2-to-1 multiplexer                              : 21
 6-bit 2-to-1 multiplexer                              : 70
 64-bit 2-to-1 multiplexer                             : 4
 7-bit 2-to-1 multiplexer                              : 13
 8-bit 12-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 171
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 3-to-1 multiplexer                              : 1
 8-bit 39-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 2
 8-bit 7-to-1 multiplexer                              : 1
# Logic shifters                                       : 8
 20-bit shifter logical right                          : 6
 23-bit shifter logical left                           : 1
 64-bit shifter logical right                          : 1
# FSMs                                                 : 38
# Xors                                                 : 311
 1-bit xor2                                            : 289
 10-bit xor2                                           : 4
 2-bit xor2                                            : 6
 3-bit xor2                                            : 8
 5-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_hdmi2usbsoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <romeaddro_0_4> in Unit <DCT1D> is equivalent to the following 17 FFs/Latches, which will be removed : <romeaddro_1_4> <romeaddro_2_4> <romeaddro_3_4> <romeaddro_4_4> <romeaddro_5_4> <romeaddro_6_4> <romeaddro_7_4> <romeaddro_8_4> <romoaddro_0_4> <romoaddro_1_4> <romoaddro_4_4> <romoaddro_2_4> <romoaddro_3_4> <romoaddro_5_4> <romoaddro_6_4> <romoaddro_7_4> <romoaddro_8_4> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_5> in Unit <DCT1D> is equivalent to the following 17 FFs/Latches, which will be removed : <romeaddro_1_5> <romeaddro_2_5> <romeaddro_3_5> <romeaddro_4_5> <romeaddro_5_5> <romeaddro_6_5> <romeaddro_7_5> <romeaddro_8_5> <romoaddro_0_5> <romoaddro_1_5> <romoaddro_4_5> <romoaddro_2_5> <romoaddro_3_5> <romoaddro_5_5> <romoaddro_6_5> <romoaddro_7_5> <romoaddro_8_5> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_4> in Unit <DCT2D> is equivalent to the following 21 FFs/Latches, which will be removed : <romeaddro_1_4> <romeaddro_2_4> <romeaddro_3_4> <romeaddro_4_4> <romeaddro_5_4> <romeaddro_8_4> <romeaddro_6_4> <romeaddro_7_4> <romeaddro_9_4> <romeaddro_10_4> <romoaddro_0_4> <romoaddro_1_4> <romoaddro_2_4> <romoaddro_3_4> <romoaddro_6_4> <romoaddro_4_4> <romoaddro_5_4> <romoaddro_7_4> <romoaddro_8_4> <romoaddro_9_4> <romoaddro_10_4> 
INFO:Xst:2261 - The FF/Latch <romeaddro_0_5> in Unit <DCT2D> is equivalent to the following 21 FFs/Latches, which will be removed : <romeaddro_1_5> <romeaddro_2_5> <romeaddro_3_5> <romeaddro_4_5> <romeaddro_5_5> <romeaddro_8_5> <romeaddro_6_5> <romeaddro_7_5> <romeaddro_9_5> <romeaddro_10_5> <romoaddro_0_5> <romoaddro_1_5> <romoaddro_2_5> <romoaddro_3_5> <romoaddro_6_5> <romoaddro_4_5> <romoaddro_5_5> <romoaddro_7_5> <romoaddro_8_5> <romoaddro_9_5> <romoaddro_10_5> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_7_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_7_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_6_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_6_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_5_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_5_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_4_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_4_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_3_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_3_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_2_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_2_10> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_1_9> in Unit <DCT2D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_1_10> 
INFO:Xst:2261 - The FF/Latch <data_valid> in Unit <ByteStuffer> is equivalent to the following FF/Latch, which will be removed : <huf_data_val_0> 
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding0_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer1_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding1_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi2usbsoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi2usbsoc_adr_offset_r> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer2_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_decoding2_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding0_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer1_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding1_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer2_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_decoding2_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <wbm_adr_i_reg_30> in Unit <wb_async_reg> is equivalent to the following FF/Latch, which will be removed : <wbm_adr_i_reg_31> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_0> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_0> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_1> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_1> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_2> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_2> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_3> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_3> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_4> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_4> 
INFO:Xst:2261 - The FF/Latch <U2_RAM/read_addr_5> in Unit <MDCT> is equivalent to the following FF/Latch, which will be removed : <U1_RAM/read_addr_5> 
WARNING:Xst:1293 - FF/Latch <wbm_adr_i_reg_30> has a constant value of 0 in block <wb_async_reg>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_22> on signal <vns_edid0_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_24> on signal <vns_edid1_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_21> on signal <vns_litedramwishbone2native_state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 11    | 0100
 10    | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <vns_controllerinjector_multiplexer_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 010   | 011
 011   | 010
 101   | 110
 110   | 111
 111   | 101
 001   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <vns_controllerinjector_refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
INFO:Xst:2146 - In block <top>, Counter <soc_hdmi_in0_chansync_syncbuffer1_produce> <soc_hdmi_in0_chansync_syncbuffer0_produce> <soc_hdmi_in0_chansync_syncbuffer2_produce> are equivalent, XST will keep only <soc_hdmi_in0_chansync_syncbuffer1_produce>.
INFO:Xst:2146 - In block <top>, Counter <soc_hdmi_in1_chansync_syncbuffer2_produce> <soc_hdmi_in1_chansync_syncbuffer0_produce> <soc_hdmi_in1_chansync_syncbuffer1_produce> are equivalent, XST will keep only <soc_hdmi_in1_chansync_syncbuffer2_produce>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_20> on signal <vns_cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_23> on signal <vns_dma0_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_25> on signal <vns_dma1_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <vns_controllerinjector_roundrobin0_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <vns_controllerinjector_roundrobin3_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <vns_controllerinjector_roundrobin1_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <vns_controllerinjector_roundrobin2_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <vns_controllerinjector_roundrobin6_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <vns_controllerinjector_roundrobin4_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <vns_controllerinjector_roundrobin5_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <vns_controllerinjector_roundrobin7_grant[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 100   | 100
 011   | 011
 010   | 010
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <vns_controllerinjector_bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <vns_controllerinjector_bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <vns_controllerinjector_bankmachine4_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <vns_controllerinjector_bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <vns_controllerinjector_bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <vns_controllerinjector_bankmachine7_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <vns_controllerinjector_bankmachine5_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <vns_controllerinjector_bankmachine6_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 001   | 001
 010   | 010
 100   | 100
 101   | 101
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <soc_hdmi2usbsoc_sdram_choose_cmd_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <soc_hdmi2usbsoc_sdram_choose_req_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <fx2_jpeg_streamer/FSM_32> on signal <fsm_state[1:2]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 s_reset      | 00
 s_wait       | 01
 s_packet_end | 10
 s_send_data  | 11
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/FSM_29> on signal <main_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 idles | 000
 jfif  | 001
 horiz | 010
 comp  | 011
 vert  | 100
 eoi   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[1].U_S_CTRL_SM/FSM_30> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[2].U_S_CTRL_SM/FSM_30> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[3].U_S_CTRL_SM/FSM_30> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[4].U_S_CTRL_SM/FSM_30> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[5].U_S_CTRL_SM/FSM_30> on signal <state[1:2]> with user encoding.
Optimizing FSM <JpegEnc/U_CtrlSM/G_S_CTRL_SM[6].U_S_CTRL_SM/FSM_30> on signal <state[1:2]> with user encoding.
-------------------------------
 State             | Encoding
-------------------------------
 idle              | 00
 wait_for_blk_rdy  | 01
 wait_for_blk_idle | 10
-------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <JpegEnc/U_Huffman/FSM_31> on signal <state[1:2]> with gray encoding.
---------------------
 State   | Encoding
---------------------
 idle    | 00
 run_vlc | 01
 run_vli | 11
 pad     | 10
---------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_26> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_27> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_28> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:1710 - FF/Latch <datao_0> (without init value) has a constant value of 0 in block <ROME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <datao_1> (without init value) has a constant value of 0 in block <ROME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding0_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding1_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding2_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding0_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding1_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding2_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_118> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_119> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3197> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31124> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31156> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31160> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_31162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2397> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23124> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23156> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23160> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_23162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36130> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1466> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1465> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1965> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1966> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_4210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_429> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_389> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3810> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_399> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3910> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_409> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_4010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_242> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_241> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_370> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_360> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_433> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_434> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_723> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_724> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_623> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_624> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_823> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_824> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_923> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_924> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_37129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_37130> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_103> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_101> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_102> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_104> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_105> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_106> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_107> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_108> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1111> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1112> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1113> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1114> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1115> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1116> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1119> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1117> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1118> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_121> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_122> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_123> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_124> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1219> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1220> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_171> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_172> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_173> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_176> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_174> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_175> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_177> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_178> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_179> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1719> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1720> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_151> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_154> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_152> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_153> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_155> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_156> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1510> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_163> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_164> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_167> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_165> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_166> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_168> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_169> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1610> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1619> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1620> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_269> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2610> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_225> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_226> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_259> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2510> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_279> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_305> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_306> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_359> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3510> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_339> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3310> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_349> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3410> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2826> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2827> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2026> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2027> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_247> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3214> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <wbs_adr_o_reg_30> has a constant value of 0 in block <wb_async_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <wbs_adr_o_reg_31> has a constant value of 0 in block <wb_async_reg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_line_cnt_0> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_line_cnt_1> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_line_cnt_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_0> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_1> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_pixel_cnt_3> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RSM_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RSM_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[1]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[2]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[3]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[4]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[5]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_3> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_x_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_0> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_1> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Reg[6]_y_cnt_2> (without init value) has a constant value of 0 in block <CtrlSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <hr_waddr_8> has a constant value of 0 in block <JFIFGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <hr_waddr_9> has a constant value of 0 in block <JFIFGen>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface8_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface8_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface8_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_hdmi2usbsoc_interface8_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <soc_hdmi_in0_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in0_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_hdmi_in1_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1019> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1519> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <inst_LPM_FF_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <inst_LPM_FF1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc0_cmd_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc1_cmd_fifo_graycounter3_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <soc_ddrphy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <soc_ddrphy_record2_wrdata_mask_1> <soc_ddrphy_record2_wrdata_mask_2> <soc_ddrphy_record2_wrdata_mask_3> <soc_ddrphy_record3_wrdata_mask_0> <soc_ddrphy_record3_wrdata_mask_1> <soc_ddrphy_record3_wrdata_mask_2> <soc_ddrphy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_7_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_7_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_6_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_6_8> 
INFO:Xst:2261 - The FF/Latch <VLC_DC_3> in Unit <DC_ROM> is equivalent to the following FF/Latch, which will be removed : <VLC_DC_size_2> 
INFO:Xst:2261 - The FF/Latch <VLC_DC_7> in Unit <DC_CR_ROM> is equivalent to the following FF/Latch, which will be removed : <VLC_DC_size_3> 
INFO:Xst:2261 - The FF/Latch <wdata_reg_8> in Unit <ByteStuffer> is equivalent to the following 7 FFs/Latches, which will be removed : <wdata_reg_9> <wdata_reg_10> <wdata_reg_11> <wdata_reg_12> <wdata_reg_13> <wdata_reg_14> <wdata_reg_15> 
INFO:Xst:2261 - The FF/Latch <ram_wraddr_0> in Unit <ByteStuffer> is equivalent to the following FF/Latch, which will be removed : <num_enc_bytes_0> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_5_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_5_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_4_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_4_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_3_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_3_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_2_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_2_8> 
INFO:Xst:2261 - The FF/Latch <latchbuf_reg_1_7> in Unit <DCT1D> is equivalent to the following FF/Latch, which will be removed : <latchbuf_reg_1_8> 

Optimizing unit <JpegEnc> ...

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_30_0> 
INFO:Xst:2261 - The FF/Latch <soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_22_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_24_0> 
INFO:Xst:2261 - The FF/Latch <soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_28_0> 
WARNING:Xst:1293 - FF/Latch <soc_encoder_reader_h_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_encoder_reader_h_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_encoder_reader_h_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_core_initiator_cdc_graycounter0_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_core_initiator_cdc_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_core_initiator_cdc_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_core_initiator_cdc_graycounter0_q_binary_1> 

Optimizing unit <fx2_jpeg_streamer> ...

Optimizing unit <wb_async_reg> ...

Optimizing unit <HostIF> ...
WARNING:Xst:1710 - FF/Latch <enc_sts_reg_31> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_30> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_29> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_28> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_27> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_26> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_25> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_24> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_23> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_22> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_21> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_20> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_19> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_18> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_17> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_16> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_15> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_14> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_13> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_12> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_11> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_10> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_9> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_8> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_7> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_6> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_5> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_4> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_3> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc_sts_reg_2> (without init value) has a constant value of 0 in block <HostIF>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <FDCT> ...
WARNING:Xst:1293 - FF/Latch <cmp_idx_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d1_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d2_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d3_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d4_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d5_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d6_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d7_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cur_cmp_idx_d8_2> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <input_rd_cnt_6> has a constant value of 0 in block <FDCT>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <MDCT> ...

Optimizing unit <DCT1D> ...

Optimizing unit <DCT2D> ...

Optimizing unit <ROME> ...

Optimizing unit <ROMO> ...

Optimizing unit <FIFO_1> ...

Optimizing unit <CtrlSM> ...

Optimizing unit <SingleSM> ...

Optimizing unit <ZZ_TOP> ...

Optimizing unit <zigzag> ...

Optimizing unit <FIFO_2> ...

Optimizing unit <QUANT_TOP> ...

Optimizing unit <quantizer> ...

Optimizing unit <r_divider> ...

Optimizing unit <RLE_TOP> ...

Optimizing unit <rle> ...

Optimizing unit <RleDoubleFifo> ...

Optimizing unit <Huffman> ...

Optimizing unit <DC_ROM> ...

Optimizing unit <DC_CR_ROM> ...

Optimizing unit <DoubleFifo> ...

Optimizing unit <FIFO_4> ...

Optimizing unit <ByteStuffer> ...

Optimizing unit <JFIFGen> ...

Optimizing unit <OutMux> ...

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_4_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_4_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_3_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_3_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_4_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_4_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_3_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_3_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d1_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wb_async_reg/wbm_err_o_reg> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <wb_async_reg/wbs_err_i_reg> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d1_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d2_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_5_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_5_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_6_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_6_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d2_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romedatao_d3_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_7_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_7_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_8_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d3_8_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_1> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_0> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbs_adr_o_reg_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <wb_async_reg/wbm_adr_i_reg_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_x_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_cmp_idx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[6]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_cmp_idx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[5]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[4]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[3]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[2]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/Reg[1]_y_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_CtrlSM/G_S_CTRL_SM[6].U_S_CTRL_SM/start_o> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_ByteStuffer/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/ram_wraddr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_JFIFGen/rd_cnt_d1_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <JpegEnc/U_OutMux/ram_wraddr_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1710 - FF/Latch <lm32_cpu/data_bus_error_seen> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <lm32_cpu/instruction_unit/bus_error_f> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/data_bus_error_exception_m> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/instruction_unit/bus_error_d> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/memop_pc_w_2> of sequential type is unconnected in block <top>.
INFO:Xst:2399 - RAMs <Mram_storage_221>, <Mram_storage_222> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_221>, <Mram_storage_223> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_221>, <Mram_storage_224> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_303>, <Mram_storage_301> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_303>, <Mram_storage_302> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_303>, <Mram_storage_304> are equivalent, second RAM is removed
WARNING:Xst:1293 - FF/Latch <soc_ddrphy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ddrphy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ddrphy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ddrphy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_ddrphy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <soc_encoder_streamer_fifo_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_encoder_streamer_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_7_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_3_0> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_cdc_graycounter0_q_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_encoder_cdc_graycounter0_q_binary_2> <soc_encoder_reader_fifo_consume_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_resetinserter_y_fifo_produce_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_resetinserter_cr_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc1_rdata_fifo_graycounter2_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_frame_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_frame_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_0> <soc_hdmi_in1_wer2_period_counter_0> <soc_hdmi_in1_chansync_syncbuffer2_produce_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_1> <soc_hdmi_in1_wer2_period_counter_1> <soc_hdmi_in1_chansync_syncbuffer2_produce_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_2> <soc_hdmi_in1_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_3> <soc_hdmi_in1_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_4> <soc_hdmi_in1_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_frame_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_frame_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_10> <soc_hdmi_in0_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_5> <soc_hdmi_in1_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_11> <soc_hdmi_in0_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_6> <soc_hdmi_in1_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_12> <soc_hdmi_in0_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_resetinserter_parity_in> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_resetinserter_y_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_7> <soc_hdmi_in1_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_13> <soc_hdmi_in0_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_8> <soc_hdmi_in1_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_14> <soc_hdmi_in0_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_9> <soc_hdmi_in1_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_15> <soc_hdmi_in0_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_y_fifo_produce_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_encoder_cr_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_20> <soc_hdmi_in0_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_16> <soc_hdmi_in0_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_21> <soc_hdmi_in0_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_17> <soc_hdmi_in0_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_22> <soc_hdmi_in0_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_18> <soc_hdmi_in0_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_23> <soc_hdmi_in0_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_19> <soc_hdmi_in0_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_resetinserter_y_fifo_produce_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_resetinserter_cr_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <memadr_28_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <memadr_28_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <memadr_28_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi2usbsoc_sdram_bandwidth_period> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in0_edid_samp_carry> <soc_hdmi_in1_edid_samp_carry> <soc_spiflash_i1_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_21> <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_1_20> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_cdc_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_encoder_cdc_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_wer_counter_r_updated> <soc_hdmi_in1_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc1_rdata_fifo_graycounter3_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_toggle_i> <soc_hdmi_in1_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_23> <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_2_22> 
INFO:Xst:2261 - The FF/Latch <soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc0_rdata_fifo_graycounter0_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_resetinserter_cb_fifo_consume_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_resetinserter_cr_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_done> <soc_hdmi_in0_wer2_period_done> <soc_hdmi_in0_chansync_syncbuffer1_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_frame_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_frame_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_9> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_4_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_0_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_5> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_resetinserter_parity_out> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_resetinserter_y_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/stage2_cnt_reg_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/stage2_cnt_reg_4> 
INFO:Xst:2261 - The FF/Latch <memadr_22_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <memadr_22_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <memadr_22_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_edid_samp_count_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in1_edid_samp_count_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi2usbsoc_sdram_bandwidth_counter_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_edid_samp_count_1> <soc_hdmi_in1_edid_samp_count_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_5_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_1_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi2usbsoc_sdram_bandwidth_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_edid_samp_count_2> <soc_hdmi_in1_edid_samp_count_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi2usbsoc_sdram_bandwidth_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_edid_samp_count_3> <soc_hdmi_in1_edid_samp_count_3> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_parity_out> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_encoder_y_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi2usbsoc_sdram_bandwidth_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_edid_samp_count_4> <soc_hdmi_in1_edid_samp_count_4> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_cdc_graycounter0_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_encoder_reader_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_cdc_graycounter0_q_binary_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_encoder_reader_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_10> <soc_hdmi_in1_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_11> <soc_hdmi_in1_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_12> <soc_hdmi_in1_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_13> <soc_hdmi_in1_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_resetinserter_y_fifo_consume_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_out1_resetinserter_cb_fifo_consume_0> <soc_hdmi_out1_resetinserter_cr_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_parity_in> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_encoder_y_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_14> <soc_hdmi_in1_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_15> <soc_hdmi_in1_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_20> <soc_hdmi_in1_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_done> <soc_hdmi_in1_wer2_period_done> <soc_hdmi_in1_chansync_syncbuffer2_produce_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_21> <soc_hdmi_in1_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_16> <soc_hdmi_in1_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_17> <soc_hdmi_in1_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc0_rdata_fifo_graycounter1_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_22> <soc_hdmi_in1_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_18> <soc_hdmi_in1_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_4_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_0_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_23> <soc_hdmi_in1_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_period_counter_19> <soc_hdmi_in1_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_g_11> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_toggle_i> <soc_hdmi_in0_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <soc_spiflash_clk> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <soc_hdmi2usbsoc_sdram_bandwidth_counter_0> <soc_hdmi_in0_edid_samp_count_0> <soc_hdmi_in1_edid_samp_count_0> <soc_spiflash_i1_1> 
INFO:Xst:2261 - The FF/Latch <soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc0_cmd_fifo_graycounter0_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_6_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_2_0> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_cb_fifo_consume_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_encoder_cr_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_y_fifo_consume_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_encoder_cb_fifo_consume_0> <soc_encoder_cr_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_wer_counter_r_updated> <soc_hdmi_in0_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_1_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/dcto_1_21> 
INFO:Xst:2261 - The FF/Latch <soc_encoder_streamer_fifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_encoder_streamer_fifo_graycounter0_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_resetinserter_y_fifo_consume_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_out0_resetinserter_cb_fifo_consume_0> <soc_hdmi_out0_resetinserter_cr_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/yw_cnt_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/wr_cnt_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_7> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_5_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_1_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_8> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_Huffman/U_DC_ROM/VLC_DC_size_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_Huffman/U_DC_CR_ROM/VLC_DC_10> 
INFO:Xst:2261 - The FF/Latch <soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_litedramnativeportcdc1_cmd_fifo_graycounter2_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_resetinserter_parity_in> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_resetinserter_y_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_7_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/databuf_reg_3_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_0> <soc_hdmi_in0_wer2_period_counter_0> <soc_hdmi_in0_chansync_syncbuffer1_produce_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_1> <soc_hdmi_in0_wer2_period_counter_1> <soc_hdmi_in0_chansync_syncbuffer1_produce_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_2> <soc_hdmi_in0_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_3> <soc_hdmi_in0_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_4> <soc_hdmi_in0_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_5> <soc_hdmi_in0_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_g_11> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_6> <soc_hdmi_in0_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_7> <soc_hdmi_in0_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_8> <soc_hdmi_in0_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_period_counter_9> <soc_hdmi_in0_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_6_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/databuf_reg_2_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_4> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_frame_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_in0_frame_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_2_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/dcto_2_21> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_resetinserter_parity_out> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_resetinserter_y_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <wb_async_reg/wbs_ack_i_reg> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <wb_async_reg/wbs_done_reg> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_resetinserter_cb_fifo_consume_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_resetinserter_cr_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 
INFO:Xst:3203 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/col_reg_0> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/stage2_cnt_reg_0> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <vns_xilinxmultiregimpl16_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <vns_xilinxmultiregimpl29_regs0> <vns_xilinxmultiregimpl42_regs0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_3> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romoaddro_0_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/romeaddro_0_0> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_3> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_2> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_1> 
INFO:Xst:2261 - The FF/Latch <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romoaddro_0_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romeaddro_0_0> 
INFO:Xst:2261 - The FF/Latch <vns_xilinxmultiregimpl66_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <vns_xilinxmultiregimpl79_regs0> <vns_xilinxmultiregimpl92_regs0> 
INFO:Xst:2261 - The FF/Latch <vns_xilinxmultiregimpl66_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <vns_xilinxmultiregimpl79_regs1> <vns_xilinxmultiregimpl92_regs1> 
INFO:Xst:2261 - The FF/Latch <vns_xilinxmultiregimpl16_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <vns_xilinxmultiregimpl29_regs1> <vns_xilinxmultiregimpl42_regs1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in1_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in1_wer1_toggle_o_r> <soc_hdmi_in1_wer2_toggle_o_r> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_in0_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_hdmi_in0_wer1_toggle_o_r> <soc_hdmi_in0_wer2_toggle_o_r> 
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 92.
Forward register balancing over carry chain Mcount_soc_hdmi_out0_core_timinggenerator_hcounter_cy<0>
Forward register balancing over carry chain Mcount_soc_hdmi_out1_core_timinggenerator_hcounter_cy<0>
Forward register balancing over carry chain JpegEnc/U_FDCT/Msub_GND_64_o_GND_64_o_sub_7_OUT<15:0>_cy<4>
Forward register balancing over carry chain JpegEnc/U_FDCT/Msub_GND_64_o_GND_64_o_sub_9_OUT<15:0>_cy<3>
Forward register balancing over carry chain JpegEnc/U_CtrlSM/Msub_GND_62_o_GND_62_o_sub_70_OUT<15:0>_cy<3>
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_driver_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_driver_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out0_driver_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_driver_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_driver_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <soc_hdmi_out1_driver_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB1> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) JpegEnc/U_Huffman/GND_94_o_Decoder_269_OUT<0><4>11_FRB JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<19>111_FRB.
	Register(s) JpegEnc/U_Huffman/GND_94_o_Decoder_269_OUT<10><4>11_FRB JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<21>111_FRB.
	Register(s) JpegEnc/U_Huffman/GND_94_o_Decoder_269_OUT<11><4>11_FRB JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<22>111_FRB.
	Register(s) JpegEnc/U_Huffman/GND_94_o_Decoder_269_OUT<12><4>11_FRB JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<15><4>211_FRB.
	Register(s) JpegEnc/U_Huffman/GND_94_o_Decoder_269_OUT<13><4>11_FRB JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<0>21_FRB.
	Register(s) JpegEnc/U_Huffman/GND_94_o_Decoder_269_OUT<14><4>11_FRB JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<1>11_FRB.
	Register(s) JpegEnc/U_Huffman/GND_94_o_Decoder_269_OUT<15><4>11_FRB JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<2>11_FRB.
	Register(s) JpegEnc/U_Huffman/GND_94_o_Decoder_269_OUT<17><4>11_FRB JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_94_o_Decoder_245_OUT<20>111_FRB.
	Register(s) JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<4>11_FRB JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_cy<2>11_FRB JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_253_OUT<4:0>_cy<2>1_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_253_OUT<4:0>_xor<4>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<2>11_FRB JpegEnc/U_Huffman/bit_ptr_1 has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_94_o_Decoder_269_OUT<0><4>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_94_o_Decoder_269_OUT<10><4>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/bit_ptr_2 has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<2>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<2>11_FRB JpegEnc/U_Huffman/bit_ptr_0 has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_94_o_Decoder_269_OUT<11><4>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/GND_94_o_Decoder_269_OUT<15><4>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_1 JpegEnc/U_Huffman/bit_ptr_0 JpegEnc/U_Huffman/bit_ptr_2 has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_cy<2>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<3>11_FRB.
	Register(s) JpegEnc/U_Huffman/bit_ptr_4 JpegEnc/U_Huffman/bit_ptr_3 JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_cy<2>11_FRB has(ve) been forward balanced into : JpegEnc/U_Huffman/Msub_GND_94_o_GND_94_o_sub_244_OUT_Madd_xor<4>11_FRB.
	Register(s) Mmux_vns_hdmi2usbsoc_interface1_bank_bus_adr[3]_GND_1_o_wide_mux_7137_OUT171_FRB soc_hdmi2usbsoc_interface_adr_3 soc_hdmi2usbsoc_interface_adr_6 soc_hdmi2usbsoc_interface_adr_4 soc_hdmi2usbsoc_interface_adr_5 has(ve) been forward balanced into : _n27783<6>1_FRB.
	Register(s) Mmux_vns_hdmi2usbsoc_interface1_bank_bus_adr[3]_GND_1_o_wide_mux_7137_OUT171_FRB soc_hdmi2usbsoc_interface_adr_6 vns_hdmi2usbsoc_interface2_bank_bus_adr[6]_PWR_1_o_equal_2609_o<6>11_FRB has(ve) been forward balanced into : vns_hdmi2usbsoc_interface2_bank_bus_adr[6]_PWR_1_o_equal_2609_o<6>1_FRB.
	Register(s) _n27846<6>11_FRB _n27798<6>11_FRB has(ve) been forward balanced into : vns_hdmi2usbsoc_interface2_bank_bus_adr[6]_GND_1_o_equal_2597_o<6>1_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_0 soc_hdmi2usbsoc_interface_adr_1 soc_hdmi2usbsoc_interface_adr_2 has(ve) been forward balanced into : Mmux_vns_hdmi2usbsoc_interface1_bank_bus_adr[3]_GND_1_o_wide_mux_7137_OUT171_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_1 soc_hdmi2usbsoc_interface_adr_2 soc_hdmi2usbsoc_interface_adr_3 _n27798<6>11_FRB has(ve) been forward balanced into : _n27798<6>1_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_1 soc_hdmi2usbsoc_interface_adr_4 soc_hdmi2usbsoc_interface_adr_2 soc_hdmi2usbsoc_interface_adr_5 soc_hdmi2usbsoc_interface_adr_0 soc_hdmi2usbsoc_interface_adr_3 has(ve) been forward balanced into : _n322121_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_2 soc_hdmi2usbsoc_interface_adr_0 soc_hdmi2usbsoc_interface_adr_3 soc_hdmi2usbsoc_interface_adr_1 has(ve) been forward balanced into : _n27859<6>11_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_2 soc_hdmi2usbsoc_interface_adr_1 soc_hdmi2usbsoc_interface_adr_0 has(ve) been forward balanced into : Mmux_vns_hdmi2usbsoc_interface1_bank_bus_adr[3]_GND_1_o_wide_mux_7137_OUT1131_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_3 Mmux_vns_hdmi2usbsoc_interface1_bank_bus_adr[3]_GND_1_o_wide_mux_7137_OUT1131_FRB has(ve) been forward balanced into : _n27846<6>11_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_3 soc_hdmi2usbsoc_interface_adr_0 soc_hdmi2usbsoc_interface_adr_4 has(ve) been forward balanced into : _n27852<6>11_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_3 soc_hdmi2usbsoc_interface_adr_4 soc_hdmi2usbsoc_interface_adr_0 has(ve) been forward balanced into : _n27835<6>11_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_3 soc_hdmi2usbsoc_interface_adr_5 soc_hdmi2usbsoc_interface_adr_4 has(ve) been forward balanced into : vns_hdmi2usbsoc_interface2_bank_bus_adr[6]_PWR_1_o_equal_2609_o<6>11_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_4 soc_hdmi2usbsoc_interface_adr_3 soc_hdmi2usbsoc_interface_adr_5 Mmux_vns_hdmi2usbsoc_interface1_bank_bus_adr[3]_GND_1_o_wide_mux_7137_OUT171_FRB has(ve) been forward balanced into : _n322061_FRB.
	Register(s) soc_hdmi2usbsoc_interface_adr_4 soc_hdmi2usbsoc_interface_adr_6 soc_hdmi2usbsoc_interface_adr_5 has(ve) been forward balanced into : _n27798<6>11_FRB.
	Register(s) JpegEnc/U_CtrlSM/jpeg_busy has(ve) been backward balanced into : JpegEnc/U_CtrlSM/jpeg_busy_BRB0 JpegEnc/U_CtrlSM/jpeg_busy_BRB1 JpegEnc/U_CtrlSM/jpeg_busy_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_0_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_0_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_1_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_1_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_2_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_2_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_3_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_3_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_4_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_4_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_5_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_5_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_6_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_6_BRB2.
	Register(s) JpegEnc/U_Huffman/U_DoubleFifo/data_out_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB0 JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB1 JpegEnc/U_Huffman/U_DoubleFifo/data_out_7_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_0_BRB1 JpegEnc/U_Huffman/VLI_r_0_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_1_BRB1 JpegEnc/U_Huffman/VLI_r_1_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_10 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_10_BRB1 JpegEnc/U_Huffman/VLI_r_10_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_11 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_11_BRB0 JpegEnc/U_Huffman/VLI_r_11_BRB1 JpegEnc/U_Huffman/VLI_r_11_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_2_BRB1 JpegEnc/U_Huffman/VLI_r_2_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_3_BRB1 JpegEnc/U_Huffman/VLI_r_3_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_4_BRB1 JpegEnc/U_Huffman/VLI_r_4_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_5_BRB1 JpegEnc/U_Huffman/VLI_r_5_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_6_BRB1 JpegEnc/U_Huffman/VLI_r_6_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_7_BRB1 JpegEnc/U_Huffman/VLI_r_7_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_8 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_8_BRB1 JpegEnc/U_Huffman/VLI_r_8_BRB2.
	Register(s) JpegEnc/U_Huffman/VLI_r_9 has(ve) been backward balanced into : JpegEnc/U_Huffman/VLI_r_9_BRB1 JpegEnc/U_Huffman/VLI_r_9_BRB2.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_0_BRB3 JpegEnc/U_Huffman/fifo_wbyte_0_BRB4 JpegEnc/U_Huffman/fifo_wbyte_0_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_1_BRB3 JpegEnc/U_Huffman/fifo_wbyte_1_BRB4 JpegEnc/U_Huffman/fifo_wbyte_1_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_2_BRB3 JpegEnc/U_Huffman/fifo_wbyte_2_BRB4 JpegEnc/U_Huffman/fifo_wbyte_2_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_3_BRB3 JpegEnc/U_Huffman/fifo_wbyte_3_BRB4 JpegEnc/U_Huffman/fifo_wbyte_3_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_4_BRB3 JpegEnc/U_Huffman/fifo_wbyte_4_BRB4 JpegEnc/U_Huffman/fifo_wbyte_4_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_5_BRB3 JpegEnc/U_Huffman/fifo_wbyte_5_BRB4 JpegEnc/U_Huffman/fifo_wbyte_5_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_6_BRB3 JpegEnc/U_Huffman/fifo_wbyte_6_BRB4 JpegEnc/U_Huffman/fifo_wbyte_6_BRB5.
	Register(s) JpegEnc/U_Huffman/fifo_wbyte_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/fifo_wbyte_7_BRB0 JpegEnc/U_Huffman/fifo_wbyte_7_BRB1 JpegEnc/U_Huffman/fifo_wbyte_7_BRB2 JpegEnc/U_Huffman/fifo_wbyte_7_BRB3 JpegEnc/U_Huffman/fifo_wbyte_7_BRB4 JpegEnc/U_Huffman/fifo_wbyte_7_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_0_BRB0 JpegEnc/U_Huffman/pad_byte_0_BRB1 JpegEnc/U_Huffman/pad_byte_0_BRB2.
	Register(s) JpegEnc/U_Huffman/pad_byte_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_1_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_2_BRB2 JpegEnc/U_Huffman/pad_byte_2_BRB4.
	Register(s) JpegEnc/U_Huffman/pad_byte_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_3_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_4_BRB0 JpegEnc/U_Huffman/pad_byte_4_BRB1 JpegEnc/U_Huffman/pad_byte_4_BRB2 JpegEnc/U_Huffman/pad_byte_4_BRB3.
	Register(s) JpegEnc/U_Huffman/pad_byte_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_5_BRB5.
	Register(s) JpegEnc/U_Huffman/pad_byte_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_6_BRB0 JpegEnc/U_Huffman/pad_byte_6_BRB1 .
	Register(s) JpegEnc/U_Huffman/pad_byte_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/pad_byte_7_BRB3 JpegEnc/U_Huffman/pad_byte_7_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_0 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_0_BRB0 JpegEnc/U_Huffman/word_reg_0_BRB1 JpegEnc/U_Huffman/word_reg_0_BRB2 JpegEnc/U_Huffman/word_reg_0_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_1 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_1_BRB0 JpegEnc/U_Huffman/word_reg_1_BRB1 JpegEnc/U_Huffman/word_reg_1_BRB2 JpegEnc/U_Huffman/word_reg_1_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_10 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_10_BRB0 JpegEnc/U_Huffman/word_reg_10_BRB1 JpegEnc/U_Huffman/word_reg_10_BRB2 JpegEnc/U_Huffman/word_reg_10_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_11 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_11_BRB0 JpegEnc/U_Huffman/word_reg_11_BRB1 JpegEnc/U_Huffman/word_reg_11_BRB2 JpegEnc/U_Huffman/word_reg_11_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_12 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_12_BRB0 JpegEnc/U_Huffman/word_reg_12_BRB1 JpegEnc/U_Huffman/word_reg_12_BRB2 JpegEnc/U_Huffman/word_reg_12_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_13 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_13_BRB0 JpegEnc/U_Huffman/word_reg_13_BRB1 JpegEnc/U_Huffman/word_reg_13_BRB2 JpegEnc/U_Huffman/word_reg_13_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_14 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_14_BRB0 JpegEnc/U_Huffman/word_reg_14_BRB1 JpegEnc/U_Huffman/word_reg_14_BRB2 JpegEnc/U_Huffman/word_reg_14_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_15 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_15_BRB0 JpegEnc/U_Huffman/word_reg_15_BRB1 JpegEnc/U_Huffman/word_reg_15_BRB2 JpegEnc/U_Huffman/word_reg_15_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_16 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_16_BRB0 JpegEnc/U_Huffman/word_reg_16_BRB1 JpegEnc/U_Huffman/word_reg_16_BRB2 JpegEnc/U_Huffman/word_reg_16_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_17 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_17_BRB0 JpegEnc/U_Huffman/word_reg_17_BRB1 JpegEnc/U_Huffman/word_reg_17_BRB2 JpegEnc/U_Huffman/word_reg_17_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_18 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_18_BRB0 JpegEnc/U_Huffman/word_reg_18_BRB1 JpegEnc/U_Huffman/word_reg_18_BRB2 JpegEnc/U_Huffman/word_reg_18_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_19 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_19_BRB0 JpegEnc/U_Huffman/word_reg_19_BRB1 JpegEnc/U_Huffman/word_reg_19_BRB2 JpegEnc/U_Huffman/word_reg_19_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_2 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_2_BRB0 JpegEnc/U_Huffman/word_reg_2_BRB1 JpegEnc/U_Huffman/word_reg_2_BRB2 JpegEnc/U_Huffman/word_reg_2_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_20 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_20_BRB0 JpegEnc/U_Huffman/word_reg_20_BRB1 JpegEnc/U_Huffman/word_reg_20_BRB2 JpegEnc/U_Huffman/word_reg_20_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_21 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_21_BRB0 JpegEnc/U_Huffman/word_reg_21_BRB1 JpegEnc/U_Huffman/word_reg_21_BRB2 JpegEnc/U_Huffman/word_reg_21_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_22 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_22_BRB0 JpegEnc/U_Huffman/word_reg_22_BRB1 JpegEnc/U_Huffman/word_reg_22_BRB2 JpegEnc/U_Huffman/word_reg_22_BRB3 JpegEnc/U_Huffman/word_reg_22_BRB4 JpegEnc/U_Huffman/word_reg_22_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_3 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_3_BRB0 JpegEnc/U_Huffman/word_reg_3_BRB1 JpegEnc/U_Huffman/word_reg_3_BRB2 JpegEnc/U_Huffman/word_reg_3_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_4 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_4_BRB0 JpegEnc/U_Huffman/word_reg_4_BRB1 JpegEnc/U_Huffman/word_reg_4_BRB2 JpegEnc/U_Huffman/word_reg_4_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_5 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_5_BRB0 JpegEnc/U_Huffman/word_reg_5_BRB1 JpegEnc/U_Huffman/word_reg_5_BRB2 JpegEnc/U_Huffman/word_reg_5_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_6 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_6_BRB0 JpegEnc/U_Huffman/word_reg_6_BRB1 JpegEnc/U_Huffman/word_reg_6_BRB2 JpegEnc/U_Huffman/word_reg_6_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_7 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_7_BRB0 JpegEnc/U_Huffman/word_reg_7_BRB1 JpegEnc/U_Huffman/word_reg_7_BRB2 JpegEnc/U_Huffman/word_reg_7_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_8 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_8_BRB0 JpegEnc/U_Huffman/word_reg_8_BRB1 JpegEnc/U_Huffman/word_reg_8_BRB2 JpegEnc/U_Huffman/word_reg_8_BRB5.
	Register(s) JpegEnc/U_Huffman/word_reg_9 has(ve) been backward balanced into : JpegEnc/U_Huffman/word_reg_9_BRB0 JpegEnc/U_Huffman/word_reg_9_BRB1 JpegEnc/U_Huffman/word_reg_9_BRB2 JpegEnc/U_Huffman/word_reg_9_BRB5.
	Register(s) JpegEnc/U_RLE_TOP/U_rle/dovalid_reg has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB0 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB1 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB2 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB3 JpegEnc/U_RLE_TOP/U_rle/dovalid_reg_BRB4.
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_0 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_0_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_1 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_1_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_2 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_2_BRB4 .
	Register(s) JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3 has(ve) been backward balanced into : JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB1 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB2 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB4 JpegEnc/U_RLE_TOP/U_rle/runlength_reg_3_BRB5.
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_load_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_load_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 lm32_cpu/w_result_sel_mul_x_BRB1 .
	Register(s) soc_ddrphy_rddata_sr_1 has(ve) been backward balanced into : soc_ddrphy_rddata_sr_1_BRB0 soc_ddrphy_rddata_sr_1_BRB1 soc_ddrphy_rddata_sr_1_BRB2 soc_ddrphy_rddata_sr_1_BRB3 soc_ddrphy_rddata_sr_1_BRB4.
	Register(s) soc_ddrphy_rddata_sr_2 has(ve) been backward balanced into : soc_ddrphy_rddata_sr_2_BRB0 soc_ddrphy_rddata_sr_2_BRB3 soc_ddrphy_rddata_sr_2_BRB4 soc_ddrphy_rddata_sr_2_BRB5 soc_ddrphy_rddata_sr_2_BRB6 soc_ddrphy_rddata_sr_2_BRB7 soc_ddrphy_rddata_sr_2_BRB8 soc_ddrphy_rddata_sr_2_BRB9 soc_ddrphy_rddata_sr_2_BRB10 soc_ddrphy_rddata_sr_2_BRB11 soc_ddrphy_rddata_sr_2_BRB12 soc_ddrphy_rddata_sr_2_BRB13 soc_ddrphy_rddata_sr_2_BRB14 .
	Register(s) soc_ddrphy_rddata_sr_3 has(ve) been backward balanced into : soc_ddrphy_rddata_sr_3_BRB0 soc_ddrphy_rddata_sr_3_BRB1 soc_ddrphy_rddata_sr_3_BRB2 soc_ddrphy_rddata_sr_3_BRB3 soc_ddrphy_rddata_sr_3_BRB4 soc_ddrphy_rddata_sr_3_BRB5 soc_ddrphy_rddata_sr_3_BRB6 soc_ddrphy_rddata_sr_3_BRB7 soc_ddrphy_rddata_sr_3_BRB8 soc_ddrphy_rddata_sr_3_BRB9 soc_ddrphy_rddata_sr_3_BRB10 soc_ddrphy_rddata_sr_3_BRB11 soc_ddrphy_rddata_sr_3_BRB12 soc_ddrphy_rddata_sr_3_BRB13 soc_ddrphy_rddata_sr_3_BRB15 soc_ddrphy_rddata_sr_3_BRB16 soc_ddrphy_rddata_sr_3_BRB17 soc_ddrphy_rddata_sr_3_BRB18 .
	Register(s) soc_ddrphy_rddata_sr_4 has(ve) been backward balanced into : soc_ddrphy_rddata_sr_4_BRB0 soc_ddrphy_rddata_sr_4_BRB1 soc_ddrphy_rddata_sr_4_BRB2 soc_ddrphy_rddata_sr_4_BRB3 soc_ddrphy_rddata_sr_4_BRB4 soc_ddrphy_rddata_sr_4_BRB5 soc_ddrphy_rddata_sr_4_BRB6 soc_ddrphy_rddata_sr_4_BRB7 soc_ddrphy_rddata_sr_4_BRB8 soc_ddrphy_rddata_sr_4_BRB9 soc_ddrphy_rddata_sr_4_BRB10 soc_ddrphy_rddata_sr_4_BRB11 soc_ddrphy_rddata_sr_4_BRB12 soc_ddrphy_rddata_sr_4_BRB13 soc_ddrphy_rddata_sr_4_BRB14 soc_ddrphy_rddata_sr_4_BRB15 soc_ddrphy_rddata_sr_4_BRB16 soc_ddrphy_rddata_sr_4_BRB17 soc_ddrphy_rddata_sr_4_BRB19 soc_ddrphy_rddata_sr_4_BRB20 soc_ddrphy_rddata_sr_4_BRB21 soc_ddrphy_rddata_sr_4_BRB22 soc_ddrphy_rddata_sr_4_BRB23 soc_ddrphy_rddata_sr_4_BRB24 soc_ddrphy_rddata_sr_4_BRB25 soc_ddrphy_rddata_sr_4_BRB26 soc_ddrphy_rddata_sr_4_BRB27 soc_ddrphy_rddata_sr_4_BRB28.
	Register(s) soc_ddrphy_record0_cke has(ve) been backward balanced into : soc_ddrphy_record0_cke_BRB0 .
	Register(s) soc_ddrphy_record0_odt has(ve) been backward balanced into : soc_ddrphy_record0_odt_BRB0 soc_ddrphy_record0_odt_BRB1.
	Register(s) soc_encoder_reader_rsv_level_0 has(ve) been backward balanced into : soc_encoder_reader_rsv_level_0_BRB0 soc_encoder_reader_rsv_level_0_BRB1 soc_encoder_reader_rsv_level_0_BRB3 soc_encoder_reader_rsv_level_0_BRB4.
	Register(s) soc_encoder_reader_rsv_level_1 has(ve) been backward balanced into : soc_encoder_reader_rsv_level_1_BRB0 soc_encoder_reader_rsv_level_1_BRB3 .
	Register(s) soc_encoder_reader_rsv_level_2 has(ve) been backward balanced into : soc_encoder_reader_rsv_level_2_BRB0 soc_encoder_reader_rsv_level_2_BRB1 soc_encoder_reader_rsv_level_2_BRB2 soc_encoder_reader_rsv_level_2_BRB3 soc_encoder_reader_rsv_level_2_BRB4 soc_encoder_reader_rsv_level_2_BRB5.
	Register(s) soc_encoder_reader_rsv_level_3 has(ve) been backward balanced into : soc_encoder_reader_rsv_level_3_BRB1 soc_encoder_reader_rsv_level_3_BRB2 soc_encoder_reader_rsv_level_3_BRB3 soc_encoder_reader_rsv_level_3_BRB5.
	Register(s) soc_encoder_reader_rsv_level_4 has(ve) been backward balanced into : soc_encoder_reader_rsv_level_4_BRB0 soc_encoder_reader_rsv_level_4_BRB1 soc_encoder_reader_rsv_level_4_BRB2 soc_encoder_reader_rsv_level_4_BRB3 soc_encoder_reader_rsv_level_4_BRB6 soc_encoder_reader_rsv_level_4_BRB9.
	Register(s) soc_hdmi2usbsoc_sdram_dfi_p0_rddata_en has(ve) been backward balanced into : soc_hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB0 soc_hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB1 soc_hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB2 soc_hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB3 soc_hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB4 soc_hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB5 soc_hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB6 soc_hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB7 soc_hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB8 soc_hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB9 soc_hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB10 soc_hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB12 soc_hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB13 soc_hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB14 soc_hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB15 soc_hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB16 soc_hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB17 soc_hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB18 soc_hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB19 soc_hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB20
soc_hdmi2usbsoc_sdram_dfi_p0_rddata_en_BRB21.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB2.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB2.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB2.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB2.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB2.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB2.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB2.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : soc_hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB1 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB2 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB3 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB5 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB6 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB7 soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB11.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_1_BRB2.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_2_BRB2.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_3_BRB2.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB1 .
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_10 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_10_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_10_BRB2.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_5_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_6_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_7_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_8_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) soc_hdmi_in0_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : soc_hdmi_in0_frame_rgb2ycbcr_y_9_BRB0 soc_hdmi_in0_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB2.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB2.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB2.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB2.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB2.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB2.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB2.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : soc_hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB1 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB2 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB3 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB5 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB6 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB7 soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB11.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_1_BRB2.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_2_BRB2.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_3_BRB2.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB1 .
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_10 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_10_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_10_BRB2.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_5_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_6_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_7_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_8_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) soc_hdmi_in1_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : soc_hdmi_in1_frame_rgb2ycbcr_y_9_BRB0 soc_hdmi_in1_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB0 soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB2 soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB3 soc_hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB0 soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB2 soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB3 soc_hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB0 soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB2 soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB3 soc_hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB0 soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB2 soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB3 soc_hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB0 soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB2 soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB3 soc_hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB0 soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB2 soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB3 soc_hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) vns_controllerinjector_new_master_rdata_valid0 has(ve) been backward balanced into : vns_controllerinjector_new_master_rdata_valid0_BRB0 vns_controllerinjector_new_master_rdata_valid0_BRB1 vns_controllerinjector_new_master_rdata_valid0_BRB2 vns_controllerinjector_new_master_rdata_valid0_BRB3 vns_controllerinjector_new_master_rdata_valid0_BRB4 vns_controllerinjector_new_master_rdata_valid0_BRB5 vns_controllerinjector_new_master_rdata_valid0_BRB6 vns_controllerinjector_new_master_rdata_valid0_BRB7 vns_controllerinjector_new_master_rdata_valid0_BRB8 vns_controllerinjector_new_master_rdata_valid0_BRB9 vns_controllerinjector_new_master_rdata_valid0_BRB10 vns_controllerinjector_new_master_rdata_valid0_BRB11 vns_controllerinjector_new_master_rdata_valid0_BRB12 vns_controllerinjector_new_master_rdata_valid0_BRB13 vns_controllerinjector_new_master_rdata_valid0_BRB14 vns_controllerinjector_new_master_rdata_valid0_BRB15 vns_controllerinjector_new_master_rdata_valid0_BRB16
vns_controllerinjector_new_master_rdata_valid0_BRB17 vns_controllerinjector_new_master_rdata_valid0_BRB18 vns_controllerinjector_new_master_rdata_valid0_BRB19 vns_controllerinjector_new_master_rdata_valid0_BRB21 vns_controllerinjector_new_master_rdata_valid0_BRB22 vns_controllerinjector_new_master_rdata_valid0_BRB23 vns_controllerinjector_new_master_rdata_valid0_BRB24 vns_controllerinjector_new_master_rdata_valid0_BRB25 vns_controllerinjector_new_master_rdata_valid0_BRB26 vns_controllerinjector_new_master_rdata_valid0_BRB27 vns_controllerinjector_new_master_rdata_valid0_BRB28 vns_controllerinjector_new_master_rdata_valid0_BRB29 vns_controllerinjector_new_master_rdata_valid0_BRB30 vns_controllerinjector_new_master_rdata_valid0_BRB31 vns_controllerinjector_new_master_rdata_valid0_BRB32.
	Register(s) vns_controllerinjector_new_master_rdata_valid1 has(ve) been backward balanced into : vns_controllerinjector_new_master_rdata_valid1_BRB0 vns_controllerinjector_new_master_rdata_valid1_BRB1 vns_controllerinjector_new_master_rdata_valid1_BRB2 vns_controllerinjector_new_master_rdata_valid1_BRB3 vns_controllerinjector_new_master_rdata_valid1_BRB4 vns_controllerinjector_new_master_rdata_valid1_BRB5 vns_controllerinjector_new_master_rdata_valid1_BRB6 vns_controllerinjector_new_master_rdata_valid1_BRB7 vns_controllerinjector_new_master_rdata_valid1_BRB8 vns_controllerinjector_new_master_rdata_valid1_BRB9 vns_controllerinjector_new_master_rdata_valid1_BRB10 vns_controllerinjector_new_master_rdata_valid1_BRB11 vns_controllerinjector_new_master_rdata_valid1_BRB12 vns_controllerinjector_new_master_rdata_valid1_BRB13 vns_controllerinjector_new_master_rdata_valid1_BRB14 vns_controllerinjector_new_master_rdata_valid1_BRB15 vns_controllerinjector_new_master_rdata_valid1_BRB16
vns_controllerinjector_new_master_rdata_valid1_BRB17 vns_controllerinjector_new_master_rdata_valid1_BRB18 vns_controllerinjector_new_master_rdata_valid1_BRB19 vns_controllerinjector_new_master_rdata_valid1_BRB21 vns_controllerinjector_new_master_rdata_valid1_BRB22 vns_controllerinjector_new_master_rdata_valid1_BRB23 vns_controllerinjector_new_master_rdata_valid1_BRB24 vns_controllerinjector_new_master_rdata_valid1_BRB25 vns_controllerinjector_new_master_rdata_valid1_BRB26 vns_controllerinjector_new_master_rdata_valid1_BRB27 vns_controllerinjector_new_master_rdata_valid1_BRB28 vns_controllerinjector_new_master_rdata_valid1_BRB29 vns_controllerinjector_new_master_rdata_valid1_BRB30 vns_controllerinjector_new_master_rdata_valid1_BRB31 vns_controllerinjector_new_master_rdata_valid1_BRB32.
	Register(s) vns_controllerinjector_new_master_rdata_valid18 has(ve) been backward balanced into : vns_controllerinjector_new_master_rdata_valid18_BRB0 vns_controllerinjector_new_master_rdata_valid18_BRB1 vns_controllerinjector_new_master_rdata_valid18_BRB2 vns_controllerinjector_new_master_rdata_valid18_BRB3 vns_controllerinjector_new_master_rdata_valid18_BRB6 vns_controllerinjector_new_master_rdata_valid18_BRB8 vns_controllerinjector_new_master_rdata_valid18_BRB11 vns_controllerinjector_new_master_rdata_valid18_BRB13 .
	Register(s) vns_controllerinjector_new_master_rdata_valid19 has(ve) been backward balanced into : vns_controllerinjector_new_master_rdata_valid19_BRB0 vns_controllerinjector_new_master_rdata_valid19_BRB1 vns_controllerinjector_new_master_rdata_valid19_BRB2 vns_controllerinjector_new_master_rdata_valid19_BRB3 vns_controllerinjector_new_master_rdata_valid19_BRB6 vns_controllerinjector_new_master_rdata_valid19_BRB8 vns_controllerinjector_new_master_rdata_valid19_BRB11 vns_controllerinjector_new_master_rdata_valid19_BRB13 .
	Register(s) vns_controllerinjector_new_master_rdata_valid2 has(ve) been backward balanced into : vns_controllerinjector_new_master_rdata_valid2_BRB0 vns_controllerinjector_new_master_rdata_valid2_BRB1 vns_controllerinjector_new_master_rdata_valid2_BRB2 vns_controllerinjector_new_master_rdata_valid2_BRB3 vns_controllerinjector_new_master_rdata_valid2_BRB4 vns_controllerinjector_new_master_rdata_valid2_BRB5 vns_controllerinjector_new_master_rdata_valid2_BRB6 vns_controllerinjector_new_master_rdata_valid2_BRB7 vns_controllerinjector_new_master_rdata_valid2_BRB8 vns_controllerinjector_new_master_rdata_valid2_BRB9 vns_controllerinjector_new_master_rdata_valid2_BRB10 vns_controllerinjector_new_master_rdata_valid2_BRB11 vns_controllerinjector_new_master_rdata_valid2_BRB12 vns_controllerinjector_new_master_rdata_valid2_BRB13 vns_controllerinjector_new_master_rdata_valid2_BRB14 vns_controllerinjector_new_master_rdata_valid2_BRB15 vns_controllerinjector_new_master_rdata_valid2_BRB16
vns_controllerinjector_new_master_rdata_valid2_BRB17 vns_controllerinjector_new_master_rdata_valid2_BRB18 vns_controllerinjector_new_master_rdata_valid2_BRB19 vns_controllerinjector_new_master_rdata_valid2_BRB21 vns_controllerinjector_new_master_rdata_valid2_BRB22 vns_controllerinjector_new_master_rdata_valid2_BRB23 vns_controllerinjector_new_master_rdata_valid2_BRB24 vns_controllerinjector_new_master_rdata_valid2_BRB25 vns_controllerinjector_new_master_rdata_valid2_BRB26 vns_controllerinjector_new_master_rdata_valid2_BRB27 vns_controllerinjector_new_master_rdata_valid2_BRB28 vns_controllerinjector_new_master_rdata_valid2_BRB29 vns_controllerinjector_new_master_rdata_valid2_BRB30 vns_controllerinjector_new_master_rdata_valid2_BRB31 vns_controllerinjector_new_master_rdata_valid2_BRB32.
	Register(s) vns_controllerinjector_new_master_rdata_valid20 has(ve) been backward balanced into : vns_controllerinjector_new_master_rdata_valid20_BRB0 vns_controllerinjector_new_master_rdata_valid20_BRB1 vns_controllerinjector_new_master_rdata_valid20_BRB2 vns_controllerinjector_new_master_rdata_valid20_BRB3 vns_controllerinjector_new_master_rdata_valid20_BRB6 vns_controllerinjector_new_master_rdata_valid20_BRB8 vns_controllerinjector_new_master_rdata_valid20_BRB11 vns_controllerinjector_new_master_rdata_valid20_BRB13 .
	Register(s) vns_controllerinjector_new_master_rdata_valid21 has(ve) been backward balanced into : vns_controllerinjector_new_master_rdata_valid21_BRB0 vns_controllerinjector_new_master_rdata_valid21_BRB1 vns_controllerinjector_new_master_rdata_valid21_BRB2 vns_controllerinjector_new_master_rdata_valid21_BRB3 vns_controllerinjector_new_master_rdata_valid21_BRB6 vns_controllerinjector_new_master_rdata_valid21_BRB8 vns_controllerinjector_new_master_rdata_valid21_BRB11 vns_controllerinjector_new_master_rdata_valid21_BRB13 .
	Register(s) vns_controllerinjector_new_master_rdata_valid22 has(ve) been backward balanced into : vns_controllerinjector_new_master_rdata_valid22_BRB0 vns_controllerinjector_new_master_rdata_valid22_BRB1 vns_controllerinjector_new_master_rdata_valid22_BRB3 vns_controllerinjector_new_master_rdata_valid22_BRB5.
	Register(s) vns_controllerinjector_new_master_rdata_valid24 has(ve) been backward balanced into : vns_controllerinjector_new_master_rdata_valid24_BRB0 vns_controllerinjector_new_master_rdata_valid24_BRB1 vns_controllerinjector_new_master_rdata_valid24_BRB2 vns_controllerinjector_new_master_rdata_valid24_BRB3 vns_controllerinjector_new_master_rdata_valid24_BRB6 vns_controllerinjector_new_master_rdata_valid24_BRB8 vns_controllerinjector_new_master_rdata_valid24_BRB11 vns_controllerinjector_new_master_rdata_valid24_BRB13 .
	Register(s) vns_controllerinjector_new_master_rdata_valid25 has(ve) been backward balanced into : vns_controllerinjector_new_master_rdata_valid25_BRB0 vns_controllerinjector_new_master_rdata_valid25_BRB1 vns_controllerinjector_new_master_rdata_valid25_BRB2 vns_controllerinjector_new_master_rdata_valid25_BRB3 vns_controllerinjector_new_master_rdata_valid25_BRB6 vns_controllerinjector_new_master_rdata_valid25_BRB8 vns_controllerinjector_new_master_rdata_valid25_BRB11 vns_controllerinjector_new_master_rdata_valid25_BRB13 .
	Register(s) vns_controllerinjector_new_master_rdata_valid26 has(ve) been backward balanced into : vns_controllerinjector_new_master_rdata_valid26_BRB0 vns_controllerinjector_new_master_rdata_valid26_BRB1 vns_controllerinjector_new_master_rdata_valid26_BRB2 vns_controllerinjector_new_master_rdata_valid26_BRB3 vns_controllerinjector_new_master_rdata_valid26_BRB6 vns_controllerinjector_new_master_rdata_valid26_BRB8 vns_controllerinjector_new_master_rdata_valid26_BRB11 vns_controllerinjector_new_master_rdata_valid26_BRB13 .
	Register(s) vns_controllerinjector_new_master_rdata_valid27 has(ve) been backward balanced into : vns_controllerinjector_new_master_rdata_valid27_BRB0 vns_controllerinjector_new_master_rdata_valid27_BRB1 vns_controllerinjector_new_master_rdata_valid27_BRB2 vns_controllerinjector_new_master_rdata_valid27_BRB3 vns_controllerinjector_new_master_rdata_valid27_BRB6 vns_controllerinjector_new_master_rdata_valid27_BRB8 vns_controllerinjector_new_master_rdata_valid27_BRB11 vns_controllerinjector_new_master_rdata_valid27_BRB13 .
	Register(s) vns_controllerinjector_new_master_rdata_valid28 has(ve) been backward balanced into : vns_controllerinjector_new_master_rdata_valid28_BRB0 vns_controllerinjector_new_master_rdata_valid28_BRB1 vns_controllerinjector_new_master_rdata_valid28_BRB3 vns_controllerinjector_new_master_rdata_valid28_BRB5.
	Register(s) vns_controllerinjector_new_master_rdata_valid3 has(ve) been backward balanced into : vns_controllerinjector_new_master_rdata_valid3_BRB0 vns_controllerinjector_new_master_rdata_valid3_BRB1 vns_controllerinjector_new_master_rdata_valid3_BRB2 vns_controllerinjector_new_master_rdata_valid3_BRB3 vns_controllerinjector_new_master_rdata_valid3_BRB4 vns_controllerinjector_new_master_rdata_valid3_BRB6 vns_controllerinjector_new_master_rdata_valid3_BRB7 vns_controllerinjector_new_master_rdata_valid3_BRB8 vns_controllerinjector_new_master_rdata_valid3_BRB9 vns_controllerinjector_new_master_rdata_valid3_BRB10 vns_controllerinjector_new_master_rdata_valid3_BRB11 vns_controllerinjector_new_master_rdata_valid3_BRB12 vns_controllerinjector_new_master_rdata_valid3_BRB13 vns_controllerinjector_new_master_rdata_valid3_BRB14 vns_controllerinjector_new_master_rdata_valid3_BRB15 vns_controllerinjector_new_master_rdata_valid3_BRB16 vns_controllerinjector_new_master_rdata_valid3_BRB17
vns_controllerinjector_new_master_rdata_valid3_BRB18 vns_controllerinjector_new_master_rdata_valid3_BRB19 vns_controllerinjector_new_master_rdata_valid3_BRB20.
	Register(s) vns_controllerinjector_new_master_rdata_valid30 has(ve) been backward balanced into : vns_controllerinjector_new_master_rdata_valid30_BRB0 vns_controllerinjector_new_master_rdata_valid30_BRB1 vns_controllerinjector_new_master_rdata_valid30_BRB2 vns_controllerinjector_new_master_rdata_valid30_BRB3 vns_controllerinjector_new_master_rdata_valid30_BRB6 vns_controllerinjector_new_master_rdata_valid30_BRB8 vns_controllerinjector_new_master_rdata_valid30_BRB11 vns_controllerinjector_new_master_rdata_valid30_BRB13 .
	Register(s) vns_controllerinjector_new_master_rdata_valid31 has(ve) been backward balanced into : vns_controllerinjector_new_master_rdata_valid31_BRB0 vns_controllerinjector_new_master_rdata_valid31_BRB1 vns_controllerinjector_new_master_rdata_valid31_BRB2 vns_controllerinjector_new_master_rdata_valid31_BRB3 vns_controllerinjector_new_master_rdata_valid31_BRB6 vns_controllerinjector_new_master_rdata_valid31_BRB8 vns_controllerinjector_new_master_rdata_valid31_BRB11 vns_controllerinjector_new_master_rdata_valid31_BRB13 .
	Register(s) vns_controllerinjector_new_master_rdata_valid32 has(ve) been backward balanced into : vns_controllerinjector_new_master_rdata_valid32_BRB0 vns_controllerinjector_new_master_rdata_valid32_BRB1 vns_controllerinjector_new_master_rdata_valid32_BRB2 vns_controllerinjector_new_master_rdata_valid32_BRB3 vns_controllerinjector_new_master_rdata_valid32_BRB6 vns_controllerinjector_new_master_rdata_valid32_BRB8 vns_controllerinjector_new_master_rdata_valid32_BRB11 vns_controllerinjector_new_master_rdata_valid32_BRB13 .
	Register(s) vns_controllerinjector_new_master_rdata_valid33 has(ve) been backward balanced into : vns_controllerinjector_new_master_rdata_valid33_BRB0 vns_controllerinjector_new_master_rdata_valid33_BRB1 vns_controllerinjector_new_master_rdata_valid33_BRB2 vns_controllerinjector_new_master_rdata_valid33_BRB3 vns_controllerinjector_new_master_rdata_valid33_BRB6 vns_controllerinjector_new_master_rdata_valid33_BRB8 vns_controllerinjector_new_master_rdata_valid33_BRB11 vns_controllerinjector_new_master_rdata_valid33_BRB13 .
	Register(s) vns_controllerinjector_new_master_rdata_valid34 has(ve) been backward balanced into : vns_controllerinjector_new_master_rdata_valid34_BRB0 vns_controllerinjector_new_master_rdata_valid34_BRB1 vns_controllerinjector_new_master_rdata_valid34_BRB3 vns_controllerinjector_new_master_rdata_valid34_BRB5.
	Register(s) vns_controllerinjector_new_master_rdata_valid4 has(ve) been backward balanced into : vns_controllerinjector_new_master_rdata_valid4_BRB0 vns_controllerinjector_new_master_rdata_valid4_BRB1 vns_controllerinjector_new_master_rdata_valid4_BRB2 vns_controllerinjector_new_master_rdata_valid4_BRB3 vns_controllerinjector_new_master_rdata_valid4_BRB4 vns_controllerinjector_new_master_rdata_valid4_BRB5.
	Register(s) vns_encoderdmareader_state has(ve) been backward balanced into : vns_encoderdmareader_state_BRB0 vns_encoderdmareader_state_BRB1 vns_encoderdmareader_state_BRB2.
	Register(s) vns_hdmi2usbsoc_interface3_bank_bus_dat_r_0 has(ve) been backward balanced into : vns_hdmi2usbsoc_interface3_bank_bus_dat_r_0_BRB0 vns_hdmi2usbsoc_interface3_bank_bus_dat_r_0_BRB1 vns_hdmi2usbsoc_interface3_bank_bus_dat_r_0_BRB2 vns_hdmi2usbsoc_interface3_bank_bus_dat_r_0_BRB3 vns_hdmi2usbsoc_interface3_bank_bus_dat_r_0_BRB4 vns_hdmi2usbsoc_interface3_bank_bus_dat_r_0_BRB5.
	Register(s) vns_hdmi2usbsoc_interface7_bank_bus_dat_r_0 has(ve) been backward balanced into : vns_hdmi2usbsoc_interface7_bank_bus_dat_r_0_BRB0 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_0_BRB1 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_0_BRB2 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_0_BRB3 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_0_BRB4 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_0_BRB5.
	Register(s) vns_hdmi2usbsoc_interface7_bank_bus_dat_r_1 has(ve) been backward balanced into : vns_hdmi2usbsoc_interface7_bank_bus_dat_r_1_BRB4 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_1_BRB5.
	Register(s) vns_hdmi2usbsoc_interface7_bank_bus_dat_r_2 has(ve) been backward balanced into : vns_hdmi2usbsoc_interface7_bank_bus_dat_r_2_BRB4 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_2_BRB5.
	Register(s) vns_hdmi2usbsoc_interface7_bank_bus_dat_r_4 has(ve) been backward balanced into : vns_hdmi2usbsoc_interface7_bank_bus_dat_r_4_BRB0 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_4_BRB2 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_4_BRB3 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_4_BRB4 vns_hdmi2usbsoc_interface7_bank_bus_dat_r_4_BRB5.
Unit <top> processed.

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <soc_ddrphy_r_dfi_wrdata_en_1>.
	Found 8-bit shift register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_de2>.
	Found 8-bit shift register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_de2>.
	Found 11-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_valid_n2>.
	Found 11-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_valid_n2>.
	Found 2-bit shift register for signal <soc_hdmi_out0_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <soc_hdmi_out0_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <soc_hdmi_out0_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <soc_hdmi_out0_y_minus_yoffset_3>.
	Found 2-bit shift register for signal <soc_hdmi_out1_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <soc_hdmi_out1_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <soc_hdmi_out1_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <soc_hdmi_out1_y_minus_yoffset_3>.
	Found 9-bit shift register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c2_0>.
	Found 9-bit shift register for signal <soc_hdmi_out0_driver_hdmi_phy_es0_new_c2_1>.
	Found 9-bit shift register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c2_0>.
	Found 9-bit shift register for signal <soc_hdmi_out1_driver_hdmi_phy_es0_new_c2_1>.
	Found 10-bit shift register for signal <soc_hdmi_in0_frame_next_de10>.
	Found 10-bit shift register for signal <soc_hdmi_in1_frame_next_de10>.
	Found 2-bit shift register for signal <wb_async_reg/wbs_stb_o_sync2>.
	Found 2-bit shift register for signal <wb_async_reg/wbs_cyc_o_sync2>.
	Found 2-bit shift register for signal <wb_async_reg/wbm_done_sync2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d8_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d4_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/cur_cmp_idx_d4_0>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/start_int_d_4>.
	Found 6-bit shift register for signal <JpegEnc/U_FDCT/fram1_rd_d_4>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwe_d4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/ramwaddro_d4_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT1D/wmemsel_d4>.
	Found 5-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/odv_d5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_1>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_9_0>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_2>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_13>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_12>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_11>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_10>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_9>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_8>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_7>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_6>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_5>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_4>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_3>.
	Found 4-bit shift register for signal <JpegEnc/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_2>.
	Found 5-bit shift register for signal <JpegEnc/U_QUANT_TOP/U_quantizer/pipeline_reg_4>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB2>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB2>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB2>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB2>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB2>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB2>.
	Found 4-bit shift register for signal <soc_ddrphy_rddata_sr_1_BRB0>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_1_BRB4>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB7>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB7>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <soc_hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB11>.
	Found 2-bit shift register for signal <soc_hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB11>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB6>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB8>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB9>.
	Found 5-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid4_BRB1>.
	Found 5-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid4_BRB3>.
	Found 5-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid22_BRB1>.
	Found 5-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid22_BRB3>.
	Found 5-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid28_BRB1>.
	Found 5-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid28_BRB3>.
	Found 5-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid34_BRB1>.
	Found 5-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid34_BRB3>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB3>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB10>.
	Found 4-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB11>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB12>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_2_BRB13>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid3_BRB6>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid3_BRB7>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid3_BRB8>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid3_BRB2>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid3_BRB9>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid3_BRB10>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid3_BRB4>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid3_BRB12>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid3_BRB14>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid3_BRB0>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid3_BRB17>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid3_BRB19>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid21_BRB2>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid21_BRB6>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid21_BRB8>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid21_BRB0>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid21_BRB11>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid21_BRB13>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid27_BRB2>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid27_BRB6>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid27_BRB8>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid27_BRB0>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid27_BRB11>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid27_BRB13>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid33_BRB2>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid33_BRB6>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid33_BRB8>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid33_BRB0>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid33_BRB11>.
	Found 4-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid33_BRB13>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_3_BRB2>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_3_BRB15>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_3_BRB16>.
	Found 3-bit shift register for signal <soc_ddrphy_rddata_sr_3_BRB17>.
	Found 3-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid2_BRB5>.
	Found 3-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid2_BRB21>.
	Found 3-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid2_BRB22>.
	Found 3-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid2_BRB11>.
	Found 3-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid2_BRB23>.
	Found 3-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid2_BRB24>.
	Found 3-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid2_BRB13>.
	Found 3-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid2_BRB25>.
	Found 3-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid2_BRB26>.
	Found 3-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid2_BRB15>.
	Found 3-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid2_BRB27>.
	Found 3-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid2_BRB28>.
	Found 3-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid2_BRB16>.
	Found 3-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid2_BRB29>.
	Found 3-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid2_BRB30>.
	Found 3-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid2_BRB18>.
	Found 3-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid2_BRB31>.
	Found 3-bit shift register for signal <vns_controllerinjector_new_master_rdata_valid2_BRB32>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB14>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB19>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB20>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB21>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB22>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB23>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB1>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB24>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB25>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB26>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB27>.
	Found 2-bit shift register for signal <soc_ddrphy_rddata_sr_4_BRB28>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 11568
 Flip-Flops                                            : 11568
# Shift Registers                                      : 187
 10-bit shift register                                 : 2
 11-bit shift register                                 : 2
 2-bit shift register                                  : 40
 3-bit shift register                                  : 30
 4-bit shift register                                  : 94
 5-bit shift register                                  : 12
 6-bit shift register                                  : 1
 8-bit shift register                                  : 2
 9-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 19484
#      GND                         : 1
#      INV                         : 395
#      LUT1                        : 769
#      LUT2                        : 1639
#      LUT3                        : 2273
#      LUT4                        : 1697
#      LUT5                        : 2100
#      LUT6                        : 5815
#      MULT_AND                    : 42
#      MUXCY                       : 2256
#      MUXF7                       : 281
#      MUXF8                       : 48
#      VCC                         : 1
#      XORCY                       : 2167
# FlipFlops/Latches                : 11899
#      FD                          : 1972
#      FDC                         : 1274
#      FDC_1                       : 3
#      FDCE                        : 958
#      FDCE_1                      : 20
#      FDE                         : 566
#      FDE_1                       : 8
#      FDP                         : 19
#      FDP_1                       : 2
#      FDPE                        : 59
#      FDR                         : 2284
#      FDRE                        : 4578
#      FDS                         : 45
#      FDSE                        : 104
#      ODDR2                       : 7
# RAMS                             : 1400
#      RAM16X1D                    : 1188
#      RAM32X1D                    : 64
#      RAM64X1D                    : 72
#      RAMB16BWER                  : 55
#      RAMB8BWER                   : 21
# Shift Registers                  : 187
#      SRLC16E                     : 187
# Clock Buffers                    : 13
#      BUFG                        : 13
# IO Buffers                       : 90
#      BUFIO2                      : 1
#      IBUF                        : 5
#      IBUFDS                      : 8
#      IBUFG                       : 2
#      IOBUF                       : 22
#      OBUF                        : 41
#      OBUFDS                      : 9
#      OBUFTDS                     : 2
# DCMs                             : 2
#      DCM_CLKGEN                  : 2
# DSPs                             : 22
#      DSP48A1                     : 22
# Others                           : 80
#      BUFPLL                      : 5
#      DNA_PORT                    : 1
#      IODELAY2                    : 12
#      ISERDES2                    : 28
#      OSERDES2                    : 30
#      PLL_ADV                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:           11899  out of  54576    21%  
 Number of Slice LUTs:                17523  out of  27288    64%  
    Number used as Logic:             14688  out of  27288    53%  
    Number used as Memory:             2835  out of   6408    44%  
       Number used as RAM:             2648
       Number used as SRL:              187

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  22672
   Number with an unused Flip Flop:   10773  out of  22672    47%  
   Number with an unused LUT:          5149  out of  22672    22%  
   Number of fully used LUT-FF pairs:  6750  out of  22672    29%  
   Number of unique control sets:       513

IO Utilization: 
 Number of IOs:                         112
 Number of bonded IOBs:                 108  out of    218    49%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               66  out of    116    56%  
    Number using Block RAM only:         66
 Number of BUFG/BUFGCTRLs:               13  out of     16    81%  
 Number of DSP48A1s:                     22  out of     58    37%  
 Number of PLL_ADVs:                      4  out of      4   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------+------------------------+-------+
Clock Signal                                    | Clock buffer(FF name)  | Load  |
------------------------------------------------+------------------------+-------+
clk100                                          | PLL_ADV:CLKOUT5        | 6208  |
clk100                                          | PLL_ADV:CLKOUT2        | 75    |
fx2_ifclk                                       | IBUFG                  | 48    |
clk100                                          | PLL_ADV:CLKOUT1        | 3900  |
hdmi_in0_clk_p                                  | PLL_ADV:CLKOUT1        | 137   |
hdmi_in0_clk_p                                  | PLL_ADV:CLKOUT2        | 902   |
hdmi_in1_clk_p                                  | PLL_ADV:CLKOUT1        | 137   |
hdmi_in1_clk_p                                  | PLL_ADV:CLKOUT2        | 902   |
soc_hdmi_out0_driver_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT2        | 1178  |
soc_hdmi_out0_driver_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT1        | 30    |
base50_clk                                      | BUFG                   | 2     |
clk100                                          | PLL_ADV:CLKOUT3        | 2     |
------------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 22.007ns (Maximum Frequency: 45.440MHz)
   Minimum input arrival time before clock: 5.544ns
   Maximum output required time after clock: 4.963ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 22.007ns (frequency: 45.440MHz)
  Total number of paths / destination ports: 4055770 / 31919
-------------------------------------------------------------------------
Delay:               3.668ns (Levels of Logic = 0)
  Source:            FDPE_3 (FF)
  Destination:       FDPE_6 (FF)
  Source Clock:      clk100 rising 0.8X
  Destination Clock: clk100 rising 0.7X

  Data Path: FDPE_3 to FDPE_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q           3435   0.447   2.791  FDPE_3 (sys_rst)
     FDP:PRE                   0.430          FDPE_6
    ----------------------------------------
    Total                      3.668ns (0.877ns logic, 2.791ns route)
                                       (23.9% logic, 76.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fx2_ifclk'
  Clock period: 12.520ns (frequency: 79.873MHz)
  Total number of paths / destination ports: 1766 / 102
-------------------------------------------------------------------------
Delay:               6.260ns (Levels of Logic = 4)
  Source:            soc_encoder_streamer_fifo_graycounter1_q_2 (FF)
  Destination:       fx2_jpeg_streamer/sink_data_d_7 (FF)
  Source Clock:      fx2_ifclk rising
  Destination Clock: fx2_ifclk falling

  Data Path: soc_encoder_streamer_fifo_graycounter1_q_2 to fx2_jpeg_streamer/sink_data_d_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   1.048  soc_encoder_streamer_fifo_graycounter1_q_2 (soc_encoder_streamer_fifo_graycounter1_q_2)
     LUT6:I0->O           11   0.203   0.987  soc_encoder_streamer_fifo_asyncfifo_readable1 (soc_encoder_streamer_fifo_asyncfifo_readable)
     LUT4:I2->O            3   0.203   0.995  fx2_jpeg_streamer/Mmux_sink_ack111 (fx2_jpeg_streamer/Mmux_sink_ack11)
     LUT5:I0->O            2   0.203   0.845  fx2_jpeg_streamer/_n0175_inv11 (fx2_jpeg_streamer/_n0175_inv1)
     LUT3:I0->O            8   0.205   0.802  fx2_jpeg_streamer/_n0149_inv1 (fx2_jpeg_streamer/_n0149_inv)
     FDCE_1:CE                 0.322          fx2_jpeg_streamer/sink_data_d_0
    ----------------------------------------
    Total                      6.260ns (1.583ns logic, 4.677ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'soc_hdmi_out0_driver_clocking_clk_pix_unbuffered'
  Clock period: 8.370ns (frequency: 119.469MHz)
  Total number of paths / destination ports: 61852 / 2662
-------------------------------------------------------------------------
Delay:               8.370ns (Levels of Logic = 8)
  Source:            soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m_0 (FF)
  Destination:       soc_hdmi_out0_driver_hdmi_phy_es0_cnt_5 (FF)
  Source Clock:      soc_hdmi_out0_driver_clocking_clk_pix_unbuffered rising
  Destination Clock: soc_hdmi_out0_driver_clocking_clk_pix_unbuffered rising

  Data Path: soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m_0 to soc_hdmi_out0_driver_hdmi_phy_es0_cnt_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.447   1.227  soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m_0 (soc_hdmi_out0_driver_hdmi_phy_es0_n1q_m_0)
     LUT6:I1->O            3   0.203   0.898  GND_1_o_GND_1_o_or_5578_OUT<0>2 (GND_1_o_GND_1_o_or_5578_OUT<0>2)
     LUT4:I0->O           20   0.203   1.321  GND_1_o_GND_1_o_or_5578_OUT<0>3 (GND_1_o_GND_1_o_or_5578_OUT<0>)
     LUT4:I1->O            3   0.205   0.995  Mmux_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5601_OUT_B_rs_lut<0> (Mmux_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5601_OUT_B_rs_lut<0>)
     LUT6:I1->O            2   0.203   0.617  Mmux_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5601_OUT_B_rs_cy<2>11 (Mmux_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5601_OUT_B_rs_cy<2>1)
     LUT3:I2->O            2   0.205   0.617  Mmux_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5601_OUT_B_rs_cy<2>12 (Mmux_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5601_OUT_B_rs_cy<2>)
     LUT6:I5->O            1   0.205   0.580  Mmux_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5601_OUT_B_rs_xor<5>11 (Mmux_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_soc_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5601_OUT_rs_B<5>)
     LUT2:I1->O            0   0.205   0.000  Maccum_soc_hdmi_out0_driver_hdmi_phy_es0_cnt_lut<5> (Maccum_soc_hdmi_out0_driver_hdmi_phy_es0_cnt_lut<5>)
     XORCY:LI->O           1   0.136   0.000  Maccum_soc_hdmi_out0_driver_hdmi_phy_es0_cnt_xor<5> (Result<5>22)
     FDR:D                     0.102          soc_hdmi_out0_driver_hdmi_phy_es0_cnt_5
    ----------------------------------------
    Total                      8.370ns (2.114ns logic, 6.256ns route)
                                       (25.3% logic, 74.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in0_clk_p'
  Clock period: 10.297ns (frequency: 97.111MHz)
  Total number of paths / destination ports: 12463 / 2562
-------------------------------------------------------------------------
Delay:               5.149ns (Levels of Logic = 4)
  Source:            soc_hdmi_in0_s6datacapture0_lateness_4 (FF)
  Destination:       soc_hdmi_in0_s6datacapture0_lateness_0 (FF)
  Source Clock:      hdmi_in0_clk_p rising 2.0X
  Destination Clock: hdmi_in0_clk_p rising 2.0X

  Data Path: soc_hdmi_in0_s6datacapture0_lateness_4 to soc_hdmi_in0_s6datacapture0_lateness_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  soc_hdmi_in0_s6datacapture0_lateness_4 (soc_hdmi_in0_s6datacapture0_lateness_4)
     LUT3:I0->O            1   0.205   0.580  soc_hdmi_in0_s6datacapture0_too_late<7>_SW0 (N1629)
     LUT6:I5->O            2   0.205   0.721  soc_hdmi_in0_s6datacapture0_too_late<7> (soc_hdmi_in0_s6datacapture0_too_late)
     LUT2:I0->O            1   0.203   0.580  _n27175_inv_SW0 (N2001)
     LUT6:I5->O            8   0.205   0.802  _n27175_inv (_n27175_inv)
     FDRE:CE                   0.322          soc_hdmi_in0_s6datacapture0_lateness_0
    ----------------------------------------
    Total                      5.149ns (1.587ns logic, 3.562ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in1_clk_p'
  Clock period: 10.297ns (frequency: 97.111MHz)
  Total number of paths / destination ports: 12235 / 2562
-------------------------------------------------------------------------
Delay:               5.149ns (Levels of Logic = 4)
  Source:            soc_hdmi_in1_s6datacapture2_lateness_4 (FF)
  Destination:       soc_hdmi_in1_s6datacapture2_lateness_0 (FF)
  Source Clock:      hdmi_in1_clk_p rising 2.0X
  Destination Clock: hdmi_in1_clk_p rising 2.0X

  Data Path: soc_hdmi_in1_s6datacapture2_lateness_4 to soc_hdmi_in1_s6datacapture2_lateness_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  soc_hdmi_in1_s6datacapture2_lateness_4 (soc_hdmi_in1_s6datacapture2_lateness_4)
     LUT3:I0->O            1   0.205   0.580  soc_hdmi_in1_s6datacapture2_too_late<7>_SW0 (N1639)
     LUT6:I5->O            2   0.205   0.721  soc_hdmi_in1_s6datacapture2_too_late<7> (soc_hdmi_in1_s6datacapture2_too_late)
     LUT2:I0->O            1   0.203   0.580  _n27215_inv_SW0 (N2011)
     LUT6:I5->O            8   0.205   0.802  _n27215_inv (_n27215_inv)
     FDRE:CE                   0.322          soc_hdmi_in1_s6datacapture2_lateness_0
    ----------------------------------------
    Total                      5.149ns (1.587ns logic, 3.562ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_4 (FF)
  Destination:       FDPE_5 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_4 to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_4 (vns_xilinxasyncresetsynchronizerimpl2_rst_meta)
     FDPE:D                    0.102          FDPE_5
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 466 / 466
-------------------------------------------------------------------------
Offset:              3.421ns (Levels of Logic = 3)
  Source:            spiflash4x_dq<1> (PAD)
  Destination:       vns_hdmi2usbsoc_interface8_bank_bus_dat_r_0 (FF)
  Destination Clock: clk100 rising 0.8X

  Data Path: spiflash4x_dq<1> to vns_hdmi2usbsoc_interface8_bank_bus_dat_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.222   0.864  spiflash4x_dq_1_IOBUF (N2311)
     LUT6:I2->O            1   0.203   0.827  Mmux_GND_1_o_vns_hdmi2usbsoc_interface8_bank_bus_adr[1]_mux_7210_OUT1_SW0 (N1999)
     LUT6:I2->O            1   0.203   0.000  Mmux_GND_1_o_vns_hdmi2usbsoc_interface8_bank_bus_adr[1]_mux_7210_OUT1 (GND_1_o_vns_hdmi2usbsoc_interface8_bank_bus_adr[1]_mux_7210_OUT<0>)
     FDR:D                     0.102          vns_hdmi2usbsoc_interface8_bank_bus_dat_r_0
    ----------------------------------------
    Total                      3.421ns (1.730ns logic, 1.691ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fx2_ifclk'
  Total number of paths / destination ports: 39 / 39
-------------------------------------------------------------------------
Offset:              5.544ns (Levels of Logic = 4)
  Source:            fx2_flagb (PAD)
  Destination:       fx2_jpeg_streamer/sink_data_d_7 (FF)
  Destination Clock: fx2_ifclk falling

  Data Path: fx2_flagb to fx2_jpeg_streamer/sink_data_d_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.745  fx2_flagb_IBUF (fx2_flagb_IBUF)
     LUT4:I3->O            3   0.205   0.995  fx2_jpeg_streamer/Mmux_sink_ack111 (fx2_jpeg_streamer/Mmux_sink_ack11)
     LUT5:I0->O            2   0.203   0.845  fx2_jpeg_streamer/_n0175_inv11 (fx2_jpeg_streamer/_n0175_inv1)
     LUT3:I0->O            8   0.205   0.802  fx2_jpeg_streamer/_n0149_inv1 (fx2_jpeg_streamer/_n0149_inv)
     FDCE_1:CE                 0.322          fx2_jpeg_streamer/sink_data_d_0
    ----------------------------------------
    Total                      5.544ns (2.157ns logic, 3.387ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in0_clk_p'
  Total number of paths / destination ports: 367 / 79
-------------------------------------------------------------------------
Offset:              2.431ns (Levels of Logic = 1)
  Source:            ISERDES2_16:VALID (PAD)
  Destination:       soc_hdmi_in0_s6datacapture0_lateness_0 (FF)
  Destination Clock: hdmi_in0_clk_p rising 2.0X

  Data Path: ISERDES2_16:VALID to soc_hdmi_in0_s6datacapture0_lateness_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDES2:VALID        10   0.000   1.104  ISERDES2_16 (soc_hdmi_in0_s6datacapture0_pd_valid)
     LUT6:I2->O            8   0.203   0.802  _n27175_inv (_n27175_inv)
     FDRE:CE                   0.322          soc_hdmi_in0_s6datacapture0_lateness_0
    ----------------------------------------
    Total                      2.431ns (0.525ns logic, 1.906ns route)
                                       (21.6% logic, 78.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in1_clk_p'
  Total number of paths / destination ports: 367 / 79
-------------------------------------------------------------------------
Offset:              2.431ns (Levels of Logic = 1)
  Source:            ISERDES2_26:VALID (PAD)
  Destination:       soc_hdmi_in1_s6datacapture2_lateness_0 (FF)
  Destination Clock: hdmi_in1_clk_p rising 2.0X

  Data Path: ISERDES2_26:VALID to soc_hdmi_in1_s6datacapture2_lateness_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDES2:VALID        10   0.000   1.104  ISERDES2_26 (soc_hdmi_in1_s6datacapture2_pd_valid)
     LUT6:I2->O            8   0.203   0.802  _n27215_inv (_n27215_inv)
     FDRE:CE                   0.322          soc_hdmi_in1_s6datacapture2_lateness_0
    ----------------------------------------
    Total                      2.431ns (0.525ns logic, 1.906ns route)
                                       (21.6% logic, 78.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.933ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_5 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.684  crg_periph_dcm_clkgen (soc_crg_dcm_base50_locked)
     LUT2:I0->O            2   0.203   0.616  vns_xilinxasyncresetsynchronizerimpl21 (vns_xilinxasyncresetsynchronizerimpl2)
     FDPE:PRE                  0.430          FDPE_5
    ----------------------------------------
    Total                      1.933ns (0.633ns logic, 1.300ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 234 / 189
-------------------------------------------------------------------------
Offset:              4.963ns (Levels of Logic = 2)
  Source:            soc_spiflash_bitbang_en_storage_full (FF)
  Destination:       spiflash4x_dq<3> (PAD)
  Source Clock:      clk100 rising 0.8X

  Data Path: soc_spiflash_bitbang_en_storage_full to spiflash4x_dq<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.447   1.058  soc_spiflash_bitbang_en_storage_full (soc_spiflash_bitbang_en_storage_full)
     LUT3:I0->O            4   0.205   0.683  soc_spiflash_oe_inv1 (soc_spiflash_oe_inv)
     IOBUF:T->IO               2.571          spiflash4x_dq_3_IOBUF (spiflash4x_dq<3>)
    ----------------------------------------
    Total                      4.963ns (3.223ns logic, 1.740ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fx2_ifclk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            fx2_jpeg_streamer/fx2_data_7 (FF)
  Destination:       fx2_data<7> (PAD)
  Source Clock:      fx2_ifclk falling

  Data Path: fx2_jpeg_streamer/fx2_data_7 to fx2_data<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            1   0.447   0.579  fx2_jpeg_streamer/fx2_data_7 (fx2_jpeg_streamer/fx2_data_7)
     OBUF:I->O                 2.571          fx2_data_7_OBUF (fx2_data<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in0_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.231ns (Levels of Logic = 1)
  Source:            vns_xilinxmultiregimpl10_regs1 (FF)
  Destination:       IODELAY2:CE (PAD)
  Source Clock:      hdmi_in0_clk_p rising 2.0X

  Data Path: vns_xilinxmultiregimpl10_regs1 to IODELAY2:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.898  vns_xilinxmultiregimpl10_regs1 (vns_xilinxmultiregimpl10_regs1)
     LUT4:I0->O            4   0.203   0.683  soc_hdmi_in0_s6datacapture0_delay_ce1 (soc_hdmi_in0_s6datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2
    ----------------------------------------
    Total                      2.231ns (0.650ns logic, 1.581ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in1_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.231ns (Levels of Logic = 1)
  Source:            vns_xilinxmultiregimpl60_regs1 (FF)
  Destination:       IODELAY2_6:CE (PAD)
  Source Clock:      hdmi_in1_clk_p rising 2.0X

  Data Path: vns_xilinxmultiregimpl60_regs1 to IODELAY2_6:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.898  vns_xilinxmultiregimpl60_regs1 (vns_xilinxmultiregimpl60_regs1)
     LUT4:I0->O            4   0.203   0.683  soc_hdmi_in1_s6datacapture0_delay_ce1 (soc_hdmi_in1_s6datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2_6
    ----------------------------------------
    Total                      2.231ns (0.650ns logic, 1.581ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'soc_hdmi_out0_driver_clocking_clk_pix_unbuffered'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 (FF)
  Destination:       OSERDES2_18:D1 (PAD)
  Source Clock:      soc_hdmi_out0_driver_clocking_clk_pix_unbuffered rising 2.0X

  Data Path: soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 to OSERDES2_18:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 (soc_hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4)
    OSERDES2:D1                0.000          OSERDES2_18
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 268 / 240
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (soc_ddrphy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.490|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
clk100                                          |   20.043|         |    1.919|         |
fx2_ifclk                                       |    1.249|         |         |         |
hdmi_in0_clk_p                                  |    2.418|         |         |         |
hdmi_in1_clk_p                                  |    2.418|         |         |         |
soc_hdmi_out0_driver_clocking_clk_pix_unbuffered|    8.576|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fx2_ifclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    3.668|         |    5.518|         |
fx2_ifclk      |    4.837|    4.938|    6.260|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in0_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.232|         |         |         |
hdmi_in0_clk_p |    6.665|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in1_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.232|         |         |         |
hdmi_in1_clk_p |    6.082|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock soc_hdmi_out0_driver_clocking_clk_pix_unbuffered
------------------------------------------------+---------+---------+---------+---------+
                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------+---------+---------+---------+---------+
clk100                                          |    5.740|         |         |         |
soc_hdmi_out0_driver_clocking_clk_pix_unbuffered|    8.370|         |         |         |
------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 250.00 secs
Total CPU time to Xst completion: 248.89 secs
 
--> 


Total memory usage is 953052 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1925 (   0 filtered)
Number of infos    :  415 (   0 filtered)

