# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"clkdiv_tb_time_synth.v" \
"../../../../../lab01.srcs/sim_1/new/clkdiv_tb.v" \

# Do not sort compile order
nosort
