\t (00:00:11) allegro 16.6 S025 (v16-6-112BW) Windows 32
\t (00:00:11)     Journal start - Sat Apr 14 11:52:57 2018
\t (00:00:11)         Host=WYU User=WangYu Pid=11732 CPUs=4
\t (00:00:11) CmdLine= D:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe
\t (00:00:11) 
\t (00:00:13) Starting new design...
\i (00:00:14) trapsize 968
\i (00:00:14) trapsize 942
\i (00:00:14) trapsize 972
\i (00:00:14) trapsize 985
\i (00:00:14) trapsize 819
\i (00:00:14) trapsize 1731
\i (00:00:15) generaledit 
\i (00:10:29) open 
\i (00:10:35) fillin "D:\MyProject\SDHCAL_DAQ\PCB&Schematic\SDHCalDIF\Allegro\SDHCalDIF.brd"
\i (00:10:35) cd "D:\MyProject\SDHCAL_DAQ\PCB&Schematic\SDHCalDIF\Allegro"
\t (00:10:35) Opening existing design...
\t (00:10:35) Grids are drawn 16.00, 16.00 apart for enhanced viewability.
\i (00:10:35) trapsize 1909
\t (00:10:35)     Journal end - Sat Apr 14 12:03:21 2018
