MIG: 18:00:03 : xml_input_file: mig_a.prj
MIG: 18:00:03 : Absolute path of xml_input_file: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:00:03 : xml_input_file: mig_a.prj
MIG: 18:00:03 : Absolute path of xml_input_file: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:00:03 : In updateAllModelParams
MIG: 18:00:03 : ################# RUNNING MIG BATCH ###################
MIG: 18:00:03 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:00:03 : synp_flow:  -- synthesis_mode: Other
MIG: 18:00:03 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:00:03 : vivado_mode: xpg_bd
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 1
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 : isPortInterface: 0
MIG: 18:00:03 :  locked false  
MIG: 18:00:03 : HDL Language: Verilog
MIG: 18:00:03 : compInfo: true
MIG: 18:00:03 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:00:03 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:00:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:00:03 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:00:03 : I am in catch area
MIG: 18:00:03 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:00:09 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:00:09 : Component_Name: system_mig_7series_0_0
MIG: 18:00:09 : Moving system_mig_7series_0_0 ...
MIG: 18:00:09 : Moving system_mig_7series_0_0.veo ...
MIG: 18:00:09 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:00:09 : XGUI hdlLanguage: Verilog
MIG: 18:00:09 : xgui vivado_mode: xpg_bd
MIG: 18:00:09 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:00:09 : Reading /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v ...
MIG: 18:00:10 : 1
MIG: 18:00:10 : Inside fn mem: DDR3
MIG: 18:00:10 : detect_uiclk: 83333333
MIG: 18:00:10 : cntrl:  memtype: DDR3
MIG: 18:00:10 : 666
MIG: 18:00:10 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 666 
MIG: 18:00:10 : 
MIG: 18:00:10 : 1
MIG: 18:00:10 : 83333333
MIG: 18:00:10 : 
MIG: 18:00:10 :  polarity_value: 1
MIG: 18:00:10 : 
MIG: 18:00:10 : EXTERNAL
MIG: 18:00:10 : cntrl:  memtype: DDR3
MIG: 18:00:10 : 
MIG: 18:00:10 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 18:00:10 : 
MIG: 18:00:10 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 18:00:10 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 18:00:10 : 
MIG: 18:00:10 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 18:00:10 : 
MIG: 18:00:10 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 18:00:10 : 
MIG: 18:00:10 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 18:00:10 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:00:10 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 18:00:10 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 18:00:10 : 2
MIG: 18:00:10 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 18:00:10 : 16
MIG: 18:00:10 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 18:00:10 : 2
MIG: 18:00:10 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 18:00:10 : 
MIG: 18:00:10 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 18:00:10 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 18:00:10 : 
MIG: 18:00:10 :  Valid Param: ECC ==> OFF
MIG: 18:00:10 : 16
MIG: 18:00:10 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 18:00:10 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:00:10 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:00:10 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:00:10 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 18:00:10 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 18:00:10 : 
MIG: 18:00:10 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 18:00:10 : 
MIG: 18:00:10 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 18:00:10 : 28
MIG: 18:00:10 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 18:00:10 : 
MIG: 18:00:10 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 18:00:10 : 
MIG: 18:00:10 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 18:00:10 : 
MIG: 18:00:10 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 18:00:10 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 18:00:10 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:00:10 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 18:00:10 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 18:00:10 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 18:00:10 :  Invalid Param: DDR3_AL ==> "0"
MIG: 18:00:10 :  Invalid Param: DDR3_nAL ==> 0
MIG: 18:00:10 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 18:00:10 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 18:00:10 :  Invalid Param: DDR3_CL ==> 5
MIG: 18:00:10 :  Invalid Param: DDR3_CWL ==> 5
MIG: 18:00:10 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 18:00:10 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 18:00:10 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 18:00:10 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 18:00:10 : 
MIG: 18:00:10 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 18:00:10 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 18:00:10 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "135"
MIG: 18:00:10 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 6000
MIG: 18:00:10 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 18:00:10 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 18:00:10 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 18:00:10 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 18:00:10 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 4
MIG: 18:00:10 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 64
MIG: 18:00:10 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 16
MIG: 18:00:10 :  Invalid Param: DDR3_MMCM_VCO ==> 666
MIG: 18:00:10 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 18:00:10 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:00:10 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 18:00:10 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 18:00:10 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 18:00:10 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 18:00:10 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 18:00:10 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 18:00:10 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 18:00:10 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 18:00:10 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 18:00:10 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 18:00:10 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 18:00:10 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 18:00:10 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 18:00:10 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:00:10 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 18:00:10 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:00:10 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 18:00:10 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:00:10 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:00:10 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:00:10 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 18:00:10 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 18:00:10 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 18:00:10 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 18:00:10 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 18:00:10 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_FFF_BFF
MIG: 18:00:10 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 18:00:10 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:00:10 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 18:00:10 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_002_004_009_007_001_005_006_003_010_012_014_011_01A
MIG: 18:00:10 :  Invalid Param: DDR3_BANK_MAP ==> 36'h01B_017_013
MIG: 18:00:10 :  Invalid Param: DDR3_CAS_MAP ==> 12'h015
MIG: 18:00:10 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:00:10 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 18:00:10 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_008
MIG: 18:00:10 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_00B
MIG: 18:00:10 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 18:00:10 :  Invalid Param: DDR3_RAS_MAP ==> 12'h016
MIG: 18:00:10 :  Invalid Param: DDR3_WE_MAP ==> 12'h018
MIG: 18:00:10 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 18:00:10 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h034_032_038_035_031_037_036_033
MIG: 18:00:10 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h023_026_022_028_025_027_021_024
MIG: 18:00:10 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:10 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:10 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:10 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:10 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:10 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:10 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:10 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:10 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:10 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:10 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:10 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:10 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:10 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:10 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:10 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:10 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_039
MIG: 18:00:10 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:00:10 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:00:10 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:00:10 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:00:10 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:00:10 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 18:00:10 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 18:00:10 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 18:00:10 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 18:00:10 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 18:00:10 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 18:00:10 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:00:10 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 18:00:10 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 18:00:10 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 18:00:10 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 18:00:10 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 18:00:10 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 18:00:10 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 18:00:10 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 18:00:10 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 18:00:10 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 18:00:10 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 18:00:10 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 18:00:10 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 18:00:10 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:00:10 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 18:00:10 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 18:00:10 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 18:00:10 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 18:00:10 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 18:00:10 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:00:10 :  Invalid Param: DDR3_tCK ==> 3000
MIG: 18:00:10 : 4
MIG: 18:00:10 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 18:00:10 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:00:10 : 
MIG: 18:00:10 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 18:00:10 : 1
MIG: 18:00:10 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 18:00:10 : 268435456
MIG: 18:00:10 :  Valid Param: C_S_AXI_MEM_SIZE ==> 268435456
MIG: 18:00:10 : 28
MIG: 18:00:10 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 28
MIG: 18:00:10 : 128
MIG: 18:00:10 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 18:00:10 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 18:00:10 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 18:00:10 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 18:00:10 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:00:10 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:00:10 : 
MIG: 18:00:10 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:00:10 : 
MIG: 18:00:10 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:00:10 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:00:10 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:00:10 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:00:10 : 
MIG: 18:00:10 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 18:00:10 : 
MIG: 18:00:10 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 18:00:10 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 18:00:10 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 18:00:10 : NOBUF
MIG: 18:00:10 : NOBUF
MIG: 18:00:10 : 
MIG: 18:00:10 : Same Interface
MIG: 18:00:11 : xml_input_file: mig_a.prj
MIG: 18:00:11 : Absolute path of xml_input_file: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:00:11 : In updateAllModelParams
MIG: 18:00:11 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:00:11 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:00:11 : ################# RUNNING MIG BATCH ###################
MIG: 18:00:11 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:00:11 : synp_flow:  -- synthesis_mode: Other
MIG: 18:00:11 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:00:11 : vivado_mode: xpg_bd
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 1
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 : isPortInterface: 0
MIG: 18:00:11 :  locked false  
MIG: 18:00:11 : HDL Language: Verilog
MIG: 18:00:11 : compInfo: true
MIG: 18:00:11 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:00:11 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:00:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:00:11 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:00:11 : I am in catch area
MIG: 18:00:11 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:00:17 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:00:17 : Component_Name: system_mig_7series_0_0
MIG: 18:00:17 : Moving system_mig_7series_0_0 ...
MIG: 18:00:17 : Moving system_mig_7series_0_0.veo ...
MIG: 18:00:17 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:00:17 : XGUI hdlLanguage: Verilog
MIG: 18:00:17 : xgui vivado_mode: xpg_bd
MIG: 18:00:17 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:00:17 : Reading /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/system_mig_7series_0_0/user_design/rtl/system_mig_7series_0_0_mig.v ...
MIG: 18:00:18 : 
MIG: 18:00:18 : Inside fn mem: DDR3
MIG: 18:00:18 : detect_uiclk: 83333333
MIG: 18:00:18 : cntrl:  memtype: DDR3
MIG: 18:00:18 : 
MIG: 18:00:18 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 666 
MIG: 18:00:18 : 
MIG: 18:00:18 : 
MIG: 18:00:18 : 
MIG: 18:00:18 : 
MIG: 18:00:18 :  polarity_value: 1
MIG: 18:00:18 : 
MIG: 18:00:18 : 
MIG: 18:00:18 : cntrl:  memtype: DDR3
MIG: 18:00:18 : 
MIG: 18:00:18 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 18:00:18 : 
MIG: 18:00:18 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 18:00:18 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 18:00:18 : 
MIG: 18:00:18 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 18:00:18 : 
MIG: 18:00:18 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 18:00:18 : 
MIG: 18:00:18 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 18:00:18 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:00:18 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 18:00:18 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 18:00:18 : 
MIG: 18:00:18 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 18:00:18 : 
MIG: 18:00:18 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 18:00:18 : 
MIG: 18:00:18 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 18:00:18 : 
MIG: 18:00:18 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 18:00:18 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 18:00:18 : 
MIG: 18:00:18 :  Valid Param: ECC ==> OFF
MIG: 18:00:18 : 
MIG: 18:00:18 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 18:00:18 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:00:18 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:00:18 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 18:00:18 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 18:00:18 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 18:00:18 : 
MIG: 18:00:18 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 18:00:18 : 
MIG: 18:00:18 :  Valid Param: DDR3_ROW_WIDTH ==> 14
MIG: 18:00:18 : 
MIG: 18:00:18 :  Valid Param: DDR3_ADDR_WIDTH ==> 28
MIG: 18:00:18 : 
MIG: 18:00:18 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 18:00:18 : 
MIG: 18:00:18 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 18:00:18 : 
MIG: 18:00:18 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 18:00:18 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 18:00:18 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:00:18 :  Invalid Param: DDR3_MEM_DENSITY ==> "2Gb"
MIG: 18:00:18 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "15E"
MIG: 18:00:18 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 18:00:18 :  Invalid Param: DDR3_AL ==> "0"
MIG: 18:00:18 :  Invalid Param: DDR3_nAL ==> 0
MIG: 18:00:18 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 18:00:18 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 18:00:18 :  Invalid Param: DDR3_CL ==> 5
MIG: 18:00:18 :  Invalid Param: DDR3_CWL ==> 5
MIG: 18:00:18 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 18:00:18 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 18:00:18 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 18:00:18 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 18:00:18 : 
MIG: 18:00:18 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 18:00:18 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 18:00:18 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "135"
MIG: 18:00:18 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 6000
MIG: 18:00:18 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 18:00:18 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 18:00:18 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 18:00:18 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 18:00:18 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 4
MIG: 18:00:18 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 64
MIG: 18:00:18 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 16
MIG: 18:00:18 :  Invalid Param: DDR3_MMCM_VCO ==> 666
MIG: 18:00:18 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 18:00:18 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:00:18 :  Invalid Param: DDR3_tCKE ==> 5625
MIG: 18:00:18 :  Invalid Param: DDR3_tFAW ==> 45000
MIG: 18:00:18 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 18:00:18 :  Invalid Param: DDR3_tRAS ==> 36000
MIG: 18:00:18 :  Invalid Param: DDR3_tRCD ==> 13500
MIG: 18:00:18 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 18:00:18 :  Invalid Param: DDR3_tRFC ==> 160000
MIG: 18:00:18 :  Invalid Param: DDR3_tRP ==> 13500
MIG: 18:00:18 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 18:00:18 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 18:00:18 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 18:00:18 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 18:00:18 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 18:00:18 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:00:18 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 18:00:18 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:00:18 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 18:00:18 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:00:18 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:00:18 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:00:18 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 18:00:18 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 18:00:18 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 18:00:18 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 18:00:18 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 18:00:18 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_3FE_FFF_BFF
MIG: 18:00:18 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 18:00:18 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:00:18 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 18:00:18 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_000_000_002_004_009_007_001_005_006_003_010_012_014_011_01A
MIG: 18:00:18 :  Invalid Param: DDR3_BANK_MAP ==> 36'h01B_017_013
MIG: 18:00:18 :  Invalid Param: DDR3_CAS_MAP ==> 12'h015
MIG: 18:00:18 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:00:18 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 18:00:18 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_008
MIG: 18:00:18 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_00B
MIG: 18:00:18 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 18:00:18 :  Invalid Param: DDR3_RAS_MAP ==> 12'h016
MIG: 18:00:18 :  Invalid Param: DDR3_WE_MAP ==> 12'h018
MIG: 18:00:18 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_02_03
MIG: 18:00:18 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h034_032_038_035_031_037_036_033
MIG: 18:00:18 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h023_026_022_028_025_027_021_024
MIG: 18:00:18 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:18 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:18 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:18 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:18 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:18 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:18 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:18 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:18 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:18 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:18 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:18 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:18 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:18 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:18 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:18 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:00:18 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_029_039
MIG: 18:00:18 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:00:18 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:00:18 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:00:18 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:00:18 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:00:18 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 18:00:18 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 18:00:18 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 18:00:18 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 18:00:18 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 18:00:18 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 18:00:18 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:00:18 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 18:00:18 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 18:00:18 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 18:00:18 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 18:00:18 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 18:00:18 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 18:00:18 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 18:00:18 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 18:00:18 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 18:00:18 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 18:00:18 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 18:00:18 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 18:00:18 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 18:00:18 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:00:18 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 18:00:18 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 18:00:18 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 18:00:18 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 18:00:18 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 18:00:18 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:00:18 :  Invalid Param: DDR3_tCK ==> 3000
MIG: 18:00:18 : 
MIG: 18:00:18 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 18:00:18 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:00:18 : 
MIG: 18:00:18 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 18:00:18 : 
MIG: 18:00:18 :  Valid Param: C_S_AXI_ID_WIDTH ==> 1
MIG: 18:00:18 : 
MIG: 18:00:18 :  Valid Param: C_S_AXI_MEM_SIZE ==> 268435456
MIG: 18:00:18 : 
MIG: 18:00:18 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 28
MIG: 18:00:18 : 
MIG: 18:00:18 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 128
MIG: 18:00:18 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 18:00:18 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 18:00:18 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 18:00:18 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:00:18 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:00:18 : 
MIG: 18:00:18 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:00:18 : 
MIG: 18:00:18 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:00:18 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:00:18 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:00:18 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:00:18 : 
MIG: 18:00:18 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 18:00:18 : 
MIG: 18:00:18 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "EXTERNAL"
MIG: 18:00:18 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 18:00:18 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 18:00:18 : 
MIG: 18:00:18 : 
MIG: 18:00:18 : 
MIG: 18:00:18 : Same Interface
MIG: 18:00:35 : Running synthesis.xit
MIG: 18:00:35 : ################# RUNNING MIG BATCH ###################
MIG: 18:00:35 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:00:35 : synp_flow:  -- synthesis_mode: Other
MIG: 18:00:35 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:00:35 : vivado_mode: xpg_bd
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 1
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 : isPortInterface: 0
MIG: 18:00:35 :  locked false  
MIG: 18:00:35 : HDL Language: Verilog
MIG: 18:00:35 : compInfo: false
MIG: 18:00:35 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:00:35 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:00:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:00:35 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:00:35 : I am in catch area
MIG: 18:00:35 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:00:41 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:00:41 : Component_Name: system_mig_7series_0_0
MIG: 18:00:41 : Moving system_mig_7series_0_0 ...
MIG: 18:00:41 : Moving system_mig_7series_0_0.veo ...
MIG: 18:00:41 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:00:41 : Running vlog_synth_rpr.xit
MIG: 18:00:41 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:00:41 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:00:41 : ################# RUNNING MIG BATCH ###################
MIG: 18:00:41 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:00:41 : synp_flow:  -- synthesis_mode: Other
MIG: 18:00:41 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:00:41 : vivado_mode: xpg_bd
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 1
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 : isPortInterface: 0
MIG: 18:00:41 :  locked false  
MIG: 18:00:41 : HDL Language: Verilog
MIG: 18:00:41 : compInfo: false
MIG: 18:00:41 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:00:41 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:00:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:00:41 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:00:41 : I am in catch area
MIG: 18:00:41 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:00:48 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:00:48 : Component_Name: system_mig_7series_0_0
MIG: 18:00:48 : Moving system_mig_7series_0_0 ...
MIG: 18:00:48 : Moving system_mig_7series_0_0.veo ...
MIG: 18:00:48 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:00:48 : Running simulation.xit
MIG: 18:00:48 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:00:48 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:00:48 : ################# RUNNING MIG BATCH ###################
MIG: 18:00:48 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:00:48 : synp_flow:  -- synthesis_mode: Other
MIG: 18:00:48 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:00:48 : vivado_mode: xpg_bd
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 1
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 : isPortInterface: 0
MIG: 18:00:48 :  locked false  
MIG: 18:00:48 : HDL Language: Verilog
MIG: 18:00:48 : compInfo: false
MIG: 18:00:48 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:00:48 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:00:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:00:48 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:00:48 : I am in catch area
MIG: 18:00:48 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:00:54 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:00:54 : Component_Name: system_mig_7series_0_0
MIG: 18:00:54 : Moving system_mig_7series_0_0 ...
MIG: 18:00:54 : Moving system_mig_7series_0_0.veo ...
MIG: 18:00:54 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:00:54 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:00:54 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:00:54 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:00:54 : ################# RUNNING MIG BATCH ###################
MIG: 18:00:54 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:00:54 : synp_flow:  -- synthesis_mode: Other
MIG: 18:00:54 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:00:54 : vivado_mode: xpg_bd
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 1
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 : isPortInterface: 0
MIG: 18:00:54 :  locked false  
MIG: 18:00:54 : HDL Language: Verilog
MIG: 18:00:54 : compInfo: false
MIG: 18:00:54 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:00:54 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:00:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:00:54 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:00:54 : I am in catch area
MIG: 18:00:54 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:01:01 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:01:01 : Component_Name: system_mig_7series_0_0
MIG: 18:01:01 : Moving system_mig_7series_0_0 ...
MIG: 18:01:01 : Moving system_mig_7series_0_0.veo ...
MIG: 18:01:01 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:01:01 : Running implementation.xit
MIG: 18:01:01 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:01:01 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:01:01 : ################# RUNNING MIG BATCH ###################
MIG: 18:01:01 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:01:01 : synp_flow:  -- synthesis_mode: Other
MIG: 18:01:01 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:01:01 : vivado_mode: xpg_bd
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 1
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 : isPortInterface: 0
MIG: 18:01:01 :  locked false  
MIG: 18:01:01 : HDL Language: Verilog
MIG: 18:01:01 : compInfo: false
MIG: 18:01:01 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:01:01 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:01:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:01:01 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:01:01 : I am in catch area
MIG: 18:01:01 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:01:07 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:01:07 : Component_Name: system_mig_7series_0_0
MIG: 18:01:07 : Moving system_mig_7series_0_0 ...
MIG: 18:01:07 : Moving system_mig_7series_0_0.veo ...
MIG: 18:01:07 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:11:57 : Running synthesis.xit
MIG: 18:11:57 : ################# RUNNING MIG BATCH ###################
MIG: 18:11:57 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:11:57 : synp_flow:  -- synthesis_mode: Other
MIG: 18:11:57 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:11:57 : vivado_mode: xpg_bd
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 1
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 : isPortInterface: 0
MIG: 18:11:57 :  locked false  
MIG: 18:11:57 : HDL Language: Verilog
MIG: 18:11:57 : compInfo: false
MIG: 18:11:57 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:11:57 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:11:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:11:57 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:11:57 : I am in catch area
MIG: 18:11:57 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:12:04 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:12:04 : Component_Name: system_mig_7series_0_0
MIG: 18:12:04 : Moving system_mig_7series_0_0 ...
MIG: 18:12:04 : Moving system_mig_7series_0_0.veo ...
MIG: 18:12:04 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:12:04 : Running vlog_synth_rpr.xit
MIG: 18:12:04 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:12:04 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:12:04 : ################# RUNNING MIG BATCH ###################
MIG: 18:12:04 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:12:04 : synp_flow:  -- synthesis_mode: Other
MIG: 18:12:04 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:12:04 : vivado_mode: xpg_bd
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 1
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 : isPortInterface: 0
MIG: 18:12:04 :  locked false  
MIG: 18:12:04 : HDL Language: Verilog
MIG: 18:12:04 : compInfo: false
MIG: 18:12:04 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:12:04 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:12:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:12:04 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:12:04 : I am in catch area
MIG: 18:12:04 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:12:10 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:12:10 : Component_Name: system_mig_7series_0_0
MIG: 18:12:10 : Moving system_mig_7series_0_0 ...
MIG: 18:12:10 : Moving system_mig_7series_0_0.veo ...
MIG: 18:12:10 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:12:10 : Running implementation.xit
MIG: 18:12:10 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:12:10 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:12:10 : ################# RUNNING MIG BATCH ###################
MIG: 18:12:10 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:12:10 : synp_flow:  -- synthesis_mode: Other
MIG: 18:12:10 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:12:10 : vivado_mode: xpg_bd
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 1
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 : isPortInterface: 0
MIG: 18:12:10 :  locked false  
MIG: 18:12:10 : HDL Language: Verilog
MIG: 18:12:10 : compInfo: false
MIG: 18:12:10 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:12:10 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:12:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:12:10 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:12:10 : I am in catch area
MIG: 18:12:10 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:12:17 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:12:17 : Component_Name: system_mig_7series_0_0
MIG: 18:12:17 : Moving system_mig_7series_0_0 ...
MIG: 18:12:17 : Moving system_mig_7series_0_0.veo ...
MIG: 18:12:17 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:12:32 : Running simulation.xit
MIG: 18:12:32 : ################# RUNNING MIG BATCH ###################
MIG: 18:12:32 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:12:32 : synp_flow:  -- synthesis_mode: Other
MIG: 18:12:32 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:12:32 : vivado_mode: xpg_bd
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 1
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 : isPortInterface: 0
MIG: 18:12:32 :  locked false  
MIG: 18:12:32 : HDL Language: Verilog
MIG: 18:12:32 : compInfo: false
MIG: 18:12:32 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:12:32 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:12:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:12:32 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:12:32 : I am in catch area
MIG: 18:12:32 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:12:38 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:12:38 : Component_Name: system_mig_7series_0_0
MIG: 18:12:38 : Moving system_mig_7series_0_0 ...
MIG: 18:12:38 : Moving system_mig_7series_0_0.veo ...
MIG: 18:12:38 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:12:39 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:12:39 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:12:39 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:12:39 : ################# RUNNING MIG BATCH ###################
MIG: 18:12:39 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:12:39 : synp_flow:  -- synthesis_mode: Other
MIG: 18:12:39 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:12:39 : vivado_mode: xpg_bd
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 1
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 : isPortInterface: 0
MIG: 18:12:39 :  locked false  
MIG: 18:12:39 : HDL Language: Verilog
MIG: 18:12:39 : compInfo: false
MIG: 18:12:39 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:12:39 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:12:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:12:39 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:12:39 : I am in catch area
MIG: 18:12:39 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:12:45 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:12:45 : Component_Name: system_mig_7series_0_0
MIG: 18:12:45 : Moving system_mig_7series_0_0 ...
MIG: 18:12:45 : Moving system_mig_7series_0_0.veo ...
MIG: 18:12:45 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:24:55 : Running synthesis.xit
MIG: 18:24:55 : ################# RUNNING MIG BATCH ###################
MIG: 18:24:55 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:24:55 : synp_flow:  -- synthesis_mode: Other
MIG: 18:24:55 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:24:55 : vivado_mode: xpg_bd
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 1
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 : isPortInterface: 0
MIG: 18:24:55 :  locked false  
MIG: 18:24:55 : HDL Language: Verilog
MIG: 18:24:55 : compInfo: false
MIG: 18:24:55 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:24:55 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:24:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:24:55 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:24:55 : I am in catch area
MIG: 18:24:55 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:25:02 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:25:02 : Component_Name: system_mig_7series_0_0
MIG: 18:25:02 : Moving system_mig_7series_0_0 ...
MIG: 18:25:02 : Moving system_mig_7series_0_0.veo ...
MIG: 18:25:02 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:25:02 : Running vlog_synth_rpr.xit
MIG: 18:25:02 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:25:02 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:25:02 : ################# RUNNING MIG BATCH ###################
MIG: 18:25:02 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:25:02 : synp_flow:  -- synthesis_mode: Other
MIG: 18:25:02 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:25:02 : vivado_mode: xpg_bd
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 1
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 : isPortInterface: 0
MIG: 18:25:02 :  locked false  
MIG: 18:25:02 : HDL Language: Verilog
MIG: 18:25:02 : compInfo: false
MIG: 18:25:02 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:25:02 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:25:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:25:02 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:25:02 : I am in catch area
MIG: 18:25:02 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:25:08 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:25:08 : Component_Name: system_mig_7series_0_0
MIG: 18:25:08 : Moving system_mig_7series_0_0 ...
MIG: 18:25:08 : Moving system_mig_7series_0_0.veo ...
MIG: 18:25:08 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:25:08 : Running simulation.xit
MIG: 18:25:08 : ################# RUNNING MIG BATCH ###################
MIG: 18:25:08 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:25:08 : synp_flow:  -- synthesis_mode: Other
MIG: 18:25:08 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:25:08 : vivado_mode: xpg_bd
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:08 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 1
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 : isPortInterface: 0
MIG: 18:25:09 :  locked false  
MIG: 18:25:09 : HDL Language: Verilog
MIG: 18:25:09 : compInfo: false
MIG: 18:25:09 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:25:09 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:25:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:25:09 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:25:09 : I am in catch area
MIG: 18:25:09 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:25:15 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:25:15 : Component_Name: system_mig_7series_0_0
MIG: 18:25:15 : Moving system_mig_7series_0_0 ...
MIG: 18:25:15 : Moving system_mig_7series_0_0.veo ...
MIG: 18:25:15 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:25:15 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:25:15 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:25:15 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:25:15 : ################# RUNNING MIG BATCH ###################
MIG: 18:25:15 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:25:15 : synp_flow:  -- synthesis_mode: Other
MIG: 18:25:15 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:25:15 : vivado_mode: xpg_bd
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 1
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 : isPortInterface: 0
MIG: 18:25:15 :  locked false  
MIG: 18:25:15 : HDL Language: Verilog
MIG: 18:25:15 : compInfo: false
MIG: 18:25:15 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:25:15 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:25:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:25:15 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:25:15 : I am in catch area
MIG: 18:25:15 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:25:21 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:25:21 : Component_Name: system_mig_7series_0_0
MIG: 18:25:21 : Moving system_mig_7series_0_0 ...
MIG: 18:25:21 : Moving system_mig_7series_0_0.veo ...
MIG: 18:25:21 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:25:21 : Running implementation.xit
MIG: 18:25:21 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:25:21 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:25:21 : ################# RUNNING MIG BATCH ###################
MIG: 18:25:21 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:25:21 : synp_flow:  -- synthesis_mode: Other
MIG: 18:25:21 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:25:21 : vivado_mode: xpg_bd
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 1
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 : isPortInterface: 0
MIG: 18:25:21 :  locked false  
MIG: 18:25:21 : HDL Language: Verilog
MIG: 18:25:21 : compInfo: false
MIG: 18:25:21 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:25:21 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:25:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:25:21 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:25:21 : I am in catch area
MIG: 18:25:21 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:25:28 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:25:28 : Component_Name: system_mig_7series_0_0
MIG: 18:25:28 : Moving system_mig_7series_0_0 ...
MIG: 18:25:28 : Moving system_mig_7series_0_0.veo ...
MIG: 18:25:28 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:51:36 : Running synthesis.xit
MIG: 18:51:36 : ################# RUNNING MIG BATCH ###################
MIG: 18:51:36 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:51:36 : synp_flow:  -- synthesis_mode: Other
MIG: 18:51:36 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:51:36 : vivado_mode: xpg_bd
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 1
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 : isPortInterface: 0
MIG: 18:51:36 :  locked false  
MIG: 18:51:36 : HDL Language: Verilog
MIG: 18:51:36 : compInfo: false
MIG: 18:51:36 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:51:36 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:51:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:51:36 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:51:36 : I am in catch area
MIG: 18:51:36 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:51:43 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:51:43 : Component_Name: system_mig_7series_0_0
MIG: 18:51:43 : Moving system_mig_7series_0_0 ...
MIG: 18:51:43 : Moving system_mig_7series_0_0.veo ...
MIG: 18:51:43 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:51:43 : Running vlog_synth_rpr.xit
MIG: 18:51:43 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:51:43 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:51:43 : ################# RUNNING MIG BATCH ###################
MIG: 18:51:43 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:51:43 : synp_flow:  -- synthesis_mode: Other
MIG: 18:51:43 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:51:43 : vivado_mode: xpg_bd
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 1
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 : isPortInterface: 0
MIG: 18:51:43 :  locked false  
MIG: 18:51:43 : HDL Language: Verilog
MIG: 18:51:43 : compInfo: false
MIG: 18:51:43 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:51:43 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:51:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:51:43 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:51:43 : I am in catch area
MIG: 18:51:43 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:51:51 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:51:51 : Component_Name: system_mig_7series_0_0
MIG: 18:51:51 : Moving system_mig_7series_0_0 ...
MIG: 18:51:51 : Moving system_mig_7series_0_0.veo ...
MIG: 18:51:51 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:51:51 : Running simulation.xit
MIG: 18:51:51 : ################# RUNNING MIG BATCH ###################
MIG: 18:51:51 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:51:51 : synp_flow:  -- synthesis_mode: Other
MIG: 18:51:51 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:51:51 : vivado_mode: xpg_bd
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 1
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 : isPortInterface: 0
MIG: 18:51:51 :  locked false  
MIG: 18:51:51 : HDL Language: Verilog
MIG: 18:51:51 : compInfo: false
MIG: 18:51:51 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:51:51 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:51:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:51:51 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:51:51 : I am in catch area
MIG: 18:51:51 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:51:58 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:51:58 : Component_Name: system_mig_7series_0_0
MIG: 18:51:58 : Moving system_mig_7series_0_0 ...
MIG: 18:51:58 : Moving system_mig_7series_0_0.veo ...
MIG: 18:51:58 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:51:58 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:51:58 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:51:58 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:51:58 : ################# RUNNING MIG BATCH ###################
MIG: 18:51:58 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:51:58 : synp_flow:  -- synthesis_mode: Other
MIG: 18:51:58 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:51:58 : vivado_mode: xpg_bd
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 1
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 : isPortInterface: 0
MIG: 18:51:58 :  locked false  
MIG: 18:51:58 : HDL Language: Verilog
MIG: 18:51:58 : compInfo: false
MIG: 18:51:58 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:51:58 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:51:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:51:58 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:51:58 : I am in catch area
MIG: 18:51:58 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:52:04 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:52:04 : Component_Name: system_mig_7series_0_0
MIG: 18:52:04 : Moving system_mig_7series_0_0 ...
MIG: 18:52:04 : Moving system_mig_7series_0_0.veo ...
MIG: 18:52:04 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:52:04 : Running implementation.xit
MIG: 18:52:04 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:52:04 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:52:04 : ################# RUNNING MIG BATCH ###################
MIG: 18:52:04 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:52:04 : synp_flow:  -- synthesis_mode: Other
MIG: 18:52:04 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:52:04 : vivado_mode: xpg_bd
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 1
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:04 : isPortInterface: 0
MIG: 18:52:05 :  locked false  
MIG: 18:52:05 : HDL Language: Verilog
MIG: 18:52:05 : compInfo: false
MIG: 18:52:05 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:52:05 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:52:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:52:05 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:52:05 : I am in catch area
MIG: 18:52:05 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:52:12 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:52:12 : Component_Name: system_mig_7series_0_0
MIG: 18:52:12 : Moving system_mig_7series_0_0 ...
MIG: 18:52:12 : Moving system_mig_7series_0_0.veo ...
MIG: 18:52:12 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:07:40 : Running synthesis.xit
MIG: 22:07:40 : ################# RUNNING MIG BATCH ###################
MIG: 22:07:40 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:07:40 : synp_flow:  -- synthesis_mode: Other
MIG: 22:07:40 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:07:40 : vivado_mode: xpg_bd
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 1
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 : isPortInterface: 0
MIG: 22:07:40 :  locked false  
MIG: 22:07:40 : HDL Language: Verilog
MIG: 22:07:40 : compInfo: false
MIG: 22:07:40 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:07:40 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:07:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:07:40 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:07:40 : I am in catch area
MIG: 22:07:40 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:07:48 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:07:48 : Component_Name: system_mig_7series_0_0
MIG: 22:07:48 : Moving system_mig_7series_0_0 ...
MIG: 22:07:48 : Moving system_mig_7series_0_0.veo ...
MIG: 22:07:48 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:07:48 : Running vlog_synth_rpr.xit
MIG: 22:07:48 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 22:07:48 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:07:48 : ################# RUNNING MIG BATCH ###################
MIG: 22:07:48 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:07:48 : synp_flow:  -- synthesis_mode: Other
MIG: 22:07:48 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:07:48 : vivado_mode: xpg_bd
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 1
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 : isPortInterface: 0
MIG: 22:07:48 :  locked false  
MIG: 22:07:48 : HDL Language: Verilog
MIG: 22:07:48 : compInfo: false
MIG: 22:07:48 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:07:48 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:07:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:07:48 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:07:48 : I am in catch area
MIG: 22:07:48 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:07:55 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:07:55 : Component_Name: system_mig_7series_0_0
MIG: 22:07:55 : Moving system_mig_7series_0_0 ...
MIG: 22:07:55 : Moving system_mig_7series_0_0.veo ...
MIG: 22:07:55 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:07:55 : Running simulation.xit
MIG: 22:07:55 : ################# RUNNING MIG BATCH ###################
MIG: 22:07:55 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:07:55 : synp_flow:  -- synthesis_mode: Other
MIG: 22:07:55 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:07:55 : vivado_mode: xpg_bd
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 1
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 : isPortInterface: 0
MIG: 22:07:55 :  locked false  
MIG: 22:07:55 : HDL Language: Verilog
MIG: 22:07:55 : compInfo: false
MIG: 22:07:55 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:07:55 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:07:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:07:55 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:07:55 : I am in catch area
MIG: 22:07:55 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:08:01 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:08:01 : Component_Name: system_mig_7series_0_0
MIG: 22:08:01 : Moving system_mig_7series_0_0 ...
MIG: 22:08:01 : Moving system_mig_7series_0_0.veo ...
MIG: 22:08:01 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:08:01 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:08:01 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 22:08:01 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:08:01 : ################# RUNNING MIG BATCH ###################
MIG: 22:08:01 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:08:01 : synp_flow:  -- synthesis_mode: Other
MIG: 22:08:01 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:08:01 : vivado_mode: xpg_bd
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 1
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 : isPortInterface: 0
MIG: 22:08:01 :  locked false  
MIG: 22:08:01 : HDL Language: Verilog
MIG: 22:08:01 : compInfo: false
MIG: 22:08:01 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:08:01 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:08:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:08:01 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:08:01 : I am in catch area
MIG: 22:08:01 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:08:07 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:08:07 : Component_Name: system_mig_7series_0_0
MIG: 22:08:07 : Moving system_mig_7series_0_0 ...
MIG: 22:08:07 : Moving system_mig_7series_0_0.veo ...
MIG: 22:08:07 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:08:07 : Running implementation.xit
MIG: 22:08:07 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 22:08:07 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:08:07 : ################# RUNNING MIG BATCH ###################
MIG: 22:08:07 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:08:07 : synp_flow:  -- synthesis_mode: Other
MIG: 22:08:07 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:08:07 : vivado_mode: xpg_bd
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 1
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 : isPortInterface: 0
MIG: 22:08:07 :  locked false  
MIG: 22:08:07 : HDL Language: Verilog
MIG: 22:08:07 : compInfo: false
MIG: 22:08:07 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:08:07 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:08:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:08:07 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:08:07 : I am in catch area
MIG: 22:08:07 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:08:14 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:08:14 : Component_Name: system_mig_7series_0_0
MIG: 22:08:14 : Moving system_mig_7series_0_0 ...
MIG: 22:08:14 : Moving system_mig_7series_0_0.veo ...
MIG: 22:08:14 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:23:42 : Running synthesis.xit
MIG: 22:23:42 : ################# RUNNING MIG BATCH ###################
MIG: 22:23:42 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:23:42 : synp_flow:  -- synthesis_mode: Other
MIG: 22:23:42 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:23:42 : vivado_mode: xpg_bd
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 1
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 : isPortInterface: 0
MIG: 22:23:42 :  locked false  
MIG: 22:23:42 : HDL Language: Verilog
MIG: 22:23:42 : compInfo: false
MIG: 22:23:42 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:23:42 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:23:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:23:42 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:23:42 : I am in catch area
MIG: 22:23:42 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:23:48 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:23:48 : Component_Name: system_mig_7series_0_0
MIG: 22:23:48 : Moving system_mig_7series_0_0 ...
MIG: 22:23:48 : Moving system_mig_7series_0_0.veo ...
MIG: 22:23:48 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:23:48 : Running vlog_synth_rpr.xit
MIG: 22:23:48 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 22:23:48 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:23:48 : ################# RUNNING MIG BATCH ###################
MIG: 22:23:48 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:23:48 : synp_flow:  -- synthesis_mode: Other
MIG: 22:23:48 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:23:48 : vivado_mode: xpg_bd
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 1
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 : isPortInterface: 0
MIG: 22:23:48 :  locked false  
MIG: 22:23:48 : HDL Language: Verilog
MIG: 22:23:48 : compInfo: false
MIG: 22:23:48 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:23:48 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:23:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:23:48 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:23:48 : I am in catch area
MIG: 22:23:48 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:23:54 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:23:54 : Component_Name: system_mig_7series_0_0
MIG: 22:23:54 : Moving system_mig_7series_0_0 ...
MIG: 22:23:54 : Moving system_mig_7series_0_0.veo ...
MIG: 22:23:54 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:23:55 : Running simulation.xit
MIG: 22:23:55 : ################# RUNNING MIG BATCH ###################
MIG: 22:23:55 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:23:55 : synp_flow:  -- synthesis_mode: Other
MIG: 22:23:55 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:23:55 : vivado_mode: xpg_bd
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 1
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 : isPortInterface: 0
MIG: 22:23:55 :  locked false  
MIG: 22:23:55 : HDL Language: Verilog
MIG: 22:23:55 : compInfo: false
MIG: 22:23:55 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:23:55 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:23:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:23:55 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:23:55 : I am in catch area
MIG: 22:23:55 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:24:01 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:24:01 : Component_Name: system_mig_7series_0_0
MIG: 22:24:01 : Moving system_mig_7series_0_0 ...
MIG: 22:24:01 : Moving system_mig_7series_0_0.veo ...
MIG: 22:24:01 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:24:01 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:24:01 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 22:24:01 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:24:01 : ################# RUNNING MIG BATCH ###################
MIG: 22:24:01 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:24:01 : synp_flow:  -- synthesis_mode: Other
MIG: 22:24:01 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:24:01 : vivado_mode: xpg_bd
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 1
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 : isPortInterface: 0
MIG: 22:24:01 :  locked false  
MIG: 22:24:01 : HDL Language: Verilog
MIG: 22:24:01 : compInfo: false
MIG: 22:24:01 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:24:01 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:24:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:24:01 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:24:01 : I am in catch area
MIG: 22:24:01 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:24:08 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:24:08 : Component_Name: system_mig_7series_0_0
MIG: 22:24:08 : Moving system_mig_7series_0_0 ...
MIG: 22:24:08 : Moving system_mig_7series_0_0.veo ...
MIG: 22:24:08 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:24:08 : Running implementation.xit
MIG: 22:24:08 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 22:24:08 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:24:08 : ################# RUNNING MIG BATCH ###################
MIG: 22:24:08 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:24:08 : synp_flow:  -- synthesis_mode: Other
MIG: 22:24:08 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:24:08 : vivado_mode: xpg_bd
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 1
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 : isPortInterface: 0
MIG: 22:24:08 :  locked false  
MIG: 22:24:08 : HDL Language: Verilog
MIG: 22:24:08 : compInfo: false
MIG: 22:24:08 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:24:08 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:24:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:24:08 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:24:08 : I am in catch area
MIG: 22:24:08 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:24:14 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:24:14 : Component_Name: system_mig_7series_0_0
MIG: 22:24:14 : Moving system_mig_7series_0_0 ...
MIG: 22:24:14 : Moving system_mig_7series_0_0.veo ...
MIG: 22:24:14 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:29:44 : Running synthesis.xit
MIG: 22:29:44 : ################# RUNNING MIG BATCH ###################
MIG: 22:29:44 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:29:44 : synp_flow:  -- synthesis_mode: Other
MIG: 22:29:44 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:29:44 : vivado_mode: xpg_bd
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 1
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 : isPortInterface: 0
MIG: 22:29:44 :  locked false  
MIG: 22:29:44 : HDL Language: Verilog
MIG: 22:29:44 : compInfo: false
MIG: 22:29:44 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:29:44 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:29:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:29:44 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:29:44 : I am in catch area
MIG: 22:29:44 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:29:51 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:29:51 : Component_Name: system_mig_7series_0_0
MIG: 22:29:51 : Moving system_mig_7series_0_0 ...
MIG: 22:29:51 : Moving system_mig_7series_0_0.veo ...
MIG: 22:29:51 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:29:51 : Running vlog_synth_rpr.xit
MIG: 22:29:51 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 22:29:51 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:29:51 : ################# RUNNING MIG BATCH ###################
MIG: 22:29:51 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:29:51 : synp_flow:  -- synthesis_mode: Other
MIG: 22:29:51 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:29:51 : vivado_mode: xpg_bd
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 1
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 : isPortInterface: 0
MIG: 22:29:51 :  locked false  
MIG: 22:29:51 : HDL Language: Verilog
MIG: 22:29:51 : compInfo: false
MIG: 22:29:51 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:29:51 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:29:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:29:51 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:29:51 : I am in catch area
MIG: 22:29:51 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:29:57 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:29:57 : Component_Name: system_mig_7series_0_0
MIG: 22:29:57 : Moving system_mig_7series_0_0 ...
MIG: 22:29:57 : Moving system_mig_7series_0_0.veo ...
MIG: 22:29:57 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:29:57 : Running simulation.xit
MIG: 22:29:57 : ################# RUNNING MIG BATCH ###################
MIG: 22:29:57 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:29:57 : synp_flow:  -- synthesis_mode: Other
MIG: 22:29:57 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:29:57 : vivado_mode: xpg_bd
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 1
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 : isPortInterface: 0
MIG: 22:29:57 :  locked false  
MIG: 22:29:57 : HDL Language: Verilog
MIG: 22:29:57 : compInfo: false
MIG: 22:29:57 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:29:57 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:29:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:29:57 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:29:57 : I am in catch area
MIG: 22:29:57 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:30:04 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:30:04 : Component_Name: system_mig_7series_0_0
MIG: 22:30:04 : Moving system_mig_7series_0_0 ...
MIG: 22:30:04 : Moving system_mig_7series_0_0.veo ...
MIG: 22:30:04 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:30:04 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:30:04 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 22:30:04 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:30:04 : ################# RUNNING MIG BATCH ###################
MIG: 22:30:04 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:30:04 : synp_flow:  -- synthesis_mode: Other
MIG: 22:30:04 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:30:04 : vivado_mode: xpg_bd
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 1
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 : isPortInterface: 0
MIG: 22:30:04 :  locked false  
MIG: 22:30:04 : HDL Language: Verilog
MIG: 22:30:04 : compInfo: false
MIG: 22:30:04 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:30:04 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:30:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:30:04 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:30:04 : I am in catch area
MIG: 22:30:04 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:30:10 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:30:10 : Component_Name: system_mig_7series_0_0
MIG: 22:30:10 : Moving system_mig_7series_0_0 ...
MIG: 22:30:10 : Moving system_mig_7series_0_0.veo ...
MIG: 22:30:10 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:30:10 : Running implementation.xit
MIG: 22:30:10 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 22:30:10 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:30:10 : ################# RUNNING MIG BATCH ###################
MIG: 22:30:10 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:30:10 : synp_flow:  -- synthesis_mode: Other
MIG: 22:30:10 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:30:10 : vivado_mode: xpg_bd
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 1
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 : isPortInterface: 0
MIG: 22:30:10 :  locked false  
MIG: 22:30:10 : HDL Language: Verilog
MIG: 22:30:10 : compInfo: false
MIG: 22:30:10 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:30:10 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:30:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:30:10 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:30:10 : I am in catch area
MIG: 22:30:10 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:30:17 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:30:17 : Component_Name: system_mig_7series_0_0
MIG: 22:30:17 : Moving system_mig_7series_0_0 ...
MIG: 22:30:17 : Moving system_mig_7series_0_0.veo ...
MIG: 22:30:17 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:38:22 : Running synthesis.xit
MIG: 22:38:22 : ################# RUNNING MIG BATCH ###################
MIG: 22:38:22 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:38:22 : synp_flow:  -- synthesis_mode: Other
MIG: 22:38:22 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:38:22 : vivado_mode: xpg_bd
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 1
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 : isPortInterface: 0
MIG: 22:38:22 :  locked false  
MIG: 22:38:22 : HDL Language: Verilog
MIG: 22:38:22 : compInfo: false
MIG: 22:38:22 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:38:22 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:38:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:38:22 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:38:22 : I am in catch area
MIG: 22:38:22 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:38:28 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:38:28 : Component_Name: system_mig_7series_0_0
MIG: 22:38:28 : Moving system_mig_7series_0_0 ...
MIG: 22:38:28 : Moving system_mig_7series_0_0.veo ...
MIG: 22:38:28 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:38:28 : Running vlog_synth_rpr.xit
MIG: 22:38:28 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 22:38:28 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:38:28 : ################# RUNNING MIG BATCH ###################
MIG: 22:38:28 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:38:28 : synp_flow:  -- synthesis_mode: Other
MIG: 22:38:28 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:38:28 : vivado_mode: xpg_bd
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 1
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 : isPortInterface: 0
MIG: 22:38:28 :  locked false  
MIG: 22:38:28 : HDL Language: Verilog
MIG: 22:38:28 : compInfo: false
MIG: 22:38:28 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:38:28 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:38:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:38:28 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:38:28 : I am in catch area
MIG: 22:38:28 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:38:35 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:38:35 : Component_Name: system_mig_7series_0_0
MIG: 22:38:35 : Moving system_mig_7series_0_0 ...
MIG: 22:38:35 : Moving system_mig_7series_0_0.veo ...
MIG: 22:38:35 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:38:35 : Running simulation.xit
MIG: 22:38:35 : ################# RUNNING MIG BATCH ###################
MIG: 22:38:35 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:38:35 : synp_flow:  -- synthesis_mode: Other
MIG: 22:38:35 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:38:35 : vivado_mode: xpg_bd
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 1
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 : isPortInterface: 0
MIG: 22:38:35 :  locked false  
MIG: 22:38:35 : HDL Language: Verilog
MIG: 22:38:35 : compInfo: false
MIG: 22:38:35 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:38:35 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:38:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:38:35 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:38:35 : I am in catch area
MIG: 22:38:35 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:38:41 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:38:41 : Component_Name: system_mig_7series_0_0
MIG: 22:38:41 : Moving system_mig_7series_0_0 ...
MIG: 22:38:41 : Moving system_mig_7series_0_0.veo ...
MIG: 22:38:41 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:38:41 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:38:41 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 22:38:41 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:38:41 : ################# RUNNING MIG BATCH ###################
MIG: 22:38:41 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:38:41 : synp_flow:  -- synthesis_mode: Other
MIG: 22:38:41 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:38:41 : vivado_mode: xpg_bd
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 1
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 : isPortInterface: 0
MIG: 22:38:41 :  locked false  
MIG: 22:38:41 : HDL Language: Verilog
MIG: 22:38:41 : compInfo: false
MIG: 22:38:41 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:38:41 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:38:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:38:41 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:38:41 : I am in catch area
MIG: 22:38:41 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:38:48 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:38:48 : Component_Name: system_mig_7series_0_0
MIG: 22:38:48 : Moving system_mig_7series_0_0 ...
MIG: 22:38:48 : Moving system_mig_7series_0_0.veo ...
MIG: 22:38:48 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:38:48 : Running implementation.xit
MIG: 22:38:48 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 22:38:48 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:38:48 : ################# RUNNING MIG BATCH ###################
MIG: 22:38:48 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:38:48 : synp_flow:  -- synthesis_mode: Other
MIG: 22:38:48 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:38:48 : vivado_mode: xpg_bd
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 1
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 : isPortInterface: 0
MIG: 22:38:48 :  locked false  
MIG: 22:38:48 : HDL Language: Verilog
MIG: 22:38:48 : compInfo: false
MIG: 22:38:48 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:38:48 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:38:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:38:48 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:38:48 : I am in catch area
MIG: 22:38:48 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:38:55 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:38:55 : Component_Name: system_mig_7series_0_0
MIG: 22:38:55 : Moving system_mig_7series_0_0 ...
MIG: 22:38:55 : Moving system_mig_7series_0_0.veo ...
MIG: 22:38:55 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:47:30 : Running synthesis.xit
MIG: 22:47:30 : ################# RUNNING MIG BATCH ###################
MIG: 22:47:30 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:47:30 : synp_flow:  -- synthesis_mode: Other
MIG: 22:47:30 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:47:30 : vivado_mode: xpg_bd
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 1
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 : isPortInterface: 0
MIG: 22:47:30 :  locked false  
MIG: 22:47:30 : HDL Language: Verilog
MIG: 22:47:30 : compInfo: false
MIG: 22:47:30 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:47:30 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:47:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:47:30 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:47:30 : I am in catch area
MIG: 22:47:30 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:47:37 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:47:37 : Component_Name: system_mig_7series_0_0
MIG: 22:47:37 : Moving system_mig_7series_0_0 ...
MIG: 22:47:37 : Moving system_mig_7series_0_0.veo ...
MIG: 22:47:37 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:47:37 : Running vlog_synth_rpr.xit
MIG: 22:47:37 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 22:47:37 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:47:37 : ################# RUNNING MIG BATCH ###################
MIG: 22:47:37 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:47:37 : synp_flow:  -- synthesis_mode: Other
MIG: 22:47:37 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:47:37 : vivado_mode: xpg_bd
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 1
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 : isPortInterface: 0
MIG: 22:47:37 :  locked false  
MIG: 22:47:37 : HDL Language: Verilog
MIG: 22:47:37 : compInfo: false
MIG: 22:47:37 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:47:37 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:47:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:47:37 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:47:37 : I am in catch area
MIG: 22:47:37 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:47:44 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:47:44 : Component_Name: system_mig_7series_0_0
MIG: 22:47:44 : Moving system_mig_7series_0_0 ...
MIG: 22:47:44 : Moving system_mig_7series_0_0.veo ...
MIG: 22:47:44 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:47:44 : Running simulation.xit
MIG: 22:47:44 : ################# RUNNING MIG BATCH ###################
MIG: 22:47:44 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:47:44 : synp_flow:  -- synthesis_mode: Other
MIG: 22:47:44 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:47:44 : vivado_mode: xpg_bd
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 1
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 : isPortInterface: 0
MIG: 22:47:44 :  locked false  
MIG: 22:47:44 : HDL Language: Verilog
MIG: 22:47:44 : compInfo: false
MIG: 22:47:44 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:47:44 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:47:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:47:44 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:47:44 : I am in catch area
MIG: 22:47:44 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:47:50 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:47:50 : Component_Name: system_mig_7series_0_0
MIG: 22:47:50 : Moving system_mig_7series_0_0 ...
MIG: 22:47:50 : Moving system_mig_7series_0_0.veo ...
MIG: 22:47:50 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:47:50 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:47:50 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 22:47:50 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:47:50 : ################# RUNNING MIG BATCH ###################
MIG: 22:47:50 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:47:50 : synp_flow:  -- synthesis_mode: Other
MIG: 22:47:50 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:47:50 : vivado_mode: xpg_bd
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 1
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 : isPortInterface: 0
MIG: 22:47:50 :  locked false  
MIG: 22:47:50 : HDL Language: Verilog
MIG: 22:47:50 : compInfo: false
MIG: 22:47:50 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:47:50 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:47:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:47:50 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:47:50 : I am in catch area
MIG: 22:47:50 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:47:57 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:47:57 : Component_Name: system_mig_7series_0_0
MIG: 22:47:57 : Moving system_mig_7series_0_0 ...
MIG: 22:47:57 : Moving system_mig_7series_0_0.veo ...
MIG: 22:47:57 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:47:57 : Running implementation.xit
MIG: 22:47:57 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 22:47:57 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:47:57 : ################# RUNNING MIG BATCH ###################
MIG: 22:47:57 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:47:57 : synp_flow:  -- synthesis_mode: Other
MIG: 22:47:57 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:47:57 : vivado_mode: xpg_bd
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 1
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 : isPortInterface: 0
MIG: 22:47:57 :  locked false  
MIG: 22:47:57 : HDL Language: Verilog
MIG: 22:47:57 : compInfo: false
MIG: 22:47:57 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:47:57 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:47:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:47:57 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:47:57 : I am in catch area
MIG: 22:47:57 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:48:03 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:48:03 : Component_Name: system_mig_7series_0_0
MIG: 22:48:03 : Moving system_mig_7series_0_0 ...
MIG: 22:48:03 : Moving system_mig_7series_0_0.veo ...
MIG: 22:48:03 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:59:07 : Running synthesis.xit
MIG: 22:59:07 : ################# RUNNING MIG BATCH ###################
MIG: 22:59:07 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:59:07 : synp_flow:  -- synthesis_mode: Other
MIG: 22:59:07 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:59:07 : vivado_mode: xpg_bd
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 1
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 : isPortInterface: 0
MIG: 22:59:07 :  locked false  
MIG: 22:59:07 : HDL Language: Verilog
MIG: 22:59:07 : compInfo: false
MIG: 22:59:07 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:59:07 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:59:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:59:07 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:59:07 : I am in catch area
MIG: 22:59:07 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:59:14 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:59:14 : Component_Name: system_mig_7series_0_0
MIG: 22:59:14 : Moving system_mig_7series_0_0 ...
MIG: 22:59:14 : Moving system_mig_7series_0_0.veo ...
MIG: 22:59:14 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:59:14 : Running vlog_synth_rpr.xit
MIG: 22:59:14 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 22:59:14 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:59:14 : ################# RUNNING MIG BATCH ###################
MIG: 22:59:14 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:59:14 : synp_flow:  -- synthesis_mode: Other
MIG: 22:59:14 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:59:14 : vivado_mode: xpg_bd
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 1
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 : isPortInterface: 0
MIG: 22:59:14 :  locked false  
MIG: 22:59:14 : HDL Language: Verilog
MIG: 22:59:14 : compInfo: false
MIG: 22:59:14 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:59:14 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:59:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:59:14 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:59:14 : I am in catch area
MIG: 22:59:14 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:59:20 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:59:20 : Component_Name: system_mig_7series_0_0
MIG: 22:59:20 : Moving system_mig_7series_0_0 ...
MIG: 22:59:20 : Moving system_mig_7series_0_0.veo ...
MIG: 22:59:20 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:59:20 : Running simulation.xit
MIG: 22:59:20 : ################# RUNNING MIG BATCH ###################
MIG: 22:59:20 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:59:20 : synp_flow:  -- synthesis_mode: Other
MIG: 22:59:20 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:59:20 : vivado_mode: xpg_bd
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 1
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 : isPortInterface: 0
MIG: 22:59:20 :  locked false  
MIG: 22:59:20 : HDL Language: Verilog
MIG: 22:59:20 : compInfo: false
MIG: 22:59:20 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:59:20 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:59:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:59:20 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:59:20 : I am in catch area
MIG: 22:59:20 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:59:27 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:59:27 : Component_Name: system_mig_7series_0_0
MIG: 22:59:27 : Moving system_mig_7series_0_0 ...
MIG: 22:59:27 : Moving system_mig_7series_0_0.veo ...
MIG: 22:59:27 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:59:27 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:59:27 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 22:59:27 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:59:27 : ################# RUNNING MIG BATCH ###################
MIG: 22:59:27 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:59:27 : synp_flow:  -- synthesis_mode: Other
MIG: 22:59:27 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:59:27 : vivado_mode: xpg_bd
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 1
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 : isPortInterface: 0
MIG: 22:59:27 :  locked false  
MIG: 22:59:27 : HDL Language: Verilog
MIG: 22:59:27 : compInfo: false
MIG: 22:59:27 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:59:27 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:59:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:59:27 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:59:27 : I am in catch area
MIG: 22:59:27 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:59:33 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:59:33 : Component_Name: system_mig_7series_0_0
MIG: 22:59:33 : Moving system_mig_7series_0_0 ...
MIG: 22:59:33 : Moving system_mig_7series_0_0.veo ...
MIG: 22:59:33 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:59:33 : Running implementation.xit
MIG: 22:59:33 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 22:59:33 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:59:33 : ################# RUNNING MIG BATCH ###################
MIG: 22:59:33 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:59:33 : synp_flow:  -- synthesis_mode: Other
MIG: 22:59:33 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:59:33 : vivado_mode: xpg_bd
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 1
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 : isPortInterface: 0
MIG: 22:59:33 :  locked false  
MIG: 22:59:33 : HDL Language: Verilog
MIG: 22:59:33 : compInfo: false
MIG: 22:59:33 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:59:33 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:59:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:59:33 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:59:33 : I am in catch area
MIG: 22:59:33 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:59:40 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:59:40 : Component_Name: system_mig_7series_0_0
MIG: 22:59:40 : Moving system_mig_7series_0_0 ...
MIG: 22:59:40 : Moving system_mig_7series_0_0.veo ...
MIG: 22:59:40 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 23:04:02 : Running synthesis.xit
MIG: 23:04:02 : ################# RUNNING MIG BATCH ###################
MIG: 23:04:02 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 23:04:02 : synp_flow:  -- synthesis_mode: Other
MIG: 23:04:02 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 23:04:02 : vivado_mode: xpg_bd
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 1
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 : isPortInterface: 0
MIG: 23:04:02 :  locked false  
MIG: 23:04:02 : HDL Language: Verilog
MIG: 23:04:02 : compInfo: false
MIG: 23:04:02 : Vivado Options xc7a35ti csg324 -1l
MIG: 23:04:02 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 23:04:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:04:02 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 23:04:02 : I am in catch area
MIG: 23:04:02 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 23:04:08 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 23:04:08 : Component_Name: system_mig_7series_0_0
MIG: 23:04:08 : Moving system_mig_7series_0_0 ...
MIG: 23:04:08 : Moving system_mig_7series_0_0.veo ...
MIG: 23:04:08 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 23:04:08 : Running vlog_synth_rpr.xit
MIG: 23:04:08 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 23:04:08 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:04:08 : ################# RUNNING MIG BATCH ###################
MIG: 23:04:08 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 23:04:08 : synp_flow:  -- synthesis_mode: Other
MIG: 23:04:08 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 23:04:08 : vivado_mode: xpg_bd
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:08 : isPortInterface: 0
MIG: 23:04:09 : isPortInterface: 0
MIG: 23:04:09 : isPortInterface: 0
MIG: 23:04:09 : isPortInterface: 0
MIG: 23:04:09 : isPortInterface: 0
MIG: 23:04:09 : isPortInterface: 0
MIG: 23:04:09 : isPortInterface: 0
MIG: 23:04:09 : isPortInterface: 0
MIG: 23:04:09 : isPortInterface: 0
MIG: 23:04:09 : isPortInterface: 1
MIG: 23:04:09 : isPortInterface: 0
MIG: 23:04:09 : isPortInterface: 0
MIG: 23:04:09 : isPortInterface: 0
MIG: 23:04:09 : isPortInterface: 0
MIG: 23:04:09 : isPortInterface: 0
MIG: 23:04:09 : isPortInterface: 0
MIG: 23:04:09 : isPortInterface: 0
MIG: 23:04:09 : isPortInterface: 0
MIG: 23:04:09 : isPortInterface: 0
MIG: 23:04:09 :  locked false  
MIG: 23:04:09 : HDL Language: Verilog
MIG: 23:04:09 : compInfo: false
MIG: 23:04:09 : Vivado Options xc7a35ti csg324 -1l
MIG: 23:04:09 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 23:04:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:04:09 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 23:04:09 : I am in catch area
MIG: 23:04:09 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 23:04:15 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 23:04:15 : Component_Name: system_mig_7series_0_0
MIG: 23:04:15 : Moving system_mig_7series_0_0 ...
MIG: 23:04:15 : Moving system_mig_7series_0_0.veo ...
MIG: 23:04:15 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 23:04:15 : Running simulation.xit
MIG: 23:04:15 : ################# RUNNING MIG BATCH ###################
MIG: 23:04:15 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 23:04:15 : synp_flow:  -- synthesis_mode: Other
MIG: 23:04:15 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 23:04:15 : vivado_mode: xpg_bd
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 1
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 : isPortInterface: 0
MIG: 23:04:15 :  locked false  
MIG: 23:04:15 : HDL Language: Verilog
MIG: 23:04:15 : compInfo: false
MIG: 23:04:15 : Vivado Options xc7a35ti csg324 -1l
MIG: 23:04:15 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 23:04:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:04:15 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 23:04:15 : I am in catch area
MIG: 23:04:15 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 23:04:21 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 23:04:21 : Component_Name: system_mig_7series_0_0
MIG: 23:04:21 : Moving system_mig_7series_0_0 ...
MIG: 23:04:21 : Moving system_mig_7series_0_0.veo ...
MIG: 23:04:21 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 23:04:22 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:04:22 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 23:04:22 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:04:22 : ################# RUNNING MIG BATCH ###################
MIG: 23:04:22 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 23:04:22 : synp_flow:  -- synthesis_mode: Other
MIG: 23:04:22 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 23:04:22 : vivado_mode: xpg_bd
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 1
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 : isPortInterface: 0
MIG: 23:04:22 :  locked false  
MIG: 23:04:22 : HDL Language: Verilog
MIG: 23:04:22 : compInfo: false
MIG: 23:04:22 : Vivado Options xc7a35ti csg324 -1l
MIG: 23:04:22 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 23:04:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:04:22 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 23:04:22 : I am in catch area
MIG: 23:04:22 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 23:04:28 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 23:04:28 : Component_Name: system_mig_7series_0_0
MIG: 23:04:28 : Moving system_mig_7series_0_0 ...
MIG: 23:04:28 : Moving system_mig_7series_0_0.veo ...
MIG: 23:04:28 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 23:04:28 : Running implementation.xit
MIG: 23:04:28 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 23:04:28 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:04:28 : ################# RUNNING MIG BATCH ###################
MIG: 23:04:28 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 23:04:28 : synp_flow:  -- synthesis_mode: Other
MIG: 23:04:28 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 23:04:28 : vivado_mode: xpg_bd
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 1
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 : isPortInterface: 0
MIG: 23:04:28 :  locked false  
MIG: 23:04:28 : HDL Language: Verilog
MIG: 23:04:28 : compInfo: false
MIG: 23:04:28 : Vivado Options xc7a35ti csg324 -1l
MIG: 23:04:28 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 23:04:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:04:28 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 23:04:28 : I am in catch area
MIG: 23:04:28 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 23:04:34 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 23:04:34 : Component_Name: system_mig_7series_0_0
MIG: 23:04:34 : Moving system_mig_7series_0_0 ...
MIG: 23:04:34 : Moving system_mig_7series_0_0.veo ...
MIG: 23:04:34 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 23:12:23 : Running synthesis.xit
MIG: 23:12:23 : ################# RUNNING MIG BATCH ###################
MIG: 23:12:23 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 23:12:23 : synp_flow:  -- synthesis_mode: Other
MIG: 23:12:23 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 23:12:23 : vivado_mode: xpg_bd
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 1
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 : isPortInterface: 0
MIG: 23:12:23 :  locked false  
MIG: 23:12:23 : HDL Language: Verilog
MIG: 23:12:23 : compInfo: false
MIG: 23:12:23 : Vivado Options xc7a35ti csg324 -1l
MIG: 23:12:23 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 23:12:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:12:23 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 23:12:23 : I am in catch area
MIG: 23:12:23 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 23:12:30 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 23:12:30 : Component_Name: system_mig_7series_0_0
MIG: 23:12:30 : Moving system_mig_7series_0_0 ...
MIG: 23:12:30 : Moving system_mig_7series_0_0.veo ...
MIG: 23:12:30 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 23:12:30 : Running vlog_synth_rpr.xit
MIG: 23:12:30 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 23:12:30 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:12:30 : ################# RUNNING MIG BATCH ###################
MIG: 23:12:30 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 23:12:30 : synp_flow:  -- synthesis_mode: Other
MIG: 23:12:30 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 23:12:30 : vivado_mode: xpg_bd
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 1
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 : isPortInterface: 0
MIG: 23:12:30 :  locked false  
MIG: 23:12:30 : HDL Language: Verilog
MIG: 23:12:30 : compInfo: false
MIG: 23:12:30 : Vivado Options xc7a35ti csg324 -1l
MIG: 23:12:30 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 23:12:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:12:30 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 23:12:30 : I am in catch area
MIG: 23:12:30 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 23:12:36 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 23:12:36 : Component_Name: system_mig_7series_0_0
MIG: 23:12:36 : Moving system_mig_7series_0_0 ...
MIG: 23:12:36 : Moving system_mig_7series_0_0.veo ...
MIG: 23:12:36 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 23:12:36 : Running simulation.xit
MIG: 23:12:36 : ################# RUNNING MIG BATCH ###################
MIG: 23:12:36 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 23:12:36 : synp_flow:  -- synthesis_mode: Other
MIG: 23:12:36 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 23:12:36 : vivado_mode: xpg_bd
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 1
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 : isPortInterface: 0
MIG: 23:12:36 :  locked false  
MIG: 23:12:36 : HDL Language: Verilog
MIG: 23:12:36 : compInfo: false
MIG: 23:12:36 : Vivado Options xc7a35ti csg324 -1l
MIG: 23:12:36 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 23:12:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:12:36 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 23:12:36 : I am in catch area
MIG: 23:12:36 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 23:12:43 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 23:12:43 : Component_Name: system_mig_7series_0_0
MIG: 23:12:43 : Moving system_mig_7series_0_0 ...
MIG: 23:12:43 : Moving system_mig_7series_0_0.veo ...
MIG: 23:12:43 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 23:12:43 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:12:43 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 23:12:43 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:12:43 : ################# RUNNING MIG BATCH ###################
MIG: 23:12:43 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 23:12:43 : synp_flow:  -- synthesis_mode: Other
MIG: 23:12:43 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 23:12:43 : vivado_mode: xpg_bd
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 1
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 : isPortInterface: 0
MIG: 23:12:43 :  locked false  
MIG: 23:12:43 : HDL Language: Verilog
MIG: 23:12:43 : compInfo: false
MIG: 23:12:43 : Vivado Options xc7a35ti csg324 -1l
MIG: 23:12:43 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 23:12:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:12:43 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 23:12:43 : I am in catch area
MIG: 23:12:43 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 23:12:49 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 23:12:49 : Component_Name: system_mig_7series_0_0
MIG: 23:12:49 : Moving system_mig_7series_0_0 ...
MIG: 23:12:49 : Moving system_mig_7series_0_0.veo ...
MIG: 23:12:49 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 23:12:49 : Running implementation.xit
MIG: 23:12:49 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 23:12:49 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:12:49 : ################# RUNNING MIG BATCH ###################
MIG: 23:12:49 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 23:12:49 : synp_flow:  -- synthesis_mode: Other
MIG: 23:12:49 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 23:12:49 : vivado_mode: xpg_bd
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 1
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 : isPortInterface: 0
MIG: 23:12:49 :  locked false  
MIG: 23:12:49 : HDL Language: Verilog
MIG: 23:12:49 : compInfo: false
MIG: 23:12:49 : Vivado Options xc7a35ti csg324 -1l
MIG: 23:12:49 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 23:12:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:12:49 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 23:12:49 : I am in catch area
MIG: 23:12:49 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 23:12:55 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 23:12:55 : Component_Name: system_mig_7series_0_0
MIG: 23:12:55 : Moving system_mig_7series_0_0 ...
MIG: 23:12:55 : Moving system_mig_7series_0_0.veo ...
MIG: 23:12:55 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 23:34:50 : Running synthesis.xit
MIG: 23:34:50 : ################# RUNNING MIG BATCH ###################
MIG: 23:34:50 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 23:34:50 : synp_flow:  -- synthesis_mode: Other
MIG: 23:34:50 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 23:34:50 : vivado_mode: xpg_bd
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 1
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 : isPortInterface: 0
MIG: 23:34:50 :  locked false  
MIG: 23:34:50 : HDL Language: Verilog
MIG: 23:34:50 : compInfo: false
MIG: 23:34:50 : Vivado Options xc7a35ti csg324 -1l
MIG: 23:34:50 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 23:34:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:34:50 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 23:34:50 : I am in catch area
MIG: 23:34:50 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 23:34:57 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 23:34:57 : Component_Name: system_mig_7series_0_0
MIG: 23:34:57 : Moving system_mig_7series_0_0 ...
MIG: 23:34:57 : Moving system_mig_7series_0_0.veo ...
MIG: 23:34:57 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 23:34:57 : Running vlog_synth_rpr.xit
MIG: 23:34:57 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 23:34:57 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:34:57 : ################# RUNNING MIG BATCH ###################
MIG: 23:34:57 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 23:34:57 : synp_flow:  -- synthesis_mode: Other
MIG: 23:34:57 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 23:34:57 : vivado_mode: xpg_bd
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 1
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 : isPortInterface: 0
MIG: 23:34:57 :  locked false  
MIG: 23:34:57 : HDL Language: Verilog
MIG: 23:34:57 : compInfo: false
MIG: 23:34:57 : Vivado Options xc7a35ti csg324 -1l
MIG: 23:34:57 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 23:34:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:34:57 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 23:34:57 : I am in catch area
MIG: 23:34:57 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 23:35:03 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 23:35:03 : Component_Name: system_mig_7series_0_0
MIG: 23:35:03 : Moving system_mig_7series_0_0 ...
MIG: 23:35:03 : Moving system_mig_7series_0_0.veo ...
MIG: 23:35:03 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 23:35:03 : Running simulation.xit
MIG: 23:35:03 : ################# RUNNING MIG BATCH ###################
MIG: 23:35:03 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 23:35:03 : synp_flow:  -- synthesis_mode: Other
MIG: 23:35:03 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 23:35:03 : vivado_mode: xpg_bd
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 1
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 : isPortInterface: 0
MIG: 23:35:03 :  locked false  
MIG: 23:35:03 : HDL Language: Verilog
MIG: 23:35:03 : compInfo: false
MIG: 23:35:03 : Vivado Options xc7a35ti csg324 -1l
MIG: 23:35:03 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 23:35:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:35:03 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 23:35:03 : I am in catch area
MIG: 23:35:03 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 23:35:10 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 23:35:10 : Component_Name: system_mig_7series_0_0
MIG: 23:35:10 : Moving system_mig_7series_0_0 ...
MIG: 23:35:10 : Moving system_mig_7series_0_0.veo ...
MIG: 23:35:10 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 23:35:10 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:35:10 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 23:35:10 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:35:10 : ################# RUNNING MIG BATCH ###################
MIG: 23:35:10 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 23:35:10 : synp_flow:  -- synthesis_mode: Other
MIG: 23:35:10 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 23:35:10 : vivado_mode: xpg_bd
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 1
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 : isPortInterface: 0
MIG: 23:35:10 :  locked false  
MIG: 23:35:10 : HDL Language: Verilog
MIG: 23:35:10 : compInfo: false
MIG: 23:35:10 : Vivado Options xc7a35ti csg324 -1l
MIG: 23:35:10 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 23:35:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:35:10 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 23:35:10 : I am in catch area
MIG: 23:35:10 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 23:35:16 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 23:35:16 : Component_Name: system_mig_7series_0_0
MIG: 23:35:16 : Moving system_mig_7series_0_0 ...
MIG: 23:35:16 : Moving system_mig_7series_0_0.veo ...
MIG: 23:35:16 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 23:35:16 : Running implementation.xit
MIG: 23:35:16 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 23:35:16 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:35:16 : ################# RUNNING MIG BATCH ###################
MIG: 23:35:16 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 23:35:16 : synp_flow:  -- synthesis_mode: Other
MIG: 23:35:16 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 23:35:16 : vivado_mode: xpg_bd
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 1
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 : isPortInterface: 0
MIG: 23:35:16 :  locked false  
MIG: 23:35:16 : HDL Language: Verilog
MIG: 23:35:16 : compInfo: false
MIG: 23:35:16 : Vivado Options xc7a35ti csg324 -1l
MIG: 23:35:16 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 23:35:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:35:16 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 23:35:16 : I am in catch area
MIG: 23:35:16 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 23:35:23 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 23:35:23 : Component_Name: system_mig_7series_0_0
MIG: 23:35:23 : Moving system_mig_7series_0_0 ...
MIG: 23:35:23 : Moving system_mig_7series_0_0.veo ...
MIG: 23:35:23 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 00:25:31 : Running synthesis.xit
MIG: 00:25:31 : ################# RUNNING MIG BATCH ###################
MIG: 00:25:31 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 00:25:31 : synp_flow:  -- synthesis_mode: Other
MIG: 00:25:31 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 00:25:31 : vivado_mode: xpg_bd
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 1
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 : isPortInterface: 0
MIG: 00:25:31 :  locked false  
MIG: 00:25:31 : HDL Language: Verilog
MIG: 00:25:31 : compInfo: false
MIG: 00:25:31 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:25:31 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:25:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:25:31 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 00:25:31 : I am in catch area
MIG: 00:25:31 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 00:25:37 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 00:25:37 : Component_Name: system_mig_7series_0_0
MIG: 00:25:37 : Moving system_mig_7series_0_0 ...
MIG: 00:25:37 : Moving system_mig_7series_0_0.veo ...
MIG: 00:25:37 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 00:25:37 : Running vlog_synth_rpr.xit
MIG: 00:25:37 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 00:25:37 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 00:25:37 : ################# RUNNING MIG BATCH ###################
MIG: 00:25:37 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 00:25:37 : synp_flow:  -- synthesis_mode: Other
MIG: 00:25:37 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 00:25:37 : vivado_mode: xpg_bd
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 1
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 : isPortInterface: 0
MIG: 00:25:37 :  locked false  
MIG: 00:25:37 : HDL Language: Verilog
MIG: 00:25:37 : compInfo: false
MIG: 00:25:37 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:25:37 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:25:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:25:37 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 00:25:37 : I am in catch area
MIG: 00:25:37 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 00:25:44 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 00:25:44 : Component_Name: system_mig_7series_0_0
MIG: 00:25:44 : Moving system_mig_7series_0_0 ...
MIG: 00:25:44 : Moving system_mig_7series_0_0.veo ...
MIG: 00:25:44 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 00:25:44 : Running simulation.xit
MIG: 00:25:44 : ################# RUNNING MIG BATCH ###################
MIG: 00:25:44 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 00:25:44 : synp_flow:  -- synthesis_mode: Other
MIG: 00:25:44 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 00:25:44 : vivado_mode: xpg_bd
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 1
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 : isPortInterface: 0
MIG: 00:25:44 :  locked false  
MIG: 00:25:44 : HDL Language: Verilog
MIG: 00:25:44 : compInfo: false
MIG: 00:25:44 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:25:44 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:25:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:25:44 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 00:25:44 : I am in catch area
MIG: 00:25:44 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 00:25:50 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 00:25:50 : Component_Name: system_mig_7series_0_0
MIG: 00:25:50 : Moving system_mig_7series_0_0 ...
MIG: 00:25:50 : Moving system_mig_7series_0_0.veo ...
MIG: 00:25:50 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 00:25:50 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:25:50 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 00:25:50 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 00:25:50 : ################# RUNNING MIG BATCH ###################
MIG: 00:25:50 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 00:25:50 : synp_flow:  -- synthesis_mode: Other
MIG: 00:25:50 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 00:25:50 : vivado_mode: xpg_bd
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 1
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 : isPortInterface: 0
MIG: 00:25:50 :  locked false  
MIG: 00:25:50 : HDL Language: Verilog
MIG: 00:25:50 : compInfo: false
MIG: 00:25:50 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:25:50 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:25:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:25:50 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 00:25:50 : I am in catch area
MIG: 00:25:50 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 00:25:57 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 00:25:57 : Component_Name: system_mig_7series_0_0
MIG: 00:25:57 : Moving system_mig_7series_0_0 ...
MIG: 00:25:57 : Moving system_mig_7series_0_0.veo ...
MIG: 00:25:57 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 00:25:57 : Running implementation.xit
MIG: 00:25:57 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 00:25:57 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 00:25:57 : ################# RUNNING MIG BATCH ###################
MIG: 00:25:57 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 00:25:57 : synp_flow:  -- synthesis_mode: Other
MIG: 00:25:57 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 00:25:57 : vivado_mode: xpg_bd
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 1
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 : isPortInterface: 0
MIG: 00:25:57 :  locked false  
MIG: 00:25:57 : HDL Language: Verilog
MIG: 00:25:57 : compInfo: false
MIG: 00:25:57 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:25:57 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:25:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:25:57 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 00:25:57 : I am in catch area
MIG: 00:25:57 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 00:26:03 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 00:26:03 : Component_Name: system_mig_7series_0_0
MIG: 00:26:03 : Moving system_mig_7series_0_0 ...
MIG: 00:26:03 : Moving system_mig_7series_0_0.veo ...
MIG: 00:26:03 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:27:53 : Running synthesis.xit
MIG: 12:27:53 : ################# RUNNING MIG BATCH ###################
MIG: 12:27:53 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:27:53 : synp_flow:  -- synthesis_mode: Other
MIG: 12:27:53 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:27:53 : vivado_mode: xpg_bd
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 1
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 : isPortInterface: 0
MIG: 12:27:53 :  locked false  
MIG: 12:27:53 : HDL Language: Verilog
MIG: 12:27:53 : compInfo: false
MIG: 12:27:53 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:27:53 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:27:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:27:53 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:27:53 : I am in catch area
MIG: 12:27:53 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:27:59 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:27:59 : Component_Name: system_mig_7series_0_0
MIG: 12:27:59 : Moving system_mig_7series_0_0 ...
MIG: 12:27:59 : Moving system_mig_7series_0_0.veo ...
MIG: 12:27:59 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:27:59 : Running vlog_synth_rpr.xit
MIG: 12:27:59 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:27:59 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:27:59 : ################# RUNNING MIG BATCH ###################
MIG: 12:27:59 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:27:59 : synp_flow:  -- synthesis_mode: Other
MIG: 12:27:59 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:27:59 : vivado_mode: xpg_bd
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 1
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 : isPortInterface: 0
MIG: 12:27:59 :  locked false  
MIG: 12:27:59 : HDL Language: Verilog
MIG: 12:27:59 : compInfo: false
MIG: 12:27:59 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:27:59 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:27:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:27:59 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:27:59 : I am in catch area
MIG: 12:27:59 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:28:06 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:28:06 : Component_Name: system_mig_7series_0_0
MIG: 12:28:06 : Moving system_mig_7series_0_0 ...
MIG: 12:28:06 : Moving system_mig_7series_0_0.veo ...
MIG: 12:28:06 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:28:06 : Running simulation.xit
MIG: 12:28:06 : ################# RUNNING MIG BATCH ###################
MIG: 12:28:06 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:28:06 : synp_flow:  -- synthesis_mode: Other
MIG: 12:28:06 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:28:06 : vivado_mode: xpg_bd
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 1
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 : isPortInterface: 0
MIG: 12:28:06 :  locked false  
MIG: 12:28:06 : HDL Language: Verilog
MIG: 12:28:06 : compInfo: false
MIG: 12:28:06 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:28:06 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:28:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:28:06 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:28:06 : I am in catch area
MIG: 12:28:06 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:28:12 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:28:12 : Component_Name: system_mig_7series_0_0
MIG: 12:28:12 : Moving system_mig_7series_0_0 ...
MIG: 12:28:12 : Moving system_mig_7series_0_0.veo ...
MIG: 12:28:12 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:28:13 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:28:13 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:28:13 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:28:13 : ################# RUNNING MIG BATCH ###################
MIG: 12:28:13 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:28:13 : synp_flow:  -- synthesis_mode: Other
MIG: 12:28:13 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:28:13 : vivado_mode: xpg_bd
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 1
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 : isPortInterface: 0
MIG: 12:28:13 :  locked false  
MIG: 12:28:13 : HDL Language: Verilog
MIG: 12:28:13 : compInfo: false
MIG: 12:28:13 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:28:13 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:28:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:28:13 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:28:13 : I am in catch area
MIG: 12:28:13 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:28:19 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:28:19 : Component_Name: system_mig_7series_0_0
MIG: 12:28:19 : Moving system_mig_7series_0_0 ...
MIG: 12:28:19 : Moving system_mig_7series_0_0.veo ...
MIG: 12:28:19 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:28:19 : Running implementation.xit
MIG: 12:28:19 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:28:19 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:28:19 : ################# RUNNING MIG BATCH ###################
MIG: 12:28:19 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:28:19 : synp_flow:  -- synthesis_mode: Other
MIG: 12:28:19 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:28:19 : vivado_mode: xpg_bd
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 1
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 : isPortInterface: 0
MIG: 12:28:19 :  locked false  
MIG: 12:28:19 : HDL Language: Verilog
MIG: 12:28:19 : compInfo: false
MIG: 12:28:19 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:28:19 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:28:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:28:19 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:28:19 : I am in catch area
MIG: 12:28:19 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:28:26 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:28:26 : Component_Name: system_mig_7series_0_0
MIG: 12:28:26 : Moving system_mig_7series_0_0 ...
MIG: 12:28:26 : Moving system_mig_7series_0_0.veo ...
MIG: 12:28:26 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:42:02 : Running synthesis.xit
MIG: 14:42:02 : ################# RUNNING MIG BATCH ###################
MIG: 14:42:02 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:42:02 : synp_flow:  -- synthesis_mode: Other
MIG: 14:42:02 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:42:02 : vivado_mode: xpg_bd
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 1
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 : isPortInterface: 0
MIG: 14:42:02 :  locked false  
MIG: 14:42:02 : HDL Language: Verilog
MIG: 14:42:02 : compInfo: false
MIG: 14:42:02 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:42:02 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:42:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:42:02 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:42:02 : I am in catch area
MIG: 14:42:02 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:42:09 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:42:09 : Component_Name: system_mig_7series_0_0
MIG: 14:42:09 : Moving system_mig_7series_0_0 ...
MIG: 14:42:09 : Moving system_mig_7series_0_0.veo ...
MIG: 14:42:09 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:42:09 : Running vlog_synth_rpr.xit
MIG: 14:42:09 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 14:42:09 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:42:09 : ################# RUNNING MIG BATCH ###################
MIG: 14:42:09 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:42:09 : synp_flow:  -- synthesis_mode: Other
MIG: 14:42:09 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:42:09 : vivado_mode: xpg_bd
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 1
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 : isPortInterface: 0
MIG: 14:42:09 :  locked false  
MIG: 14:42:09 : HDL Language: Verilog
MIG: 14:42:09 : compInfo: false
MIG: 14:42:09 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:42:09 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:42:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:42:09 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:42:09 : I am in catch area
MIG: 14:42:09 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:42:15 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:42:15 : Component_Name: system_mig_7series_0_0
MIG: 14:42:15 : Moving system_mig_7series_0_0 ...
MIG: 14:42:15 : Moving system_mig_7series_0_0.veo ...
MIG: 14:42:15 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:42:15 : Running simulation.xit
MIG: 14:42:15 : ################# RUNNING MIG BATCH ###################
MIG: 14:42:15 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:42:15 : synp_flow:  -- synthesis_mode: Other
MIG: 14:42:15 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:42:15 : vivado_mode: xpg_bd
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 1
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 : isPortInterface: 0
MIG: 14:42:15 :  locked false  
MIG: 14:42:15 : HDL Language: Verilog
MIG: 14:42:15 : compInfo: false
MIG: 14:42:15 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:42:15 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:42:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:42:15 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:42:15 : I am in catch area
MIG: 14:42:15 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:42:22 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:42:22 : Component_Name: system_mig_7series_0_0
MIG: 14:42:22 : Moving system_mig_7series_0_0 ...
MIG: 14:42:22 : Moving system_mig_7series_0_0.veo ...
MIG: 14:42:22 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:42:22 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:42:22 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 14:42:22 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:42:22 : ################# RUNNING MIG BATCH ###################
MIG: 14:42:22 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:42:22 : synp_flow:  -- synthesis_mode: Other
MIG: 14:42:22 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:42:22 : vivado_mode: xpg_bd
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 1
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 : isPortInterface: 0
MIG: 14:42:22 :  locked false  
MIG: 14:42:22 : HDL Language: Verilog
MIG: 14:42:22 : compInfo: false
MIG: 14:42:22 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:42:22 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:42:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:42:22 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:42:22 : I am in catch area
MIG: 14:42:22 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:42:28 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:42:28 : Component_Name: system_mig_7series_0_0
MIG: 14:42:28 : Moving system_mig_7series_0_0 ...
MIG: 14:42:28 : Moving system_mig_7series_0_0.veo ...
MIG: 14:42:28 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:42:28 : Running implementation.xit
MIG: 14:42:28 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 14:42:28 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:42:28 : ################# RUNNING MIG BATCH ###################
MIG: 14:42:28 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:42:28 : synp_flow:  -- synthesis_mode: Other
MIG: 14:42:28 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:42:28 : vivado_mode: xpg_bd
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 1
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 : isPortInterface: 0
MIG: 14:42:28 :  locked false  
MIG: 14:42:28 : HDL Language: Verilog
MIG: 14:42:28 : compInfo: false
MIG: 14:42:28 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:42:28 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:42:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:42:28 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:42:28 : I am in catch area
MIG: 14:42:28 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:42:35 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:42:35 : Component_Name: system_mig_7series_0_0
MIG: 14:42:35 : Moving system_mig_7series_0_0 ...
MIG: 14:42:35 : Moving system_mig_7series_0_0.veo ...
MIG: 14:42:35 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:08:43 : Running synthesis.xit
MIG: 16:08:43 : ################# RUNNING MIG BATCH ###################
MIG: 16:08:43 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 16:08:43 : synp_flow:  -- synthesis_mode: Other
MIG: 16:08:43 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 16:08:43 : vivado_mode: xpg_bd
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 1
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 : isPortInterface: 0
MIG: 16:08:43 :  locked false  
MIG: 16:08:43 : HDL Language: Verilog
MIG: 16:08:43 : compInfo: false
MIG: 16:08:43 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:08:43 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:08:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:08:43 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 16:08:43 : I am in catch area
MIG: 16:08:43 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:08:49 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 16:08:49 : Component_Name: system_mig_7series_0_0
MIG: 16:08:49 : Moving system_mig_7series_0_0 ...
MIG: 16:08:50 : Moving system_mig_7series_0_0.veo ...
MIG: 16:08:50 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:08:50 : Running vlog_synth_rpr.xit
MIG: 16:08:50 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 16:08:50 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:08:50 : ################# RUNNING MIG BATCH ###################
MIG: 16:08:50 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 16:08:50 : synp_flow:  -- synthesis_mode: Other
MIG: 16:08:50 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 16:08:50 : vivado_mode: xpg_bd
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 1
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 : isPortInterface: 0
MIG: 16:08:50 :  locked false  
MIG: 16:08:50 : HDL Language: Verilog
MIG: 16:08:50 : compInfo: false
MIG: 16:08:50 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:08:50 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:08:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:08:50 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 16:08:50 : I am in catch area
MIG: 16:08:50 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:08:56 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 16:08:56 : Component_Name: system_mig_7series_0_0
MIG: 16:08:56 : Moving system_mig_7series_0_0 ...
MIG: 16:08:56 : Moving system_mig_7series_0_0.veo ...
MIG: 16:08:56 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:08:56 : Running simulation.xit
MIG: 16:08:56 : ################# RUNNING MIG BATCH ###################
MIG: 16:08:56 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 16:08:56 : synp_flow:  -- synthesis_mode: Other
MIG: 16:08:56 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 16:08:56 : vivado_mode: xpg_bd
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 1
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 : isPortInterface: 0
MIG: 16:08:56 :  locked false  
MIG: 16:08:56 : HDL Language: Verilog
MIG: 16:08:56 : compInfo: false
MIG: 16:08:56 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:08:56 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:08:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:08:56 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 16:08:56 : I am in catch area
MIG: 16:08:56 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:09:03 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 16:09:03 : Component_Name: system_mig_7series_0_0
MIG: 16:09:03 : Moving system_mig_7series_0_0 ...
MIG: 16:09:03 : Moving system_mig_7series_0_0.veo ...
MIG: 16:09:03 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:09:03 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:09:03 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 16:09:03 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:09:03 : ################# RUNNING MIG BATCH ###################
MIG: 16:09:03 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 16:09:03 : synp_flow:  -- synthesis_mode: Other
MIG: 16:09:03 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 16:09:03 : vivado_mode: xpg_bd
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 1
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 : isPortInterface: 0
MIG: 16:09:03 :  locked false  
MIG: 16:09:03 : HDL Language: Verilog
MIG: 16:09:03 : compInfo: false
MIG: 16:09:03 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:09:03 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:09:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:09:03 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 16:09:03 : I am in catch area
MIG: 16:09:03 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:09:09 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 16:09:09 : Component_Name: system_mig_7series_0_0
MIG: 16:09:09 : Moving system_mig_7series_0_0 ...
MIG: 16:09:09 : Moving system_mig_7series_0_0.veo ...
MIG: 16:09:09 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:09:09 : Running implementation.xit
MIG: 16:09:09 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 16:09:09 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:09:09 : ################# RUNNING MIG BATCH ###################
MIG: 16:09:09 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 16:09:09 : synp_flow:  -- synthesis_mode: Other
MIG: 16:09:09 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 16:09:09 : vivado_mode: xpg_bd
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 1
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 : isPortInterface: 0
MIG: 16:09:09 :  locked false  
MIG: 16:09:09 : HDL Language: Verilog
MIG: 16:09:09 : compInfo: false
MIG: 16:09:09 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:09:09 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:09:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:09:09 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 16:09:09 : I am in catch area
MIG: 16:09:09 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:09:16 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 16:09:16 : Component_Name: system_mig_7series_0_0
MIG: 16:09:16 : Moving system_mig_7series_0_0 ...
MIG: 16:09:16 : Moving system_mig_7series_0_0.veo ...
MIG: 16:09:16 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:13:02 : Running synthesis.xit
MIG: 16:13:02 : ################# RUNNING MIG BATCH ###################
MIG: 16:13:02 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 16:13:02 : synp_flow:  -- synthesis_mode: Other
MIG: 16:13:02 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 16:13:02 : vivado_mode: xpg_bd
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 1
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 : isPortInterface: 0
MIG: 16:13:02 :  locked false  
MIG: 16:13:02 : HDL Language: Verilog
MIG: 16:13:02 : compInfo: false
MIG: 16:13:02 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:13:02 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:13:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:13:02 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 16:13:02 : I am in catch area
MIG: 16:13:02 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:13:08 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 16:13:08 : Component_Name: system_mig_7series_0_0
MIG: 16:13:08 : Moving system_mig_7series_0_0 ...
MIG: 16:13:08 : Moving system_mig_7series_0_0.veo ...
MIG: 16:13:08 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:13:08 : Running vlog_synth_rpr.xit
MIG: 16:13:08 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 16:13:08 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:13:08 : ################# RUNNING MIG BATCH ###################
MIG: 16:13:08 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 16:13:08 : synp_flow:  -- synthesis_mode: Other
MIG: 16:13:08 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 16:13:08 : vivado_mode: xpg_bd
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 1
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 : isPortInterface: 0
MIG: 16:13:08 :  locked false  
MIG: 16:13:08 : HDL Language: Verilog
MIG: 16:13:08 : compInfo: false
MIG: 16:13:08 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:13:08 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:13:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:13:08 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 16:13:08 : I am in catch area
MIG: 16:13:08 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:13:15 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 16:13:15 : Component_Name: system_mig_7series_0_0
MIG: 16:13:15 : Moving system_mig_7series_0_0 ...
MIG: 16:13:15 : Moving system_mig_7series_0_0.veo ...
MIG: 16:13:15 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:13:15 : Running simulation.xit
MIG: 16:13:15 : ################# RUNNING MIG BATCH ###################
MIG: 16:13:15 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 16:13:15 : synp_flow:  -- synthesis_mode: Other
MIG: 16:13:15 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 16:13:15 : vivado_mode: xpg_bd
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 1
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 : isPortInterface: 0
MIG: 16:13:15 :  locked false  
MIG: 16:13:15 : HDL Language: Verilog
MIG: 16:13:15 : compInfo: false
MIG: 16:13:15 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:13:15 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:13:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:13:15 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 16:13:15 : I am in catch area
MIG: 16:13:15 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:13:21 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 16:13:21 : Component_Name: system_mig_7series_0_0
MIG: 16:13:21 : Moving system_mig_7series_0_0 ...
MIG: 16:13:21 : Moving system_mig_7series_0_0.veo ...
MIG: 16:13:21 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:13:21 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:13:21 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 16:13:21 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:13:21 : ################# RUNNING MIG BATCH ###################
MIG: 16:13:21 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 16:13:21 : synp_flow:  -- synthesis_mode: Other
MIG: 16:13:21 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 16:13:21 : vivado_mode: xpg_bd
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 1
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 : isPortInterface: 0
MIG: 16:13:21 :  locked false  
MIG: 16:13:21 : HDL Language: Verilog
MIG: 16:13:21 : compInfo: false
MIG: 16:13:21 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:13:21 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:13:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:13:21 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 16:13:21 : I am in catch area
MIG: 16:13:21 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:13:27 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 16:13:27 : Component_Name: system_mig_7series_0_0
MIG: 16:13:27 : Moving system_mig_7series_0_0 ...
MIG: 16:13:27 : Moving system_mig_7series_0_0.veo ...
MIG: 16:13:27 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:13:28 : Running implementation.xit
MIG: 16:13:28 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 16:13:28 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:13:28 : ################# RUNNING MIG BATCH ###################
MIG: 16:13:28 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 16:13:28 : synp_flow:  -- synthesis_mode: Other
MIG: 16:13:28 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 16:13:28 : vivado_mode: xpg_bd
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 1
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 : isPortInterface: 0
MIG: 16:13:28 :  locked false  
MIG: 16:13:28 : HDL Language: Verilog
MIG: 16:13:28 : compInfo: false
MIG: 16:13:28 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:13:28 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:13:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:13:28 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 16:13:28 : I am in catch area
MIG: 16:13:28 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:13:34 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 16:13:34 : Component_Name: system_mig_7series_0_0
MIG: 16:13:34 : Moving system_mig_7series_0_0 ...
MIG: 16:13:34 : Moving system_mig_7series_0_0.veo ...
MIG: 16:13:34 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 17:28:03 : Running synthesis.xit
MIG: 17:28:03 : ################# RUNNING MIG BATCH ###################
MIG: 17:28:03 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 17:28:03 : synp_flow:  -- synthesis_mode: Other
MIG: 17:28:03 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 17:28:03 : vivado_mode: xpg_bd
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 1
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 : isPortInterface: 0
MIG: 17:28:03 :  locked false  
MIG: 17:28:03 : HDL Language: Verilog
MIG: 17:28:03 : compInfo: false
MIG: 17:28:03 : Vivado Options xc7a35ti csg324 -1l
MIG: 17:28:03 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 17:28:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:28:03 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 17:28:03 : I am in catch area
MIG: 17:28:03 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 17:28:10 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 17:28:10 : Component_Name: system_mig_7series_0_0
MIG: 17:28:10 : Moving system_mig_7series_0_0 ...
MIG: 17:28:10 : Moving system_mig_7series_0_0.veo ...
MIG: 17:28:10 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 17:28:10 : Running vlog_synth_rpr.xit
MIG: 17:28:10 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 17:28:10 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:28:10 : ################# RUNNING MIG BATCH ###################
MIG: 17:28:10 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 17:28:10 : synp_flow:  -- synthesis_mode: Other
MIG: 17:28:10 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 17:28:10 : vivado_mode: xpg_bd
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 1
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 : isPortInterface: 0
MIG: 17:28:10 :  locked false  
MIG: 17:28:10 : HDL Language: Verilog
MIG: 17:28:10 : compInfo: false
MIG: 17:28:10 : Vivado Options xc7a35ti csg324 -1l
MIG: 17:28:10 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 17:28:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:28:10 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 17:28:10 : I am in catch area
MIG: 17:28:10 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 17:28:16 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 17:28:16 : Component_Name: system_mig_7series_0_0
MIG: 17:28:16 : Moving system_mig_7series_0_0 ...
MIG: 17:28:16 : Moving system_mig_7series_0_0.veo ...
MIG: 17:28:16 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 17:28:16 : Running simulation.xit
MIG: 17:28:16 : ################# RUNNING MIG BATCH ###################
MIG: 17:28:16 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 17:28:16 : synp_flow:  -- synthesis_mode: Other
MIG: 17:28:16 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 17:28:16 : vivado_mode: xpg_bd
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 1
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 : isPortInterface: 0
MIG: 17:28:16 :  locked false  
MIG: 17:28:16 : HDL Language: Verilog
MIG: 17:28:16 : compInfo: false
MIG: 17:28:16 : Vivado Options xc7a35ti csg324 -1l
MIG: 17:28:16 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 17:28:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:28:16 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 17:28:16 : I am in catch area
MIG: 17:28:16 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 17:28:23 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 17:28:23 : Component_Name: system_mig_7series_0_0
MIG: 17:28:23 : Moving system_mig_7series_0_0 ...
MIG: 17:28:23 : Moving system_mig_7series_0_0.veo ...
MIG: 17:28:23 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 17:28:23 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:28:23 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 17:28:23 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:28:23 : ################# RUNNING MIG BATCH ###################
MIG: 17:28:23 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 17:28:23 : synp_flow:  -- synthesis_mode: Other
MIG: 17:28:23 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 17:28:23 : vivado_mode: xpg_bd
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 1
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 : isPortInterface: 0
MIG: 17:28:23 :  locked false  
MIG: 17:28:23 : HDL Language: Verilog
MIG: 17:28:23 : compInfo: false
MIG: 17:28:23 : Vivado Options xc7a35ti csg324 -1l
MIG: 17:28:23 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 17:28:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:28:23 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 17:28:23 : I am in catch area
MIG: 17:28:23 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 17:28:29 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 17:28:29 : Component_Name: system_mig_7series_0_0
MIG: 17:28:29 : Moving system_mig_7series_0_0 ...
MIG: 17:28:29 : Moving system_mig_7series_0_0.veo ...
MIG: 17:28:29 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 17:28:29 : Running implementation.xit
MIG: 17:28:29 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 17:28:29 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:28:29 : ################# RUNNING MIG BATCH ###################
MIG: 17:28:29 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 17:28:29 : synp_flow:  -- synthesis_mode: Other
MIG: 17:28:29 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 17:28:29 : vivado_mode: xpg_bd
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 1
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 : isPortInterface: 0
MIG: 17:28:29 :  locked false  
MIG: 17:28:29 : HDL Language: Verilog
MIG: 17:28:29 : compInfo: false
MIG: 17:28:29 : Vivado Options xc7a35ti csg324 -1l
MIG: 17:28:29 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 17:28:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:28:29 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 17:28:29 : I am in catch area
MIG: 17:28:29 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 17:28:36 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 17:28:36 : Component_Name: system_mig_7series_0_0
MIG: 17:28:36 : Moving system_mig_7series_0_0 ...
MIG: 17:28:36 : Moving system_mig_7series_0_0.veo ...
MIG: 17:28:36 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 19:14:28 : Running synthesis.xit
MIG: 19:14:28 : ################# RUNNING MIG BATCH ###################
MIG: 19:14:28 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 19:14:28 : synp_flow:  -- synthesis_mode: Other
MIG: 19:14:28 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 19:14:28 : vivado_mode: xpg_bd
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 1
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 : isPortInterface: 0
MIG: 19:14:28 :  locked false  
MIG: 19:14:28 : HDL Language: Verilog
MIG: 19:14:28 : compInfo: false
MIG: 19:14:28 : Vivado Options xc7a35ti csg324 -1l
MIG: 19:14:28 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 19:14:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:14:28 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 19:14:28 : I am in catch area
MIG: 19:14:28 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 19:14:34 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 19:14:34 : Component_Name: system_mig_7series_0_0
MIG: 19:14:34 : Moving system_mig_7series_0_0 ...
MIG: 19:14:34 : Moving system_mig_7series_0_0.veo ...
MIG: 19:14:34 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 19:14:35 : Running vlog_synth_rpr.xit
MIG: 19:14:35 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 19:14:35 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:14:35 : ################# RUNNING MIG BATCH ###################
MIG: 19:14:35 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 19:14:35 : synp_flow:  -- synthesis_mode: Other
MIG: 19:14:35 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 19:14:35 : vivado_mode: xpg_bd
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 1
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 : isPortInterface: 0
MIG: 19:14:35 :  locked false  
MIG: 19:14:35 : HDL Language: Verilog
MIG: 19:14:35 : compInfo: false
MIG: 19:14:35 : Vivado Options xc7a35ti csg324 -1l
MIG: 19:14:35 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 19:14:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:14:35 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 19:14:35 : I am in catch area
MIG: 19:14:35 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 19:14:42 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 19:14:42 : Component_Name: system_mig_7series_0_0
MIG: 19:14:42 : Moving system_mig_7series_0_0 ...
MIG: 19:14:42 : Moving system_mig_7series_0_0.veo ...
MIG: 19:14:42 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 19:14:42 : Running simulation.xit
MIG: 19:14:42 : ################# RUNNING MIG BATCH ###################
MIG: 19:14:42 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 19:14:42 : synp_flow:  -- synthesis_mode: Other
MIG: 19:14:42 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 19:14:42 : vivado_mode: xpg_bd
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 1
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 : isPortInterface: 0
MIG: 19:14:42 :  locked false  
MIG: 19:14:42 : HDL Language: Verilog
MIG: 19:14:42 : compInfo: false
MIG: 19:14:42 : Vivado Options xc7a35ti csg324 -1l
MIG: 19:14:42 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 19:14:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:14:42 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 19:14:42 : I am in catch area
MIG: 19:14:42 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 19:14:48 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 19:14:48 : Component_Name: system_mig_7series_0_0
MIG: 19:14:48 : Moving system_mig_7series_0_0 ...
MIG: 19:14:48 : Moving system_mig_7series_0_0.veo ...
MIG: 19:14:48 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 19:14:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:14:48 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 19:14:48 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:14:48 : ################# RUNNING MIG BATCH ###################
MIG: 19:14:48 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 19:14:48 : synp_flow:  -- synthesis_mode: Other
MIG: 19:14:48 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 19:14:48 : vivado_mode: xpg_bd
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 1
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 : isPortInterface: 0
MIG: 19:14:48 :  locked false  
MIG: 19:14:48 : HDL Language: Verilog
MIG: 19:14:48 : compInfo: false
MIG: 19:14:48 : Vivado Options xc7a35ti csg324 -1l
MIG: 19:14:48 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 19:14:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:14:48 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 19:14:48 : I am in catch area
MIG: 19:14:48 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 19:14:55 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 19:14:55 : Component_Name: system_mig_7series_0_0
MIG: 19:14:55 : Moving system_mig_7series_0_0 ...
MIG: 19:14:55 : Moving system_mig_7series_0_0.veo ...
MIG: 19:14:55 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 19:14:55 : Running implementation.xit
MIG: 19:14:55 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 19:14:55 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:14:55 : ################# RUNNING MIG BATCH ###################
MIG: 19:14:55 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 19:14:55 : synp_flow:  -- synthesis_mode: Other
MIG: 19:14:55 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 19:14:55 : vivado_mode: xpg_bd
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 1
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 : isPortInterface: 0
MIG: 19:14:55 :  locked false  
MIG: 19:14:55 : HDL Language: Verilog
MIG: 19:14:55 : compInfo: false
MIG: 19:14:55 : Vivado Options xc7a35ti csg324 -1l
MIG: 19:14:55 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 19:14:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:14:55 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 19:14:55 : I am in catch area
MIG: 19:14:55 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 19:15:01 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 19:15:01 : Component_Name: system_mig_7series_0_0
MIG: 19:15:01 : Moving system_mig_7series_0_0 ...
MIG: 19:15:01 : Moving system_mig_7series_0_0.veo ...
MIG: 19:15:01 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 20:21:55 : Running synthesis.xit
MIG: 20:21:55 : ################# RUNNING MIG BATCH ###################
MIG: 20:21:55 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 20:21:55 : synp_flow:  -- synthesis_mode: Other
MIG: 20:21:55 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 20:21:55 : vivado_mode: xpg_bd
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 1
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 : isPortInterface: 0
MIG: 20:21:55 :  locked false  
MIG: 20:21:55 : HDL Language: Verilog
MIG: 20:21:55 : compInfo: false
MIG: 20:21:55 : Vivado Options xc7a35ti csg324 -1l
MIG: 20:21:55 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 20:21:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:21:55 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 20:21:55 : I am in catch area
MIG: 20:21:55 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 20:22:02 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 20:22:02 : Component_Name: system_mig_7series_0_0
MIG: 20:22:02 : Moving system_mig_7series_0_0 ...
MIG: 20:22:02 : Moving system_mig_7series_0_0.veo ...
MIG: 20:22:02 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 20:22:02 : Running vlog_synth_rpr.xit
MIG: 20:22:02 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 20:22:02 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:22:02 : ################# RUNNING MIG BATCH ###################
MIG: 20:22:02 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 20:22:02 : synp_flow:  -- synthesis_mode: Other
MIG: 20:22:02 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 20:22:02 : vivado_mode: xpg_bd
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 1
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 : isPortInterface: 0
MIG: 20:22:02 :  locked false  
MIG: 20:22:02 : HDL Language: Verilog
MIG: 20:22:02 : compInfo: false
MIG: 20:22:02 : Vivado Options xc7a35ti csg324 -1l
MIG: 20:22:02 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 20:22:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:22:02 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 20:22:02 : I am in catch area
MIG: 20:22:02 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 20:22:08 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 20:22:08 : Component_Name: system_mig_7series_0_0
MIG: 20:22:08 : Moving system_mig_7series_0_0 ...
MIG: 20:22:08 : Moving system_mig_7series_0_0.veo ...
MIG: 20:22:08 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 20:22:08 : Running simulation.xit
MIG: 20:22:08 : ################# RUNNING MIG BATCH ###################
MIG: 20:22:08 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 20:22:08 : synp_flow:  -- synthesis_mode: Other
MIG: 20:22:08 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 20:22:08 : vivado_mode: xpg_bd
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 1
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 : isPortInterface: 0
MIG: 20:22:08 :  locked false  
MIG: 20:22:08 : HDL Language: Verilog
MIG: 20:22:08 : compInfo: false
MIG: 20:22:08 : Vivado Options xc7a35ti csg324 -1l
MIG: 20:22:08 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 20:22:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:22:08 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 20:22:08 : I am in catch area
MIG: 20:22:08 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 20:22:14 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 20:22:14 : Component_Name: system_mig_7series_0_0
MIG: 20:22:14 : Moving system_mig_7series_0_0 ...
MIG: 20:22:14 : Moving system_mig_7series_0_0.veo ...
MIG: 20:22:14 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 20:22:14 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:22:14 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 20:22:14 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:22:14 : ################# RUNNING MIG BATCH ###################
MIG: 20:22:14 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 20:22:14 : synp_flow:  -- synthesis_mode: Other
MIG: 20:22:14 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 20:22:14 : vivado_mode: xpg_bd
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 1
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 : isPortInterface: 0
MIG: 20:22:14 :  locked false  
MIG: 20:22:14 : HDL Language: Verilog
MIG: 20:22:14 : compInfo: false
MIG: 20:22:14 : Vivado Options xc7a35ti csg324 -1l
MIG: 20:22:14 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 20:22:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:22:14 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 20:22:14 : I am in catch area
MIG: 20:22:14 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 20:22:21 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 20:22:21 : Component_Name: system_mig_7series_0_0
MIG: 20:22:21 : Moving system_mig_7series_0_0 ...
MIG: 20:22:21 : Moving system_mig_7series_0_0.veo ...
MIG: 20:22:21 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 20:22:21 : Running implementation.xit
MIG: 20:22:21 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 20:22:21 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:22:21 : ################# RUNNING MIG BATCH ###################
MIG: 20:22:21 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 20:22:21 : synp_flow:  -- synthesis_mode: Other
MIG: 20:22:21 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 20:22:21 : vivado_mode: xpg_bd
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 1
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 : isPortInterface: 0
MIG: 20:22:21 :  locked false  
MIG: 20:22:21 : HDL Language: Verilog
MIG: 20:22:21 : compInfo: false
MIG: 20:22:21 : Vivado Options xc7a35ti csg324 -1l
MIG: 20:22:21 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 20:22:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:22:21 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 20:22:21 : I am in catch area
MIG: 20:22:21 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 20:22:27 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 20:22:27 : Component_Name: system_mig_7series_0_0
MIG: 20:22:27 : Moving system_mig_7series_0_0 ...
MIG: 20:22:27 : Moving system_mig_7series_0_0.veo ...
MIG: 20:22:27 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 20:26:39 : Running synthesis.xit
MIG: 20:26:39 : ################# RUNNING MIG BATCH ###################
MIG: 20:26:39 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 20:26:39 : synp_flow:  -- synthesis_mode: Other
MIG: 20:26:39 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 20:26:39 : vivado_mode: xpg_bd
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 1
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 : isPortInterface: 0
MIG: 20:26:39 :  locked false  
MIG: 20:26:39 : HDL Language: Verilog
MIG: 20:26:39 : compInfo: false
MIG: 20:26:39 : Vivado Options xc7a35ti csg324 -1l
MIG: 20:26:39 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 20:26:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:26:39 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 20:26:39 : I am in catch area
MIG: 20:26:39 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 20:26:45 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 20:26:45 : Component_Name: system_mig_7series_0_0
MIG: 20:26:45 : Moving system_mig_7series_0_0 ...
MIG: 20:26:45 : Moving system_mig_7series_0_0.veo ...
MIG: 20:26:45 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 20:26:45 : Running vlog_synth_rpr.xit
MIG: 20:26:45 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 20:26:45 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:26:45 : ################# RUNNING MIG BATCH ###################
MIG: 20:26:45 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 20:26:45 : synp_flow:  -- synthesis_mode: Other
MIG: 20:26:45 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 20:26:45 : vivado_mode: xpg_bd
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 1
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 : isPortInterface: 0
MIG: 20:26:45 :  locked false  
MIG: 20:26:45 : HDL Language: Verilog
MIG: 20:26:45 : compInfo: false
MIG: 20:26:45 : Vivado Options xc7a35ti csg324 -1l
MIG: 20:26:45 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 20:26:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:26:45 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 20:26:45 : I am in catch area
MIG: 20:26:45 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 20:26:52 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 20:26:52 : Component_Name: system_mig_7series_0_0
MIG: 20:26:52 : Moving system_mig_7series_0_0 ...
MIG: 20:26:52 : Moving system_mig_7series_0_0.veo ...
MIG: 20:26:52 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 20:26:52 : Running simulation.xit
MIG: 20:26:52 : ################# RUNNING MIG BATCH ###################
MIG: 20:26:52 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 20:26:52 : synp_flow:  -- synthesis_mode: Other
MIG: 20:26:52 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 20:26:52 : vivado_mode: xpg_bd
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 1
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 : isPortInterface: 0
MIG: 20:26:52 :  locked false  
MIG: 20:26:52 : HDL Language: Verilog
MIG: 20:26:52 : compInfo: false
MIG: 20:26:52 : Vivado Options xc7a35ti csg324 -1l
MIG: 20:26:52 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 20:26:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:26:52 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 20:26:52 : I am in catch area
MIG: 20:26:52 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 20:26:58 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 20:26:58 : Component_Name: system_mig_7series_0_0
MIG: 20:26:58 : Moving system_mig_7series_0_0 ...
MIG: 20:26:58 : Moving system_mig_7series_0_0.veo ...
MIG: 20:26:58 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 20:26:58 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:26:58 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 20:26:58 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:26:58 : ################# RUNNING MIG BATCH ###################
MIG: 20:26:58 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 20:26:58 : synp_flow:  -- synthesis_mode: Other
MIG: 20:26:58 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 20:26:58 : vivado_mode: xpg_bd
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 1
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 : isPortInterface: 0
MIG: 20:26:58 :  locked false  
MIG: 20:26:58 : HDL Language: Verilog
MIG: 20:26:58 : compInfo: false
MIG: 20:26:58 : Vivado Options xc7a35ti csg324 -1l
MIG: 20:26:58 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 20:26:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:26:58 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 20:26:58 : I am in catch area
MIG: 20:26:58 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 20:27:04 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 20:27:04 : Component_Name: system_mig_7series_0_0
MIG: 20:27:04 : Moving system_mig_7series_0_0 ...
MIG: 20:27:04 : Moving system_mig_7series_0_0.veo ...
MIG: 20:27:04 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 20:27:05 : Running implementation.xit
MIG: 20:27:05 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 20:27:05 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:27:05 : ################# RUNNING MIG BATCH ###################
MIG: 20:27:05 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 20:27:05 : synp_flow:  -- synthesis_mode: Other
MIG: 20:27:05 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 20:27:05 : vivado_mode: xpg_bd
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 1
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 : isPortInterface: 0
MIG: 20:27:05 :  locked false  
MIG: 20:27:05 : HDL Language: Verilog
MIG: 20:27:05 : compInfo: false
MIG: 20:27:05 : Vivado Options xc7a35ti csg324 -1l
MIG: 20:27:05 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 20:27:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:27:05 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 20:27:05 : I am in catch area
MIG: 20:27:05 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 20:27:11 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 20:27:11 : Component_Name: system_mig_7series_0_0
MIG: 20:27:11 : Moving system_mig_7series_0_0 ...
MIG: 20:27:11 : Moving system_mig_7series_0_0.veo ...
MIG: 20:27:11 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 21:02:30 : Running synthesis.xit
MIG: 21:02:30 : ################# RUNNING MIG BATCH ###################
MIG: 21:02:30 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 21:02:30 : synp_flow:  -- synthesis_mode: Other
MIG: 21:02:30 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 21:02:30 : vivado_mode: xpg_bd
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 1
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 : isPortInterface: 0
MIG: 21:02:30 :  locked false  
MIG: 21:02:30 : HDL Language: Verilog
MIG: 21:02:30 : compInfo: false
MIG: 21:02:30 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:02:30 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:02:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:02:30 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 21:02:30 : I am in catch area
MIG: 21:02:30 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 21:02:36 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 21:02:36 : Component_Name: system_mig_7series_0_0
MIG: 21:02:36 : Moving system_mig_7series_0_0 ...
MIG: 21:02:36 : Moving system_mig_7series_0_0.veo ...
MIG: 21:02:36 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 21:02:37 : Running vlog_synth_rpr.xit
MIG: 21:02:37 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 21:02:37 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 21:02:37 : ################# RUNNING MIG BATCH ###################
MIG: 21:02:37 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 21:02:37 : synp_flow:  -- synthesis_mode: Other
MIG: 21:02:37 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 21:02:37 : vivado_mode: xpg_bd
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 1
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 : isPortInterface: 0
MIG: 21:02:37 :  locked false  
MIG: 21:02:37 : HDL Language: Verilog
MIG: 21:02:37 : compInfo: false
MIG: 21:02:37 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:02:37 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:02:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:02:37 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 21:02:37 : I am in catch area
MIG: 21:02:37 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 21:02:43 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 21:02:43 : Component_Name: system_mig_7series_0_0
MIG: 21:02:43 : Moving system_mig_7series_0_0 ...
MIG: 21:02:43 : Moving system_mig_7series_0_0.veo ...
MIG: 21:02:43 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 21:02:43 : Running simulation.xit
MIG: 21:02:43 : ################# RUNNING MIG BATCH ###################
MIG: 21:02:43 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 21:02:43 : synp_flow:  -- synthesis_mode: Other
MIG: 21:02:43 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 21:02:43 : vivado_mode: xpg_bd
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 1
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 : isPortInterface: 0
MIG: 21:02:43 :  locked false  
MIG: 21:02:43 : HDL Language: Verilog
MIG: 21:02:43 : compInfo: false
MIG: 21:02:43 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:02:43 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:02:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:02:43 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 21:02:43 : I am in catch area
MIG: 21:02:43 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 21:02:49 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 21:02:49 : Component_Name: system_mig_7series_0_0
MIG: 21:02:49 : Moving system_mig_7series_0_0 ...
MIG: 21:02:49 : Moving system_mig_7series_0_0.veo ...
MIG: 21:02:49 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 21:02:49 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:02:49 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 21:02:49 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 21:02:49 : ################# RUNNING MIG BATCH ###################
MIG: 21:02:49 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 21:02:49 : synp_flow:  -- synthesis_mode: Other
MIG: 21:02:49 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 21:02:49 : vivado_mode: xpg_bd
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 1
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 : isPortInterface: 0
MIG: 21:02:49 :  locked false  
MIG: 21:02:49 : HDL Language: Verilog
MIG: 21:02:49 : compInfo: false
MIG: 21:02:49 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:02:49 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:02:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:02:49 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 21:02:49 : I am in catch area
MIG: 21:02:49 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 21:02:56 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 21:02:56 : Component_Name: system_mig_7series_0_0
MIG: 21:02:56 : Moving system_mig_7series_0_0 ...
MIG: 21:02:56 : Moving system_mig_7series_0_0.veo ...
MIG: 21:02:56 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 21:02:56 : Running implementation.xit
MIG: 21:02:56 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 21:02:56 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 21:02:56 : ################# RUNNING MIG BATCH ###################
MIG: 21:02:56 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 21:02:56 : synp_flow:  -- synthesis_mode: Other
MIG: 21:02:56 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 21:02:56 : vivado_mode: xpg_bd
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 1
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 : isPortInterface: 0
MIG: 21:02:56 :  locked false  
MIG: 21:02:56 : HDL Language: Verilog
MIG: 21:02:56 : compInfo: false
MIG: 21:02:56 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:02:56 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:02:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:02:56 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 21:02:56 : I am in catch area
MIG: 21:02:56 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 21:03:02 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 21:03:02 : Component_Name: system_mig_7series_0_0
MIG: 21:03:02 : Moving system_mig_7series_0_0 ...
MIG: 21:03:02 : Moving system_mig_7series_0_0.veo ...
MIG: 21:03:02 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 21:07:59 : Running synthesis.xit
MIG: 21:07:59 : ################# RUNNING MIG BATCH ###################
MIG: 21:07:59 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 21:07:59 : synp_flow:  -- synthesis_mode: Other
MIG: 21:07:59 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 21:07:59 : vivado_mode: xpg_bd
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 1
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 : isPortInterface: 0
MIG: 21:07:59 :  locked false  
MIG: 21:07:59 : HDL Language: Verilog
MIG: 21:07:59 : compInfo: false
MIG: 21:07:59 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:07:59 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:07:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:07:59 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 21:07:59 : I am in catch area
MIG: 21:07:59 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 21:08:05 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 21:08:05 : Component_Name: system_mig_7series_0_0
MIG: 21:08:05 : Moving system_mig_7series_0_0 ...
MIG: 21:08:05 : Moving system_mig_7series_0_0.veo ...
MIG: 21:08:05 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 21:08:06 : Running vlog_synth_rpr.xit
MIG: 21:08:06 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 21:08:06 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 21:08:06 : ################# RUNNING MIG BATCH ###################
MIG: 21:08:06 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 21:08:06 : synp_flow:  -- synthesis_mode: Other
MIG: 21:08:06 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 21:08:06 : vivado_mode: xpg_bd
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 1
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 : isPortInterface: 0
MIG: 21:08:06 :  locked false  
MIG: 21:08:06 : HDL Language: Verilog
MIG: 21:08:06 : compInfo: false
MIG: 21:08:06 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:08:06 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:08:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:08:06 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 21:08:06 : I am in catch area
MIG: 21:08:06 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 21:08:12 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 21:08:12 : Component_Name: system_mig_7series_0_0
MIG: 21:08:12 : Moving system_mig_7series_0_0 ...
MIG: 21:08:12 : Moving system_mig_7series_0_0.veo ...
MIG: 21:08:12 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 21:08:12 : Running simulation.xit
MIG: 21:08:12 : ################# RUNNING MIG BATCH ###################
MIG: 21:08:12 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 21:08:12 : synp_flow:  -- synthesis_mode: Other
MIG: 21:08:12 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 21:08:12 : vivado_mode: xpg_bd
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 1
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 : isPortInterface: 0
MIG: 21:08:12 :  locked false  
MIG: 21:08:12 : HDL Language: Verilog
MIG: 21:08:12 : compInfo: false
MIG: 21:08:12 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:08:12 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:08:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:08:12 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 21:08:12 : I am in catch area
MIG: 21:08:12 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 21:08:19 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 21:08:19 : Component_Name: system_mig_7series_0_0
MIG: 21:08:19 : Moving system_mig_7series_0_0 ...
MIG: 21:08:19 : Moving system_mig_7series_0_0.veo ...
MIG: 21:08:19 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 21:08:19 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:08:19 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 21:08:19 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 21:08:19 : ################# RUNNING MIG BATCH ###################
MIG: 21:08:19 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 21:08:19 : synp_flow:  -- synthesis_mode: Other
MIG: 21:08:19 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 21:08:19 : vivado_mode: xpg_bd
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 1
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 : isPortInterface: 0
MIG: 21:08:19 :  locked false  
MIG: 21:08:19 : HDL Language: Verilog
MIG: 21:08:19 : compInfo: false
MIG: 21:08:19 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:08:19 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:08:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:08:19 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 21:08:19 : I am in catch area
MIG: 21:08:19 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 21:08:25 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 21:08:25 : Component_Name: system_mig_7series_0_0
MIG: 21:08:25 : Moving system_mig_7series_0_0 ...
MIG: 21:08:25 : Moving system_mig_7series_0_0.veo ...
MIG: 21:08:25 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 21:08:25 : Running implementation.xit
MIG: 21:08:25 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 21:08:25 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 21:08:25 : ################# RUNNING MIG BATCH ###################
MIG: 21:08:25 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 21:08:25 : synp_flow:  -- synthesis_mode: Other
MIG: 21:08:25 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 21:08:25 : vivado_mode: xpg_bd
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 1
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 : isPortInterface: 0
MIG: 21:08:25 :  locked false  
MIG: 21:08:25 : HDL Language: Verilog
MIG: 21:08:25 : compInfo: false
MIG: 21:08:25 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:08:25 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:08:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:08:25 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 21:08:25 : I am in catch area
MIG: 21:08:25 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 21:08:32 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 21:08:32 : Component_Name: system_mig_7series_0_0
MIG: 21:08:32 : Moving system_mig_7series_0_0 ...
MIG: 21:08:32 : Moving system_mig_7series_0_0.veo ...
MIG: 21:08:32 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:55:43 : Running synthesis.xit
MIG: 22:55:43 : ################# RUNNING MIG BATCH ###################
MIG: 22:55:43 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:55:43 : synp_flow:  -- synthesis_mode: Other
MIG: 22:55:43 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:55:43 : vivado_mode: xpg_bd
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 1
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 : isPortInterface: 0
MIG: 22:55:43 :  locked false  
MIG: 22:55:43 : HDL Language: Verilog
MIG: 22:55:43 : compInfo: false
MIG: 22:55:43 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:55:43 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:55:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:55:43 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:55:43 : I am in catch area
MIG: 22:55:43 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:55:50 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:55:50 : Component_Name: system_mig_7series_0_0
MIG: 22:55:50 : Moving system_mig_7series_0_0 ...
MIG: 22:55:50 : Moving system_mig_7series_0_0.veo ...
MIG: 22:55:50 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:55:50 : Running vlog_synth_rpr.xit
MIG: 22:55:50 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 22:55:50 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:55:50 : ################# RUNNING MIG BATCH ###################
MIG: 22:55:50 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:55:50 : synp_flow:  -- synthesis_mode: Other
MIG: 22:55:50 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:55:50 : vivado_mode: xpg_bd
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 1
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 : isPortInterface: 0
MIG: 22:55:50 :  locked false  
MIG: 22:55:50 : HDL Language: Verilog
MIG: 22:55:50 : compInfo: false
MIG: 22:55:50 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:55:50 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:55:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:55:50 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:55:50 : I am in catch area
MIG: 22:55:50 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:55:56 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:55:56 : Component_Name: system_mig_7series_0_0
MIG: 22:55:56 : Moving system_mig_7series_0_0 ...
MIG: 22:55:56 : Moving system_mig_7series_0_0.veo ...
MIG: 22:55:56 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:55:56 : Running simulation.xit
MIG: 22:55:56 : ################# RUNNING MIG BATCH ###################
MIG: 22:55:56 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:55:56 : synp_flow:  -- synthesis_mode: Other
MIG: 22:55:56 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:55:56 : vivado_mode: xpg_bd
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 1
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 : isPortInterface: 0
MIG: 22:55:56 :  locked false  
MIG: 22:55:56 : HDL Language: Verilog
MIG: 22:55:56 : compInfo: false
MIG: 22:55:56 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:55:56 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:55:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:55:56 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:55:56 : I am in catch area
MIG: 22:55:56 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:56:02 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:56:02 : Component_Name: system_mig_7series_0_0
MIG: 22:56:02 : Moving system_mig_7series_0_0 ...
MIG: 22:56:02 : Moving system_mig_7series_0_0.veo ...
MIG: 22:56:02 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:56:02 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:56:03 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 22:56:03 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:56:03 : ################# RUNNING MIG BATCH ###################
MIG: 22:56:03 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:56:03 : synp_flow:  -- synthesis_mode: Other
MIG: 22:56:03 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:56:03 : vivado_mode: xpg_bd
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 1
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 : isPortInterface: 0
MIG: 22:56:03 :  locked false  
MIG: 22:56:03 : HDL Language: Verilog
MIG: 22:56:03 : compInfo: false
MIG: 22:56:03 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:56:03 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:56:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:56:03 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:56:03 : I am in catch area
MIG: 22:56:03 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:56:09 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:56:09 : Component_Name: system_mig_7series_0_0
MIG: 22:56:09 : Moving system_mig_7series_0_0 ...
MIG: 22:56:09 : Moving system_mig_7series_0_0.veo ...
MIG: 22:56:09 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:56:09 : Running implementation.xit
MIG: 22:56:09 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 22:56:09 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:56:09 : ################# RUNNING MIG BATCH ###################
MIG: 22:56:09 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:56:09 : synp_flow:  -- synthesis_mode: Other
MIG: 22:56:09 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:56:09 : vivado_mode: xpg_bd
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 1
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 : isPortInterface: 0
MIG: 22:56:09 :  locked false  
MIG: 22:56:09 : HDL Language: Verilog
MIG: 22:56:09 : compInfo: false
MIG: 22:56:09 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:56:09 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:56:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:56:09 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:56:09 : I am in catch area
MIG: 22:56:09 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:56:15 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:56:15 : Component_Name: system_mig_7series_0_0
MIG: 22:56:15 : Moving system_mig_7series_0_0 ...
MIG: 22:56:15 : Moving system_mig_7series_0_0.veo ...
MIG: 22:56:15 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 23:15:15 : Running synthesis.xit
MIG: 23:15:15 : ################# RUNNING MIG BATCH ###################
MIG: 23:15:15 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 23:15:15 : synp_flow:  -- synthesis_mode: Other
MIG: 23:15:15 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 23:15:15 : vivado_mode: xpg_bd
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 1
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 : isPortInterface: 0
MIG: 23:15:15 :  locked false  
MIG: 23:15:15 : HDL Language: Verilog
MIG: 23:15:15 : compInfo: false
MIG: 23:15:15 : Vivado Options xc7a35ti csg324 -1l
MIG: 23:15:15 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 23:15:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:15:15 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 23:15:15 : I am in catch area
MIG: 23:15:15 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 23:15:22 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 23:15:22 : Component_Name: system_mig_7series_0_0
MIG: 23:15:22 : Moving system_mig_7series_0_0 ...
MIG: 23:15:22 : Moving system_mig_7series_0_0.veo ...
MIG: 23:15:22 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 23:15:22 : Running vlog_synth_rpr.xit
MIG: 23:15:22 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 23:15:22 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:15:22 : ################# RUNNING MIG BATCH ###################
MIG: 23:15:22 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 23:15:22 : synp_flow:  -- synthesis_mode: Other
MIG: 23:15:22 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 23:15:22 : vivado_mode: xpg_bd
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 1
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 : isPortInterface: 0
MIG: 23:15:22 :  locked false  
MIG: 23:15:22 : HDL Language: Verilog
MIG: 23:15:22 : compInfo: false
MIG: 23:15:22 : Vivado Options xc7a35ti csg324 -1l
MIG: 23:15:22 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 23:15:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:15:22 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 23:15:22 : I am in catch area
MIG: 23:15:22 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 23:15:28 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 23:15:28 : Component_Name: system_mig_7series_0_0
MIG: 23:15:28 : Moving system_mig_7series_0_0 ...
MIG: 23:15:28 : Moving system_mig_7series_0_0.veo ...
MIG: 23:15:28 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 23:15:28 : Running simulation.xit
MIG: 23:15:28 : ################# RUNNING MIG BATCH ###################
MIG: 23:15:28 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 23:15:28 : synp_flow:  -- synthesis_mode: Other
MIG: 23:15:28 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 23:15:28 : vivado_mode: xpg_bd
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 1
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 : isPortInterface: 0
MIG: 23:15:28 :  locked false  
MIG: 23:15:28 : HDL Language: Verilog
MIG: 23:15:28 : compInfo: false
MIG: 23:15:28 : Vivado Options xc7a35ti csg324 -1l
MIG: 23:15:28 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 23:15:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:15:28 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 23:15:28 : I am in catch area
MIG: 23:15:28 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 23:15:35 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 23:15:35 : Component_Name: system_mig_7series_0_0
MIG: 23:15:35 : Moving system_mig_7series_0_0 ...
MIG: 23:15:35 : Moving system_mig_7series_0_0.veo ...
MIG: 23:15:35 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 23:15:35 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:15:35 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 23:15:35 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:15:35 : ################# RUNNING MIG BATCH ###################
MIG: 23:15:35 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 23:15:35 : synp_flow:  -- synthesis_mode: Other
MIG: 23:15:35 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 23:15:35 : vivado_mode: xpg_bd
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 1
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 : isPortInterface: 0
MIG: 23:15:35 :  locked false  
MIG: 23:15:35 : HDL Language: Verilog
MIG: 23:15:35 : compInfo: false
MIG: 23:15:35 : Vivado Options xc7a35ti csg324 -1l
MIG: 23:15:35 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 23:15:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:15:35 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 23:15:35 : I am in catch area
MIG: 23:15:35 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 23:15:41 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 23:15:41 : Component_Name: system_mig_7series_0_0
MIG: 23:15:41 : Moving system_mig_7series_0_0 ...
MIG: 23:15:41 : Moving system_mig_7series_0_0.veo ...
MIG: 23:15:41 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 23:15:41 : Running implementation.xit
MIG: 23:15:41 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 23:15:41 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 23:15:41 : ################# RUNNING MIG BATCH ###################
MIG: 23:15:41 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 23:15:41 : synp_flow:  -- synthesis_mode: Other
MIG: 23:15:41 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 23:15:41 : vivado_mode: xpg_bd
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 1
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 : isPortInterface: 0
MIG: 23:15:41 :  locked false  
MIG: 23:15:41 : HDL Language: Verilog
MIG: 23:15:41 : compInfo: false
MIG: 23:15:41 : Vivado Options xc7a35ti csg324 -1l
MIG: 23:15:41 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 23:15:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:15:41 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 23:15:41 : I am in catch area
MIG: 23:15:41 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 23:15:48 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 23:15:48 : Component_Name: system_mig_7series_0_0
MIG: 23:15:48 : Moving system_mig_7series_0_0 ...
MIG: 23:15:48 : Moving system_mig_7series_0_0.veo ...
MIG: 23:15:48 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 00:10:42 : Running synthesis.xit
MIG: 00:10:42 : ################# RUNNING MIG BATCH ###################
MIG: 00:10:42 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 00:10:42 : synp_flow:  -- synthesis_mode: Other
MIG: 00:10:42 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 00:10:42 : vivado_mode: xpg_bd
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 1
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 : isPortInterface: 0
MIG: 00:10:42 :  locked false  
MIG: 00:10:42 : HDL Language: Verilog
MIG: 00:10:42 : compInfo: false
MIG: 00:10:42 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:10:42 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:10:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:10:42 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 00:10:42 : I am in catch area
MIG: 00:10:42 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 00:10:48 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 00:10:48 : Component_Name: system_mig_7series_0_0
MIG: 00:10:48 : Moving system_mig_7series_0_0 ...
MIG: 00:10:48 : Moving system_mig_7series_0_0.veo ...
MIG: 00:10:48 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 00:10:48 : Running vlog_synth_rpr.xit
MIG: 00:10:48 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 00:10:48 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 00:10:48 : ################# RUNNING MIG BATCH ###################
MIG: 00:10:48 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 00:10:48 : synp_flow:  -- synthesis_mode: Other
MIG: 00:10:48 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 00:10:48 : vivado_mode: xpg_bd
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 1
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 : isPortInterface: 0
MIG: 00:10:48 :  locked false  
MIG: 00:10:48 : HDL Language: Verilog
MIG: 00:10:48 : compInfo: false
MIG: 00:10:48 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:10:48 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:10:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:10:48 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 00:10:48 : I am in catch area
MIG: 00:10:48 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 00:10:55 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 00:10:55 : Component_Name: system_mig_7series_0_0
MIG: 00:10:55 : Moving system_mig_7series_0_0 ...
MIG: 00:10:55 : Moving system_mig_7series_0_0.veo ...
MIG: 00:10:55 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 00:10:55 : Running simulation.xit
MIG: 00:10:55 : ################# RUNNING MIG BATCH ###################
MIG: 00:10:55 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 00:10:55 : synp_flow:  -- synthesis_mode: Other
MIG: 00:10:55 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 00:10:55 : vivado_mode: xpg_bd
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 1
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 : isPortInterface: 0
MIG: 00:10:55 :  locked false  
MIG: 00:10:55 : HDL Language: Verilog
MIG: 00:10:55 : compInfo: false
MIG: 00:10:55 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:10:55 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:10:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:10:55 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 00:10:55 : I am in catch area
MIG: 00:10:55 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 00:11:01 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 00:11:01 : Component_Name: system_mig_7series_0_0
MIG: 00:11:01 : Moving system_mig_7series_0_0 ...
MIG: 00:11:01 : Moving system_mig_7series_0_0.veo ...
MIG: 00:11:01 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 00:11:01 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:11:01 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 00:11:01 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 00:11:01 : ################# RUNNING MIG BATCH ###################
MIG: 00:11:01 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 00:11:01 : synp_flow:  -- synthesis_mode: Other
MIG: 00:11:01 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 00:11:01 : vivado_mode: xpg_bd
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 1
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 : isPortInterface: 0
MIG: 00:11:01 :  locked false  
MIG: 00:11:01 : HDL Language: Verilog
MIG: 00:11:01 : compInfo: false
MIG: 00:11:01 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:11:01 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:11:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:11:01 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 00:11:01 : I am in catch area
MIG: 00:11:01 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 00:11:08 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 00:11:08 : Component_Name: system_mig_7series_0_0
MIG: 00:11:08 : Moving system_mig_7series_0_0 ...
MIG: 00:11:08 : Moving system_mig_7series_0_0.veo ...
MIG: 00:11:08 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 00:11:08 : Running implementation.xit
MIG: 00:11:08 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 00:11:08 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 00:11:08 : ################# RUNNING MIG BATCH ###################
MIG: 00:11:08 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 00:11:08 : synp_flow:  -- synthesis_mode: Other
MIG: 00:11:08 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 00:11:08 : vivado_mode: xpg_bd
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 1
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 : isPortInterface: 0
MIG: 00:11:08 :  locked false  
MIG: 00:11:08 : HDL Language: Verilog
MIG: 00:11:08 : compInfo: false
MIG: 00:11:08 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:11:08 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:11:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:11:08 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 00:11:08 : I am in catch area
MIG: 00:11:08 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 00:11:14 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 00:11:14 : Component_Name: system_mig_7series_0_0
MIG: 00:11:14 : Moving system_mig_7series_0_0 ...
MIG: 00:11:14 : Moving system_mig_7series_0_0.veo ...
MIG: 00:11:14 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 00:24:39 : Running synthesis.xit
MIG: 00:24:39 : ################# RUNNING MIG BATCH ###################
MIG: 00:24:39 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 00:24:39 : synp_flow:  -- synthesis_mode: Other
MIG: 00:24:39 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 00:24:39 : vivado_mode: xpg_bd
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 1
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 : isPortInterface: 0
MIG: 00:24:39 :  locked false  
MIG: 00:24:39 : HDL Language: Verilog
MIG: 00:24:39 : compInfo: false
MIG: 00:24:39 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:24:39 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:24:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:24:39 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 00:24:39 : I am in catch area
MIG: 00:24:39 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 00:24:46 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 00:24:46 : Component_Name: system_mig_7series_0_0
MIG: 00:24:46 : Moving system_mig_7series_0_0 ...
MIG: 00:24:46 : Moving system_mig_7series_0_0.veo ...
MIG: 00:24:46 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 00:24:46 : Running vlog_synth_rpr.xit
MIG: 00:24:46 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 00:24:46 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 00:24:46 : ################# RUNNING MIG BATCH ###################
MIG: 00:24:46 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 00:24:46 : synp_flow:  -- synthesis_mode: Other
MIG: 00:24:46 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 00:24:46 : vivado_mode: xpg_bd
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 1
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 : isPortInterface: 0
MIG: 00:24:46 :  locked false  
MIG: 00:24:46 : HDL Language: Verilog
MIG: 00:24:46 : compInfo: false
MIG: 00:24:46 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:24:46 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:24:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:24:46 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 00:24:46 : I am in catch area
MIG: 00:24:46 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 00:24:52 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 00:24:52 : Component_Name: system_mig_7series_0_0
MIG: 00:24:52 : Moving system_mig_7series_0_0 ...
MIG: 00:24:52 : Moving system_mig_7series_0_0.veo ...
MIG: 00:24:52 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 00:24:52 : Running simulation.xit
MIG: 00:24:52 : ################# RUNNING MIG BATCH ###################
MIG: 00:24:52 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 00:24:52 : synp_flow:  -- synthesis_mode: Other
MIG: 00:24:52 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 00:24:52 : vivado_mode: xpg_bd
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 1
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 : isPortInterface: 0
MIG: 00:24:52 :  locked false  
MIG: 00:24:52 : HDL Language: Verilog
MIG: 00:24:52 : compInfo: false
MIG: 00:24:52 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:24:52 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:24:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:24:52 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 00:24:52 : I am in catch area
MIG: 00:24:52 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 00:24:59 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 00:24:59 : Component_Name: system_mig_7series_0_0
MIG: 00:24:59 : Moving system_mig_7series_0_0 ...
MIG: 00:24:59 : Moving system_mig_7series_0_0.veo ...
MIG: 00:24:59 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 00:24:59 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:24:59 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 00:24:59 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 00:24:59 : ################# RUNNING MIG BATCH ###################
MIG: 00:24:59 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 00:24:59 : synp_flow:  -- synthesis_mode: Other
MIG: 00:24:59 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 00:24:59 : vivado_mode: xpg_bd
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 1
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 : isPortInterface: 0
MIG: 00:24:59 :  locked false  
MIG: 00:24:59 : HDL Language: Verilog
MIG: 00:24:59 : compInfo: false
MIG: 00:24:59 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:24:59 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:24:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:24:59 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 00:24:59 : I am in catch area
MIG: 00:24:59 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 00:25:05 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 00:25:05 : Component_Name: system_mig_7series_0_0
MIG: 00:25:05 : Moving system_mig_7series_0_0 ...
MIG: 00:25:05 : Moving system_mig_7series_0_0.veo ...
MIG: 00:25:05 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 00:25:05 : Running implementation.xit
MIG: 00:25:05 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 00:25:05 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 00:25:05 : ################# RUNNING MIG BATCH ###################
MIG: 00:25:05 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 00:25:05 : synp_flow:  -- synthesis_mode: Other
MIG: 00:25:05 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 00:25:05 : vivado_mode: xpg_bd
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 1
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 : isPortInterface: 0
MIG: 00:25:05 :  locked false  
MIG: 00:25:05 : HDL Language: Verilog
MIG: 00:25:05 : compInfo: false
MIG: 00:25:05 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:25:05 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:25:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:25:05 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 00:25:05 : I am in catch area
MIG: 00:25:05 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 00:25:12 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 00:25:12 : Component_Name: system_mig_7series_0_0
MIG: 00:25:12 : Moving system_mig_7series_0_0 ...
MIG: 00:25:12 : Moving system_mig_7series_0_0.veo ...
MIG: 00:25:12 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 00:39:42 : Running synthesis.xit
MIG: 00:39:42 : ################# RUNNING MIG BATCH ###################
MIG: 00:39:42 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 00:39:42 : synp_flow:  -- synthesis_mode: Other
MIG: 00:39:42 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 00:39:42 : vivado_mode: xpg_bd
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 1
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 : isPortInterface: 0
MIG: 00:39:42 :  locked false  
MIG: 00:39:42 : HDL Language: Verilog
MIG: 00:39:42 : compInfo: false
MIG: 00:39:42 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:39:42 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:39:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:39:42 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 00:39:42 : I am in catch area
MIG: 00:39:42 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 00:39:48 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 00:39:48 : Component_Name: system_mig_7series_0_0
MIG: 00:39:48 : Moving system_mig_7series_0_0 ...
MIG: 00:39:48 : Moving system_mig_7series_0_0.veo ...
MIG: 00:39:48 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 00:39:48 : Running vlog_synth_rpr.xit
MIG: 00:39:48 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 00:39:48 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 00:39:48 : ################# RUNNING MIG BATCH ###################
MIG: 00:39:48 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 00:39:48 : synp_flow:  -- synthesis_mode: Other
MIG: 00:39:48 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 00:39:48 : vivado_mode: xpg_bd
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 1
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 : isPortInterface: 0
MIG: 00:39:48 :  locked false  
MIG: 00:39:48 : HDL Language: Verilog
MIG: 00:39:48 : compInfo: false
MIG: 00:39:48 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:39:48 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:39:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:39:48 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 00:39:48 : I am in catch area
MIG: 00:39:48 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 00:39:54 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 00:39:54 : Component_Name: system_mig_7series_0_0
MIG: 00:39:54 : Moving system_mig_7series_0_0 ...
MIG: 00:39:54 : Moving system_mig_7series_0_0.veo ...
MIG: 00:39:54 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 00:39:55 : Running simulation.xit
MIG: 00:39:55 : ################# RUNNING MIG BATCH ###################
MIG: 00:39:55 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 00:39:55 : synp_flow:  -- synthesis_mode: Other
MIG: 00:39:55 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 00:39:55 : vivado_mode: xpg_bd
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 1
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 : isPortInterface: 0
MIG: 00:39:55 :  locked false  
MIG: 00:39:55 : HDL Language: Verilog
MIG: 00:39:55 : compInfo: false
MIG: 00:39:55 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:39:55 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:39:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:39:55 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 00:39:55 : I am in catch area
MIG: 00:39:55 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 00:40:01 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 00:40:01 : Component_Name: system_mig_7series_0_0
MIG: 00:40:01 : Moving system_mig_7series_0_0 ...
MIG: 00:40:01 : Moving system_mig_7series_0_0.veo ...
MIG: 00:40:01 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 00:40:01 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 00:40:01 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 00:40:01 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 00:40:01 : ################# RUNNING MIG BATCH ###################
MIG: 00:40:01 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 00:40:01 : synp_flow:  -- synthesis_mode: Other
MIG: 00:40:01 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 00:40:01 : vivado_mode: xpg_bd
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 1
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 : isPortInterface: 0
MIG: 00:40:01 :  locked false  
MIG: 00:40:01 : HDL Language: Verilog
MIG: 00:40:01 : compInfo: false
MIG: 00:40:01 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:40:01 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:40:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:40:01 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 00:40:01 : I am in catch area
MIG: 00:40:01 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 00:40:08 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 00:40:08 : Component_Name: system_mig_7series_0_0
MIG: 00:40:08 : Moving system_mig_7series_0_0 ...
MIG: 00:40:08 : Moving system_mig_7series_0_0.veo ...
MIG: 00:40:08 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 00:40:08 : Running implementation.xit
MIG: 00:40:08 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 00:40:08 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 00:40:08 : ################# RUNNING MIG BATCH ###################
MIG: 00:40:08 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 00:40:08 : synp_flow:  -- synthesis_mode: Other
MIG: 00:40:08 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 00:40:08 : vivado_mode: xpg_bd
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 1
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 : isPortInterface: 0
MIG: 00:40:08 :  locked false  
MIG: 00:40:08 : HDL Language: Verilog
MIG: 00:40:08 : compInfo: false
MIG: 00:40:08 : Vivado Options xc7a35ti csg324 -1l
MIG: 00:40:08 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 00:40:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 00:40:08 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 00:40:08 : I am in catch area
MIG: 00:40:08 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 00:40:14 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 00:40:14 : Component_Name: system_mig_7series_0_0
MIG: 00:40:14 : Moving system_mig_7series_0_0 ...
MIG: 00:40:14 : Moving system_mig_7series_0_0.veo ...
MIG: 00:40:14 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:44:28 : Running synthesis.xit
MIG: 12:44:28 : ################# RUNNING MIG BATCH ###################
MIG: 12:44:28 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:44:28 : synp_flow:  -- synthesis_mode: Other
MIG: 12:44:28 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:44:28 : vivado_mode: xpg_bd
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 1
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 : isPortInterface: 0
MIG: 12:44:28 :  locked false  
MIG: 12:44:28 : HDL Language: Verilog
MIG: 12:44:28 : compInfo: false
MIG: 12:44:28 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:44:28 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:44:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:44:28 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:44:28 : I am in catch area
MIG: 12:44:28 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:44:34 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:44:34 : Component_Name: system_mig_7series_0_0
MIG: 12:44:34 : Moving system_mig_7series_0_0 ...
MIG: 12:44:34 : Moving system_mig_7series_0_0.veo ...
MIG: 12:44:34 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:44:34 : Running vlog_synth_rpr.xit
MIG: 12:44:34 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:44:34 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:44:34 : ################# RUNNING MIG BATCH ###################
MIG: 12:44:34 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:44:34 : synp_flow:  -- synthesis_mode: Other
MIG: 12:44:34 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:44:34 : vivado_mode: xpg_bd
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 1
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 : isPortInterface: 0
MIG: 12:44:34 :  locked false  
MIG: 12:44:34 : HDL Language: Verilog
MIG: 12:44:34 : compInfo: false
MIG: 12:44:34 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:44:34 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:44:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:44:34 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:44:34 : I am in catch area
MIG: 12:44:34 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:44:41 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:44:41 : Component_Name: system_mig_7series_0_0
MIG: 12:44:41 : Moving system_mig_7series_0_0 ...
MIG: 12:44:41 : Moving system_mig_7series_0_0.veo ...
MIG: 12:44:41 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:44:41 : Running simulation.xit
MIG: 12:44:41 : ################# RUNNING MIG BATCH ###################
MIG: 12:44:41 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:44:41 : synp_flow:  -- synthesis_mode: Other
MIG: 12:44:41 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:44:41 : vivado_mode: xpg_bd
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 1
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 : isPortInterface: 0
MIG: 12:44:41 :  locked false  
MIG: 12:44:41 : HDL Language: Verilog
MIG: 12:44:41 : compInfo: false
MIG: 12:44:41 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:44:41 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:44:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:44:41 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:44:41 : I am in catch area
MIG: 12:44:41 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:44:47 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:44:47 : Component_Name: system_mig_7series_0_0
MIG: 12:44:47 : Moving system_mig_7series_0_0 ...
MIG: 12:44:47 : Moving system_mig_7series_0_0.veo ...
MIG: 12:44:47 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:44:47 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:44:47 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:44:47 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:44:47 : ################# RUNNING MIG BATCH ###################
MIG: 12:44:47 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:44:47 : synp_flow:  -- synthesis_mode: Other
MIG: 12:44:47 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:44:47 : vivado_mode: xpg_bd
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 1
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 : isPortInterface: 0
MIG: 12:44:47 :  locked false  
MIG: 12:44:47 : HDL Language: Verilog
MIG: 12:44:47 : compInfo: false
MIG: 12:44:47 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:44:47 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:44:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:44:47 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:44:47 : I am in catch area
MIG: 12:44:47 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:44:54 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:44:54 : Component_Name: system_mig_7series_0_0
MIG: 12:44:54 : Moving system_mig_7series_0_0 ...
MIG: 12:44:54 : Moving system_mig_7series_0_0.veo ...
MIG: 12:44:54 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:44:54 : Running implementation.xit
MIG: 12:44:54 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:44:54 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:44:54 : ################# RUNNING MIG BATCH ###################
MIG: 12:44:54 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:44:54 : synp_flow:  -- synthesis_mode: Other
MIG: 12:44:54 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:44:54 : vivado_mode: xpg_bd
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 1
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 : isPortInterface: 0
MIG: 12:44:54 :  locked false  
MIG: 12:44:54 : HDL Language: Verilog
MIG: 12:44:54 : compInfo: false
MIG: 12:44:54 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:44:54 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:44:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:44:54 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:44:54 : I am in catch area
MIG: 12:44:54 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:45:00 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:45:00 : Component_Name: system_mig_7series_0_0
MIG: 12:45:00 : Moving system_mig_7series_0_0 ...
MIG: 12:45:00 : Moving system_mig_7series_0_0.veo ...
MIG: 12:45:00 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:05:11 : Running synthesis.xit
MIG: 14:05:11 : ################# RUNNING MIG BATCH ###################
MIG: 14:05:11 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:05:11 : synp_flow:  -- synthesis_mode: Other
MIG: 14:05:11 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:05:11 : vivado_mode: xpg_bd
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 1
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 : isPortInterface: 0
MIG: 14:05:11 :  locked false  
MIG: 14:05:11 : HDL Language: Verilog
MIG: 14:05:11 : compInfo: false
MIG: 14:05:11 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:05:11 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:05:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:05:11 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:05:11 : I am in catch area
MIG: 14:05:11 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:05:17 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:05:17 : Component_Name: system_mig_7series_0_0
MIG: 14:05:17 : Moving system_mig_7series_0_0 ...
MIG: 14:05:17 : Moving system_mig_7series_0_0.veo ...
MIG: 14:05:17 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:05:18 : Running vlog_synth_rpr.xit
MIG: 14:05:18 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 14:05:18 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:05:18 : ################# RUNNING MIG BATCH ###################
MIG: 14:05:18 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:05:18 : synp_flow:  -- synthesis_mode: Other
MIG: 14:05:18 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:05:18 : vivado_mode: xpg_bd
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 1
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 : isPortInterface: 0
MIG: 14:05:18 :  locked false  
MIG: 14:05:18 : HDL Language: Verilog
MIG: 14:05:18 : compInfo: false
MIG: 14:05:18 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:05:18 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:05:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:05:18 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:05:18 : I am in catch area
MIG: 14:05:18 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:05:24 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:05:24 : Component_Name: system_mig_7series_0_0
MIG: 14:05:24 : Moving system_mig_7series_0_0 ...
MIG: 14:05:24 : Moving system_mig_7series_0_0.veo ...
MIG: 14:05:24 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:05:24 : Running simulation.xit
MIG: 14:05:24 : ################# RUNNING MIG BATCH ###################
MIG: 14:05:24 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:05:24 : synp_flow:  -- synthesis_mode: Other
MIG: 14:05:24 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:05:24 : vivado_mode: xpg_bd
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 1
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 : isPortInterface: 0
MIG: 14:05:24 :  locked false  
MIG: 14:05:24 : HDL Language: Verilog
MIG: 14:05:24 : compInfo: false
MIG: 14:05:24 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:05:24 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:05:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:05:24 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:05:24 : I am in catch area
MIG: 14:05:24 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:05:31 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:05:31 : Component_Name: system_mig_7series_0_0
MIG: 14:05:31 : Moving system_mig_7series_0_0 ...
MIG: 14:05:31 : Moving system_mig_7series_0_0.veo ...
MIG: 14:05:31 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:05:31 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:05:31 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 14:05:31 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:05:31 : ################# RUNNING MIG BATCH ###################
MIG: 14:05:31 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:05:31 : synp_flow:  -- synthesis_mode: Other
MIG: 14:05:31 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:05:31 : vivado_mode: xpg_bd
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 1
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 : isPortInterface: 0
MIG: 14:05:31 :  locked false  
MIG: 14:05:31 : HDL Language: Verilog
MIG: 14:05:31 : compInfo: false
MIG: 14:05:31 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:05:31 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:05:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:05:31 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:05:31 : I am in catch area
MIG: 14:05:31 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:05:37 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:05:37 : Component_Name: system_mig_7series_0_0
MIG: 14:05:37 : Moving system_mig_7series_0_0 ...
MIG: 14:05:37 : Moving system_mig_7series_0_0.veo ...
MIG: 14:05:37 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:05:37 : Running implementation.xit
MIG: 14:05:37 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 14:05:37 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:05:37 : ################# RUNNING MIG BATCH ###################
MIG: 14:05:37 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:05:37 : synp_flow:  -- synthesis_mode: Other
MIG: 14:05:37 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:05:37 : vivado_mode: xpg_bd
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 1
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 : isPortInterface: 0
MIG: 14:05:37 :  locked false  
MIG: 14:05:37 : HDL Language: Verilog
MIG: 14:05:37 : compInfo: false
MIG: 14:05:37 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:05:37 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:05:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:05:37 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:05:37 : I am in catch area
MIG: 14:05:37 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:05:44 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:05:44 : Component_Name: system_mig_7series_0_0
MIG: 14:05:44 : Moving system_mig_7series_0_0 ...
MIG: 14:05:44 : Moving system_mig_7series_0_0.veo ...
MIG: 14:05:44 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:17:30 : Running synthesis.xit
MIG: 14:17:30 : ################# RUNNING MIG BATCH ###################
MIG: 14:17:30 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:17:30 : synp_flow:  -- synthesis_mode: Other
MIG: 14:17:30 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:17:30 : vivado_mode: xpg_bd
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 1
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 : isPortInterface: 0
MIG: 14:17:30 :  locked false  
MIG: 14:17:30 : HDL Language: Verilog
MIG: 14:17:30 : compInfo: false
MIG: 14:17:30 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:17:30 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:17:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:17:30 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:17:30 : I am in catch area
MIG: 14:17:30 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:17:36 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:17:36 : Component_Name: system_mig_7series_0_0
MIG: 14:17:36 : Moving system_mig_7series_0_0 ...
MIG: 14:17:36 : Moving system_mig_7series_0_0.veo ...
MIG: 14:17:36 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:17:36 : Running vlog_synth_rpr.xit
MIG: 14:17:36 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 14:17:36 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:17:36 : ################# RUNNING MIG BATCH ###################
MIG: 14:17:36 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:17:36 : synp_flow:  -- synthesis_mode: Other
MIG: 14:17:36 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:17:36 : vivado_mode: xpg_bd
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 1
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 : isPortInterface: 0
MIG: 14:17:36 :  locked false  
MIG: 14:17:36 : HDL Language: Verilog
MIG: 14:17:36 : compInfo: false
MIG: 14:17:36 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:17:36 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:17:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:17:36 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:17:36 : I am in catch area
MIG: 14:17:36 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:17:43 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:17:43 : Component_Name: system_mig_7series_0_0
MIG: 14:17:43 : Moving system_mig_7series_0_0 ...
MIG: 14:17:43 : Moving system_mig_7series_0_0.veo ...
MIG: 14:17:43 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:17:43 : Running simulation.xit
MIG: 14:17:43 : ################# RUNNING MIG BATCH ###################
MIG: 14:17:43 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:17:43 : synp_flow:  -- synthesis_mode: Other
MIG: 14:17:43 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:17:43 : vivado_mode: xpg_bd
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 1
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 : isPortInterface: 0
MIG: 14:17:43 :  locked false  
MIG: 14:17:43 : HDL Language: Verilog
MIG: 14:17:43 : compInfo: false
MIG: 14:17:43 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:17:43 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:17:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:17:43 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:17:43 : I am in catch area
MIG: 14:17:43 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:17:49 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:17:49 : Component_Name: system_mig_7series_0_0
MIG: 14:17:49 : Moving system_mig_7series_0_0 ...
MIG: 14:17:49 : Moving system_mig_7series_0_0.veo ...
MIG: 14:17:49 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:17:49 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:17:49 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 14:17:49 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:17:49 : ################# RUNNING MIG BATCH ###################
MIG: 14:17:49 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:17:49 : synp_flow:  -- synthesis_mode: Other
MIG: 14:17:49 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:17:49 : vivado_mode: xpg_bd
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 1
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 : isPortInterface: 0
MIG: 14:17:49 :  locked false  
MIG: 14:17:49 : HDL Language: Verilog
MIG: 14:17:49 : compInfo: false
MIG: 14:17:49 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:17:49 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:17:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:17:49 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:17:49 : I am in catch area
MIG: 14:17:49 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:17:56 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:17:56 : Component_Name: system_mig_7series_0_0
MIG: 14:17:56 : Moving system_mig_7series_0_0 ...
MIG: 14:17:56 : Moving system_mig_7series_0_0.veo ...
MIG: 14:17:56 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:17:56 : Running implementation.xit
MIG: 14:17:56 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 14:17:56 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:17:56 : ################# RUNNING MIG BATCH ###################
MIG: 14:17:56 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:17:56 : synp_flow:  -- synthesis_mode: Other
MIG: 14:17:56 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:17:56 : vivado_mode: xpg_bd
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 1
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 : isPortInterface: 0
MIG: 14:17:56 :  locked false  
MIG: 14:17:56 : HDL Language: Verilog
MIG: 14:17:56 : compInfo: false
MIG: 14:17:56 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:17:56 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:17:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:17:56 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:17:56 : I am in catch area
MIG: 14:17:56 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:18:02 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:18:02 : Component_Name: system_mig_7series_0_0
MIG: 14:18:02 : Moving system_mig_7series_0_0 ...
MIG: 14:18:02 : Moving system_mig_7series_0_0.veo ...
MIG: 14:18:02 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:25:22 : Running synthesis.xit
MIG: 14:25:22 : ################# RUNNING MIG BATCH ###################
MIG: 14:25:22 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:25:22 : synp_flow:  -- synthesis_mode: Other
MIG: 14:25:22 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:25:22 : vivado_mode: xpg_bd
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 1
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 : isPortInterface: 0
MIG: 14:25:22 :  locked false  
MIG: 14:25:22 : HDL Language: Verilog
MIG: 14:25:22 : compInfo: false
MIG: 14:25:22 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:25:22 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:25:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:25:22 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:25:22 : I am in catch area
MIG: 14:25:22 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:25:28 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:25:28 : Component_Name: system_mig_7series_0_0
MIG: 14:25:28 : Moving system_mig_7series_0_0 ...
MIG: 14:25:28 : Moving system_mig_7series_0_0.veo ...
MIG: 14:25:28 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:25:28 : Running vlog_synth_rpr.xit
MIG: 14:25:28 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 14:25:28 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:25:28 : ################# RUNNING MIG BATCH ###################
MIG: 14:25:28 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:25:28 : synp_flow:  -- synthesis_mode: Other
MIG: 14:25:28 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:25:28 : vivado_mode: xpg_bd
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 1
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 : isPortInterface: 0
MIG: 14:25:28 :  locked false  
MIG: 14:25:28 : HDL Language: Verilog
MIG: 14:25:28 : compInfo: false
MIG: 14:25:28 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:25:28 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:25:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:25:28 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:25:28 : I am in catch area
MIG: 14:25:28 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:25:35 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:25:35 : Component_Name: system_mig_7series_0_0
MIG: 14:25:35 : Moving system_mig_7series_0_0 ...
MIG: 14:25:35 : Moving system_mig_7series_0_0.veo ...
MIG: 14:25:35 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:25:35 : Running simulation.xit
MIG: 14:25:35 : ################# RUNNING MIG BATCH ###################
MIG: 14:25:35 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:25:35 : synp_flow:  -- synthesis_mode: Other
MIG: 14:25:35 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:25:35 : vivado_mode: xpg_bd
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 1
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 : isPortInterface: 0
MIG: 14:25:35 :  locked false  
MIG: 14:25:35 : HDL Language: Verilog
MIG: 14:25:35 : compInfo: false
MIG: 14:25:35 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:25:35 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:25:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:25:35 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:25:35 : I am in catch area
MIG: 14:25:35 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:25:41 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:25:41 : Component_Name: system_mig_7series_0_0
MIG: 14:25:41 : Moving system_mig_7series_0_0 ...
MIG: 14:25:41 : Moving system_mig_7series_0_0.veo ...
MIG: 14:25:41 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:25:41 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:25:41 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 14:25:41 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:25:41 : ################# RUNNING MIG BATCH ###################
MIG: 14:25:41 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:25:41 : synp_flow:  -- synthesis_mode: Other
MIG: 14:25:41 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:25:41 : vivado_mode: xpg_bd
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 1
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 : isPortInterface: 0
MIG: 14:25:41 :  locked false  
MIG: 14:25:41 : HDL Language: Verilog
MIG: 14:25:41 : compInfo: false
MIG: 14:25:41 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:25:41 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:25:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:25:41 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:25:41 : I am in catch area
MIG: 14:25:41 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:25:48 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:25:48 : Component_Name: system_mig_7series_0_0
MIG: 14:25:48 : Moving system_mig_7series_0_0 ...
MIG: 14:25:48 : Moving system_mig_7series_0_0.veo ...
MIG: 14:25:48 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:25:48 : Running implementation.xit
MIG: 14:25:48 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 14:25:48 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:25:48 : ################# RUNNING MIG BATCH ###################
MIG: 14:25:48 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:25:48 : synp_flow:  -- synthesis_mode: Other
MIG: 14:25:48 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:25:48 : vivado_mode: xpg_bd
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 1
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 : isPortInterface: 0
MIG: 14:25:48 :  locked false  
MIG: 14:25:48 : HDL Language: Verilog
MIG: 14:25:48 : compInfo: false
MIG: 14:25:48 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:25:48 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:25:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:25:48 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:25:48 : I am in catch area
MIG: 14:25:48 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:25:55 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:25:55 : Component_Name: system_mig_7series_0_0
MIG: 14:25:55 : Moving system_mig_7series_0_0 ...
MIG: 14:25:55 : Moving system_mig_7series_0_0.veo ...
MIG: 14:25:55 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:01:44 : Running synthesis.xit
MIG: 15:01:44 : ################# RUNNING MIG BATCH ###################
MIG: 15:01:44 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:01:44 : synp_flow:  -- synthesis_mode: Other
MIG: 15:01:44 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:01:44 : vivado_mode: xpg_bd
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 1
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 : isPortInterface: 0
MIG: 15:01:44 :  locked false  
MIG: 15:01:44 : HDL Language: Verilog
MIG: 15:01:44 : compInfo: false
MIG: 15:01:44 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:01:44 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:01:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:01:44 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:01:44 : I am in catch area
MIG: 15:01:44 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:01:51 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:01:51 : Component_Name: system_mig_7series_0_0
MIG: 15:01:51 : Moving system_mig_7series_0_0 ...
MIG: 15:01:51 : Moving system_mig_7series_0_0.veo ...
MIG: 15:01:51 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:01:51 : Running vlog_synth_rpr.xit
MIG: 15:01:51 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 15:01:51 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:01:51 : ################# RUNNING MIG BATCH ###################
MIG: 15:01:51 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:01:51 : synp_flow:  -- synthesis_mode: Other
MIG: 15:01:51 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:01:51 : vivado_mode: xpg_bd
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 1
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 : isPortInterface: 0
MIG: 15:01:51 :  locked false  
MIG: 15:01:51 : HDL Language: Verilog
MIG: 15:01:51 : compInfo: false
MIG: 15:01:51 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:01:51 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:01:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:01:51 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:01:51 : I am in catch area
MIG: 15:01:51 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:01:58 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:01:58 : Component_Name: system_mig_7series_0_0
MIG: 15:01:58 : Moving system_mig_7series_0_0 ...
MIG: 15:01:58 : Moving system_mig_7series_0_0.veo ...
MIG: 15:01:58 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:01:58 : Running simulation.xit
MIG: 15:01:58 : ################# RUNNING MIG BATCH ###################
MIG: 15:01:58 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:01:58 : synp_flow:  -- synthesis_mode: Other
MIG: 15:01:58 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:01:58 : vivado_mode: xpg_bd
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 1
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 : isPortInterface: 0
MIG: 15:01:58 :  locked false  
MIG: 15:01:58 : HDL Language: Verilog
MIG: 15:01:58 : compInfo: false
MIG: 15:01:58 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:01:58 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:01:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:01:58 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:01:58 : I am in catch area
MIG: 15:01:58 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:02:04 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:02:04 : Component_Name: system_mig_7series_0_0
MIG: 15:02:04 : Moving system_mig_7series_0_0 ...
MIG: 15:02:04 : Moving system_mig_7series_0_0.veo ...
MIG: 15:02:04 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:02:04 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:02:04 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 15:02:04 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:02:04 : ################# RUNNING MIG BATCH ###################
MIG: 15:02:04 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:02:04 : synp_flow:  -- synthesis_mode: Other
MIG: 15:02:04 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:02:04 : vivado_mode: xpg_bd
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 1
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 : isPortInterface: 0
MIG: 15:02:04 :  locked false  
MIG: 15:02:04 : HDL Language: Verilog
MIG: 15:02:04 : compInfo: false
MIG: 15:02:04 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:02:04 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:02:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:02:04 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:02:04 : I am in catch area
MIG: 15:02:04 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:02:11 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:02:11 : Component_Name: system_mig_7series_0_0
MIG: 15:02:11 : Moving system_mig_7series_0_0 ...
MIG: 15:02:11 : Moving system_mig_7series_0_0.veo ...
MIG: 15:02:11 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:02:11 : Running implementation.xit
MIG: 15:02:11 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 15:02:11 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:02:11 : ################# RUNNING MIG BATCH ###################
MIG: 15:02:11 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:02:11 : synp_flow:  -- synthesis_mode: Other
MIG: 15:02:11 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:02:11 : vivado_mode: xpg_bd
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 1
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 : isPortInterface: 0
MIG: 15:02:11 :  locked false  
MIG: 15:02:11 : HDL Language: Verilog
MIG: 15:02:11 : compInfo: false
MIG: 15:02:11 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:02:11 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:02:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:02:11 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:02:11 : I am in catch area
MIG: 15:02:11 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:02:17 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:02:17 : Component_Name: system_mig_7series_0_0
MIG: 15:02:17 : Moving system_mig_7series_0_0 ...
MIG: 15:02:17 : Moving system_mig_7series_0_0.veo ...
MIG: 15:02:17 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:14:26 : Running synthesis.xit
MIG: 15:14:26 : ################# RUNNING MIG BATCH ###################
MIG: 15:14:26 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:14:26 : synp_flow:  -- synthesis_mode: Other
MIG: 15:14:26 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:14:26 : vivado_mode: xpg_bd
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 1
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 : isPortInterface: 0
MIG: 15:14:26 :  locked false  
MIG: 15:14:26 : HDL Language: Verilog
MIG: 15:14:26 : compInfo: false
MIG: 15:14:26 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:14:26 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:14:26 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:14:26 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:14:26 : I am in catch area
MIG: 15:14:26 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:14:32 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:14:32 : Component_Name: system_mig_7series_0_0
MIG: 15:14:32 : Moving system_mig_7series_0_0 ...
MIG: 15:14:32 : Moving system_mig_7series_0_0.veo ...
MIG: 15:14:32 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:14:32 : Running vlog_synth_rpr.xit
MIG: 15:14:32 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 15:14:32 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:14:32 : ################# RUNNING MIG BATCH ###################
MIG: 15:14:32 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:14:32 : synp_flow:  -- synthesis_mode: Other
MIG: 15:14:32 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:14:32 : vivado_mode: xpg_bd
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 1
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 : isPortInterface: 0
MIG: 15:14:32 :  locked false  
MIG: 15:14:32 : HDL Language: Verilog
MIG: 15:14:32 : compInfo: false
MIG: 15:14:32 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:14:32 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:14:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:14:32 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:14:32 : I am in catch area
MIG: 15:14:32 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:14:39 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:14:39 : Component_Name: system_mig_7series_0_0
MIG: 15:14:39 : Moving system_mig_7series_0_0 ...
MIG: 15:14:39 : Moving system_mig_7series_0_0.veo ...
MIG: 15:14:39 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:14:39 : Running simulation.xit
MIG: 15:14:39 : ################# RUNNING MIG BATCH ###################
MIG: 15:14:39 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:14:39 : synp_flow:  -- synthesis_mode: Other
MIG: 15:14:39 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:14:39 : vivado_mode: xpg_bd
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 1
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 : isPortInterface: 0
MIG: 15:14:39 :  locked false  
MIG: 15:14:39 : HDL Language: Verilog
MIG: 15:14:39 : compInfo: false
MIG: 15:14:39 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:14:39 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:14:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:14:39 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:14:39 : I am in catch area
MIG: 15:14:39 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:14:45 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:14:45 : Component_Name: system_mig_7series_0_0
MIG: 15:14:45 : Moving system_mig_7series_0_0 ...
MIG: 15:14:45 : Moving system_mig_7series_0_0.veo ...
MIG: 15:14:45 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:14:45 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:14:45 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 15:14:45 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:14:45 : ################# RUNNING MIG BATCH ###################
MIG: 15:14:45 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:14:45 : synp_flow:  -- synthesis_mode: Other
MIG: 15:14:45 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:14:45 : vivado_mode: xpg_bd
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 1
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 :  locked false  
MIG: 15:14:45 : HDL Language: Verilog
MIG: 15:14:45 : compInfo: false
MIG: 15:14:45 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:14:45 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:14:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:14:45 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:14:45 : I am in catch area
MIG: 15:14:45 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:14:52 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:14:52 : Component_Name: system_mig_7series_0_0
MIG: 15:14:52 : Moving system_mig_7series_0_0 ...
MIG: 15:14:52 : Moving system_mig_7series_0_0.veo ...
MIG: 15:14:52 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:14:52 : Running implementation.xit
MIG: 15:14:52 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 15:14:52 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:14:52 : ################# RUNNING MIG BATCH ###################
MIG: 15:14:52 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:14:52 : synp_flow:  -- synthesis_mode: Other
MIG: 15:14:52 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:14:52 : vivado_mode: xpg_bd
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 1
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 : isPortInterface: 0
MIG: 15:14:52 :  locked false  
MIG: 15:14:52 : HDL Language: Verilog
MIG: 15:14:52 : compInfo: false
MIG: 15:14:52 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:14:52 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:14:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:14:52 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:14:52 : I am in catch area
MIG: 15:14:52 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:14:58 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:14:58 : Component_Name: system_mig_7series_0_0
MIG: 15:14:58 : Moving system_mig_7series_0_0 ...
MIG: 15:14:58 : Moving system_mig_7series_0_0.veo ...
MIG: 15:14:58 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:28:22 : Running synthesis.xit
MIG: 15:28:22 : ################# RUNNING MIG BATCH ###################
MIG: 15:28:22 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:28:22 : synp_flow:  -- synthesis_mode: Other
MIG: 15:28:22 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:28:22 : vivado_mode: xpg_bd
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 1
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 : isPortInterface: 0
MIG: 15:28:22 :  locked false  
MIG: 15:28:22 : HDL Language: Verilog
MIG: 15:28:22 : compInfo: false
MIG: 15:28:22 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:28:22 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:28:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:28:22 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:28:22 : I am in catch area
MIG: 15:28:22 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:28:28 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:28:28 : Component_Name: system_mig_7series_0_0
MIG: 15:28:28 : Moving system_mig_7series_0_0 ...
MIG: 15:28:28 : Moving system_mig_7series_0_0.veo ...
MIG: 15:28:28 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:28:29 : Running vlog_synth_rpr.xit
MIG: 15:28:29 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 15:28:29 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:28:29 : ################# RUNNING MIG BATCH ###################
MIG: 15:28:29 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:28:29 : synp_flow:  -- synthesis_mode: Other
MIG: 15:28:29 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:28:29 : vivado_mode: xpg_bd
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 1
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 : isPortInterface: 0
MIG: 15:28:29 :  locked false  
MIG: 15:28:29 : HDL Language: Verilog
MIG: 15:28:29 : compInfo: false
MIG: 15:28:29 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:28:29 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:28:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:28:29 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:28:29 : I am in catch area
MIG: 15:28:29 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:28:35 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:28:35 : Component_Name: system_mig_7series_0_0
MIG: 15:28:35 : Moving system_mig_7series_0_0 ...
MIG: 15:28:35 : Moving system_mig_7series_0_0.veo ...
MIG: 15:28:35 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:28:35 : Running simulation.xit
MIG: 15:28:35 : ################# RUNNING MIG BATCH ###################
MIG: 15:28:35 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:28:35 : synp_flow:  -- synthesis_mode: Other
MIG: 15:28:35 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:28:35 : vivado_mode: xpg_bd
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 1
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 : isPortInterface: 0
MIG: 15:28:35 :  locked false  
MIG: 15:28:35 : HDL Language: Verilog
MIG: 15:28:35 : compInfo: false
MIG: 15:28:35 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:28:35 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:28:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:28:35 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:28:35 : I am in catch area
MIG: 15:28:35 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:28:41 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:28:41 : Component_Name: system_mig_7series_0_0
MIG: 15:28:41 : Moving system_mig_7series_0_0 ...
MIG: 15:28:41 : Moving system_mig_7series_0_0.veo ...
MIG: 15:28:41 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:28:42 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:28:42 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 15:28:42 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:28:42 : ################# RUNNING MIG BATCH ###################
MIG: 15:28:42 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:28:42 : synp_flow:  -- synthesis_mode: Other
MIG: 15:28:42 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:28:42 : vivado_mode: xpg_bd
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 1
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 : isPortInterface: 0
MIG: 15:28:42 :  locked false  
MIG: 15:28:42 : HDL Language: Verilog
MIG: 15:28:42 : compInfo: false
MIG: 15:28:42 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:28:42 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:28:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:28:42 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:28:42 : I am in catch area
MIG: 15:28:42 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:28:48 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:28:48 : Component_Name: system_mig_7series_0_0
MIG: 15:28:48 : Moving system_mig_7series_0_0 ...
MIG: 15:28:48 : Moving system_mig_7series_0_0.veo ...
MIG: 15:28:48 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:28:48 : Running implementation.xit
MIG: 15:28:48 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 15:28:48 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:28:48 : ################# RUNNING MIG BATCH ###################
MIG: 15:28:48 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:28:48 : synp_flow:  -- synthesis_mode: Other
MIG: 15:28:48 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:28:48 : vivado_mode: xpg_bd
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 1
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 : isPortInterface: 0
MIG: 15:28:48 :  locked false  
MIG: 15:28:48 : HDL Language: Verilog
MIG: 15:28:48 : compInfo: false
MIG: 15:28:48 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:28:48 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:28:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:28:48 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:28:48 : I am in catch area
MIG: 15:28:48 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:28:55 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:28:55 : Component_Name: system_mig_7series_0_0
MIG: 15:28:55 : Moving system_mig_7series_0_0 ...
MIG: 15:28:55 : Moving system_mig_7series_0_0.veo ...
MIG: 15:28:55 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:39:16 : Running synthesis.xit
MIG: 15:39:16 : ################# RUNNING MIG BATCH ###################
MIG: 15:39:16 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:39:16 : synp_flow:  -- synthesis_mode: Other
MIG: 15:39:16 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:39:16 : vivado_mode: xpg_bd
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 1
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 : isPortInterface: 0
MIG: 15:39:16 :  locked false  
MIG: 15:39:16 : HDL Language: Verilog
MIG: 15:39:16 : compInfo: false
MIG: 15:39:16 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:39:16 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:39:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:39:16 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:39:16 : I am in catch area
MIG: 15:39:16 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:39:22 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:39:22 : Component_Name: system_mig_7series_0_0
MIG: 15:39:22 : Moving system_mig_7series_0_0 ...
MIG: 15:39:22 : Moving system_mig_7series_0_0.veo ...
MIG: 15:39:22 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:39:22 : Running vlog_synth_rpr.xit
MIG: 15:39:22 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 15:39:22 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:39:22 : ################# RUNNING MIG BATCH ###################
MIG: 15:39:22 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:39:22 : synp_flow:  -- synthesis_mode: Other
MIG: 15:39:22 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:39:22 : vivado_mode: xpg_bd
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 1
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 : isPortInterface: 0
MIG: 15:39:22 :  locked false  
MIG: 15:39:22 : HDL Language: Verilog
MIG: 15:39:22 : compInfo: false
MIG: 15:39:22 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:39:22 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:39:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:39:22 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:39:22 : I am in catch area
MIG: 15:39:22 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:39:29 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:39:29 : Component_Name: system_mig_7series_0_0
MIG: 15:39:29 : Moving system_mig_7series_0_0 ...
MIG: 15:39:29 : Moving system_mig_7series_0_0.veo ...
MIG: 15:39:29 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:39:29 : Running simulation.xit
MIG: 15:39:29 : ################# RUNNING MIG BATCH ###################
MIG: 15:39:29 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:39:29 : synp_flow:  -- synthesis_mode: Other
MIG: 15:39:29 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:39:29 : vivado_mode: xpg_bd
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 1
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 : isPortInterface: 0
MIG: 15:39:29 :  locked false  
MIG: 15:39:29 : HDL Language: Verilog
MIG: 15:39:29 : compInfo: false
MIG: 15:39:29 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:39:29 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:39:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:39:29 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:39:29 : I am in catch area
MIG: 15:39:29 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:39:35 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:39:35 : Component_Name: system_mig_7series_0_0
MIG: 15:39:35 : Moving system_mig_7series_0_0 ...
MIG: 15:39:35 : Moving system_mig_7series_0_0.veo ...
MIG: 15:39:35 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:39:35 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:39:35 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 15:39:35 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:39:35 : ################# RUNNING MIG BATCH ###################
MIG: 15:39:35 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:39:35 : synp_flow:  -- synthesis_mode: Other
MIG: 15:39:35 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:39:35 : vivado_mode: xpg_bd
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 1
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 : isPortInterface: 0
MIG: 15:39:35 :  locked false  
MIG: 15:39:35 : HDL Language: Verilog
MIG: 15:39:35 : compInfo: false
MIG: 15:39:35 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:39:35 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:39:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:39:35 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:39:35 : I am in catch area
MIG: 15:39:35 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:39:41 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:39:41 : Component_Name: system_mig_7series_0_0
MIG: 15:39:41 : Moving system_mig_7series_0_0 ...
MIG: 15:39:41 : Moving system_mig_7series_0_0.veo ...
MIG: 15:39:41 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:39:41 : Running implementation.xit
MIG: 15:39:41 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 15:39:41 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:39:41 : ################# RUNNING MIG BATCH ###################
MIG: 15:39:41 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:39:41 : synp_flow:  -- synthesis_mode: Other
MIG: 15:39:41 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:39:41 : vivado_mode: xpg_bd
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 1
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 : isPortInterface: 0
MIG: 15:39:41 :  locked false  
MIG: 15:39:41 : HDL Language: Verilog
MIG: 15:39:41 : compInfo: false
MIG: 15:39:41 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:39:41 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:39:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:39:41 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:39:41 : I am in catch area
MIG: 15:39:41 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:39:48 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:39:48 : Component_Name: system_mig_7series_0_0
MIG: 15:39:48 : Moving system_mig_7series_0_0 ...
MIG: 15:39:48 : Moving system_mig_7series_0_0.veo ...
MIG: 15:39:48 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:09:13 : Running synthesis.xit
MIG: 16:09:13 : ################# RUNNING MIG BATCH ###################
MIG: 16:09:13 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 16:09:13 : synp_flow:  -- synthesis_mode: Other
MIG: 16:09:13 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 16:09:13 : vivado_mode: xpg_bd
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 1
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 : isPortInterface: 0
MIG: 16:09:13 :  locked false  
MIG: 16:09:13 : HDL Language: Verilog
MIG: 16:09:13 : compInfo: false
MIG: 16:09:13 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:09:13 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:09:13 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:09:13 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 16:09:13 : I am in catch area
MIG: 16:09:13 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:09:20 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 16:09:20 : Component_Name: system_mig_7series_0_0
MIG: 16:09:20 : Moving system_mig_7series_0_0 ...
MIG: 16:09:20 : Moving system_mig_7series_0_0.veo ...
MIG: 16:09:20 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:09:20 : Running vlog_synth_rpr.xit
MIG: 16:09:20 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 16:09:20 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:09:20 : ################# RUNNING MIG BATCH ###################
MIG: 16:09:20 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 16:09:20 : synp_flow:  -- synthesis_mode: Other
MIG: 16:09:20 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 16:09:20 : vivado_mode: xpg_bd
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 1
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 : isPortInterface: 0
MIG: 16:09:20 :  locked false  
MIG: 16:09:20 : HDL Language: Verilog
MIG: 16:09:20 : compInfo: false
MIG: 16:09:20 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:09:20 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:09:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:09:20 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 16:09:20 : I am in catch area
MIG: 16:09:20 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:09:27 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 16:09:27 : Component_Name: system_mig_7series_0_0
MIG: 16:09:27 : Moving system_mig_7series_0_0 ...
MIG: 16:09:27 : Moving system_mig_7series_0_0.veo ...
MIG: 16:09:27 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:09:27 : Running simulation.xit
MIG: 16:09:27 : ################# RUNNING MIG BATCH ###################
MIG: 16:09:27 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 16:09:27 : synp_flow:  -- synthesis_mode: Other
MIG: 16:09:27 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 16:09:27 : vivado_mode: xpg_bd
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 1
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 : isPortInterface: 0
MIG: 16:09:27 :  locked false  
MIG: 16:09:27 : HDL Language: Verilog
MIG: 16:09:27 : compInfo: false
MIG: 16:09:27 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:09:27 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:09:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:09:27 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 16:09:27 : I am in catch area
MIG: 16:09:27 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:09:33 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 16:09:33 : Component_Name: system_mig_7series_0_0
MIG: 16:09:33 : Moving system_mig_7series_0_0 ...
MIG: 16:09:33 : Moving system_mig_7series_0_0.veo ...
MIG: 16:09:33 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:09:33 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:09:33 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 16:09:33 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:09:33 : ################# RUNNING MIG BATCH ###################
MIG: 16:09:33 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 16:09:33 : synp_flow:  -- synthesis_mode: Other
MIG: 16:09:33 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 16:09:33 : vivado_mode: xpg_bd
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 1
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 : isPortInterface: 0
MIG: 16:09:33 :  locked false  
MIG: 16:09:33 : HDL Language: Verilog
MIG: 16:09:33 : compInfo: false
MIG: 16:09:33 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:09:33 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:09:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:09:33 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 16:09:33 : I am in catch area
MIG: 16:09:33 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:09:40 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 16:09:40 : Component_Name: system_mig_7series_0_0
MIG: 16:09:40 : Moving system_mig_7series_0_0 ...
MIG: 16:09:40 : Moving system_mig_7series_0_0.veo ...
MIG: 16:09:40 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:09:40 : Running implementation.xit
MIG: 16:09:40 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 16:09:40 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:09:40 : ################# RUNNING MIG BATCH ###################
MIG: 16:09:40 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 16:09:40 : synp_flow:  -- synthesis_mode: Other
MIG: 16:09:40 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 16:09:40 : vivado_mode: xpg_bd
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 1
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 : isPortInterface: 0
MIG: 16:09:40 :  locked false  
MIG: 16:09:40 : HDL Language: Verilog
MIG: 16:09:40 : compInfo: false
MIG: 16:09:40 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:09:40 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:09:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:09:40 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 16:09:40 : I am in catch area
MIG: 16:09:40 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:09:46 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 16:09:46 : Component_Name: system_mig_7series_0_0
MIG: 16:09:46 : Moving system_mig_7series_0_0 ...
MIG: 16:09:46 : Moving system_mig_7series_0_0.veo ...
MIG: 16:09:46 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 17:23:20 : Running synthesis.xit
MIG: 17:23:20 : ################# RUNNING MIG BATCH ###################
MIG: 17:23:20 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 17:23:20 : synp_flow:  -- synthesis_mode: Other
MIG: 17:23:20 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 17:23:20 : vivado_mode: xpg_bd
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 1
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 : isPortInterface: 0
MIG: 17:23:20 :  locked false  
MIG: 17:23:20 : HDL Language: Verilog
MIG: 17:23:20 : compInfo: false
MIG: 17:23:20 : Vivado Options xc7a35ti csg324 -1l
MIG: 17:23:20 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 17:23:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:23:20 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 17:23:20 : I am in catch area
MIG: 17:23:20 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 17:23:26 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 17:23:26 : Component_Name: system_mig_7series_0_0
MIG: 17:23:26 : Moving system_mig_7series_0_0 ...
MIG: 17:23:26 : Moving system_mig_7series_0_0.veo ...
MIG: 17:23:26 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 17:23:27 : Running vlog_synth_rpr.xit
MIG: 17:23:27 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 17:23:27 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:23:27 : ################# RUNNING MIG BATCH ###################
MIG: 17:23:27 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 17:23:27 : synp_flow:  -- synthesis_mode: Other
MIG: 17:23:27 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 17:23:27 : vivado_mode: xpg_bd
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 1
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 : isPortInterface: 0
MIG: 17:23:27 :  locked false  
MIG: 17:23:27 : HDL Language: Verilog
MIG: 17:23:27 : compInfo: false
MIG: 17:23:27 : Vivado Options xc7a35ti csg324 -1l
MIG: 17:23:27 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 17:23:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:23:27 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 17:23:27 : I am in catch area
MIG: 17:23:27 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 17:23:33 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 17:23:33 : Component_Name: system_mig_7series_0_0
MIG: 17:23:33 : Moving system_mig_7series_0_0 ...
MIG: 17:23:33 : Moving system_mig_7series_0_0.veo ...
MIG: 17:23:33 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 17:23:33 : Running simulation.xit
MIG: 17:23:33 : ################# RUNNING MIG BATCH ###################
MIG: 17:23:33 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 17:23:33 : synp_flow:  -- synthesis_mode: Other
MIG: 17:23:33 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 17:23:33 : vivado_mode: xpg_bd
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 1
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 : isPortInterface: 0
MIG: 17:23:33 :  locked false  
MIG: 17:23:33 : HDL Language: Verilog
MIG: 17:23:33 : compInfo: false
MIG: 17:23:33 : Vivado Options xc7a35ti csg324 -1l
MIG: 17:23:33 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 17:23:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:23:33 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 17:23:33 : I am in catch area
MIG: 17:23:33 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 17:23:40 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 17:23:40 : Component_Name: system_mig_7series_0_0
MIG: 17:23:40 : Moving system_mig_7series_0_0 ...
MIG: 17:23:40 : Moving system_mig_7series_0_0.veo ...
MIG: 17:23:40 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 17:23:40 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:23:40 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 17:23:40 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:23:40 : ################# RUNNING MIG BATCH ###################
MIG: 17:23:40 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 17:23:40 : synp_flow:  -- synthesis_mode: Other
MIG: 17:23:40 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 17:23:40 : vivado_mode: xpg_bd
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 1
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 : isPortInterface: 0
MIG: 17:23:40 :  locked false  
MIG: 17:23:40 : HDL Language: Verilog
MIG: 17:23:40 : compInfo: false
MIG: 17:23:40 : Vivado Options xc7a35ti csg324 -1l
MIG: 17:23:40 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 17:23:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:23:40 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 17:23:40 : I am in catch area
MIG: 17:23:40 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 17:23:46 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 17:23:46 : Component_Name: system_mig_7series_0_0
MIG: 17:23:46 : Moving system_mig_7series_0_0 ...
MIG: 17:23:46 : Moving system_mig_7series_0_0.veo ...
MIG: 17:23:46 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 17:23:46 : Running implementation.xit
MIG: 17:23:46 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 17:23:46 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 17:23:46 : ################# RUNNING MIG BATCH ###################
MIG: 17:23:46 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 17:23:46 : synp_flow:  -- synthesis_mode: Other
MIG: 17:23:47 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 17:23:47 : vivado_mode: xpg_bd
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 1
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 : isPortInterface: 0
MIG: 17:23:47 :  locked false  
MIG: 17:23:47 : HDL Language: Verilog
MIG: 17:23:47 : compInfo: false
MIG: 17:23:47 : Vivado Options xc7a35ti csg324 -1l
MIG: 17:23:47 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 17:23:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 17:23:47 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 17:23:47 : I am in catch area
MIG: 17:23:47 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 17:23:53 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 17:23:53 : Component_Name: system_mig_7series_0_0
MIG: 17:23:53 : Moving system_mig_7series_0_0 ...
MIG: 17:23:53 : Moving system_mig_7series_0_0.veo ...
MIG: 17:23:53 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:12:43 : Running synthesis.xit
MIG: 18:12:43 : ################# RUNNING MIG BATCH ###################
MIG: 18:12:43 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:12:43 : synp_flow:  -- synthesis_mode: Other
MIG: 18:12:43 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:12:43 : vivado_mode: xpg_bd
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 1
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 : isPortInterface: 0
MIG: 18:12:43 :  locked false  
MIG: 18:12:43 : HDL Language: Verilog
MIG: 18:12:43 : compInfo: false
MIG: 18:12:43 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:12:43 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:12:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:12:43 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:12:43 : I am in catch area
MIG: 18:12:43 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:12:50 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:12:50 : Component_Name: system_mig_7series_0_0
MIG: 18:12:50 : Moving system_mig_7series_0_0 ...
MIG: 18:12:50 : Moving system_mig_7series_0_0.veo ...
MIG: 18:12:50 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:12:50 : Running vlog_synth_rpr.xit
MIG: 18:12:50 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:12:50 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:12:50 : ################# RUNNING MIG BATCH ###################
MIG: 18:12:50 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:12:50 : synp_flow:  -- synthesis_mode: Other
MIG: 18:12:50 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:12:50 : vivado_mode: xpg_bd
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 1
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 : isPortInterface: 0
MIG: 18:12:50 :  locked false  
MIG: 18:12:50 : HDL Language: Verilog
MIG: 18:12:50 : compInfo: false
MIG: 18:12:50 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:12:50 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:12:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:12:50 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:12:50 : I am in catch area
MIG: 18:12:50 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:12:57 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:12:57 : Component_Name: system_mig_7series_0_0
MIG: 18:12:57 : Moving system_mig_7series_0_0 ...
MIG: 18:12:57 : Moving system_mig_7series_0_0.veo ...
MIG: 18:12:57 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:12:57 : Running simulation.xit
MIG: 18:12:57 : ################# RUNNING MIG BATCH ###################
MIG: 18:12:57 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:12:57 : synp_flow:  -- synthesis_mode: Other
MIG: 18:12:57 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:12:57 : vivado_mode: xpg_bd
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 1
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 : isPortInterface: 0
MIG: 18:12:57 :  locked false  
MIG: 18:12:57 : HDL Language: Verilog
MIG: 18:12:57 : compInfo: false
MIG: 18:12:57 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:12:57 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:12:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:12:57 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:12:57 : I am in catch area
MIG: 18:12:57 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:13:03 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:13:03 : Component_Name: system_mig_7series_0_0
MIG: 18:13:03 : Moving system_mig_7series_0_0 ...
MIG: 18:13:03 : Moving system_mig_7series_0_0.veo ...
MIG: 18:13:03 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:13:03 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:13:03 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:13:03 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:13:03 : ################# RUNNING MIG BATCH ###################
MIG: 18:13:03 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:13:03 : synp_flow:  -- synthesis_mode: Other
MIG: 18:13:03 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:13:03 : vivado_mode: xpg_bd
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 1
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 : isPortInterface: 0
MIG: 18:13:03 :  locked false  
MIG: 18:13:03 : HDL Language: Verilog
MIG: 18:13:03 : compInfo: false
MIG: 18:13:03 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:13:03 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:13:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:13:03 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:13:03 : I am in catch area
MIG: 18:13:03 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:13:10 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:13:10 : Component_Name: system_mig_7series_0_0
MIG: 18:13:10 : Moving system_mig_7series_0_0 ...
MIG: 18:13:10 : Moving system_mig_7series_0_0.veo ...
MIG: 18:13:10 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:13:10 : Running implementation.xit
MIG: 18:13:10 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:13:10 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:13:10 : ################# RUNNING MIG BATCH ###################
MIG: 18:13:10 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:13:10 : synp_flow:  -- synthesis_mode: Other
MIG: 18:13:10 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:13:10 : vivado_mode: xpg_bd
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 1
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 : isPortInterface: 0
MIG: 18:13:10 :  locked false  
MIG: 18:13:10 : HDL Language: Verilog
MIG: 18:13:10 : compInfo: false
MIG: 18:13:10 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:13:10 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:13:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:13:10 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:13:10 : I am in catch area
MIG: 18:13:10 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:13:16 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:13:16 : Component_Name: system_mig_7series_0_0
MIG: 18:13:16 : Moving system_mig_7series_0_0 ...
MIG: 18:13:16 : Moving system_mig_7series_0_0.veo ...
MIG: 18:13:16 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:22:20 : Running synthesis.xit
MIG: 18:22:20 : ################# RUNNING MIG BATCH ###################
MIG: 18:22:20 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:22:20 : synp_flow:  -- synthesis_mode: Other
MIG: 18:22:20 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:22:20 : vivado_mode: xpg_bd
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 1
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 : isPortInterface: 0
MIG: 18:22:20 :  locked false  
MIG: 18:22:20 : HDL Language: Verilog
MIG: 18:22:20 : compInfo: false
MIG: 18:22:20 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:22:20 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:22:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:22:20 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:22:20 : I am in catch area
MIG: 18:22:20 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:22:27 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:22:27 : Component_Name: system_mig_7series_0_0
MIG: 18:22:27 : Moving system_mig_7series_0_0 ...
MIG: 18:22:27 : Moving system_mig_7series_0_0.veo ...
MIG: 18:22:27 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:22:27 : Running vlog_synth_rpr.xit
MIG: 18:22:27 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:22:27 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:22:27 : ################# RUNNING MIG BATCH ###################
MIG: 18:22:27 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:22:27 : synp_flow:  -- synthesis_mode: Other
MIG: 18:22:27 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:22:27 : vivado_mode: xpg_bd
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 1
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 : isPortInterface: 0
MIG: 18:22:27 :  locked false  
MIG: 18:22:27 : HDL Language: Verilog
MIG: 18:22:27 : compInfo: false
MIG: 18:22:27 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:22:27 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:22:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:22:27 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:22:27 : I am in catch area
MIG: 18:22:27 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:22:33 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:22:33 : Component_Name: system_mig_7series_0_0
MIG: 18:22:33 : Moving system_mig_7series_0_0 ...
MIG: 18:22:33 : Moving system_mig_7series_0_0.veo ...
MIG: 18:22:33 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:22:33 : Running simulation.xit
MIG: 18:22:33 : ################# RUNNING MIG BATCH ###################
MIG: 18:22:33 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:22:33 : synp_flow:  -- synthesis_mode: Other
MIG: 18:22:33 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:22:33 : vivado_mode: xpg_bd
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 1
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 : isPortInterface: 0
MIG: 18:22:33 :  locked false  
MIG: 18:22:33 : HDL Language: Verilog
MIG: 18:22:33 : compInfo: false
MIG: 18:22:33 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:22:33 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:22:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:22:33 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:22:33 : I am in catch area
MIG: 18:22:33 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:22:40 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:22:40 : Component_Name: system_mig_7series_0_0
MIG: 18:22:40 : Moving system_mig_7series_0_0 ...
MIG: 18:22:40 : Moving system_mig_7series_0_0.veo ...
MIG: 18:22:40 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:22:40 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:22:40 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:22:40 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:22:40 : ################# RUNNING MIG BATCH ###################
MIG: 18:22:40 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:22:40 : synp_flow:  -- synthesis_mode: Other
MIG: 18:22:40 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:22:40 : vivado_mode: xpg_bd
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 1
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 : isPortInterface: 0
MIG: 18:22:40 :  locked false  
MIG: 18:22:40 : HDL Language: Verilog
MIG: 18:22:40 : compInfo: false
MIG: 18:22:40 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:22:40 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:22:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:22:40 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:22:40 : I am in catch area
MIG: 18:22:40 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:22:46 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:22:46 : Component_Name: system_mig_7series_0_0
MIG: 18:22:46 : Moving system_mig_7series_0_0 ...
MIG: 18:22:46 : Moving system_mig_7series_0_0.veo ...
MIG: 18:22:46 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:22:47 : Running implementation.xit
MIG: 18:22:47 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:22:47 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:22:47 : ################# RUNNING MIG BATCH ###################
MIG: 18:22:47 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:22:47 : synp_flow:  -- synthesis_mode: Other
MIG: 18:22:47 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:22:47 : vivado_mode: xpg_bd
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 1
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 : isPortInterface: 0
MIG: 18:22:47 :  locked false  
MIG: 18:22:47 : HDL Language: Verilog
MIG: 18:22:47 : compInfo: false
MIG: 18:22:47 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:22:47 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:22:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:22:47 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:22:47 : I am in catch area
MIG: 18:22:47 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:22:53 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:22:53 : Component_Name: system_mig_7series_0_0
MIG: 18:22:53 : Moving system_mig_7series_0_0 ...
MIG: 18:22:53 : Moving system_mig_7series_0_0.veo ...
MIG: 18:22:53 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:40:16 : Running synthesis.xit
MIG: 18:40:16 : ################# RUNNING MIG BATCH ###################
MIG: 18:40:16 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:40:16 : synp_flow:  -- synthesis_mode: Other
MIG: 18:40:16 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:40:16 : vivado_mode: xpg_bd
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 1
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 : isPortInterface: 0
MIG: 18:40:16 :  locked false  
MIG: 18:40:16 : HDL Language: Verilog
MIG: 18:40:16 : compInfo: false
MIG: 18:40:16 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:40:16 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:40:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:40:16 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:40:16 : I am in catch area
MIG: 18:40:16 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:40:23 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:40:23 : Component_Name: system_mig_7series_0_0
MIG: 18:40:23 : Moving system_mig_7series_0_0 ...
MIG: 18:40:23 : Moving system_mig_7series_0_0.veo ...
MIG: 18:40:23 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:40:23 : Running vlog_synth_rpr.xit
MIG: 18:40:23 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:40:23 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:40:23 : ################# RUNNING MIG BATCH ###################
MIG: 18:40:23 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:40:23 : synp_flow:  -- synthesis_mode: Other
MIG: 18:40:23 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:40:23 : vivado_mode: xpg_bd
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 1
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 : isPortInterface: 0
MIG: 18:40:23 :  locked false  
MIG: 18:40:23 : HDL Language: Verilog
MIG: 18:40:23 : compInfo: false
MIG: 18:40:23 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:40:23 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:40:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:40:23 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:40:23 : I am in catch area
MIG: 18:40:23 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:40:30 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:40:30 : Component_Name: system_mig_7series_0_0
MIG: 18:40:30 : Moving system_mig_7series_0_0 ...
MIG: 18:40:30 : Moving system_mig_7series_0_0.veo ...
MIG: 18:40:30 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:40:30 : Running simulation.xit
MIG: 18:40:30 : ################# RUNNING MIG BATCH ###################
MIG: 18:40:30 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:40:30 : synp_flow:  -- synthesis_mode: Other
MIG: 18:40:30 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:40:30 : vivado_mode: xpg_bd
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 1
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 : isPortInterface: 0
MIG: 18:40:30 :  locked false  
MIG: 18:40:30 : HDL Language: Verilog
MIG: 18:40:30 : compInfo: false
MIG: 18:40:30 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:40:30 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:40:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:40:30 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:40:30 : I am in catch area
MIG: 18:40:30 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:40:36 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:40:36 : Component_Name: system_mig_7series_0_0
MIG: 18:40:36 : Moving system_mig_7series_0_0 ...
MIG: 18:40:36 : Moving system_mig_7series_0_0.veo ...
MIG: 18:40:36 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:40:36 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:40:36 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:40:36 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:40:36 : ################# RUNNING MIG BATCH ###################
MIG: 18:40:36 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:40:36 : synp_flow:  -- synthesis_mode: Other
MIG: 18:40:36 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:40:36 : vivado_mode: xpg_bd
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 1
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 : isPortInterface: 0
MIG: 18:40:36 :  locked false  
MIG: 18:40:36 : HDL Language: Verilog
MIG: 18:40:36 : compInfo: false
MIG: 18:40:36 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:40:36 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:40:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:40:36 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:40:36 : I am in catch area
MIG: 18:40:36 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:40:43 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:40:43 : Component_Name: system_mig_7series_0_0
MIG: 18:40:43 : Moving system_mig_7series_0_0 ...
MIG: 18:40:43 : Moving system_mig_7series_0_0.veo ...
MIG: 18:40:43 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:40:43 : Running implementation.xit
MIG: 18:40:43 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:40:43 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:40:43 : ################# RUNNING MIG BATCH ###################
MIG: 18:40:43 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:40:43 : synp_flow:  -- synthesis_mode: Other
MIG: 18:40:43 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:40:43 : vivado_mode: xpg_bd
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 1
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 : isPortInterface: 0
MIG: 18:40:43 :  locked false  
MIG: 18:40:43 : HDL Language: Verilog
MIG: 18:40:43 : compInfo: false
MIG: 18:40:43 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:40:43 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:40:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:40:43 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:40:43 : I am in catch area
MIG: 18:40:43 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:40:49 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:40:49 : Component_Name: system_mig_7series_0_0
MIG: 18:40:49 : Moving system_mig_7series_0_0 ...
MIG: 18:40:49 : Moving system_mig_7series_0_0.veo ...
MIG: 18:40:49 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:49:22 : Running synthesis.xit
MIG: 18:49:22 : ################# RUNNING MIG BATCH ###################
MIG: 18:49:22 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:49:22 : synp_flow:  -- synthesis_mode: Other
MIG: 18:49:22 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:49:22 : vivado_mode: xpg_bd
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 1
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 : isPortInterface: 0
MIG: 18:49:22 :  locked false  
MIG: 18:49:22 : HDL Language: Verilog
MIG: 18:49:22 : compInfo: false
MIG: 18:49:22 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:49:22 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:49:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:49:22 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:49:22 : I am in catch area
MIG: 18:49:22 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:49:28 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:49:28 : Component_Name: system_mig_7series_0_0
MIG: 18:49:28 : Moving system_mig_7series_0_0 ...
MIG: 18:49:28 : Moving system_mig_7series_0_0.veo ...
MIG: 18:49:28 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:49:28 : Running vlog_synth_rpr.xit
MIG: 18:49:28 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:49:28 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:49:28 : ################# RUNNING MIG BATCH ###################
MIG: 18:49:28 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:49:28 : synp_flow:  -- synthesis_mode: Other
MIG: 18:49:28 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:49:28 : vivado_mode: xpg_bd
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 1
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 : isPortInterface: 0
MIG: 18:49:28 :  locked false  
MIG: 18:49:28 : HDL Language: Verilog
MIG: 18:49:28 : compInfo: false
MIG: 18:49:28 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:49:28 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:49:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:49:28 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:49:28 : I am in catch area
MIG: 18:49:28 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:49:34 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:49:34 : Component_Name: system_mig_7series_0_0
MIG: 18:49:34 : Moving system_mig_7series_0_0 ...
MIG: 18:49:34 : Moving system_mig_7series_0_0.veo ...
MIG: 18:49:34 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:49:34 : Running simulation.xit
MIG: 18:49:34 : ################# RUNNING MIG BATCH ###################
MIG: 18:49:34 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:49:34 : synp_flow:  -- synthesis_mode: Other
MIG: 18:49:34 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:49:34 : vivado_mode: xpg_bd
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 1
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 : isPortInterface: 0
MIG: 18:49:34 :  locked false  
MIG: 18:49:34 : HDL Language: Verilog
MIG: 18:49:34 : compInfo: false
MIG: 18:49:34 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:49:34 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:49:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:49:34 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:49:34 : I am in catch area
MIG: 18:49:34 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:49:41 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:49:41 : Component_Name: system_mig_7series_0_0
MIG: 18:49:41 : Moving system_mig_7series_0_0 ...
MIG: 18:49:41 : Moving system_mig_7series_0_0.veo ...
MIG: 18:49:41 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:49:41 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:49:41 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:49:41 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:49:41 : ################# RUNNING MIG BATCH ###################
MIG: 18:49:41 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:49:41 : synp_flow:  -- synthesis_mode: Other
MIG: 18:49:41 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:49:41 : vivado_mode: xpg_bd
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 1
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 : isPortInterface: 0
MIG: 18:49:41 :  locked false  
MIG: 18:49:41 : HDL Language: Verilog
MIG: 18:49:41 : compInfo: false
MIG: 18:49:41 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:49:41 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:49:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:49:41 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:49:41 : I am in catch area
MIG: 18:49:41 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:49:47 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:49:47 : Component_Name: system_mig_7series_0_0
MIG: 18:49:47 : Moving system_mig_7series_0_0 ...
MIG: 18:49:47 : Moving system_mig_7series_0_0.veo ...
MIG: 18:49:47 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:49:47 : Running implementation.xit
MIG: 18:49:47 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:49:47 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:49:47 : ################# RUNNING MIG BATCH ###################
MIG: 18:49:47 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:49:47 : synp_flow:  -- synthesis_mode: Other
MIG: 18:49:47 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:49:47 : vivado_mode: xpg_bd
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 1
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 : isPortInterface: 0
MIG: 18:49:47 :  locked false  
MIG: 18:49:47 : HDL Language: Verilog
MIG: 18:49:47 : compInfo: false
MIG: 18:49:47 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:49:47 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:49:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:49:47 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:49:47 : I am in catch area
MIG: 18:49:47 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:49:54 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:49:54 : Component_Name: system_mig_7series_0_0
MIG: 18:49:54 : Moving system_mig_7series_0_0 ...
MIG: 18:49:54 : Moving system_mig_7series_0_0.veo ...
MIG: 18:49:54 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:57:19 : Running synthesis.xit
MIG: 18:57:19 : ################# RUNNING MIG BATCH ###################
MIG: 18:57:19 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:57:19 : synp_flow:  -- synthesis_mode: Other
MIG: 18:57:19 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:57:19 : vivado_mode: xpg_bd
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 1
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 : isPortInterface: 0
MIG: 18:57:19 :  locked false  
MIG: 18:57:19 : HDL Language: Verilog
MIG: 18:57:19 : compInfo: false
MIG: 18:57:19 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:57:19 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:57:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:57:19 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:57:19 : I am in catch area
MIG: 18:57:19 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:57:25 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:57:25 : Component_Name: system_mig_7series_0_0
MIG: 18:57:25 : Moving system_mig_7series_0_0 ...
MIG: 18:57:25 : Moving system_mig_7series_0_0.veo ...
MIG: 18:57:25 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:57:25 : Running vlog_synth_rpr.xit
MIG: 18:57:25 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:57:25 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:57:25 : ################# RUNNING MIG BATCH ###################
MIG: 18:57:25 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:57:25 : synp_flow:  -- synthesis_mode: Other
MIG: 18:57:25 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:57:25 : vivado_mode: xpg_bd
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 1
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 : isPortInterface: 0
MIG: 18:57:25 :  locked false  
MIG: 18:57:25 : HDL Language: Verilog
MIG: 18:57:25 : compInfo: false
MIG: 18:57:25 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:57:25 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:57:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:57:25 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:57:25 : I am in catch area
MIG: 18:57:25 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:57:32 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:57:32 : Component_Name: system_mig_7series_0_0
MIG: 18:57:32 : Moving system_mig_7series_0_0 ...
MIG: 18:57:32 : Moving system_mig_7series_0_0.veo ...
MIG: 18:57:32 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:57:32 : Running simulation.xit
MIG: 18:57:32 : ################# RUNNING MIG BATCH ###################
MIG: 18:57:32 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:57:32 : synp_flow:  -- synthesis_mode: Other
MIG: 18:57:32 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:57:32 : vivado_mode: xpg_bd
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 1
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 : isPortInterface: 0
MIG: 18:57:32 :  locked false  
MIG: 18:57:32 : HDL Language: Verilog
MIG: 18:57:32 : compInfo: false
MIG: 18:57:32 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:57:32 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:57:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:57:32 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:57:32 : I am in catch area
MIG: 18:57:32 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:57:38 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:57:38 : Component_Name: system_mig_7series_0_0
MIG: 18:57:38 : Moving system_mig_7series_0_0 ...
MIG: 18:57:38 : Moving system_mig_7series_0_0.veo ...
MIG: 18:57:38 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:57:38 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:57:38 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:57:38 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:57:38 : ################# RUNNING MIG BATCH ###################
MIG: 18:57:38 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:57:38 : synp_flow:  -- synthesis_mode: Other
MIG: 18:57:38 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:57:38 : vivado_mode: xpg_bd
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 1
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 : isPortInterface: 0
MIG: 18:57:38 :  locked false  
MIG: 18:57:38 : HDL Language: Verilog
MIG: 18:57:38 : compInfo: false
MIG: 18:57:38 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:57:38 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:57:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:57:38 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:57:38 : I am in catch area
MIG: 18:57:38 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:57:45 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:57:45 : Component_Name: system_mig_7series_0_0
MIG: 18:57:45 : Moving system_mig_7series_0_0 ...
MIG: 18:57:45 : Moving system_mig_7series_0_0.veo ...
MIG: 18:57:45 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 18:57:45 : Running implementation.xit
MIG: 18:57:45 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 18:57:45 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 18:57:45 : ################# RUNNING MIG BATCH ###################
MIG: 18:57:45 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 18:57:45 : synp_flow:  -- synthesis_mode: Other
MIG: 18:57:45 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 18:57:45 : vivado_mode: xpg_bd
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 1
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 : isPortInterface: 0
MIG: 18:57:45 :  locked false  
MIG: 18:57:45 : HDL Language: Verilog
MIG: 18:57:45 : compInfo: false
MIG: 18:57:45 : Vivado Options xc7a35ti csg324 -1l
MIG: 18:57:45 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 18:57:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:57:45 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 18:57:45 : I am in catch area
MIG: 18:57:45 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 18:57:51 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 18:57:51 : Component_Name: system_mig_7series_0_0
MIG: 18:57:51 : Moving system_mig_7series_0_0 ...
MIG: 18:57:51 : Moving system_mig_7series_0_0.veo ...
MIG: 18:57:51 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 19:07:40 : Running synthesis.xit
MIG: 19:07:40 : ################# RUNNING MIG BATCH ###################
MIG: 19:07:40 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 19:07:40 : synp_flow:  -- synthesis_mode: Other
MIG: 19:07:40 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 19:07:40 : vivado_mode: xpg_bd
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 1
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 : isPortInterface: 0
MIG: 19:07:40 :  locked false  
MIG: 19:07:40 : HDL Language: Verilog
MIG: 19:07:40 : compInfo: false
MIG: 19:07:40 : Vivado Options xc7a35ti csg324 -1l
MIG: 19:07:40 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 19:07:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:07:40 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 19:07:40 : I am in catch area
MIG: 19:07:40 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 19:07:47 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 19:07:47 : Component_Name: system_mig_7series_0_0
MIG: 19:07:47 : Moving system_mig_7series_0_0 ...
MIG: 19:07:47 : Moving system_mig_7series_0_0.veo ...
MIG: 19:07:47 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 19:07:47 : Running vlog_synth_rpr.xit
MIG: 19:07:47 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 19:07:47 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:07:47 : ################# RUNNING MIG BATCH ###################
MIG: 19:07:47 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 19:07:47 : synp_flow:  -- synthesis_mode: Other
MIG: 19:07:47 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 19:07:47 : vivado_mode: xpg_bd
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 1
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 : isPortInterface: 0
MIG: 19:07:47 :  locked false  
MIG: 19:07:47 : HDL Language: Verilog
MIG: 19:07:47 : compInfo: false
MIG: 19:07:47 : Vivado Options xc7a35ti csg324 -1l
MIG: 19:07:47 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 19:07:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:07:47 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 19:07:47 : I am in catch area
MIG: 19:07:47 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 19:07:53 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 19:07:53 : Component_Name: system_mig_7series_0_0
MIG: 19:07:53 : Moving system_mig_7series_0_0 ...
MIG: 19:07:53 : Moving system_mig_7series_0_0.veo ...
MIG: 19:07:53 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 19:07:53 : Running simulation.xit
MIG: 19:07:53 : ################# RUNNING MIG BATCH ###################
MIG: 19:07:53 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 19:07:53 : synp_flow:  -- synthesis_mode: Other
MIG: 19:07:53 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 19:07:53 : vivado_mode: xpg_bd
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 1
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 : isPortInterface: 0
MIG: 19:07:53 :  locked false  
MIG: 19:07:53 : HDL Language: Verilog
MIG: 19:07:53 : compInfo: false
MIG: 19:07:53 : Vivado Options xc7a35ti csg324 -1l
MIG: 19:07:53 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 19:07:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:07:53 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 19:07:53 : I am in catch area
MIG: 19:07:53 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 19:07:59 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 19:07:59 : Component_Name: system_mig_7series_0_0
MIG: 19:07:59 : Moving system_mig_7series_0_0 ...
MIG: 19:07:59 : Moving system_mig_7series_0_0.veo ...
MIG: 19:07:59 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 19:08:00 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:08:00 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 19:08:00 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:08:00 : ################# RUNNING MIG BATCH ###################
MIG: 19:08:00 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 19:08:00 : synp_flow:  -- synthesis_mode: Other
MIG: 19:08:00 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 19:08:00 : vivado_mode: xpg_bd
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 1
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 : isPortInterface: 0
MIG: 19:08:00 :  locked false  
MIG: 19:08:00 : HDL Language: Verilog
MIG: 19:08:00 : compInfo: false
MIG: 19:08:00 : Vivado Options xc7a35ti csg324 -1l
MIG: 19:08:00 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 19:08:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:08:00 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 19:08:00 : I am in catch area
MIG: 19:08:00 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 19:08:06 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 19:08:06 : Component_Name: system_mig_7series_0_0
MIG: 19:08:06 : Moving system_mig_7series_0_0 ...
MIG: 19:08:06 : Moving system_mig_7series_0_0.veo ...
MIG: 19:08:06 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 19:08:06 : Running implementation.xit
MIG: 19:08:06 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 19:08:06 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:08:06 : ################# RUNNING MIG BATCH ###################
MIG: 19:08:06 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 19:08:06 : synp_flow:  -- synthesis_mode: Other
MIG: 19:08:06 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 19:08:06 : vivado_mode: xpg_bd
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 1
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 : isPortInterface: 0
MIG: 19:08:06 :  locked false  
MIG: 19:08:06 : HDL Language: Verilog
MIG: 19:08:06 : compInfo: false
MIG: 19:08:06 : Vivado Options xc7a35ti csg324 -1l
MIG: 19:08:06 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 19:08:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:08:06 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 19:08:06 : I am in catch area
MIG: 19:08:06 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 19:08:12 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 19:08:12 : Component_Name: system_mig_7series_0_0
MIG: 19:08:12 : Moving system_mig_7series_0_0 ...
MIG: 19:08:12 : Moving system_mig_7series_0_0.veo ...
MIG: 19:08:12 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 19:19:34 : Running synthesis.xit
MIG: 19:19:34 : ################# RUNNING MIG BATCH ###################
MIG: 19:19:34 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 19:19:34 : synp_flow:  -- synthesis_mode: Other
MIG: 19:19:34 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 19:19:34 : vivado_mode: xpg_bd
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 1
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 : isPortInterface: 0
MIG: 19:19:34 :  locked false  
MIG: 19:19:34 : HDL Language: Verilog
MIG: 19:19:34 : compInfo: false
MIG: 19:19:34 : Vivado Options xc7a35ti csg324 -1l
MIG: 19:19:34 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 19:19:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:19:34 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 19:19:34 : I am in catch area
MIG: 19:19:34 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 19:19:41 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 19:19:41 : Component_Name: system_mig_7series_0_0
MIG: 19:19:41 : Moving system_mig_7series_0_0 ...
MIG: 19:19:41 : Moving system_mig_7series_0_0.veo ...
MIG: 19:19:41 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 19:19:41 : Running vlog_synth_rpr.xit
MIG: 19:19:41 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 19:19:41 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:19:41 : ################# RUNNING MIG BATCH ###################
MIG: 19:19:41 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 19:19:41 : synp_flow:  -- synthesis_mode: Other
MIG: 19:19:41 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 19:19:41 : vivado_mode: xpg_bd
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 1
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 : isPortInterface: 0
MIG: 19:19:41 :  locked false  
MIG: 19:19:41 : HDL Language: Verilog
MIG: 19:19:41 : compInfo: false
MIG: 19:19:41 : Vivado Options xc7a35ti csg324 -1l
MIG: 19:19:41 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 19:19:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:19:41 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 19:19:41 : I am in catch area
MIG: 19:19:41 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 19:19:47 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 19:19:47 : Component_Name: system_mig_7series_0_0
MIG: 19:19:47 : Moving system_mig_7series_0_0 ...
MIG: 19:19:47 : Moving system_mig_7series_0_0.veo ...
MIG: 19:19:47 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 19:19:47 : Running simulation.xit
MIG: 19:19:47 : ################# RUNNING MIG BATCH ###################
MIG: 19:19:47 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 19:19:47 : synp_flow:  -- synthesis_mode: Other
MIG: 19:19:47 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 19:19:47 : vivado_mode: xpg_bd
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 1
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 : isPortInterface: 0
MIG: 19:19:47 :  locked false  
MIG: 19:19:47 : HDL Language: Verilog
MIG: 19:19:47 : compInfo: false
MIG: 19:19:47 : Vivado Options xc7a35ti csg324 -1l
MIG: 19:19:47 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 19:19:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:19:47 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 19:19:47 : I am in catch area
MIG: 19:19:47 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 19:19:54 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 19:19:54 : Component_Name: system_mig_7series_0_0
MIG: 19:19:54 : Moving system_mig_7series_0_0 ...
MIG: 19:19:54 : Moving system_mig_7series_0_0.veo ...
MIG: 19:19:54 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 19:19:54 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:19:54 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 19:19:54 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:19:54 : ################# RUNNING MIG BATCH ###################
MIG: 19:19:54 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 19:19:54 : synp_flow:  -- synthesis_mode: Other
MIG: 19:19:54 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 19:19:54 : vivado_mode: xpg_bd
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 1
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 : isPortInterface: 0
MIG: 19:19:54 :  locked false  
MIG: 19:19:54 : HDL Language: Verilog
MIG: 19:19:54 : compInfo: false
MIG: 19:19:54 : Vivado Options xc7a35ti csg324 -1l
MIG: 19:19:54 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 19:19:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:19:54 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 19:19:54 : I am in catch area
MIG: 19:19:54 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 19:20:00 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 19:20:00 : Component_Name: system_mig_7series_0_0
MIG: 19:20:00 : Moving system_mig_7series_0_0 ...
MIG: 19:20:00 : Moving system_mig_7series_0_0.veo ...
MIG: 19:20:00 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 19:20:00 : Running implementation.xit
MIG: 19:20:00 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 19:20:00 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 19:20:00 : ################# RUNNING MIG BATCH ###################
MIG: 19:20:00 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 19:20:00 : synp_flow:  -- synthesis_mode: Other
MIG: 19:20:00 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 19:20:00 : vivado_mode: xpg_bd
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 1
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 : isPortInterface: 0
MIG: 19:20:00 :  locked false  
MIG: 19:20:00 : HDL Language: Verilog
MIG: 19:20:00 : compInfo: false
MIG: 19:20:00 : Vivado Options xc7a35ti csg324 -1l
MIG: 19:20:00 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 19:20:00 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:20:00 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 19:20:00 : I am in catch area
MIG: 19:20:00 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 19:20:07 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 19:20:07 : Component_Name: system_mig_7series_0_0
MIG: 19:20:07 : Moving system_mig_7series_0_0 ...
MIG: 19:20:07 : Moving system_mig_7series_0_0.veo ...
MIG: 19:20:07 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:37:28 : Running synthesis.xit
MIG: 11:37:28 : ################# RUNNING MIG BATCH ###################
MIG: 11:37:28 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:37:28 : synp_flow:  -- synthesis_mode: Other
MIG: 11:37:28 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:37:28 : vivado_mode: xpg_bd
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 1
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 : isPortInterface: 0
MIG: 11:37:28 :  locked false  
MIG: 11:37:28 : HDL Language: Verilog
MIG: 11:37:28 : compInfo: false
MIG: 11:37:28 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:37:28 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:37:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:37:28 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:37:28 : I am in catch area
MIG: 11:37:28 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:37:35 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:37:35 : Component_Name: system_mig_7series_0_0
MIG: 11:37:35 : Moving system_mig_7series_0_0 ...
MIG: 11:37:35 : Moving system_mig_7series_0_0.veo ...
MIG: 11:37:35 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:37:35 : Running vlog_synth_rpr.xit
MIG: 11:37:35 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 11:37:35 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 11:37:35 : ################# RUNNING MIG BATCH ###################
MIG: 11:37:35 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:37:35 : synp_flow:  -- synthesis_mode: Other
MIG: 11:37:35 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:37:35 : vivado_mode: xpg_bd
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 1
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 : isPortInterface: 0
MIG: 11:37:35 :  locked false  
MIG: 11:37:35 : HDL Language: Verilog
MIG: 11:37:35 : compInfo: false
MIG: 11:37:35 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:37:35 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:37:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:37:35 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:37:35 : I am in catch area
MIG: 11:37:35 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:37:42 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:37:42 : Component_Name: system_mig_7series_0_0
MIG: 11:37:42 : Moving system_mig_7series_0_0 ...
MIG: 11:37:42 : Moving system_mig_7series_0_0.veo ...
MIG: 11:37:42 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:37:42 : Running simulation.xit
MIG: 11:37:42 : ################# RUNNING MIG BATCH ###################
MIG: 11:37:42 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:37:42 : synp_flow:  -- synthesis_mode: Other
MIG: 11:37:42 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:37:42 : vivado_mode: xpg_bd
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 1
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 : isPortInterface: 0
MIG: 11:37:42 :  locked false  
MIG: 11:37:42 : HDL Language: Verilog
MIG: 11:37:42 : compInfo: false
MIG: 11:37:42 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:37:42 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:37:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:37:42 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:37:42 : I am in catch area
MIG: 11:37:42 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:37:48 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:37:48 : Component_Name: system_mig_7series_0_0
MIG: 11:37:48 : Moving system_mig_7series_0_0 ...
MIG: 11:37:48 : Moving system_mig_7series_0_0.veo ...
MIG: 11:37:48 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:37:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:37:48 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 11:37:48 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 11:37:48 : ################# RUNNING MIG BATCH ###################
MIG: 11:37:48 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:37:48 : synp_flow:  -- synthesis_mode: Other
MIG: 11:37:48 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:37:48 : vivado_mode: xpg_bd
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 1
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 : isPortInterface: 0
MIG: 11:37:48 :  locked false  
MIG: 11:37:48 : HDL Language: Verilog
MIG: 11:37:48 : compInfo: false
MIG: 11:37:48 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:37:48 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:37:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:37:48 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:37:48 : I am in catch area
MIG: 11:37:48 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:37:55 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:37:55 : Component_Name: system_mig_7series_0_0
MIG: 11:37:55 : Moving system_mig_7series_0_0 ...
MIG: 11:37:55 : Moving system_mig_7series_0_0.veo ...
MIG: 11:37:55 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:37:55 : Running implementation.xit
MIG: 11:37:55 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 11:37:55 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 11:37:55 : ################# RUNNING MIG BATCH ###################
MIG: 11:37:55 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:37:55 : synp_flow:  -- synthesis_mode: Other
MIG: 11:37:55 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:37:55 : vivado_mode: xpg_bd
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 1
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 : isPortInterface: 0
MIG: 11:37:55 :  locked false  
MIG: 11:37:55 : HDL Language: Verilog
MIG: 11:37:55 : compInfo: false
MIG: 11:37:55 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:37:55 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:37:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:37:55 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:37:55 : I am in catch area
MIG: 11:37:55 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:38:01 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:38:01 : Component_Name: system_mig_7series_0_0
MIG: 11:38:01 : Moving system_mig_7series_0_0 ...
MIG: 11:38:01 : Moving system_mig_7series_0_0.veo ...
MIG: 11:38:01 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:46:17 : Running synthesis.xit
MIG: 11:46:17 : ################# RUNNING MIG BATCH ###################
MIG: 11:46:17 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:46:17 : synp_flow:  -- synthesis_mode: Other
MIG: 11:46:17 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:46:17 : vivado_mode: xpg_bd
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 1
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 : isPortInterface: 0
MIG: 11:46:17 :  locked false  
MIG: 11:46:17 : HDL Language: Verilog
MIG: 11:46:17 : compInfo: false
MIG: 11:46:17 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:46:17 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:46:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:46:17 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:46:17 : I am in catch area
MIG: 11:46:17 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:46:24 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:46:24 : Component_Name: system_mig_7series_0_0
MIG: 11:46:24 : Moving system_mig_7series_0_0 ...
MIG: 11:46:24 : Moving system_mig_7series_0_0.veo ...
MIG: 11:46:24 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:46:24 : Running vlog_synth_rpr.xit
MIG: 11:46:24 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 11:46:24 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 11:46:24 : ################# RUNNING MIG BATCH ###################
MIG: 11:46:24 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:46:24 : synp_flow:  -- synthesis_mode: Other
MIG: 11:46:24 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:46:24 : vivado_mode: xpg_bd
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 1
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 : isPortInterface: 0
MIG: 11:46:24 :  locked false  
MIG: 11:46:24 : HDL Language: Verilog
MIG: 11:46:24 : compInfo: false
MIG: 11:46:24 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:46:24 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:46:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:46:24 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:46:24 : I am in catch area
MIG: 11:46:24 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:46:30 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:46:30 : Component_Name: system_mig_7series_0_0
MIG: 11:46:30 : Moving system_mig_7series_0_0 ...
MIG: 11:46:30 : Moving system_mig_7series_0_0.veo ...
MIG: 11:46:30 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:46:30 : Running simulation.xit
MIG: 11:46:30 : ################# RUNNING MIG BATCH ###################
MIG: 11:46:30 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:46:30 : synp_flow:  -- synthesis_mode: Other
MIG: 11:46:30 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:46:30 : vivado_mode: xpg_bd
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 1
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 : isPortInterface: 0
MIG: 11:46:30 :  locked false  
MIG: 11:46:30 : HDL Language: Verilog
MIG: 11:46:30 : compInfo: false
MIG: 11:46:30 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:46:30 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:46:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:46:30 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:46:30 : I am in catch area
MIG: 11:46:30 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:46:37 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:46:37 : Component_Name: system_mig_7series_0_0
MIG: 11:46:37 : Moving system_mig_7series_0_0 ...
MIG: 11:46:37 : Moving system_mig_7series_0_0.veo ...
MIG: 11:46:37 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:46:37 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:46:37 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 11:46:37 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 11:46:37 : ################# RUNNING MIG BATCH ###################
MIG: 11:46:37 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:46:37 : synp_flow:  -- synthesis_mode: Other
MIG: 11:46:37 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:46:37 : vivado_mode: xpg_bd
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 1
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 : isPortInterface: 0
MIG: 11:46:37 :  locked false  
MIG: 11:46:37 : HDL Language: Verilog
MIG: 11:46:37 : compInfo: false
MIG: 11:46:37 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:46:37 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:46:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:46:37 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:46:37 : I am in catch area
MIG: 11:46:37 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:46:43 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:46:43 : Component_Name: system_mig_7series_0_0
MIG: 11:46:43 : Moving system_mig_7series_0_0 ...
MIG: 11:46:43 : Moving system_mig_7series_0_0.veo ...
MIG: 11:46:43 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:46:43 : Running implementation.xit
MIG: 11:46:43 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 11:46:43 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 11:46:43 : ################# RUNNING MIG BATCH ###################
MIG: 11:46:43 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:46:43 : synp_flow:  -- synthesis_mode: Other
MIG: 11:46:43 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:46:43 : vivado_mode: xpg_bd
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 1
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 : isPortInterface: 0
MIG: 11:46:43 :  locked false  
MIG: 11:46:43 : HDL Language: Verilog
MIG: 11:46:43 : compInfo: false
MIG: 11:46:43 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:46:43 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:46:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:46:43 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:46:43 : I am in catch area
MIG: 11:46:43 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:46:50 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:46:50 : Component_Name: system_mig_7series_0_0
MIG: 11:46:50 : Moving system_mig_7series_0_0 ...
MIG: 11:46:50 : Moving system_mig_7series_0_0.veo ...
MIG: 11:46:50 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:55:11 : Running synthesis.xit
MIG: 11:55:11 : ################# RUNNING MIG BATCH ###################
MIG: 11:55:11 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:55:11 : synp_flow:  -- synthesis_mode: Other
MIG: 11:55:11 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:55:11 : vivado_mode: xpg_bd
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 1
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 : isPortInterface: 0
MIG: 11:55:11 :  locked false  
MIG: 11:55:11 : HDL Language: Verilog
MIG: 11:55:11 : compInfo: false
MIG: 11:55:11 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:55:11 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:55:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:55:11 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:55:11 : I am in catch area
MIG: 11:55:11 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:55:18 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:55:18 : Component_Name: system_mig_7series_0_0
MIG: 11:55:18 : Moving system_mig_7series_0_0 ...
MIG: 11:55:18 : Moving system_mig_7series_0_0.veo ...
MIG: 11:55:18 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:55:18 : Running vlog_synth_rpr.xit
MIG: 11:55:18 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 11:55:18 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 11:55:18 : ################# RUNNING MIG BATCH ###################
MIG: 11:55:18 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:55:18 : synp_flow:  -- synthesis_mode: Other
MIG: 11:55:18 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:55:18 : vivado_mode: xpg_bd
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 1
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 : isPortInterface: 0
MIG: 11:55:18 :  locked false  
MIG: 11:55:18 : HDL Language: Verilog
MIG: 11:55:18 : compInfo: false
MIG: 11:55:18 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:55:18 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:55:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:55:18 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:55:18 : I am in catch area
MIG: 11:55:18 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:55:25 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:55:25 : Component_Name: system_mig_7series_0_0
MIG: 11:55:25 : Moving system_mig_7series_0_0 ...
MIG: 11:55:25 : Moving system_mig_7series_0_0.veo ...
MIG: 11:55:25 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:55:25 : Running simulation.xit
MIG: 11:55:25 : ################# RUNNING MIG BATCH ###################
MIG: 11:55:25 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:55:25 : synp_flow:  -- synthesis_mode: Other
MIG: 11:55:25 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:55:25 : vivado_mode: xpg_bd
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 1
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 : isPortInterface: 0
MIG: 11:55:25 :  locked false  
MIG: 11:55:25 : HDL Language: Verilog
MIG: 11:55:25 : compInfo: false
MIG: 11:55:25 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:55:25 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:55:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:55:25 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:55:25 : I am in catch area
MIG: 11:55:25 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:55:32 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:55:32 : Component_Name: system_mig_7series_0_0
MIG: 11:55:32 : Moving system_mig_7series_0_0 ...
MIG: 11:55:32 : Moving system_mig_7series_0_0.veo ...
MIG: 11:55:32 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:55:32 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:55:32 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 11:55:32 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 11:55:32 : ################# RUNNING MIG BATCH ###################
MIG: 11:55:32 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:55:32 : synp_flow:  -- synthesis_mode: Other
MIG: 11:55:32 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:55:32 : vivado_mode: xpg_bd
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 1
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 : isPortInterface: 0
MIG: 11:55:32 :  locked false  
MIG: 11:55:32 : HDL Language: Verilog
MIG: 11:55:32 : compInfo: false
MIG: 11:55:32 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:55:32 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:55:32 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:55:32 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:55:32 : I am in catch area
MIG: 11:55:32 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:55:38 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:55:38 : Component_Name: system_mig_7series_0_0
MIG: 11:55:38 : Moving system_mig_7series_0_0 ...
MIG: 11:55:38 : Moving system_mig_7series_0_0.veo ...
MIG: 11:55:38 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:55:38 : Running implementation.xit
MIG: 11:55:38 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 11:55:38 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 11:55:38 : ################# RUNNING MIG BATCH ###################
MIG: 11:55:38 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:55:38 : synp_flow:  -- synthesis_mode: Other
MIG: 11:55:38 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:55:38 : vivado_mode: xpg_bd
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 1
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 : isPortInterface: 0
MIG: 11:55:38 :  locked false  
MIG: 11:55:38 : HDL Language: Verilog
MIG: 11:55:38 : compInfo: false
MIG: 11:55:38 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:55:38 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:55:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:55:38 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:55:38 : I am in catch area
MIG: 11:55:38 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:55:45 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:55:45 : Component_Name: system_mig_7series_0_0
MIG: 11:55:45 : Moving system_mig_7series_0_0 ...
MIG: 11:55:45 : Moving system_mig_7series_0_0.veo ...
MIG: 11:55:45 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:57:51 : Running synthesis.xit
MIG: 11:57:51 : ################# RUNNING MIG BATCH ###################
MIG: 11:57:52 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:57:52 : synp_flow:  -- synthesis_mode: Other
MIG: 11:57:52 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:57:52 : vivado_mode: xpg_bd
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 1
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 : isPortInterface: 0
MIG: 11:57:52 :  locked false  
MIG: 11:57:52 : HDL Language: Verilog
MIG: 11:57:52 : compInfo: false
MIG: 11:57:52 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:57:52 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:57:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:57:52 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:57:52 : I am in catch area
MIG: 11:57:52 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:57:58 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:57:58 : Component_Name: system_mig_7series_0_0
MIG: 11:57:58 : Moving system_mig_7series_0_0 ...
MIG: 11:57:58 : Moving system_mig_7series_0_0.veo ...
MIG: 11:57:58 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:57:58 : Running vlog_synth_rpr.xit
MIG: 11:57:58 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 11:57:58 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 11:57:58 : ################# RUNNING MIG BATCH ###################
MIG: 11:57:58 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:57:58 : synp_flow:  -- synthesis_mode: Other
MIG: 11:57:58 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:57:58 : vivado_mode: xpg_bd
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 1
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 : isPortInterface: 0
MIG: 11:57:58 :  locked false  
MIG: 11:57:58 : HDL Language: Verilog
MIG: 11:57:58 : compInfo: false
MIG: 11:57:58 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:57:58 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:57:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:57:58 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:57:58 : I am in catch area
MIG: 11:57:58 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:58:04 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:58:04 : Component_Name: system_mig_7series_0_0
MIG: 11:58:04 : Moving system_mig_7series_0_0 ...
MIG: 11:58:04 : Moving system_mig_7series_0_0.veo ...
MIG: 11:58:04 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:58:05 : Running simulation.xit
MIG: 11:58:05 : ################# RUNNING MIG BATCH ###################
MIG: 11:58:05 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:58:05 : synp_flow:  -- synthesis_mode: Other
MIG: 11:58:05 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:58:05 : vivado_mode: xpg_bd
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 1
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 : isPortInterface: 0
MIG: 11:58:05 :  locked false  
MIG: 11:58:05 : HDL Language: Verilog
MIG: 11:58:05 : compInfo: false
MIG: 11:58:05 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:58:05 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:58:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:58:05 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:58:05 : I am in catch area
MIG: 11:58:05 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:58:11 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:58:11 : Component_Name: system_mig_7series_0_0
MIG: 11:58:11 : Moving system_mig_7series_0_0 ...
MIG: 11:58:11 : Moving system_mig_7series_0_0.veo ...
MIG: 11:58:11 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:58:11 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:58:11 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 11:58:11 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 11:58:11 : ################# RUNNING MIG BATCH ###################
MIG: 11:58:11 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:58:11 : synp_flow:  -- synthesis_mode: Other
MIG: 11:58:11 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:58:11 : vivado_mode: xpg_bd
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 1
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 : isPortInterface: 0
MIG: 11:58:11 :  locked false  
MIG: 11:58:11 : HDL Language: Verilog
MIG: 11:58:11 : compInfo: false
MIG: 11:58:11 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:58:11 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:58:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:58:11 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:58:11 : I am in catch area
MIG: 11:58:11 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:58:18 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:58:18 : Component_Name: system_mig_7series_0_0
MIG: 11:58:18 : Moving system_mig_7series_0_0 ...
MIG: 11:58:18 : Moving system_mig_7series_0_0.veo ...
MIG: 11:58:18 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:58:18 : Running implementation.xit
MIG: 11:58:18 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 11:58:18 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 11:58:18 : ################# RUNNING MIG BATCH ###################
MIG: 11:58:18 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:58:18 : synp_flow:  -- synthesis_mode: Other
MIG: 11:58:18 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:58:18 : vivado_mode: xpg_bd
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 1
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 : isPortInterface: 0
MIG: 11:58:18 :  locked false  
MIG: 11:58:18 : HDL Language: Verilog
MIG: 11:58:18 : compInfo: false
MIG: 11:58:18 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:58:18 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:58:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:58:18 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:58:18 : I am in catch area
MIG: 11:58:18 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:58:24 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:58:24 : Component_Name: system_mig_7series_0_0
MIG: 11:58:24 : Moving system_mig_7series_0_0 ...
MIG: 11:58:24 : Moving system_mig_7series_0_0.veo ...
MIG: 11:58:24 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:59:29 : Running synthesis.xit
MIG: 11:59:29 : ################# RUNNING MIG BATCH ###################
MIG: 11:59:29 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:59:29 : synp_flow:  -- synthesis_mode: Other
MIG: 11:59:29 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:59:29 : vivado_mode: xpg_bd
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 1
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 : isPortInterface: 0
MIG: 11:59:29 :  locked false  
MIG: 11:59:29 : HDL Language: Verilog
MIG: 11:59:29 : compInfo: false
MIG: 11:59:29 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:59:29 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:59:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:59:29 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:59:29 : I am in catch area
MIG: 11:59:29 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:59:35 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:59:35 : Component_Name: system_mig_7series_0_0
MIG: 11:59:35 : Moving system_mig_7series_0_0 ...
MIG: 11:59:35 : Moving system_mig_7series_0_0.veo ...
MIG: 11:59:35 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:59:35 : Running vlog_synth_rpr.xit
MIG: 11:59:35 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 11:59:35 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 11:59:35 : ################# RUNNING MIG BATCH ###################
MIG: 11:59:35 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:59:35 : synp_flow:  -- synthesis_mode: Other
MIG: 11:59:35 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:59:35 : vivado_mode: xpg_bd
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 1
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 : isPortInterface: 0
MIG: 11:59:35 :  locked false  
MIG: 11:59:35 : HDL Language: Verilog
MIG: 11:59:35 : compInfo: false
MIG: 11:59:35 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:59:35 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:59:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:59:35 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:59:35 : I am in catch area
MIG: 11:59:35 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:59:42 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:59:42 : Component_Name: system_mig_7series_0_0
MIG: 11:59:42 : Moving system_mig_7series_0_0 ...
MIG: 11:59:42 : Moving system_mig_7series_0_0.veo ...
MIG: 11:59:42 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:59:42 : Running simulation.xit
MIG: 11:59:42 : ################# RUNNING MIG BATCH ###################
MIG: 11:59:42 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:59:42 : synp_flow:  -- synthesis_mode: Other
MIG: 11:59:42 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:59:42 : vivado_mode: xpg_bd
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 1
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 : isPortInterface: 0
MIG: 11:59:42 :  locked false  
MIG: 11:59:42 : HDL Language: Verilog
MIG: 11:59:42 : compInfo: false
MIG: 11:59:42 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:59:42 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:59:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:59:42 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:59:42 : I am in catch area
MIG: 11:59:42 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:59:48 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:59:48 : Component_Name: system_mig_7series_0_0
MIG: 11:59:48 : Moving system_mig_7series_0_0 ...
MIG: 11:59:48 : Moving system_mig_7series_0_0.veo ...
MIG: 11:59:48 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:59:48 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:59:48 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 11:59:48 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 11:59:48 : ################# RUNNING MIG BATCH ###################
MIG: 11:59:48 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:59:48 : synp_flow:  -- synthesis_mode: Other
MIG: 11:59:48 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:59:48 : vivado_mode: xpg_bd
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 1
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 : isPortInterface: 0
MIG: 11:59:48 :  locked false  
MIG: 11:59:48 : HDL Language: Verilog
MIG: 11:59:48 : compInfo: false
MIG: 11:59:48 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:59:48 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:59:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:59:48 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:59:48 : I am in catch area
MIG: 11:59:48 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:59:55 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:59:55 : Component_Name: system_mig_7series_0_0
MIG: 11:59:55 : Moving system_mig_7series_0_0 ...
MIG: 11:59:55 : Moving system_mig_7series_0_0.veo ...
MIG: 11:59:55 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:59:55 : Running implementation.xit
MIG: 11:59:55 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 11:59:55 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 11:59:55 : ################# RUNNING MIG BATCH ###################
MIG: 11:59:55 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:59:55 : synp_flow:  -- synthesis_mode: Other
MIG: 11:59:55 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:59:55 : vivado_mode: xpg_bd
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 1
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 : isPortInterface: 0
MIG: 11:59:55 :  locked false  
MIG: 11:59:55 : HDL Language: Verilog
MIG: 11:59:55 : compInfo: false
MIG: 11:59:55 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:59:55 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:59:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:59:55 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:59:55 : I am in catch area
MIG: 11:59:55 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:00:01 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:00:01 : Component_Name: system_mig_7series_0_0
MIG: 12:00:01 : Moving system_mig_7series_0_0 ...
MIG: 12:00:01 : Moving system_mig_7series_0_0.veo ...
MIG: 12:00:01 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:04:45 : Running synthesis.xit
MIG: 12:04:45 : ################# RUNNING MIG BATCH ###################
MIG: 12:04:45 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:04:45 : synp_flow:  -- synthesis_mode: Other
MIG: 12:04:45 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:04:45 : vivado_mode: xpg_bd
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 1
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 : isPortInterface: 0
MIG: 12:04:45 :  locked false  
MIG: 12:04:45 : HDL Language: Verilog
MIG: 12:04:45 : compInfo: false
MIG: 12:04:45 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:04:45 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:04:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:04:45 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:04:45 : I am in catch area
MIG: 12:04:45 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:04:52 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:04:52 : Component_Name: system_mig_7series_0_0
MIG: 12:04:52 : Moving system_mig_7series_0_0 ...
MIG: 12:04:52 : Moving system_mig_7series_0_0.veo ...
MIG: 12:04:52 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:04:52 : Running vlog_synth_rpr.xit
MIG: 12:04:52 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:04:52 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:04:52 : ################# RUNNING MIG BATCH ###################
MIG: 12:04:52 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:04:52 : synp_flow:  -- synthesis_mode: Other
MIG: 12:04:52 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:04:52 : vivado_mode: xpg_bd
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 1
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 : isPortInterface: 0
MIG: 12:04:52 :  locked false  
MIG: 12:04:52 : HDL Language: Verilog
MIG: 12:04:52 : compInfo: false
MIG: 12:04:52 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:04:52 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:04:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:04:52 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:04:52 : I am in catch area
MIG: 12:04:52 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:04:58 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:04:58 : Component_Name: system_mig_7series_0_0
MIG: 12:04:58 : Moving system_mig_7series_0_0 ...
MIG: 12:04:58 : Moving system_mig_7series_0_0.veo ...
MIG: 12:04:58 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:04:58 : Running simulation.xit
MIG: 12:04:58 : ################# RUNNING MIG BATCH ###################
MIG: 12:04:58 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:04:58 : synp_flow:  -- synthesis_mode: Other
MIG: 12:04:58 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:04:58 : vivado_mode: xpg_bd
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 1
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 : isPortInterface: 0
MIG: 12:04:58 :  locked false  
MIG: 12:04:58 : HDL Language: Verilog
MIG: 12:04:58 : compInfo: false
MIG: 12:04:58 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:04:58 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:04:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:04:58 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:04:58 : I am in catch area
MIG: 12:04:58 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:05:05 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:05:05 : Component_Name: system_mig_7series_0_0
MIG: 12:05:05 : Moving system_mig_7series_0_0 ...
MIG: 12:05:05 : Moving system_mig_7series_0_0.veo ...
MIG: 12:05:05 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:05:05 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:05:05 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:05:05 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:05:05 : ################# RUNNING MIG BATCH ###################
MIG: 12:05:05 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:05:05 : synp_flow:  -- synthesis_mode: Other
MIG: 12:05:05 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:05:05 : vivado_mode: xpg_bd
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 1
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 : isPortInterface: 0
MIG: 12:05:05 :  locked false  
MIG: 12:05:05 : HDL Language: Verilog
MIG: 12:05:05 : compInfo: false
MIG: 12:05:05 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:05:05 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:05:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:05:05 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:05:05 : I am in catch area
MIG: 12:05:05 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:05:11 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:05:11 : Component_Name: system_mig_7series_0_0
MIG: 12:05:11 : Moving system_mig_7series_0_0 ...
MIG: 12:05:11 : Moving system_mig_7series_0_0.veo ...
MIG: 12:05:11 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:05:11 : Running implementation.xit
MIG: 12:05:11 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:05:11 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:05:11 : ################# RUNNING MIG BATCH ###################
MIG: 12:05:11 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:05:11 : synp_flow:  -- synthesis_mode: Other
MIG: 12:05:11 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:05:11 : vivado_mode: xpg_bd
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 1
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 : isPortInterface: 0
MIG: 12:05:11 :  locked false  
MIG: 12:05:11 : HDL Language: Verilog
MIG: 12:05:11 : compInfo: false
MIG: 12:05:11 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:05:11 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:05:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:05:11 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:05:11 : I am in catch area
MIG: 12:05:11 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:05:18 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:05:18 : Component_Name: system_mig_7series_0_0
MIG: 12:05:18 : Moving system_mig_7series_0_0 ...
MIG: 12:05:18 : Moving system_mig_7series_0_0.veo ...
MIG: 12:05:18 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:11:54 : Running synthesis.xit
MIG: 12:11:54 : ################# RUNNING MIG BATCH ###################
MIG: 12:11:54 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:11:54 : synp_flow:  -- synthesis_mode: Other
MIG: 12:11:54 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:11:54 : vivado_mode: xpg_bd
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 1
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 : isPortInterface: 0
MIG: 12:11:54 :  locked false  
MIG: 12:11:54 : HDL Language: Verilog
MIG: 12:11:54 : compInfo: false
MIG: 12:11:54 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:11:54 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:11:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:11:54 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:11:54 : I am in catch area
MIG: 12:11:54 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:12:01 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:12:01 : Component_Name: system_mig_7series_0_0
MIG: 12:12:01 : Moving system_mig_7series_0_0 ...
MIG: 12:12:01 : Moving system_mig_7series_0_0.veo ...
MIG: 12:12:01 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:12:01 : Running vlog_synth_rpr.xit
MIG: 12:12:01 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:12:01 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:12:01 : ################# RUNNING MIG BATCH ###################
MIG: 12:12:01 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:12:01 : synp_flow:  -- synthesis_mode: Other
MIG: 12:12:01 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:12:01 : vivado_mode: xpg_bd
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 1
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 : isPortInterface: 0
MIG: 12:12:01 :  locked false  
MIG: 12:12:01 : HDL Language: Verilog
MIG: 12:12:01 : compInfo: false
MIG: 12:12:01 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:12:01 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:12:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:12:01 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:12:01 : I am in catch area
MIG: 12:12:01 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:12:07 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:12:07 : Component_Name: system_mig_7series_0_0
MIG: 12:12:07 : Moving system_mig_7series_0_0 ...
MIG: 12:12:07 : Moving system_mig_7series_0_0.veo ...
MIG: 12:12:07 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:12:08 : Running simulation.xit
MIG: 12:12:08 : ################# RUNNING MIG BATCH ###################
MIG: 12:12:08 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:12:08 : synp_flow:  -- synthesis_mode: Other
MIG: 12:12:08 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:12:08 : vivado_mode: xpg_bd
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 1
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 : isPortInterface: 0
MIG: 12:12:08 :  locked false  
MIG: 12:12:08 : HDL Language: Verilog
MIG: 12:12:08 : compInfo: false
MIG: 12:12:08 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:12:08 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:12:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:12:08 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:12:08 : I am in catch area
MIG: 12:12:08 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:12:14 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:12:14 : Component_Name: system_mig_7series_0_0
MIG: 12:12:14 : Moving system_mig_7series_0_0 ...
MIG: 12:12:14 : Moving system_mig_7series_0_0.veo ...
MIG: 12:12:14 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:12:14 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:12:14 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:12:14 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:12:14 : ################# RUNNING MIG BATCH ###################
MIG: 12:12:14 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:12:14 : synp_flow:  -- synthesis_mode: Other
MIG: 12:12:14 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:12:14 : vivado_mode: xpg_bd
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 1
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 : isPortInterface: 0
MIG: 12:12:14 :  locked false  
MIG: 12:12:14 : HDL Language: Verilog
MIG: 12:12:14 : compInfo: false
MIG: 12:12:14 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:12:14 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:12:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:12:14 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:12:14 : I am in catch area
MIG: 12:12:14 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:12:21 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:12:21 : Component_Name: system_mig_7series_0_0
MIG: 12:12:21 : Moving system_mig_7series_0_0 ...
MIG: 12:12:21 : Moving system_mig_7series_0_0.veo ...
MIG: 12:12:21 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:12:21 : Running implementation.xit
MIG: 12:12:21 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:12:21 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:12:21 : ################# RUNNING MIG BATCH ###################
MIG: 12:12:21 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:12:21 : synp_flow:  -- synthesis_mode: Other
MIG: 12:12:21 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:12:21 : vivado_mode: xpg_bd
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 1
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 : isPortInterface: 0
MIG: 12:12:21 :  locked false  
MIG: 12:12:21 : HDL Language: Verilog
MIG: 12:12:21 : compInfo: false
MIG: 12:12:21 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:12:21 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:12:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:12:21 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:12:21 : I am in catch area
MIG: 12:12:21 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:12:28 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:12:28 : Component_Name: system_mig_7series_0_0
MIG: 12:12:28 : Moving system_mig_7series_0_0 ...
MIG: 12:12:28 : Moving system_mig_7series_0_0.veo ...
MIG: 12:12:28 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 13:37:33 : Running synthesis.xit
MIG: 13:37:33 : ################# RUNNING MIG BATCH ###################
MIG: 13:37:33 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 13:37:33 : synp_flow:  -- synthesis_mode: Other
MIG: 13:37:33 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 13:37:33 : vivado_mode: xpg_bd
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 1
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 : isPortInterface: 0
MIG: 13:37:33 :  locked false  
MIG: 13:37:33 : HDL Language: Verilog
MIG: 13:37:33 : compInfo: false
MIG: 13:37:33 : Vivado Options xc7a35ti csg324 -1l
MIG: 13:37:33 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 13:37:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:37:33 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 13:37:33 : I am in catch area
MIG: 13:37:33 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 13:37:40 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 13:37:40 : Component_Name: system_mig_7series_0_0
MIG: 13:37:40 : Moving system_mig_7series_0_0 ...
MIG: 13:37:40 : Moving system_mig_7series_0_0.veo ...
MIG: 13:37:40 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 13:37:40 : Running vlog_synth_rpr.xit
MIG: 13:37:40 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 13:37:40 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 13:37:40 : ################# RUNNING MIG BATCH ###################
MIG: 13:37:40 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 13:37:40 : synp_flow:  -- synthesis_mode: Other
MIG: 13:37:40 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 13:37:40 : vivado_mode: xpg_bd
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 1
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 : isPortInterface: 0
MIG: 13:37:40 :  locked false  
MIG: 13:37:40 : HDL Language: Verilog
MIG: 13:37:40 : compInfo: false
MIG: 13:37:40 : Vivado Options xc7a35ti csg324 -1l
MIG: 13:37:40 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 13:37:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:37:40 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 13:37:40 : I am in catch area
MIG: 13:37:40 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 13:37:46 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 13:37:46 : Component_Name: system_mig_7series_0_0
MIG: 13:37:46 : Moving system_mig_7series_0_0 ...
MIG: 13:37:46 : Moving system_mig_7series_0_0.veo ...
MIG: 13:37:46 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 13:37:46 : Running simulation.xit
MIG: 13:37:46 : ################# RUNNING MIG BATCH ###################
MIG: 13:37:46 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 13:37:46 : synp_flow:  -- synthesis_mode: Other
MIG: 13:37:46 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 13:37:46 : vivado_mode: xpg_bd
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 1
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 : isPortInterface: 0
MIG: 13:37:46 :  locked false  
MIG: 13:37:46 : HDL Language: Verilog
MIG: 13:37:46 : compInfo: false
MIG: 13:37:46 : Vivado Options xc7a35ti csg324 -1l
MIG: 13:37:46 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 13:37:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:37:46 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 13:37:46 : I am in catch area
MIG: 13:37:46 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 13:37:53 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 13:37:53 : Component_Name: system_mig_7series_0_0
MIG: 13:37:53 : Moving system_mig_7series_0_0 ...
MIG: 13:37:53 : Moving system_mig_7series_0_0.veo ...
MIG: 13:37:53 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 13:37:53 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:37:53 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 13:37:53 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 13:37:53 : ################# RUNNING MIG BATCH ###################
MIG: 13:37:53 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 13:37:53 : synp_flow:  -- synthesis_mode: Other
MIG: 13:37:53 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 13:37:53 : vivado_mode: xpg_bd
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 1
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 : isPortInterface: 0
MIG: 13:37:53 :  locked false  
MIG: 13:37:53 : HDL Language: Verilog
MIG: 13:37:53 : compInfo: false
MIG: 13:37:53 : Vivado Options xc7a35ti csg324 -1l
MIG: 13:37:53 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 13:37:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:37:53 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 13:37:53 : I am in catch area
MIG: 13:37:53 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 13:37:59 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 13:37:59 : Component_Name: system_mig_7series_0_0
MIG: 13:37:59 : Moving system_mig_7series_0_0 ...
MIG: 13:37:59 : Moving system_mig_7series_0_0.veo ...
MIG: 13:37:59 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 13:37:59 : Running implementation.xit
MIG: 13:37:59 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 13:37:59 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 13:37:59 : ################# RUNNING MIG BATCH ###################
MIG: 13:37:59 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 13:37:59 : synp_flow:  -- synthesis_mode: Other
MIG: 13:37:59 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 13:37:59 : vivado_mode: xpg_bd
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 1
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 : isPortInterface: 0
MIG: 13:37:59 :  locked false  
MIG: 13:37:59 : HDL Language: Verilog
MIG: 13:37:59 : compInfo: false
MIG: 13:37:59 : Vivado Options xc7a35ti csg324 -1l
MIG: 13:37:59 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 13:37:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:37:59 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 13:37:59 : I am in catch area
MIG: 13:37:59 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 13:38:06 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 13:38:06 : Component_Name: system_mig_7series_0_0
MIG: 13:38:06 : Moving system_mig_7series_0_0 ...
MIG: 13:38:06 : Moving system_mig_7series_0_0.veo ...
MIG: 13:38:06 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:07:42 : Running synthesis.xit
MIG: 14:07:42 : ################# RUNNING MIG BATCH ###################
MIG: 14:07:42 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:07:42 : synp_flow:  -- synthesis_mode: Other
MIG: 14:07:42 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:07:42 : vivado_mode: xpg_bd
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 1
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 : isPortInterface: 0
MIG: 14:07:42 :  locked false  
MIG: 14:07:42 : HDL Language: Verilog
MIG: 14:07:42 : compInfo: false
MIG: 14:07:42 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:07:42 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:07:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:07:42 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:07:42 : I am in catch area
MIG: 14:07:42 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:07:48 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:07:48 : Component_Name: system_mig_7series_0_0
MIG: 14:07:48 : Moving system_mig_7series_0_0 ...
MIG: 14:07:48 : Moving system_mig_7series_0_0.veo ...
MIG: 14:07:48 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:07:48 : Running vlog_synth_rpr.xit
MIG: 14:07:48 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 14:07:48 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:07:48 : ################# RUNNING MIG BATCH ###################
MIG: 14:07:48 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:07:48 : synp_flow:  -- synthesis_mode: Other
MIG: 14:07:48 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:07:48 : vivado_mode: xpg_bd
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 1
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 : isPortInterface: 0
MIG: 14:07:48 :  locked false  
MIG: 14:07:48 : HDL Language: Verilog
MIG: 14:07:48 : compInfo: false
MIG: 14:07:48 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:07:48 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:07:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:07:48 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:07:48 : I am in catch area
MIG: 14:07:48 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:07:54 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:07:54 : Component_Name: system_mig_7series_0_0
MIG: 14:07:54 : Moving system_mig_7series_0_0 ...
MIG: 14:07:54 : Moving system_mig_7series_0_0.veo ...
MIG: 14:07:54 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:07:54 : Running simulation.xit
MIG: 14:07:54 : ################# RUNNING MIG BATCH ###################
MIG: 14:07:54 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:07:54 : synp_flow:  -- synthesis_mode: Other
MIG: 14:07:54 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:07:54 : vivado_mode: xpg_bd
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 1
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 : isPortInterface: 0
MIG: 14:07:54 :  locked false  
MIG: 14:07:54 : HDL Language: Verilog
MIG: 14:07:54 : compInfo: false
MIG: 14:07:54 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:07:54 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:07:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:07:54 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:07:54 : I am in catch area
MIG: 14:07:54 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:08:01 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:08:01 : Component_Name: system_mig_7series_0_0
MIG: 14:08:01 : Moving system_mig_7series_0_0 ...
MIG: 14:08:01 : Moving system_mig_7series_0_0.veo ...
MIG: 14:08:01 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:08:01 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:08:01 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 14:08:01 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:08:01 : ################# RUNNING MIG BATCH ###################
MIG: 14:08:01 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:08:01 : synp_flow:  -- synthesis_mode: Other
MIG: 14:08:01 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:08:01 : vivado_mode: xpg_bd
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 1
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 : isPortInterface: 0
MIG: 14:08:01 :  locked false  
MIG: 14:08:01 : HDL Language: Verilog
MIG: 14:08:01 : compInfo: false
MIG: 14:08:01 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:08:01 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:08:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:08:01 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:08:01 : I am in catch area
MIG: 14:08:01 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:08:07 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:08:07 : Component_Name: system_mig_7series_0_0
MIG: 14:08:07 : Moving system_mig_7series_0_0 ...
MIG: 14:08:07 : Moving system_mig_7series_0_0.veo ...
MIG: 14:08:07 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:08:07 : Running implementation.xit
MIG: 14:08:07 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 14:08:07 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:08:07 : ################# RUNNING MIG BATCH ###################
MIG: 14:08:07 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:08:07 : synp_flow:  -- synthesis_mode: Other
MIG: 14:08:07 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:08:07 : vivado_mode: xpg_bd
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 1
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 : isPortInterface: 0
MIG: 14:08:07 :  locked false  
MIG: 14:08:07 : HDL Language: Verilog
MIG: 14:08:07 : compInfo: false
MIG: 14:08:07 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:08:07 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:08:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:08:07 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:08:07 : I am in catch area
MIG: 14:08:07 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:08:14 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:08:14 : Component_Name: system_mig_7series_0_0
MIG: 14:08:14 : Moving system_mig_7series_0_0 ...
MIG: 14:08:14 : Moving system_mig_7series_0_0.veo ...
MIG: 14:08:14 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:24:41 : Running synthesis.xit
MIG: 14:24:41 : ################# RUNNING MIG BATCH ###################
MIG: 14:24:41 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:24:41 : synp_flow:  -- synthesis_mode: Other
MIG: 14:24:41 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:24:41 : vivado_mode: xpg_bd
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 1
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 : isPortInterface: 0
MIG: 14:24:41 :  locked false  
MIG: 14:24:41 : HDL Language: Verilog
MIG: 14:24:41 : compInfo: false
MIG: 14:24:41 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:24:41 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:24:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:24:41 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:24:41 : I am in catch area
MIG: 14:24:41 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:24:47 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:24:47 : Component_Name: system_mig_7series_0_0
MIG: 14:24:47 : Moving system_mig_7series_0_0 ...
MIG: 14:24:47 : Moving system_mig_7series_0_0.veo ...
MIG: 14:24:47 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:24:47 : Running vlog_synth_rpr.xit
MIG: 14:24:47 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 14:24:47 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:24:47 : ################# RUNNING MIG BATCH ###################
MIG: 14:24:47 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:24:47 : synp_flow:  -- synthesis_mode: Other
MIG: 14:24:47 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:24:47 : vivado_mode: xpg_bd
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 1
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 : isPortInterface: 0
MIG: 14:24:47 :  locked false  
MIG: 14:24:47 : HDL Language: Verilog
MIG: 14:24:47 : compInfo: false
MIG: 14:24:47 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:24:47 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:24:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:24:47 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:24:47 : I am in catch area
MIG: 14:24:47 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:24:54 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:24:54 : Component_Name: system_mig_7series_0_0
MIG: 14:24:54 : Moving system_mig_7series_0_0 ...
MIG: 14:24:54 : Moving system_mig_7series_0_0.veo ...
MIG: 14:24:54 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:24:54 : Running simulation.xit
MIG: 14:24:54 : ################# RUNNING MIG BATCH ###################
MIG: 14:24:54 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:24:54 : synp_flow:  -- synthesis_mode: Other
MIG: 14:24:54 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:24:54 : vivado_mode: xpg_bd
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 1
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 : isPortInterface: 0
MIG: 14:24:54 :  locked false  
MIG: 14:24:54 : HDL Language: Verilog
MIG: 14:24:54 : compInfo: false
MIG: 14:24:54 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:24:54 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:24:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:24:54 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:24:54 : I am in catch area
MIG: 14:24:54 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:25:01 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:25:01 : Component_Name: system_mig_7series_0_0
MIG: 14:25:01 : Moving system_mig_7series_0_0 ...
MIG: 14:25:01 : Moving system_mig_7series_0_0.veo ...
MIG: 14:25:01 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:25:01 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:25:01 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 14:25:01 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:25:01 : ################# RUNNING MIG BATCH ###################
MIG: 14:25:01 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:25:01 : synp_flow:  -- synthesis_mode: Other
MIG: 14:25:01 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:25:01 : vivado_mode: xpg_bd
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 1
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 : isPortInterface: 0
MIG: 14:25:01 :  locked false  
MIG: 14:25:01 : HDL Language: Verilog
MIG: 14:25:01 : compInfo: false
MIG: 14:25:01 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:25:01 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:25:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:25:01 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:25:01 : I am in catch area
MIG: 14:25:01 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:25:07 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:25:07 : Component_Name: system_mig_7series_0_0
MIG: 14:25:07 : Moving system_mig_7series_0_0 ...
MIG: 14:25:07 : Moving system_mig_7series_0_0.veo ...
MIG: 14:25:07 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:25:07 : Running implementation.xit
MIG: 14:25:07 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 14:25:07 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:25:07 : ################# RUNNING MIG BATCH ###################
MIG: 14:25:07 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:25:07 : synp_flow:  -- synthesis_mode: Other
MIG: 14:25:07 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:25:07 : vivado_mode: xpg_bd
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 1
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 : isPortInterface: 0
MIG: 14:25:07 :  locked false  
MIG: 14:25:07 : HDL Language: Verilog
MIG: 14:25:07 : compInfo: false
MIG: 14:25:07 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:25:07 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:25:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:25:07 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:25:07 : I am in catch area
MIG: 14:25:07 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:25:14 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:25:14 : Component_Name: system_mig_7series_0_0
MIG: 14:25:14 : Moving system_mig_7series_0_0 ...
MIG: 14:25:14 : Moving system_mig_7series_0_0.veo ...
MIG: 14:25:14 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:27:51 : Running synthesis.xit
MIG: 14:27:51 : ################# RUNNING MIG BATCH ###################
MIG: 14:27:51 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:27:51 : synp_flow:  -- synthesis_mode: Other
MIG: 14:27:51 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:27:51 : vivado_mode: xpg_bd
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 1
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 : isPortInterface: 0
MIG: 14:27:51 :  locked false  
MIG: 14:27:51 : HDL Language: Verilog
MIG: 14:27:51 : compInfo: false
MIG: 14:27:51 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:27:51 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:27:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:27:51 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:27:51 : I am in catch area
MIG: 14:27:51 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:27:57 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:27:57 : Component_Name: system_mig_7series_0_0
MIG: 14:27:57 : Moving system_mig_7series_0_0 ...
MIG: 14:27:57 : Moving system_mig_7series_0_0.veo ...
MIG: 14:27:57 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:27:58 : Running vlog_synth_rpr.xit
MIG: 14:27:58 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 14:27:58 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:27:58 : ################# RUNNING MIG BATCH ###################
MIG: 14:27:58 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:27:58 : synp_flow:  -- synthesis_mode: Other
MIG: 14:27:58 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:27:58 : vivado_mode: xpg_bd
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 1
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 : isPortInterface: 0
MIG: 14:27:58 :  locked false  
MIG: 14:27:58 : HDL Language: Verilog
MIG: 14:27:58 : compInfo: false
MIG: 14:27:58 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:27:58 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:27:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:27:58 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:27:58 : I am in catch area
MIG: 14:27:58 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:28:04 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:28:04 : Component_Name: system_mig_7series_0_0
MIG: 14:28:04 : Moving system_mig_7series_0_0 ...
MIG: 14:28:04 : Moving system_mig_7series_0_0.veo ...
MIG: 14:28:04 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:28:04 : Running simulation.xit
MIG: 14:28:04 : ################# RUNNING MIG BATCH ###################
MIG: 14:28:04 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:28:04 : synp_flow:  -- synthesis_mode: Other
MIG: 14:28:04 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:28:04 : vivado_mode: xpg_bd
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 1
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 : isPortInterface: 0
MIG: 14:28:04 :  locked false  
MIG: 14:28:04 : HDL Language: Verilog
MIG: 14:28:04 : compInfo: false
MIG: 14:28:04 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:28:04 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:28:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:28:04 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:28:04 : I am in catch area
MIG: 14:28:04 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:28:10 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:28:10 : Component_Name: system_mig_7series_0_0
MIG: 14:28:10 : Moving system_mig_7series_0_0 ...
MIG: 14:28:10 : Moving system_mig_7series_0_0.veo ...
MIG: 14:28:10 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:28:11 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:28:11 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 14:28:11 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:28:11 : ################# RUNNING MIG BATCH ###################
MIG: 14:28:11 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:28:11 : synp_flow:  -- synthesis_mode: Other
MIG: 14:28:11 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:28:11 : vivado_mode: xpg_bd
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 1
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 : isPortInterface: 0
MIG: 14:28:11 :  locked false  
MIG: 14:28:11 : HDL Language: Verilog
MIG: 14:28:11 : compInfo: false
MIG: 14:28:11 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:28:11 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:28:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:28:11 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:28:11 : I am in catch area
MIG: 14:28:11 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:28:17 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:28:17 : Component_Name: system_mig_7series_0_0
MIG: 14:28:17 : Moving system_mig_7series_0_0 ...
MIG: 14:28:17 : Moving system_mig_7series_0_0.veo ...
MIG: 14:28:17 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:28:17 : Running implementation.xit
MIG: 14:28:17 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 14:28:17 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:28:17 : ################# RUNNING MIG BATCH ###################
MIG: 14:28:17 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:28:17 : synp_flow:  -- synthesis_mode: Other
MIG: 14:28:17 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:28:17 : vivado_mode: xpg_bd
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 1
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 : isPortInterface: 0
MIG: 14:28:17 :  locked false  
MIG: 14:28:17 : HDL Language: Verilog
MIG: 14:28:17 : compInfo: false
MIG: 14:28:17 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:28:17 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:28:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:28:17 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:28:17 : I am in catch area
MIG: 14:28:17 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:28:23 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:28:23 : Component_Name: system_mig_7series_0_0
MIG: 14:28:23 : Moving system_mig_7series_0_0 ...
MIG: 14:28:23 : Moving system_mig_7series_0_0.veo ...
MIG: 14:28:23 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:32:59 : Running synthesis.xit
MIG: 14:32:59 : ################# RUNNING MIG BATCH ###################
MIG: 14:32:59 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:32:59 : synp_flow:  -- synthesis_mode: Other
MIG: 14:32:59 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:32:59 : vivado_mode: xpg_bd
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 1
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 : isPortInterface: 0
MIG: 14:32:59 :  locked false  
MIG: 14:32:59 : HDL Language: Verilog
MIG: 14:32:59 : compInfo: false
MIG: 14:32:59 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:32:59 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:32:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:32:59 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:32:59 : I am in catch area
MIG: 14:32:59 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:33:05 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:33:05 : Component_Name: system_mig_7series_0_0
MIG: 14:33:05 : Moving system_mig_7series_0_0 ...
MIG: 14:33:05 : Moving system_mig_7series_0_0.veo ...
MIG: 14:33:05 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:33:05 : Running vlog_synth_rpr.xit
MIG: 14:33:05 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 14:33:05 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:33:05 : ################# RUNNING MIG BATCH ###################
MIG: 14:33:05 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:33:05 : synp_flow:  -- synthesis_mode: Other
MIG: 14:33:05 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:33:05 : vivado_mode: xpg_bd
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 1
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 : isPortInterface: 0
MIG: 14:33:05 :  locked false  
MIG: 14:33:05 : HDL Language: Verilog
MIG: 14:33:05 : compInfo: false
MIG: 14:33:05 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:33:05 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:33:05 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:33:05 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:33:05 : I am in catch area
MIG: 14:33:05 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:33:11 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:33:11 : Component_Name: system_mig_7series_0_0
MIG: 14:33:11 : Moving system_mig_7series_0_0 ...
MIG: 14:33:11 : Moving system_mig_7series_0_0.veo ...
MIG: 14:33:11 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:33:11 : Running simulation.xit
MIG: 14:33:11 : ################# RUNNING MIG BATCH ###################
MIG: 14:33:11 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:33:11 : synp_flow:  -- synthesis_mode: Other
MIG: 14:33:11 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:33:11 : vivado_mode: xpg_bd
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 1
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 : isPortInterface: 0
MIG: 14:33:11 :  locked false  
MIG: 14:33:11 : HDL Language: Verilog
MIG: 14:33:11 : compInfo: false
MIG: 14:33:11 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:33:11 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:33:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:33:11 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:33:11 : I am in catch area
MIG: 14:33:11 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:33:18 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:33:18 : Component_Name: system_mig_7series_0_0
MIG: 14:33:18 : Moving system_mig_7series_0_0 ...
MIG: 14:33:18 : Moving system_mig_7series_0_0.veo ...
MIG: 14:33:18 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:33:18 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:33:18 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 14:33:18 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:33:18 : ################# RUNNING MIG BATCH ###################
MIG: 14:33:18 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:33:18 : synp_flow:  -- synthesis_mode: Other
MIG: 14:33:18 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:33:18 : vivado_mode: xpg_bd
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 1
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 : isPortInterface: 0
MIG: 14:33:18 :  locked false  
MIG: 14:33:18 : HDL Language: Verilog
MIG: 14:33:18 : compInfo: false
MIG: 14:33:18 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:33:18 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:33:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:33:18 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:33:18 : I am in catch area
MIG: 14:33:18 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:33:24 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:33:24 : Component_Name: system_mig_7series_0_0
MIG: 14:33:24 : Moving system_mig_7series_0_0 ...
MIG: 14:33:24 : Moving system_mig_7series_0_0.veo ...
MIG: 14:33:24 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:33:24 : Running implementation.xit
MIG: 14:33:24 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 14:33:24 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:33:24 : ################# RUNNING MIG BATCH ###################
MIG: 14:33:24 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:33:24 : synp_flow:  -- synthesis_mode: Other
MIG: 14:33:24 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:33:24 : vivado_mode: xpg_bd
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 1
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 : isPortInterface: 0
MIG: 14:33:24 :  locked false  
MIG: 14:33:24 : HDL Language: Verilog
MIG: 14:33:24 : compInfo: false
MIG: 14:33:24 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:33:24 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:33:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:33:24 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:33:24 : I am in catch area
MIG: 14:33:24 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:33:31 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:33:31 : Component_Name: system_mig_7series_0_0
MIG: 14:33:31 : Moving system_mig_7series_0_0 ...
MIG: 14:33:31 : Moving system_mig_7series_0_0.veo ...
MIG: 14:33:31 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:43:21 : Running synthesis.xit
MIG: 14:43:21 : ################# RUNNING MIG BATCH ###################
MIG: 14:43:21 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:43:21 : synp_flow:  -- synthesis_mode: Other
MIG: 14:43:21 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:43:21 : vivado_mode: xpg_bd
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 1
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 : isPortInterface: 0
MIG: 14:43:21 :  locked false  
MIG: 14:43:21 : HDL Language: Verilog
MIG: 14:43:21 : compInfo: false
MIG: 14:43:21 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:43:21 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:43:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:43:21 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:43:21 : I am in catch area
MIG: 14:43:21 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:43:28 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:43:28 : Component_Name: system_mig_7series_0_0
MIG: 14:43:28 : Moving system_mig_7series_0_0 ...
MIG: 14:43:28 : Moving system_mig_7series_0_0.veo ...
MIG: 14:43:28 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:43:28 : Running vlog_synth_rpr.xit
MIG: 14:43:28 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 14:43:28 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:43:28 : ################# RUNNING MIG BATCH ###################
MIG: 14:43:28 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:43:28 : synp_flow:  -- synthesis_mode: Other
MIG: 14:43:28 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:43:28 : vivado_mode: xpg_bd
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 1
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 : isPortInterface: 0
MIG: 14:43:28 :  locked false  
MIG: 14:43:28 : HDL Language: Verilog
MIG: 14:43:28 : compInfo: false
MIG: 14:43:28 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:43:28 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:43:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:43:28 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:43:28 : I am in catch area
MIG: 14:43:28 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:43:35 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:43:35 : Component_Name: system_mig_7series_0_0
MIG: 14:43:35 : Moving system_mig_7series_0_0 ...
MIG: 14:43:35 : Moving system_mig_7series_0_0.veo ...
MIG: 14:43:35 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:43:35 : Running simulation.xit
MIG: 14:43:35 : ################# RUNNING MIG BATCH ###################
MIG: 14:43:35 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:43:35 : synp_flow:  -- synthesis_mode: Other
MIG: 14:43:35 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:43:35 : vivado_mode: xpg_bd
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 1
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 : isPortInterface: 0
MIG: 14:43:35 :  locked false  
MIG: 14:43:35 : HDL Language: Verilog
MIG: 14:43:35 : compInfo: false
MIG: 14:43:35 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:43:35 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:43:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:43:35 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:43:35 : I am in catch area
MIG: 14:43:35 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:43:42 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:43:42 : Component_Name: system_mig_7series_0_0
MIG: 14:43:42 : Moving system_mig_7series_0_0 ...
MIG: 14:43:42 : Moving system_mig_7series_0_0.veo ...
MIG: 14:43:42 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:43:42 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 14:43:42 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 14:43:42 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:43:42 : ################# RUNNING MIG BATCH ###################
MIG: 14:43:42 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:43:42 : synp_flow:  -- synthesis_mode: Other
MIG: 14:43:42 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:43:42 : vivado_mode: xpg_bd
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 1
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 : isPortInterface: 0
MIG: 14:43:42 :  locked false  
MIG: 14:43:42 : HDL Language: Verilog
MIG: 14:43:42 : compInfo: false
MIG: 14:43:42 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:43:42 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:43:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:43:42 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:43:42 : I am in catch area
MIG: 14:43:42 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:43:48 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:43:48 : Component_Name: system_mig_7series_0_0
MIG: 14:43:48 : Moving system_mig_7series_0_0 ...
MIG: 14:43:48 : Moving system_mig_7series_0_0.veo ...
MIG: 14:43:48 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 14:43:48 : Running implementation.xit
MIG: 14:43:49 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 14:43:49 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 14:43:49 : ################# RUNNING MIG BATCH ###################
MIG: 14:43:49 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 14:43:49 : synp_flow:  -- synthesis_mode: Other
MIG: 14:43:49 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 14:43:49 : vivado_mode: xpg_bd
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 1
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 : isPortInterface: 0
MIG: 14:43:49 :  locked false  
MIG: 14:43:49 : HDL Language: Verilog
MIG: 14:43:49 : compInfo: false
MIG: 14:43:49 : Vivado Options xc7a35ti csg324 -1l
MIG: 14:43:49 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 14:43:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 14:43:49 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 14:43:49 : I am in catch area
MIG: 14:43:49 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 14:43:55 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 14:43:55 : Component_Name: system_mig_7series_0_0
MIG: 14:43:55 : Moving system_mig_7series_0_0 ...
MIG: 14:43:55 : Moving system_mig_7series_0_0.veo ...
MIG: 14:43:55 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:06:34 : Running synthesis.xit
MIG: 15:06:34 : ################# RUNNING MIG BATCH ###################
MIG: 15:06:34 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:06:34 : synp_flow:  -- synthesis_mode: Other
MIG: 15:06:34 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:06:34 : vivado_mode: xpg_bd
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 1
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 : isPortInterface: 0
MIG: 15:06:34 :  locked false  
MIG: 15:06:34 : HDL Language: Verilog
MIG: 15:06:34 : compInfo: false
MIG: 15:06:34 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:06:34 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:06:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:06:34 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:06:34 : I am in catch area
MIG: 15:06:34 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:06:41 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:06:41 : Component_Name: system_mig_7series_0_0
MIG: 15:06:41 : Moving system_mig_7series_0_0 ...
MIG: 15:06:41 : Moving system_mig_7series_0_0.veo ...
MIG: 15:06:41 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:06:41 : Running vlog_synth_rpr.xit
MIG: 15:06:41 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 15:06:41 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:06:41 : ################# RUNNING MIG BATCH ###################
MIG: 15:06:41 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:06:41 : synp_flow:  -- synthesis_mode: Other
MIG: 15:06:41 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:06:41 : vivado_mode: xpg_bd
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 1
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 : isPortInterface: 0
MIG: 15:06:41 :  locked false  
MIG: 15:06:41 : HDL Language: Verilog
MIG: 15:06:41 : compInfo: false
MIG: 15:06:41 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:06:41 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:06:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:06:41 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:06:41 : I am in catch area
MIG: 15:06:41 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:06:48 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:06:48 : Component_Name: system_mig_7series_0_0
MIG: 15:06:48 : Moving system_mig_7series_0_0 ...
MIG: 15:06:48 : Moving system_mig_7series_0_0.veo ...
MIG: 15:06:48 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:06:48 : Running simulation.xit
MIG: 15:06:48 : ################# RUNNING MIG BATCH ###################
MIG: 15:06:48 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:06:48 : synp_flow:  -- synthesis_mode: Other
MIG: 15:06:48 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:06:48 : vivado_mode: xpg_bd
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 1
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 : isPortInterface: 0
MIG: 15:06:48 :  locked false  
MIG: 15:06:48 : HDL Language: Verilog
MIG: 15:06:48 : compInfo: false
MIG: 15:06:48 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:06:48 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:06:48 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:06:48 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:06:48 : I am in catch area
MIG: 15:06:48 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:06:54 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:06:54 : Component_Name: system_mig_7series_0_0
MIG: 15:06:54 : Moving system_mig_7series_0_0 ...
MIG: 15:06:54 : Moving system_mig_7series_0_0.veo ...
MIG: 15:06:54 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:06:54 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:06:54 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 15:06:54 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:06:54 : ################# RUNNING MIG BATCH ###################
MIG: 15:06:54 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:06:54 : synp_flow:  -- synthesis_mode: Other
MIG: 15:06:54 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:06:54 : vivado_mode: xpg_bd
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 1
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 : isPortInterface: 0
MIG: 15:06:54 :  locked false  
MIG: 15:06:54 : HDL Language: Verilog
MIG: 15:06:54 : compInfo: false
MIG: 15:06:54 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:06:54 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:06:54 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:06:54 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:06:54 : I am in catch area
MIG: 15:06:54 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:07:01 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:07:01 : Component_Name: system_mig_7series_0_0
MIG: 15:07:01 : Moving system_mig_7series_0_0 ...
MIG: 15:07:01 : Moving system_mig_7series_0_0.veo ...
MIG: 15:07:01 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:07:01 : Running implementation.xit
MIG: 15:07:01 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 15:07:01 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:07:01 : ################# RUNNING MIG BATCH ###################
MIG: 15:07:01 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:07:01 : synp_flow:  -- synthesis_mode: Other
MIG: 15:07:01 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:07:01 : vivado_mode: xpg_bd
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 1
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 : isPortInterface: 0
MIG: 15:07:01 :  locked false  
MIG: 15:07:01 : HDL Language: Verilog
MIG: 15:07:01 : compInfo: false
MIG: 15:07:01 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:07:01 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:07:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:07:01 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:07:01 : I am in catch area
MIG: 15:07:01 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:07:07 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:07:07 : Component_Name: system_mig_7series_0_0
MIG: 15:07:07 : Moving system_mig_7series_0_0 ...
MIG: 15:07:07 : Moving system_mig_7series_0_0.veo ...
MIG: 15:07:07 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:09:18 : Running synthesis.xit
MIG: 15:09:18 : ################# RUNNING MIG BATCH ###################
MIG: 15:09:18 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:09:18 : synp_flow:  -- synthesis_mode: Other
MIG: 15:09:18 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:09:18 : vivado_mode: xpg_bd
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 1
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 : isPortInterface: 0
MIG: 15:09:18 :  locked false  
MIG: 15:09:18 : HDL Language: Verilog
MIG: 15:09:18 : compInfo: false
MIG: 15:09:18 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:09:18 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:09:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:09:18 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:09:18 : I am in catch area
MIG: 15:09:18 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:09:25 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:09:25 : Component_Name: system_mig_7series_0_0
MIG: 15:09:25 : Moving system_mig_7series_0_0 ...
MIG: 15:09:25 : Moving system_mig_7series_0_0.veo ...
MIG: 15:09:25 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:09:25 : Running vlog_synth_rpr.xit
MIG: 15:09:25 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 15:09:25 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:09:25 : ################# RUNNING MIG BATCH ###################
MIG: 15:09:25 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:09:25 : synp_flow:  -- synthesis_mode: Other
MIG: 15:09:25 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:09:25 : vivado_mode: xpg_bd
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 1
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 : isPortInterface: 0
MIG: 15:09:25 :  locked false  
MIG: 15:09:25 : HDL Language: Verilog
MIG: 15:09:25 : compInfo: false
MIG: 15:09:25 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:09:25 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:09:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:09:25 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:09:25 : I am in catch area
MIG: 15:09:25 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:09:31 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:09:31 : Component_Name: system_mig_7series_0_0
MIG: 15:09:31 : Moving system_mig_7series_0_0 ...
MIG: 15:09:31 : Moving system_mig_7series_0_0.veo ...
MIG: 15:09:31 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:09:31 : Running simulation.xit
MIG: 15:09:31 : ################# RUNNING MIG BATCH ###################
MIG: 15:09:31 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:09:31 : synp_flow:  -- synthesis_mode: Other
MIG: 15:09:31 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:09:31 : vivado_mode: xpg_bd
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 1
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 : isPortInterface: 0
MIG: 15:09:31 :  locked false  
MIG: 15:09:31 : HDL Language: Verilog
MIG: 15:09:31 : compInfo: false
MIG: 15:09:31 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:09:31 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:09:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:09:31 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:09:31 : I am in catch area
MIG: 15:09:31 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:09:38 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:09:38 : Component_Name: system_mig_7series_0_0
MIG: 15:09:38 : Moving system_mig_7series_0_0 ...
MIG: 15:09:38 : Moving system_mig_7series_0_0.veo ...
MIG: 15:09:38 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:09:38 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:09:38 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 15:09:38 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:09:38 : ################# RUNNING MIG BATCH ###################
MIG: 15:09:38 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:09:38 : synp_flow:  -- synthesis_mode: Other
MIG: 15:09:38 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:09:38 : vivado_mode: xpg_bd
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 1
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 : isPortInterface: 0
MIG: 15:09:38 :  locked false  
MIG: 15:09:38 : HDL Language: Verilog
MIG: 15:09:38 : compInfo: false
MIG: 15:09:38 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:09:38 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:09:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:09:38 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:09:38 : I am in catch area
MIG: 15:09:38 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:09:44 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:09:44 : Component_Name: system_mig_7series_0_0
MIG: 15:09:44 : Moving system_mig_7series_0_0 ...
MIG: 15:09:44 : Moving system_mig_7series_0_0.veo ...
MIG: 15:09:44 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:09:44 : Running implementation.xit
MIG: 15:09:44 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 15:09:44 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:09:44 : ################# RUNNING MIG BATCH ###################
MIG: 15:09:44 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:09:44 : synp_flow:  -- synthesis_mode: Other
MIG: 15:09:44 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:09:44 : vivado_mode: xpg_bd
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 1
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 : isPortInterface: 0
MIG: 15:09:44 :  locked false  
MIG: 15:09:44 : HDL Language: Verilog
MIG: 15:09:44 : compInfo: false
MIG: 15:09:44 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:09:44 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:09:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:09:44 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:09:44 : I am in catch area
MIG: 15:09:44 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:09:51 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:09:51 : Component_Name: system_mig_7series_0_0
MIG: 15:09:51 : Moving system_mig_7series_0_0 ...
MIG: 15:09:51 : Moving system_mig_7series_0_0.veo ...
MIG: 15:09:51 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:14:38 : Running synthesis.xit
MIG: 15:14:38 : ################# RUNNING MIG BATCH ###################
MIG: 15:14:38 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:14:38 : synp_flow:  -- synthesis_mode: Other
MIG: 15:14:38 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:14:38 : vivado_mode: xpg_bd
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 1
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 : isPortInterface: 0
MIG: 15:14:38 :  locked false  
MIG: 15:14:38 : HDL Language: Verilog
MIG: 15:14:38 : compInfo: false
MIG: 15:14:38 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:14:38 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:14:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:14:38 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:14:38 : I am in catch area
MIG: 15:14:38 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:14:45 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:14:45 : Component_Name: system_mig_7series_0_0
MIG: 15:14:45 : Moving system_mig_7series_0_0 ...
MIG: 15:14:45 : Moving system_mig_7series_0_0.veo ...
MIG: 15:14:45 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:14:45 : Running vlog_synth_rpr.xit
MIG: 15:14:45 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 15:14:45 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:14:45 : ################# RUNNING MIG BATCH ###################
MIG: 15:14:45 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:14:45 : synp_flow:  -- synthesis_mode: Other
MIG: 15:14:45 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:14:45 : vivado_mode: xpg_bd
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 1
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 : isPortInterface: 0
MIG: 15:14:45 :  locked false  
MIG: 15:14:45 : HDL Language: Verilog
MIG: 15:14:45 : compInfo: false
MIG: 15:14:45 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:14:45 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:14:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:14:45 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:14:45 : I am in catch area
MIG: 15:14:45 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:14:51 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:14:51 : Component_Name: system_mig_7series_0_0
MIG: 15:14:51 : Moving system_mig_7series_0_0 ...
MIG: 15:14:51 : Moving system_mig_7series_0_0.veo ...
MIG: 15:14:51 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:14:51 : Running simulation.xit
MIG: 15:14:51 : ################# RUNNING MIG BATCH ###################
MIG: 15:14:51 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:14:51 : synp_flow:  -- synthesis_mode: Other
MIG: 15:14:51 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:14:51 : vivado_mode: xpg_bd
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 1
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 : isPortInterface: 0
MIG: 15:14:51 :  locked false  
MIG: 15:14:51 : HDL Language: Verilog
MIG: 15:14:51 : compInfo: false
MIG: 15:14:51 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:14:51 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:14:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:14:51 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:14:51 : I am in catch area
MIG: 15:14:51 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:14:58 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:14:58 : Component_Name: system_mig_7series_0_0
MIG: 15:14:58 : Moving system_mig_7series_0_0 ...
MIG: 15:14:58 : Moving system_mig_7series_0_0.veo ...
MIG: 15:14:58 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:14:58 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:14:58 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 15:14:58 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:14:58 : ################# RUNNING MIG BATCH ###################
MIG: 15:14:58 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:14:58 : synp_flow:  -- synthesis_mode: Other
MIG: 15:14:58 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:14:58 : vivado_mode: xpg_bd
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 1
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 : isPortInterface: 0
MIG: 15:14:58 :  locked false  
MIG: 15:14:58 : HDL Language: Verilog
MIG: 15:14:58 : compInfo: false
MIG: 15:14:58 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:14:58 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:14:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:14:58 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:14:58 : I am in catch area
MIG: 15:14:58 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:15:04 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:15:04 : Component_Name: system_mig_7series_0_0
MIG: 15:15:04 : Moving system_mig_7series_0_0 ...
MIG: 15:15:04 : Moving system_mig_7series_0_0.veo ...
MIG: 15:15:04 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:15:04 : Running implementation.xit
MIG: 15:15:04 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 15:15:04 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:15:04 : ################# RUNNING MIG BATCH ###################
MIG: 15:15:04 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:15:04 : synp_flow:  -- synthesis_mode: Other
MIG: 15:15:04 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:15:04 : vivado_mode: xpg_bd
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 1
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 : isPortInterface: 0
MIG: 15:15:04 :  locked false  
MIG: 15:15:04 : HDL Language: Verilog
MIG: 15:15:04 : compInfo: false
MIG: 15:15:04 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:15:04 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:15:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:15:04 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:15:04 : I am in catch area
MIG: 15:15:04 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:15:11 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:15:11 : Component_Name: system_mig_7series_0_0
MIG: 15:15:11 : Moving system_mig_7series_0_0 ...
MIG: 15:15:11 : Moving system_mig_7series_0_0.veo ...
MIG: 15:15:11 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:53:29 : Running synthesis.xit
MIG: 15:53:29 : ################# RUNNING MIG BATCH ###################
MIG: 15:53:29 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:53:29 : synp_flow:  -- synthesis_mode: Other
MIG: 15:53:29 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:53:29 : vivado_mode: xpg_bd
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 1
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 : isPortInterface: 0
MIG: 15:53:29 :  locked false  
MIG: 15:53:29 : HDL Language: Verilog
MIG: 15:53:29 : compInfo: false
MIG: 15:53:29 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:53:29 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:53:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:53:29 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:53:29 : I am in catch area
MIG: 15:53:29 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:53:36 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:53:36 : Component_Name: system_mig_7series_0_0
MIG: 15:53:36 : Moving system_mig_7series_0_0 ...
MIG: 15:53:36 : Moving system_mig_7series_0_0.veo ...
MIG: 15:53:36 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:53:36 : Running vlog_synth_rpr.xit
MIG: 15:53:36 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 15:53:36 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:53:36 : ################# RUNNING MIG BATCH ###################
MIG: 15:53:36 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:53:36 : synp_flow:  -- synthesis_mode: Other
MIG: 15:53:36 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:53:36 : vivado_mode: xpg_bd
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 1
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 : isPortInterface: 0
MIG: 15:53:36 :  locked false  
MIG: 15:53:36 : HDL Language: Verilog
MIG: 15:53:36 : compInfo: false
MIG: 15:53:36 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:53:36 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:53:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:53:36 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:53:36 : I am in catch area
MIG: 15:53:36 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:53:42 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:53:42 : Component_Name: system_mig_7series_0_0
MIG: 15:53:42 : Moving system_mig_7series_0_0 ...
MIG: 15:53:42 : Moving system_mig_7series_0_0.veo ...
MIG: 15:53:42 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:53:42 : Running simulation.xit
MIG: 15:53:42 : ################# RUNNING MIG BATCH ###################
MIG: 15:53:42 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:53:42 : synp_flow:  -- synthesis_mode: Other
MIG: 15:53:42 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:53:42 : vivado_mode: xpg_bd
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 1
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 : isPortInterface: 0
MIG: 15:53:42 :  locked false  
MIG: 15:53:42 : HDL Language: Verilog
MIG: 15:53:42 : compInfo: false
MIG: 15:53:42 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:53:42 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:53:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:53:42 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:53:42 : I am in catch area
MIG: 15:53:42 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:53:49 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:53:49 : Component_Name: system_mig_7series_0_0
MIG: 15:53:49 : Moving system_mig_7series_0_0 ...
MIG: 15:53:49 : Moving system_mig_7series_0_0.veo ...
MIG: 15:53:49 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:53:49 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 15:53:49 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 15:53:49 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:53:49 : ################# RUNNING MIG BATCH ###################
MIG: 15:53:49 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:53:49 : synp_flow:  -- synthesis_mode: Other
MIG: 15:53:49 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:53:49 : vivado_mode: xpg_bd
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 1
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 : isPortInterface: 0
MIG: 15:53:49 :  locked false  
MIG: 15:53:49 : HDL Language: Verilog
MIG: 15:53:49 : compInfo: false
MIG: 15:53:49 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:53:49 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:53:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:53:49 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:53:49 : I am in catch area
MIG: 15:53:49 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:53:56 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:53:56 : Component_Name: system_mig_7series_0_0
MIG: 15:53:56 : Moving system_mig_7series_0_0 ...
MIG: 15:53:56 : Moving system_mig_7series_0_0.veo ...
MIG: 15:53:56 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 15:53:56 : Running implementation.xit
MIG: 15:53:56 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 15:53:56 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 15:53:56 : ################# RUNNING MIG BATCH ###################
MIG: 15:53:56 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 15:53:56 : synp_flow:  -- synthesis_mode: Other
MIG: 15:53:56 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 15:53:56 : vivado_mode: xpg_bd
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 1
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 : isPortInterface: 0
MIG: 15:53:56 :  locked false  
MIG: 15:53:56 : HDL Language: Verilog
MIG: 15:53:56 : compInfo: false
MIG: 15:53:56 : Vivado Options xc7a35ti csg324 -1l
MIG: 15:53:56 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 15:53:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 15:53:56 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 15:53:56 : I am in catch area
MIG: 15:53:56 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 15:54:02 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 15:54:02 : Component_Name: system_mig_7series_0_0
MIG: 15:54:02 : Moving system_mig_7series_0_0 ...
MIG: 15:54:02 : Moving system_mig_7series_0_0.veo ...
MIG: 15:54:02 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:05:44 : Running synthesis.xit
MIG: 16:05:44 : ################# RUNNING MIG BATCH ###################
MIG: 16:05:44 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 16:05:44 : synp_flow:  -- synthesis_mode: Other
MIG: 16:05:44 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 16:05:44 : vivado_mode: xpg_bd
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 1
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 : isPortInterface: 0
MIG: 16:05:44 :  locked false  
MIG: 16:05:44 : HDL Language: Verilog
MIG: 16:05:44 : compInfo: false
MIG: 16:05:44 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:05:44 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:05:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:05:44 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 16:05:44 : I am in catch area
MIG: 16:05:44 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:05:50 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 16:05:50 : Component_Name: system_mig_7series_0_0
MIG: 16:05:50 : Moving system_mig_7series_0_0 ...
MIG: 16:05:50 : Moving system_mig_7series_0_0.veo ...
MIG: 16:05:50 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:05:50 : Running vlog_synth_rpr.xit
MIG: 16:05:50 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 16:05:50 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:05:50 : ################# RUNNING MIG BATCH ###################
MIG: 16:05:50 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 16:05:50 : synp_flow:  -- synthesis_mode: Other
MIG: 16:05:50 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 16:05:50 : vivado_mode: xpg_bd
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 1
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 : isPortInterface: 0
MIG: 16:05:50 :  locked false  
MIG: 16:05:50 : HDL Language: Verilog
MIG: 16:05:50 : compInfo: false
MIG: 16:05:50 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:05:50 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:05:50 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:05:50 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 16:05:50 : I am in catch area
MIG: 16:05:50 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:05:57 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 16:05:57 : Component_Name: system_mig_7series_0_0
MIG: 16:05:57 : Moving system_mig_7series_0_0 ...
MIG: 16:05:57 : Moving system_mig_7series_0_0.veo ...
MIG: 16:05:57 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:05:57 : Running simulation.xit
MIG: 16:05:57 : ################# RUNNING MIG BATCH ###################
MIG: 16:05:57 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 16:05:57 : synp_flow:  -- synthesis_mode: Other
MIG: 16:05:57 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 16:05:57 : vivado_mode: xpg_bd
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 1
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 : isPortInterface: 0
MIG: 16:05:57 :  locked false  
MIG: 16:05:57 : HDL Language: Verilog
MIG: 16:05:57 : compInfo: false
MIG: 16:05:57 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:05:57 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:05:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:05:57 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 16:05:57 : I am in catch area
MIG: 16:05:57 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:06:03 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 16:06:03 : Component_Name: system_mig_7series_0_0
MIG: 16:06:03 : Moving system_mig_7series_0_0 ...
MIG: 16:06:03 : Moving system_mig_7series_0_0.veo ...
MIG: 16:06:03 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:06:03 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:06:03 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 16:06:03 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:06:03 : ################# RUNNING MIG BATCH ###################
MIG: 16:06:03 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 16:06:03 : synp_flow:  -- synthesis_mode: Other
MIG: 16:06:03 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 16:06:03 : vivado_mode: xpg_bd
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 1
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 : isPortInterface: 0
MIG: 16:06:03 :  locked false  
MIG: 16:06:03 : HDL Language: Verilog
MIG: 16:06:03 : compInfo: false
MIG: 16:06:03 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:06:03 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:06:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:06:03 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 16:06:03 : I am in catch area
MIG: 16:06:03 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:06:10 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 16:06:10 : Component_Name: system_mig_7series_0_0
MIG: 16:06:10 : Moving system_mig_7series_0_0 ...
MIG: 16:06:10 : Moving system_mig_7series_0_0.veo ...
MIG: 16:06:10 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:06:10 : Running implementation.xit
MIG: 16:06:10 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 16:06:10 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:06:10 : ################# RUNNING MIG BATCH ###################
MIG: 16:06:10 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 16:06:10 : synp_flow:  -- synthesis_mode: Other
MIG: 16:06:10 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 16:06:10 : vivado_mode: xpg_bd
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 1
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 : isPortInterface: 0
MIG: 16:06:10 :  locked false  
MIG: 16:06:10 : HDL Language: Verilog
MIG: 16:06:10 : compInfo: false
MIG: 16:06:10 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:06:10 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:06:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:06:10 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 16:06:10 : I am in catch area
MIG: 16:06:10 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:06:16 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 16:06:16 : Component_Name: system_mig_7series_0_0
MIG: 16:06:16 : Moving system_mig_7series_0_0 ...
MIG: 16:06:16 : Moving system_mig_7series_0_0.veo ...
MIG: 16:06:16 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:47:17 : Running synthesis.xit
MIG: 11:47:17 : ################# RUNNING MIG BATCH ###################
MIG: 11:47:17 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:47:17 : synp_flow:  -- synthesis_mode: Other
MIG: 11:47:17 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:47:17 : vivado_mode: xpg_bd
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 1
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 : isPortInterface: 0
MIG: 11:47:17 :  locked false  
MIG: 11:47:17 : HDL Language: Verilog
MIG: 11:47:17 : compInfo: false
MIG: 11:47:17 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:47:17 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:47:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:47:17 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:47:17 : I am in catch area
MIG: 11:47:17 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:47:23 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:47:23 : Component_Name: system_mig_7series_0_0
MIG: 11:47:23 : Moving system_mig_7series_0_0 ...
MIG: 11:47:23 : Moving system_mig_7series_0_0.veo ...
MIG: 11:47:23 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:47:23 : Running vlog_synth_rpr.xit
MIG: 11:47:23 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 11:47:23 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 11:47:23 : ################# RUNNING MIG BATCH ###################
MIG: 11:47:23 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:47:23 : synp_flow:  -- synthesis_mode: Other
MIG: 11:47:23 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:47:23 : vivado_mode: xpg_bd
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 1
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 : isPortInterface: 0
MIG: 11:47:23 :  locked false  
MIG: 11:47:23 : HDL Language: Verilog
MIG: 11:47:23 : compInfo: false
MIG: 11:47:23 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:47:23 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:47:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:47:23 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:47:23 : I am in catch area
MIG: 11:47:23 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:47:30 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:47:30 : Component_Name: system_mig_7series_0_0
MIG: 11:47:30 : Moving system_mig_7series_0_0 ...
MIG: 11:47:30 : Moving system_mig_7series_0_0.veo ...
MIG: 11:47:30 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:47:30 : Running simulation.xit
MIG: 11:47:30 : ################# RUNNING MIG BATCH ###################
MIG: 11:47:30 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:47:30 : synp_flow:  -- synthesis_mode: Other
MIG: 11:47:30 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:47:30 : vivado_mode: xpg_bd
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 1
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 : isPortInterface: 0
MIG: 11:47:30 :  locked false  
MIG: 11:47:30 : HDL Language: Verilog
MIG: 11:47:30 : compInfo: false
MIG: 11:47:30 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:47:30 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:47:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:47:30 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:47:30 : I am in catch area
MIG: 11:47:30 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:47:36 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:47:36 : Component_Name: system_mig_7series_0_0
MIG: 11:47:36 : Moving system_mig_7series_0_0 ...
MIG: 11:47:36 : Moving system_mig_7series_0_0.veo ...
MIG: 11:47:36 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:47:36 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:47:36 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 11:47:36 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 11:47:36 : ################# RUNNING MIG BATCH ###################
MIG: 11:47:36 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:47:36 : synp_flow:  -- synthesis_mode: Other
MIG: 11:47:36 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:47:36 : vivado_mode: xpg_bd
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:36 : isPortInterface: 0
MIG: 11:47:37 : isPortInterface: 0
MIG: 11:47:37 : isPortInterface: 0
MIG: 11:47:37 : isPortInterface: 0
MIG: 11:47:37 : isPortInterface: 0
MIG: 11:47:37 : isPortInterface: 0
MIG: 11:47:37 : isPortInterface: 0
MIG: 11:47:37 : isPortInterface: 0
MIG: 11:47:37 : isPortInterface: 0
MIG: 11:47:37 : isPortInterface: 0
MIG: 11:47:37 : isPortInterface: 0
MIG: 11:47:37 : isPortInterface: 0
MIG: 11:47:37 : isPortInterface: 0
MIG: 11:47:37 : isPortInterface: 0
MIG: 11:47:37 : isPortInterface: 1
MIG: 11:47:37 : isPortInterface: 0
MIG: 11:47:37 : isPortInterface: 0
MIG: 11:47:37 : isPortInterface: 0
MIG: 11:47:37 : isPortInterface: 0
MIG: 11:47:37 : isPortInterface: 0
MIG: 11:47:37 : isPortInterface: 0
MIG: 11:47:37 : isPortInterface: 0
MIG: 11:47:37 : isPortInterface: 0
MIG: 11:47:37 : isPortInterface: 0
MIG: 11:47:37 :  locked false  
MIG: 11:47:37 : HDL Language: Verilog
MIG: 11:47:37 : compInfo: false
MIG: 11:47:37 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:47:37 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:47:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:47:37 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:47:37 : I am in catch area
MIG: 11:47:37 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:47:43 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:47:43 : Component_Name: system_mig_7series_0_0
MIG: 11:47:43 : Moving system_mig_7series_0_0 ...
MIG: 11:47:43 : Moving system_mig_7series_0_0.veo ...
MIG: 11:47:43 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 11:47:43 : Running implementation.xit
MIG: 11:47:43 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 11:47:43 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 11:47:43 : ################# RUNNING MIG BATCH ###################
MIG: 11:47:43 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 11:47:43 : synp_flow:  -- synthesis_mode: Other
MIG: 11:47:43 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 11:47:43 : vivado_mode: xpg_bd
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 1
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 : isPortInterface: 0
MIG: 11:47:43 :  locked false  
MIG: 11:47:43 : HDL Language: Verilog
MIG: 11:47:43 : compInfo: false
MIG: 11:47:43 : Vivado Options xc7a35ti csg324 -1l
MIG: 11:47:43 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 11:47:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:47:43 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 11:47:43 : I am in catch area
MIG: 11:47:43 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 11:47:49 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 11:47:49 : Component_Name: system_mig_7series_0_0
MIG: 11:47:49 : Moving system_mig_7series_0_0 ...
MIG: 11:47:49 : Moving system_mig_7series_0_0.veo ...
MIG: 11:47:49 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:52:36 : Running synthesis.xit
MIG: 12:52:36 : ################# RUNNING MIG BATCH ###################
MIG: 12:52:36 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:52:36 : synp_flow:  -- synthesis_mode: Other
MIG: 12:52:36 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:52:36 : vivado_mode: xpg_bd
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 1
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 : isPortInterface: 0
MIG: 12:52:36 :  locked false  
MIG: 12:52:36 : HDL Language: Verilog
MIG: 12:52:36 : compInfo: false
MIG: 12:52:36 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:52:36 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:52:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:52:36 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:52:36 : I am in catch area
MIG: 12:52:36 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:52:42 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:52:42 : Component_Name: system_mig_7series_0_0
MIG: 12:52:42 : Moving system_mig_7series_0_0 ...
MIG: 12:52:42 : Moving system_mig_7series_0_0.veo ...
MIG: 12:52:42 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:52:42 : Running vlog_synth_rpr.xit
MIG: 12:52:42 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:52:42 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:52:42 : ################# RUNNING MIG BATCH ###################
MIG: 12:52:42 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:52:42 : synp_flow:  -- synthesis_mode: Other
MIG: 12:52:42 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:52:42 : vivado_mode: xpg_bd
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 1
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 : isPortInterface: 0
MIG: 12:52:42 :  locked false  
MIG: 12:52:42 : HDL Language: Verilog
MIG: 12:52:42 : compInfo: false
MIG: 12:52:42 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:52:42 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:52:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:52:42 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:52:42 : I am in catch area
MIG: 12:52:42 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:52:49 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:52:49 : Component_Name: system_mig_7series_0_0
MIG: 12:52:49 : Moving system_mig_7series_0_0 ...
MIG: 12:52:49 : Moving system_mig_7series_0_0.veo ...
MIG: 12:52:49 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:52:49 : Running simulation.xit
MIG: 12:52:49 : ################# RUNNING MIG BATCH ###################
MIG: 12:52:49 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:52:49 : synp_flow:  -- synthesis_mode: Other
MIG: 12:52:49 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:52:49 : vivado_mode: xpg_bd
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 1
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 : isPortInterface: 0
MIG: 12:52:49 :  locked false  
MIG: 12:52:49 : HDL Language: Verilog
MIG: 12:52:49 : compInfo: false
MIG: 12:52:49 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:52:49 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:52:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:52:49 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:52:49 : I am in catch area
MIG: 12:52:49 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:52:56 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:52:56 : Component_Name: system_mig_7series_0_0
MIG: 12:52:56 : Moving system_mig_7series_0_0 ...
MIG: 12:52:56 : Moving system_mig_7series_0_0.veo ...
MIG: 12:52:56 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:52:56 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:52:56 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:52:56 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:52:56 : ################# RUNNING MIG BATCH ###################
MIG: 12:52:56 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:52:56 : synp_flow:  -- synthesis_mode: Other
MIG: 12:52:56 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:52:56 : vivado_mode: xpg_bd
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 1
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 : isPortInterface: 0
MIG: 12:52:56 :  locked false  
MIG: 12:52:56 : HDL Language: Verilog
MIG: 12:52:56 : compInfo: false
MIG: 12:52:56 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:52:56 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:52:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:52:56 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:52:56 : I am in catch area
MIG: 12:52:56 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:53:02 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:53:02 : Component_Name: system_mig_7series_0_0
MIG: 12:53:02 : Moving system_mig_7series_0_0 ...
MIG: 12:53:02 : Moving system_mig_7series_0_0.veo ...
MIG: 12:53:02 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:53:02 : Running implementation.xit
MIG: 12:53:02 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:53:02 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:53:02 : ################# RUNNING MIG BATCH ###################
MIG: 12:53:02 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:53:02 : synp_flow:  -- synthesis_mode: Other
MIG: 12:53:02 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:53:02 : vivado_mode: xpg_bd
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 1
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 : isPortInterface: 0
MIG: 12:53:02 :  locked false  
MIG: 12:53:02 : HDL Language: Verilog
MIG: 12:53:02 : compInfo: false
MIG: 12:53:02 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:53:02 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:53:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:53:02 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:53:02 : I am in catch area
MIG: 12:53:02 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:53:09 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:53:09 : Component_Name: system_mig_7series_0_0
MIG: 12:53:09 : Moving system_mig_7series_0_0 ...
MIG: 12:53:09 : Moving system_mig_7series_0_0.veo ...
MIG: 12:53:09 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 13:11:33 : Running synthesis.xit
MIG: 13:11:33 : ################# RUNNING MIG BATCH ###################
MIG: 13:11:33 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 13:11:33 : synp_flow:  -- synthesis_mode: Other
MIG: 13:11:33 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 13:11:33 : vivado_mode: xpg_bd
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 1
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 : isPortInterface: 0
MIG: 13:11:33 :  locked false  
MIG: 13:11:33 : HDL Language: Verilog
MIG: 13:11:33 : compInfo: false
MIG: 13:11:33 : Vivado Options xc7a35ti csg324 -1l
MIG: 13:11:33 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 13:11:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:11:33 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 13:11:33 : I am in catch area
MIG: 13:11:33 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 13:11:39 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 13:11:39 : Component_Name: system_mig_7series_0_0
MIG: 13:11:39 : Moving system_mig_7series_0_0 ...
MIG: 13:11:39 : Moving system_mig_7series_0_0.veo ...
MIG: 13:11:39 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 13:11:39 : Running vlog_synth_rpr.xit
MIG: 13:11:39 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 13:11:39 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 13:11:39 : ################# RUNNING MIG BATCH ###################
MIG: 13:11:39 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 13:11:39 : synp_flow:  -- synthesis_mode: Other
MIG: 13:11:39 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 13:11:39 : vivado_mode: xpg_bd
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 1
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 : isPortInterface: 0
MIG: 13:11:39 :  locked false  
MIG: 13:11:39 : HDL Language: Verilog
MIG: 13:11:39 : compInfo: false
MIG: 13:11:39 : Vivado Options xc7a35ti csg324 -1l
MIG: 13:11:39 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 13:11:39 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:11:39 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 13:11:39 : I am in catch area
MIG: 13:11:39 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 13:11:46 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 13:11:46 : Component_Name: system_mig_7series_0_0
MIG: 13:11:46 : Moving system_mig_7series_0_0 ...
MIG: 13:11:46 : Moving system_mig_7series_0_0.veo ...
MIG: 13:11:46 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 13:11:46 : Running simulation.xit
MIG: 13:11:46 : ################# RUNNING MIG BATCH ###################
MIG: 13:11:46 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 13:11:46 : synp_flow:  -- synthesis_mode: Other
MIG: 13:11:46 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 13:11:46 : vivado_mode: xpg_bd
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 1
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 : isPortInterface: 0
MIG: 13:11:46 :  locked false  
MIG: 13:11:46 : HDL Language: Verilog
MIG: 13:11:46 : compInfo: false
MIG: 13:11:46 : Vivado Options xc7a35ti csg324 -1l
MIG: 13:11:46 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 13:11:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:11:46 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 13:11:46 : I am in catch area
MIG: 13:11:46 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 13:11:52 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 13:11:52 : Component_Name: system_mig_7series_0_0
MIG: 13:11:52 : Moving system_mig_7series_0_0 ...
MIG: 13:11:52 : Moving system_mig_7series_0_0.veo ...
MIG: 13:11:52 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 13:11:52 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:11:52 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 13:11:52 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 13:11:52 : ################# RUNNING MIG BATCH ###################
MIG: 13:11:52 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 13:11:52 : synp_flow:  -- synthesis_mode: Other
MIG: 13:11:52 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 13:11:52 : vivado_mode: xpg_bd
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:52 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 1
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 : isPortInterface: 0
MIG: 13:11:53 :  locked false  
MIG: 13:11:53 : HDL Language: Verilog
MIG: 13:11:53 : compInfo: false
MIG: 13:11:53 : Vivado Options xc7a35ti csg324 -1l
MIG: 13:11:53 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 13:11:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:11:53 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 13:11:53 : I am in catch area
MIG: 13:11:53 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 13:11:59 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 13:11:59 : Component_Name: system_mig_7series_0_0
MIG: 13:11:59 : Moving system_mig_7series_0_0 ...
MIG: 13:11:59 : Moving system_mig_7series_0_0.veo ...
MIG: 13:11:59 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 13:11:59 : Running implementation.xit
MIG: 13:11:59 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 13:11:59 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 13:11:59 : ################# RUNNING MIG BATCH ###################
MIG: 13:11:59 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 13:11:59 : synp_flow:  -- synthesis_mode: Other
MIG: 13:11:59 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 13:11:59 : vivado_mode: xpg_bd
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 1
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 : isPortInterface: 0
MIG: 13:11:59 :  locked false  
MIG: 13:11:59 : HDL Language: Verilog
MIG: 13:11:59 : compInfo: false
MIG: 13:11:59 : Vivado Options xc7a35ti csg324 -1l
MIG: 13:11:59 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 13:11:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:11:59 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 13:11:59 : I am in catch area
MIG: 13:11:59 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 13:12:06 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 13:12:06 : Component_Name: system_mig_7series_0_0
MIG: 13:12:06 : Moving system_mig_7series_0_0 ...
MIG: 13:12:06 : Moving system_mig_7series_0_0.veo ...
MIG: 13:12:06 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:08:40 : Running synthesis.xit
MIG: 16:08:40 : ################# RUNNING MIG BATCH ###################
MIG: 16:08:40 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 16:08:40 : synp_flow:  -- synthesis_mode: Other
MIG: 16:08:40 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 16:08:40 : vivado_mode: xpg_bd
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 1
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 : isPortInterface: 0
MIG: 16:08:40 :  locked false  
MIG: 16:08:40 : HDL Language: Verilog
MIG: 16:08:40 : compInfo: false
MIG: 16:08:40 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:08:40 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:08:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:08:40 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 16:08:40 : I am in catch area
MIG: 16:08:40 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:08:46 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 16:08:46 : Component_Name: system_mig_7series_0_0
MIG: 16:08:46 : Moving system_mig_7series_0_0 ...
MIG: 16:08:46 : Moving system_mig_7series_0_0.veo ...
MIG: 16:08:46 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:08:46 : Running vlog_synth_rpr.xit
MIG: 16:08:46 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 16:08:46 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:08:46 : ################# RUNNING MIG BATCH ###################
MIG: 16:08:46 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 16:08:46 : synp_flow:  -- synthesis_mode: Other
MIG: 16:08:46 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 16:08:46 : vivado_mode: xpg_bd
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 1
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 : isPortInterface: 0
MIG: 16:08:46 :  locked false  
MIG: 16:08:46 : HDL Language: Verilog
MIG: 16:08:46 : compInfo: false
MIG: 16:08:46 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:08:46 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:08:46 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:08:46 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 16:08:46 : I am in catch area
MIG: 16:08:46 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:08:53 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 16:08:53 : Component_Name: system_mig_7series_0_0
MIG: 16:08:53 : Moving system_mig_7series_0_0 ...
MIG: 16:08:53 : Moving system_mig_7series_0_0.veo ...
MIG: 16:08:53 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:08:53 : Running simulation.xit
MIG: 16:08:53 : ################# RUNNING MIG BATCH ###################
MIG: 16:08:53 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 16:08:53 : synp_flow:  -- synthesis_mode: Other
MIG: 16:08:53 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 16:08:53 : vivado_mode: xpg_bd
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 1
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 : isPortInterface: 0
MIG: 16:08:53 :  locked false  
MIG: 16:08:53 : HDL Language: Verilog
MIG: 16:08:53 : compInfo: false
MIG: 16:08:53 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:08:53 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:08:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:08:53 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 16:08:53 : I am in catch area
MIG: 16:08:53 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:08:59 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 16:08:59 : Component_Name: system_mig_7series_0_0
MIG: 16:08:59 : Moving system_mig_7series_0_0 ...
MIG: 16:08:59 : Moving system_mig_7series_0_0.veo ...
MIG: 16:08:59 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:08:59 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 16:08:59 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 16:08:59 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:08:59 : ################# RUNNING MIG BATCH ###################
MIG: 16:08:59 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 16:08:59 : synp_flow:  -- synthesis_mode: Other
MIG: 16:08:59 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 16:08:59 : vivado_mode: xpg_bd
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 1
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 : isPortInterface: 0
MIG: 16:08:59 :  locked false  
MIG: 16:08:59 : HDL Language: Verilog
MIG: 16:08:59 : compInfo: false
MIG: 16:08:59 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:08:59 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:08:59 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:08:59 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 16:08:59 : I am in catch area
MIG: 16:08:59 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:09:06 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 16:09:06 : Component_Name: system_mig_7series_0_0
MIG: 16:09:06 : Moving system_mig_7series_0_0 ...
MIG: 16:09:06 : Moving system_mig_7series_0_0.veo ...
MIG: 16:09:06 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 16:09:06 : Running implementation.xit
MIG: 16:09:06 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 16:09:06 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 16:09:06 : ################# RUNNING MIG BATCH ###################
MIG: 16:09:06 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 16:09:06 : synp_flow:  -- synthesis_mode: Other
MIG: 16:09:06 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 16:09:06 : vivado_mode: xpg_bd
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 1
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 : isPortInterface: 0
MIG: 16:09:06 :  locked false  
MIG: 16:09:06 : HDL Language: Verilog
MIG: 16:09:06 : compInfo: false
MIG: 16:09:06 : Vivado Options xc7a35ti csg324 -1l
MIG: 16:09:06 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 16:09:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 16:09:06 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 16:09:06 : I am in catch area
MIG: 16:09:06 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 16:09:12 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 16:09:12 : Component_Name: system_mig_7series_0_0
MIG: 16:09:12 : Moving system_mig_7series_0_0 ...
MIG: 16:09:12 : Moving system_mig_7series_0_0.veo ...
MIG: 16:09:12 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:07:15 : Running synthesis.xit
MIG: 22:07:15 : ################# RUNNING MIG BATCH ###################
MIG: 22:07:15 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:07:15 : synp_flow:  -- synthesis_mode: Other
MIG: 22:07:15 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:07:15 : vivado_mode: xpg_bd
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 1
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 : isPortInterface: 0
MIG: 22:07:15 :  locked false  
MIG: 22:07:15 : HDL Language: Verilog
MIG: 22:07:15 : compInfo: false
MIG: 22:07:15 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:07:15 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:07:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:07:15 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:07:15 : I am in catch area
MIG: 22:07:15 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:07:22 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:07:22 : Component_Name: system_mig_7series_0_0
MIG: 22:07:22 : Moving system_mig_7series_0_0 ...
MIG: 22:07:22 : Moving system_mig_7series_0_0.veo ...
MIG: 22:07:22 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:07:22 : Running vlog_synth_rpr.xit
MIG: 22:07:22 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 22:07:22 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:07:22 : ################# RUNNING MIG BATCH ###################
MIG: 22:07:22 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:07:22 : synp_flow:  -- synthesis_mode: Other
MIG: 22:07:22 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:07:22 : vivado_mode: xpg_bd
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 1
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 : isPortInterface: 0
MIG: 22:07:22 :  locked false  
MIG: 22:07:22 : HDL Language: Verilog
MIG: 22:07:22 : compInfo: false
MIG: 22:07:22 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:07:22 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:07:22 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:07:22 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:07:22 : I am in catch area
MIG: 22:07:22 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:07:28 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:07:28 : Component_Name: system_mig_7series_0_0
MIG: 22:07:28 : Moving system_mig_7series_0_0 ...
MIG: 22:07:28 : Moving system_mig_7series_0_0.veo ...
MIG: 22:07:28 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:07:28 : Running simulation.xit
MIG: 22:07:28 : ################# RUNNING MIG BATCH ###################
MIG: 22:07:28 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:07:28 : synp_flow:  -- synthesis_mode: Other
MIG: 22:07:28 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:07:28 : vivado_mode: xpg_bd
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 1
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 : isPortInterface: 0
MIG: 22:07:28 :  locked false  
MIG: 22:07:28 : HDL Language: Verilog
MIG: 22:07:28 : compInfo: false
MIG: 22:07:28 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:07:28 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:07:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:07:28 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:07:28 : I am in catch area
MIG: 22:07:28 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:07:35 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:07:35 : Component_Name: system_mig_7series_0_0
MIG: 22:07:35 : Moving system_mig_7series_0_0 ...
MIG: 22:07:35 : Moving system_mig_7series_0_0.veo ...
MIG: 22:07:35 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:07:35 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 22:07:35 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 22:07:35 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:07:35 : ################# RUNNING MIG BATCH ###################
MIG: 22:07:35 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:07:35 : synp_flow:  -- synthesis_mode: Other
MIG: 22:07:35 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:07:35 : vivado_mode: xpg_bd
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 1
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 : isPortInterface: 0
MIG: 22:07:35 :  locked false  
MIG: 22:07:35 : HDL Language: Verilog
MIG: 22:07:35 : compInfo: false
MIG: 22:07:35 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:07:35 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:07:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:07:35 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:07:35 : I am in catch area
MIG: 22:07:35 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:07:42 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:07:42 : Component_Name: system_mig_7series_0_0
MIG: 22:07:42 : Moving system_mig_7series_0_0 ...
MIG: 22:07:42 : Moving system_mig_7series_0_0.veo ...
MIG: 22:07:42 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 22:07:42 : Running implementation.xit
MIG: 22:07:42 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 22:07:42 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 22:07:42 : ################# RUNNING MIG BATCH ###################
MIG: 22:07:42 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 22:07:42 : synp_flow:  -- synthesis_mode: Other
MIG: 22:07:42 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 22:07:42 : vivado_mode: xpg_bd
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 1
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 : isPortInterface: 0
MIG: 22:07:42 :  locked false  
MIG: 22:07:42 : HDL Language: Verilog
MIG: 22:07:42 : compInfo: false
MIG: 22:07:42 : Vivado Options xc7a35ti csg324 -1l
MIG: 22:07:42 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 22:07:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 22:07:42 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 22:07:42 : I am in catch area
MIG: 22:07:42 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 22:07:48 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 22:07:48 : Component_Name: system_mig_7series_0_0
MIG: 22:07:48 : Moving system_mig_7series_0_0 ...
MIG: 22:07:48 : Moving system_mig_7series_0_0.veo ...
MIG: 22:07:48 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 13:21:23 : Running synthesis.xit
MIG: 13:21:23 : ################# RUNNING MIG BATCH ###################
MIG: 13:21:23 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 13:21:23 : synp_flow:  -- synthesis_mode: Other
MIG: 13:21:23 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 13:21:23 : vivado_mode: xpg_bd
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 1
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 : isPortInterface: 0
MIG: 13:21:23 :  locked false  
MIG: 13:21:23 : HDL Language: Verilog
MIG: 13:21:23 : compInfo: false
MIG: 13:21:23 : Vivado Options xc7a35ti csg324 -1l
MIG: 13:21:23 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 13:21:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:21:23 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 13:21:23 : I am in catch area
MIG: 13:21:23 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 13:21:43 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 13:21:43 : Component_Name: system_mig_7series_0_0
MIG: 13:21:43 : Moving system_mig_7series_0_0 ...
MIG: 13:21:43 : Moving system_mig_7series_0_0.veo ...
MIG: 13:21:43 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 13:21:43 : Running vlog_synth_rpr.xit
MIG: 13:21:43 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 13:21:43 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 13:21:43 : ################# RUNNING MIG BATCH ###################
MIG: 13:21:43 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 13:21:43 : synp_flow:  -- synthesis_mode: Other
MIG: 13:21:43 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 13:21:43 : vivado_mode: xpg_bd
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 1
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 : isPortInterface: 0
MIG: 13:21:43 :  locked false  
MIG: 13:21:43 : HDL Language: Verilog
MIG: 13:21:43 : compInfo: false
MIG: 13:21:43 : Vivado Options xc7a35ti csg324 -1l
MIG: 13:21:43 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 13:21:43 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:21:43 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 13:21:43 : I am in catch area
MIG: 13:21:43 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 13:21:49 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 13:21:49 : Component_Name: system_mig_7series_0_0
MIG: 13:21:49 : Moving system_mig_7series_0_0 ...
MIG: 13:21:49 : Moving system_mig_7series_0_0.veo ...
MIG: 13:21:49 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 13:21:49 : Running simulation.xit
MIG: 13:21:49 : ################# RUNNING MIG BATCH ###################
MIG: 13:21:49 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 13:21:49 : synp_flow:  -- synthesis_mode: Other
MIG: 13:21:49 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 13:21:49 : vivado_mode: xpg_bd
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 1
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 : isPortInterface: 0
MIG: 13:21:49 :  locked false  
MIG: 13:21:49 : HDL Language: Verilog
MIG: 13:21:49 : compInfo: false
MIG: 13:21:49 : Vivado Options xc7a35ti csg324 -1l
MIG: 13:21:49 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 13:21:49 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:21:49 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 13:21:49 : I am in catch area
MIG: 13:21:49 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 13:21:56 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 13:21:56 : Component_Name: system_mig_7series_0_0
MIG: 13:21:56 : Moving system_mig_7series_0_0 ...
MIG: 13:21:56 : Moving system_mig_7series_0_0.veo ...
MIG: 13:21:56 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 13:21:56 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 13:21:56 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 13:21:56 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 13:21:56 : ################# RUNNING MIG BATCH ###################
MIG: 13:21:56 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 13:21:56 : synp_flow:  -- synthesis_mode: Other
MIG: 13:21:56 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 13:21:56 : vivado_mode: xpg_bd
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 1
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 : isPortInterface: 0
MIG: 13:21:56 :  locked false  
MIG: 13:21:56 : HDL Language: Verilog
MIG: 13:21:56 : compInfo: false
MIG: 13:21:56 : Vivado Options xc7a35ti csg324 -1l
MIG: 13:21:56 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 13:21:56 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:21:56 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 13:21:56 : I am in catch area
MIG: 13:21:56 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 13:22:02 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 13:22:02 : Component_Name: system_mig_7series_0_0
MIG: 13:22:02 : Moving system_mig_7series_0_0 ...
MIG: 13:22:02 : Moving system_mig_7series_0_0.veo ...
MIG: 13:22:02 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 13:22:02 : Running implementation.xit
MIG: 13:22:02 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 13:22:02 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 13:22:02 : ################# RUNNING MIG BATCH ###################
MIG: 13:22:02 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 13:22:02 : synp_flow:  -- synthesis_mode: Other
MIG: 13:22:02 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 13:22:02 : vivado_mode: xpg_bd
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 1
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 : isPortInterface: 0
MIG: 13:22:02 :  locked false  
MIG: 13:22:02 : HDL Language: Verilog
MIG: 13:22:02 : compInfo: false
MIG: 13:22:02 : Vivado Options xc7a35ti csg324 -1l
MIG: 13:22:02 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 13:22:02 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 13:22:02 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 13:22:02 : I am in catch area
MIG: 13:22:02 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 13:22:08 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 13:22:08 : Component_Name: system_mig_7series_0_0
MIG: 13:22:08 : Moving system_mig_7series_0_0 ...
MIG: 13:22:08 : Moving system_mig_7series_0_0.veo ...
MIG: 13:22:08 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 20:44:08 : Running synthesis.xit
MIG: 20:44:08 : ################# RUNNING MIG BATCH ###################
MIG: 20:44:08 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 20:44:08 : synp_flow:  -- synthesis_mode: Other
MIG: 20:44:08 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 20:44:08 : vivado_mode: xpg_bd
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 1
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 : isPortInterface: 0
MIG: 20:44:08 :  locked false  
MIG: 20:44:08 : HDL Language: Verilog
MIG: 20:44:08 : compInfo: false
MIG: 20:44:08 : Vivado Options xc7a35ti csg324 -1l
MIG: 20:44:08 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 20:44:08 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:44:08 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 20:44:08 : I am in catch area
MIG: 20:44:08 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 20:44:14 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 20:44:14 : Component_Name: system_mig_7series_0_0
MIG: 20:44:14 : Moving system_mig_7series_0_0 ...
MIG: 20:44:14 : Moving system_mig_7series_0_0.veo ...
MIG: 20:44:14 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 20:44:14 : Running vlog_synth_rpr.xit
MIG: 20:44:14 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 20:44:14 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:44:14 : ################# RUNNING MIG BATCH ###################
MIG: 20:44:14 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 20:44:14 : synp_flow:  -- synthesis_mode: Other
MIG: 20:44:14 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 20:44:14 : vivado_mode: xpg_bd
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 1
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 : isPortInterface: 0
MIG: 20:44:14 :  locked false  
MIG: 20:44:14 : HDL Language: Verilog
MIG: 20:44:14 : compInfo: false
MIG: 20:44:14 : Vivado Options xc7a35ti csg324 -1l
MIG: 20:44:14 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 20:44:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:44:14 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 20:44:14 : I am in catch area
MIG: 20:44:14 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 20:44:21 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 20:44:21 : Component_Name: system_mig_7series_0_0
MIG: 20:44:21 : Moving system_mig_7series_0_0 ...
MIG: 20:44:21 : Moving system_mig_7series_0_0.veo ...
MIG: 20:44:21 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 20:44:21 : Running simulation.xit
MIG: 20:44:21 : ################# RUNNING MIG BATCH ###################
MIG: 20:44:21 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 20:44:21 : synp_flow:  -- synthesis_mode: Other
MIG: 20:44:21 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 20:44:21 : vivado_mode: xpg_bd
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 1
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 : isPortInterface: 0
MIG: 20:44:21 :  locked false  
MIG: 20:44:21 : HDL Language: Verilog
MIG: 20:44:21 : compInfo: false
MIG: 20:44:21 : Vivado Options xc7a35ti csg324 -1l
MIG: 20:44:21 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 20:44:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:44:21 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 20:44:21 : I am in catch area
MIG: 20:44:21 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 20:44:27 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 20:44:27 : Component_Name: system_mig_7series_0_0
MIG: 20:44:27 : Moving system_mig_7series_0_0 ...
MIG: 20:44:27 : Moving system_mig_7series_0_0.veo ...
MIG: 20:44:27 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 20:44:27 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:44:27 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 20:44:27 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:44:27 : ################# RUNNING MIG BATCH ###################
MIG: 20:44:27 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 20:44:27 : synp_flow:  -- synthesis_mode: Other
MIG: 20:44:27 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 20:44:27 : vivado_mode: xpg_bd
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 1
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 : isPortInterface: 0
MIG: 20:44:27 :  locked false  
MIG: 20:44:27 : HDL Language: Verilog
MIG: 20:44:27 : compInfo: false
MIG: 20:44:27 : Vivado Options xc7a35ti csg324 -1l
MIG: 20:44:27 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 20:44:27 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:44:27 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 20:44:27 : I am in catch area
MIG: 20:44:27 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 20:44:34 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 20:44:34 : Component_Name: system_mig_7series_0_0
MIG: 20:44:34 : Moving system_mig_7series_0_0 ...
MIG: 20:44:34 : Moving system_mig_7series_0_0.veo ...
MIG: 20:44:34 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 20:44:34 : Running implementation.xit
MIG: 20:44:34 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 20:44:34 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 20:44:34 : ################# RUNNING MIG BATCH ###################
MIG: 20:44:34 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 20:44:34 : synp_flow:  -- synthesis_mode: Other
MIG: 20:44:34 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 20:44:34 : vivado_mode: xpg_bd
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 1
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 : isPortInterface: 0
MIG: 20:44:34 :  locked false  
MIG: 20:44:34 : HDL Language: Verilog
MIG: 20:44:34 : compInfo: false
MIG: 20:44:34 : Vivado Options xc7a35ti csg324 -1l
MIG: 20:44:34 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 20:44:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:44:34 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 20:44:34 : I am in catch area
MIG: 20:44:34 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 20:44:41 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 20:44:41 : Component_Name: system_mig_7series_0_0
MIG: 20:44:41 : Moving system_mig_7series_0_0 ...
MIG: 20:44:41 : Moving system_mig_7series_0_0.veo ...
MIG: 20:44:41 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 21:42:38 : Running synthesis.xit
MIG: 21:42:38 : ################# RUNNING MIG BATCH ###################
MIG: 21:42:38 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 21:42:38 : synp_flow:  -- synthesis_mode: Other
MIG: 21:42:38 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 21:42:38 : vivado_mode: xpg_bd
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 1
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 : isPortInterface: 0
MIG: 21:42:38 :  locked false  
MIG: 21:42:38 : HDL Language: Verilog
MIG: 21:42:38 : compInfo: false
MIG: 21:42:38 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:42:38 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:42:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:42:38 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 21:42:38 : I am in catch area
MIG: 21:42:38 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 21:42:44 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 21:42:44 : Component_Name: system_mig_7series_0_0
MIG: 21:42:44 : Moving system_mig_7series_0_0 ...
MIG: 21:42:44 : Moving system_mig_7series_0_0.veo ...
MIG: 21:42:44 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 21:42:45 : Running vlog_synth_rpr.xit
MIG: 21:42:45 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 21:42:45 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 21:42:45 : ################# RUNNING MIG BATCH ###################
MIG: 21:42:45 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 21:42:45 : synp_flow:  -- synthesis_mode: Other
MIG: 21:42:45 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 21:42:45 : vivado_mode: xpg_bd
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 1
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 : isPortInterface: 0
MIG: 21:42:45 :  locked false  
MIG: 21:42:45 : HDL Language: Verilog
MIG: 21:42:45 : compInfo: false
MIG: 21:42:45 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:42:45 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:42:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:42:45 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 21:42:45 : I am in catch area
MIG: 21:42:45 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 21:42:51 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 21:42:51 : Component_Name: system_mig_7series_0_0
MIG: 21:42:51 : Moving system_mig_7series_0_0 ...
MIG: 21:42:51 : Moving system_mig_7series_0_0.veo ...
MIG: 21:42:51 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 21:42:51 : Running simulation.xit
MIG: 21:42:51 : ################# RUNNING MIG BATCH ###################
MIG: 21:42:51 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 21:42:51 : synp_flow:  -- synthesis_mode: Other
MIG: 21:42:51 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 21:42:51 : vivado_mode: xpg_bd
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 1
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 : isPortInterface: 0
MIG: 21:42:51 :  locked false  
MIG: 21:42:51 : HDL Language: Verilog
MIG: 21:42:51 : compInfo: false
MIG: 21:42:51 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:42:51 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:42:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:42:51 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 21:42:51 : I am in catch area
MIG: 21:42:51 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 21:42:57 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 21:42:57 : Component_Name: system_mig_7series_0_0
MIG: 21:42:57 : Moving system_mig_7series_0_0 ...
MIG: 21:42:57 : Moving system_mig_7series_0_0.veo ...
MIG: 21:42:57 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 21:42:57 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:42:57 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 21:42:57 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 21:42:57 : ################# RUNNING MIG BATCH ###################
MIG: 21:42:57 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 21:42:57 : synp_flow:  -- synthesis_mode: Other
MIG: 21:42:57 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 21:42:57 : vivado_mode: xpg_bd
MIG: 21:42:57 : isPortInterface: 0
MIG: 21:42:57 : isPortInterface: 0
MIG: 21:42:57 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 1
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 : isPortInterface: 0
MIG: 21:42:58 :  locked false  
MIG: 21:42:58 : HDL Language: Verilog
MIG: 21:42:58 : compInfo: false
MIG: 21:42:58 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:42:58 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:42:58 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:42:58 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 21:42:58 : I am in catch area
MIG: 21:42:58 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 21:43:04 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 21:43:04 : Component_Name: system_mig_7series_0_0
MIG: 21:43:04 : Moving system_mig_7series_0_0 ...
MIG: 21:43:04 : Moving system_mig_7series_0_0.veo ...
MIG: 21:43:04 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 21:43:04 : Running implementation.xit
MIG: 21:43:04 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 21:43:04 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 21:43:04 : ################# RUNNING MIG BATCH ###################
MIG: 21:43:04 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 21:43:04 : synp_flow:  -- synthesis_mode: Other
MIG: 21:43:04 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 21:43:04 : vivado_mode: xpg_bd
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 1
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 : isPortInterface: 0
MIG: 21:43:04 :  locked false  
MIG: 21:43:04 : HDL Language: Verilog
MIG: 21:43:04 : compInfo: false
MIG: 21:43:04 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:43:04 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:43:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:43:04 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 21:43:04 : I am in catch area
MIG: 21:43:04 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 21:43:10 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 21:43:10 : Component_Name: system_mig_7series_0_0
MIG: 21:43:10 : Moving system_mig_7series_0_0 ...
MIG: 21:43:10 : Moving system_mig_7series_0_0.veo ...
MIG: 21:43:10 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 21:45:16 : Running synthesis.xit
MIG: 21:45:16 : ################# RUNNING MIG BATCH ###################
MIG: 21:45:16 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 21:45:16 : synp_flow:  -- synthesis_mode: Other
MIG: 21:45:16 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 21:45:16 : vivado_mode: xpg_bd
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 1
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 : isPortInterface: 0
MIG: 21:45:16 :  locked false  
MIG: 21:45:16 : HDL Language: Verilog
MIG: 21:45:16 : compInfo: false
MIG: 21:45:16 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:45:16 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:45:16 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:45:16 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 21:45:16 : I am in catch area
MIG: 21:45:16 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 21:45:23 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 21:45:23 : Component_Name: system_mig_7series_0_0
MIG: 21:45:23 : Moving system_mig_7series_0_0 ...
MIG: 21:45:23 : Moving system_mig_7series_0_0.veo ...
MIG: 21:45:23 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 21:45:23 : Running vlog_synth_rpr.xit
MIG: 21:45:23 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 21:45:23 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 21:45:23 : ################# RUNNING MIG BATCH ###################
MIG: 21:45:23 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 21:45:23 : synp_flow:  -- synthesis_mode: Other
MIG: 21:45:23 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 21:45:23 : vivado_mode: xpg_bd
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 1
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 : isPortInterface: 0
MIG: 21:45:23 :  locked false  
MIG: 21:45:23 : HDL Language: Verilog
MIG: 21:45:23 : compInfo: false
MIG: 21:45:23 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:45:23 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:45:23 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:45:23 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 21:45:23 : I am in catch area
MIG: 21:45:23 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 21:45:29 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 21:45:29 : Component_Name: system_mig_7series_0_0
MIG: 21:45:29 : Moving system_mig_7series_0_0 ...
MIG: 21:45:29 : Moving system_mig_7series_0_0.veo ...
MIG: 21:45:29 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 21:45:29 : Running simulation.xit
MIG: 21:45:29 : ################# RUNNING MIG BATCH ###################
MIG: 21:45:29 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 21:45:29 : synp_flow:  -- synthesis_mode: Other
MIG: 21:45:29 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 21:45:29 : vivado_mode: xpg_bd
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 1
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 : isPortInterface: 0
MIG: 21:45:29 :  locked false  
MIG: 21:45:29 : HDL Language: Verilog
MIG: 21:45:29 : compInfo: false
MIG: 21:45:29 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:45:29 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:45:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:45:29 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 21:45:29 : I am in catch area
MIG: 21:45:29 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 21:45:36 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 21:45:36 : Component_Name: system_mig_7series_0_0
MIG: 21:45:36 : Moving system_mig_7series_0_0 ...
MIG: 21:45:36 : Moving system_mig_7series_0_0.veo ...
MIG: 21:45:36 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 21:45:36 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:45:36 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 21:45:36 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 21:45:36 : ################# RUNNING MIG BATCH ###################
MIG: 21:45:36 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 21:45:36 : synp_flow:  -- synthesis_mode: Other
MIG: 21:45:36 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 21:45:36 : vivado_mode: xpg_bd
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 1
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 : isPortInterface: 0
MIG: 21:45:36 :  locked false  
MIG: 21:45:36 : HDL Language: Verilog
MIG: 21:45:36 : compInfo: false
MIG: 21:45:36 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:45:36 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:45:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:45:36 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 21:45:36 : I am in catch area
MIG: 21:45:36 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 21:45:42 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 21:45:42 : Component_Name: system_mig_7series_0_0
MIG: 21:45:42 : Moving system_mig_7series_0_0 ...
MIG: 21:45:42 : Moving system_mig_7series_0_0.veo ...
MIG: 21:45:42 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 21:45:42 : Running implementation.xit
MIG: 21:45:42 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 21:45:42 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 21:45:42 : ################# RUNNING MIG BATCH ###################
MIG: 21:45:42 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 21:45:42 : synp_flow:  -- synthesis_mode: Other
MIG: 21:45:42 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 21:45:42 : vivado_mode: xpg_bd
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 1
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 : isPortInterface: 0
MIG: 21:45:42 :  locked false  
MIG: 21:45:42 : HDL Language: Verilog
MIG: 21:45:42 : compInfo: false
MIG: 21:45:42 : Vivado Options xc7a35ti csg324 -1l
MIG: 21:45:42 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 21:45:42 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:45:42 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 21:45:42 : I am in catch area
MIG: 21:45:42 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 21:45:48 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 21:45:48 : Component_Name: system_mig_7series_0_0
MIG: 21:45:48 : Moving system_mig_7series_0_0 ...
MIG: 21:45:48 : Moving system_mig_7series_0_0.veo ...
MIG: 21:45:48 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:24:24 : Running synthesis.xit
MIG: 12:24:24 : ################# RUNNING MIG BATCH ###################
MIG: 12:24:24 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:24:24 : synp_flow:  -- synthesis_mode: Other
MIG: 12:24:24 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:24:24 : vivado_mode: xpg_bd
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 1
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 : isPortInterface: 0
MIG: 12:24:24 :  locked false  
MIG: 12:24:24 : HDL Language: Verilog
MIG: 12:24:24 : compInfo: false
MIG: 12:24:24 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:24:24 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:24:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:24:24 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:24:24 : I am in catch area
MIG: 12:24:24 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:24:31 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:24:31 : Component_Name: system_mig_7series_0_0
MIG: 12:24:31 : Moving system_mig_7series_0_0 ...
MIG: 12:24:31 : Moving system_mig_7series_0_0.veo ...
MIG: 12:24:31 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:24:31 : Running vlog_synth_rpr.xit
MIG: 12:24:31 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:24:31 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:24:31 : ################# RUNNING MIG BATCH ###################
MIG: 12:24:31 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:24:31 : synp_flow:  -- synthesis_mode: Other
MIG: 12:24:31 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:24:31 : vivado_mode: xpg_bd
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 1
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 : isPortInterface: 0
MIG: 12:24:31 :  locked false  
MIG: 12:24:31 : HDL Language: Verilog
MIG: 12:24:31 : compInfo: false
MIG: 12:24:31 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:24:31 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:24:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:24:31 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:24:31 : I am in catch area
MIG: 12:24:31 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:24:38 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:24:38 : Component_Name: system_mig_7series_0_0
MIG: 12:24:38 : Moving system_mig_7series_0_0 ...
MIG: 12:24:38 : Moving system_mig_7series_0_0.veo ...
MIG: 12:24:38 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:24:38 : Running simulation.xit
MIG: 12:24:38 : ################# RUNNING MIG BATCH ###################
MIG: 12:24:38 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:24:38 : synp_flow:  -- synthesis_mode: Other
MIG: 12:24:38 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:24:38 : vivado_mode: xpg_bd
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 1
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 : isPortInterface: 0
MIG: 12:24:38 :  locked false  
MIG: 12:24:38 : HDL Language: Verilog
MIG: 12:24:38 : compInfo: false
MIG: 12:24:38 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:24:38 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:24:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:24:38 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:24:38 : I am in catch area
MIG: 12:24:38 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:24:44 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:24:44 : Component_Name: system_mig_7series_0_0
MIG: 12:24:44 : Moving system_mig_7series_0_0 ...
MIG: 12:24:44 : Moving system_mig_7series_0_0.veo ...
MIG: 12:24:44 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:24:45 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:24:45 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:24:45 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:24:45 : ################# RUNNING MIG BATCH ###################
MIG: 12:24:45 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:24:45 : synp_flow:  -- synthesis_mode: Other
MIG: 12:24:45 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:24:45 : vivado_mode: xpg_bd
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 1
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 : isPortInterface: 0
MIG: 12:24:45 :  locked false  
MIG: 12:24:45 : HDL Language: Verilog
MIG: 12:24:45 : compInfo: false
MIG: 12:24:45 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:24:45 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:24:45 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:24:45 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:24:45 : I am in catch area
MIG: 12:24:45 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:24:51 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:24:51 : Component_Name: system_mig_7series_0_0
MIG: 12:24:51 : Moving system_mig_7series_0_0 ...
MIG: 12:24:51 : Moving system_mig_7series_0_0.veo ...
MIG: 12:24:51 : Moving system_mig_7series_0_0_xmdf.tcl ...
MIG: 12:24:51 : Running implementation.xit
MIG: 12:24:51 : IGN:     <ModuleName>system_mig_7series_0_1</ModuleName> <==>     <ModuleName>system_mig_7series_0_0</ModuleName> 
MIG: 12:24:51 : ERR:     <Version>2.4</Version> <==>     <Version>4.0</Version> 
MIG: 12:24:51 : ################# RUNNING MIG BATCH ###################
MIG: 12:24:51 : Writing IN file for 'system_mig_7series_0_0'...compDirPath: /home/constantine/VIVADO/Vivado/2017.2/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0
MIG: 12:24:51 : synp_flow:  -- synthesis_mode: Other
MIG: 12:24:51 : outputDirectory: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/_tmp/
MIG: 12:24:51 : vivado_mode: xpg_bd
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 1
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 : isPortInterface: 0
MIG: 12:24:51 :  locked false  
MIG: 12:24:51 : HDL Language: Verilog
MIG: 12:24:51 : compInfo: false
MIG: 12:24:51 : Vivado Options xc7a35ti csg324 -1l
MIG: 12:24:51 : 1: xc7a35ti 2: csg324 3: -1l
MIG: 12:24:51 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:24:51 : xilinx_path: /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE
MIG: 12:24:51 : I am in catch area
MIG: 12:24:51 : Running /home/constantine/VIVADO/Vivado/2017.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.in -cg_exc_out /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/xil_txt.out ... 
MIG: 12:24:57 : XML_INPUT_FILE: /home/constantine/ARTY_A7/Vivado_prjct/Vivado_prjct.srcs/sources_1/bd/system/ip/system_mig_7series_0_0/mig_a.prj
MIG: 12:24:57 : Component_Name: system_mig_7series_0_0
MIG: 12:24:57 : Moving system_mig_7series_0_0 ...
MIG: 12:24:57 : Moving system_mig_7series_0_0.veo ...
MIG: 12:24:57 : Moving system_mig_7series_0_0_xmdf.tcl ...
