{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1371575462921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1371575462921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 18 14:11:02 2013 " "Processing started: Tue Jun 18 14:11:02 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1371575462921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1371575462921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ULA -c ULA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1371575462921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1 1371575463062 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ULA EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"ULA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1371575463109 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1371575463140 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1371575463140 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1371575464109 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1371575464140 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1371575465406 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "z:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/altera/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/" { { 0 { 0 ""} 0 132 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1371575465406 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "z:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/altera/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/" { { 0 { 0 ""} 0 133 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1371575465406 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "z:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/altera/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/" { { 0 { 0 ""} 0 134 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1371575465406 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1371575465406 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "No exact pin location assignment(s) for 21 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUT_Sub " "Pin COUT_Sub not assigned to an exact location on the device" {  } { { "z:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/altera/quartus/bin64/pin_planner.ppl" { COUT_Sub } } } { "ULA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/ULA.bdf" { { -24 600 776 -8 "COUT_Sub" "" } } } } { "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUT_Sub } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/" { { 0 { 0 ""} 0 63 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1371575465625 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUT_Som " "Pin COUT_Som not assigned to an exact location on the device" {  } { { "z:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/altera/quartus/bin64/pin_planner.ppl" { COUT_Som } } } { "ULA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/ULA.bdf" { { -72 600 776 -56 "COUT_Som" "" } } } } { "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { COUT_Som } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/" { { 0 { 0 ""} 0 64 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1371575465625 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_OUT " "Pin C_OUT not assigned to an exact location on the device" {  } { { "z:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/altera/quartus/bin64/pin_planner.ppl" { C_OUT } } } { "ULA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/ULA.bdf" { { 264 1200 1376 280 "C_OUT" "" } } } } { "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_OUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/" { { 0 { 0 ""} 0 65 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1371575465625 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AigualB " "Pin AigualB not assigned to an exact location on the device" {  } { { "z:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/altera/quartus/bin64/pin_planner.ppl" { AigualB } } } { "ULA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/ULA.bdf" { { 856 672 848 872 "AigualB" "" } } } } { "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AigualB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/" { { 0 { 0 ""} 0 66 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1371575465625 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Amaior_igualB " "Pin Amaior_igualB not assigned to an exact location on the device" {  } { { "z:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/altera/quartus/bin64/pin_planner.ppl" { Amaior_igualB } } } { "ULA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/ULA.bdf" { { 872 680 856 888 "Amaior_igualB" "" } } } } { "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Amaior_igualB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/" { { 0 { 0 ""} 0 67 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1371575465625 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AmenorB " "Pin AmenorB not assigned to an exact location on the device" {  } { { "z:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/altera/quartus/bin64/pin_planner.ppl" { AmenorB } } } { "ULA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/ULA.bdf" { { 888 680 856 904 "AmenorB" "" } } } } { "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AmenorB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/" { { 0 { 0 ""} 0 68 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1371575465625 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[3\] " "Pin S\[3\] not assigned to an exact location on the device" {  } { { "z:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/altera/quartus/bin64/pin_planner.ppl" { S[3] } } } { "ULA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/ULA.bdf" { { 160 920 1096 176 "S" "" } } } } { "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/" { { 0 { 0 ""} 0 59 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1371575465625 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[2\] " "Pin S\[2\] not assigned to an exact location on the device" {  } { { "z:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/altera/quartus/bin64/pin_planner.ppl" { S[2] } } } { "ULA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/ULA.bdf" { { 160 920 1096 176 "S" "" } } } } { "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/" { { 0 { 0 ""} 0 60 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1371575465625 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[1\] " "Pin S\[1\] not assigned to an exact location on the device" {  } { { "z:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/altera/quartus/bin64/pin_planner.ppl" { S[1] } } } { "ULA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/ULA.bdf" { { 160 920 1096 176 "S" "" } } } } { "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/" { { 0 { 0 ""} 0 61 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1371575465625 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[0\] " "Pin S\[0\] not assigned to an exact location on the device" {  } { { "z:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/altera/quartus/bin64/pin_planner.ppl" { S[0] } } } { "ULA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/ULA.bdf" { { 160 920 1096 176 "S" "" } } } } { "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/" { { 0 { 0 ""} 0 62 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1371575465625 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Pin B\[3\] not assigned to an exact location on the device" {  } { { "z:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/altera/quartus/bin64/pin_planner.ppl" { B[3] } } } { "ULA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/ULA.bdf" { { -120 80 96 48 "B" "" } } } } { "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/" { { 0 { 0 ""} 0 52 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1371575465625 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Pin B\[2\] not assigned to an exact location on the device" {  } { { "z:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/altera/quartus/bin64/pin_planner.ppl" { B[2] } } } { "ULA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/ULA.bdf" { { -120 80 96 48 "B" "" } } } } { "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/" { { 0 { 0 ""} 0 53 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1371575465625 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Pin B\[1\] not assigned to an exact location on the device" {  } { { "z:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/altera/quartus/bin64/pin_planner.ppl" { B[1] } } } { "ULA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/ULA.bdf" { { -120 80 96 48 "B" "" } } } } { "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/" { { 0 { 0 ""} 0 54 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1371575465625 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Pin B\[0\] not assigned to an exact location on the device" {  } { { "z:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/altera/quartus/bin64/pin_planner.ppl" { B[0] } } } { "ULA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/ULA.bdf" { { -120 80 96 48 "B" "" } } } } { "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/" { { 0 { 0 ""} 0 55 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1371575465625 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Pin A\[0\] not assigned to an exact location on the device" {  } { { "z:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/altera/quartus/bin64/pin_planner.ppl" { A[0] } } } { "ULA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/ULA.bdf" { { -120 48 64 48 "A" "" } } } } { "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/" { { 0 { 0 ""} 0 51 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1371575465625 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Pin A\[1\] not assigned to an exact location on the device" {  } { { "z:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/altera/quartus/bin64/pin_planner.ppl" { A[1] } } } { "ULA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/ULA.bdf" { { -120 48 64 48 "A" "" } } } } { "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/" { { 0 { 0 ""} 0 50 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1371575465625 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Pin A\[2\] not assigned to an exact location on the device" {  } { { "z:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/altera/quartus/bin64/pin_planner.ppl" { A[2] } } } { "ULA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/ULA.bdf" { { -120 48 64 48 "A" "" } } } } { "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/" { { 0 { 0 ""} 0 49 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1371575465625 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Pin A\[3\] not assigned to an exact location on the device" {  } { { "z:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/altera/quartus/bin64/pin_planner.ppl" { A[3] } } } { "ULA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/ULA.bdf" { { -120 48 64 48 "A" "" } } } } { "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/" { { 0 { 0 ""} 0 48 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1371575465625 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[2\] " "Pin F\[2\] not assigned to an exact location on the device" {  } { { "z:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/altera/quartus/bin64/pin_planner.ppl" { F[2] } } } { "ULA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/ULA.bdf" { { 384 824 840 552 "F" "" } } } } { "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/" { { 0 { 0 ""} 0 56 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1371575465625 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[1\] " "Pin F\[1\] not assigned to an exact location on the device" {  } { { "z:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/altera/quartus/bin64/pin_planner.ppl" { F[1] } } } { "ULA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/ULA.bdf" { { 384 824 840 552 "F" "" } } } } { "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/" { { 0 { 0 ""} 0 57 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1371575465625 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "F\[0\] " "Pin F\[0\] not assigned to an exact location on the device" {  } { { "z:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "z:/altera/quartus/bin64/pin_planner.ppl" { F[0] } } } { "ULA.bdf" "" { Schematic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/ULA.bdf" { { 384 824 840 552 "F" "" } } } } { "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "z:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { F[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/" { { 0 { 0 ""} 0 58 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1371575465625 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1371575465625 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ULA.sdc " "Synopsys Design Constraints File file not found: 'ULA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1371575465765 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1371575465765 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1371575465765 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1371575465765 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1371575465765 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1371575465765 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1371575465765 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1371575465765 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1371575465765 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1371575465765 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1371575465765 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1371575465765 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1371575465765 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1371575465765 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1371575465765 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1371575465765 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 3.3V 11 10 0 " "Number of I/O pins in group: 21 (unused VREF, 3.3V VCCIO, 11 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1371575465781 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1371575465781 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1371575465781 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 85 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1371575465781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 77 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  77 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1371575465781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1371575465781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1371575465781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1371575465781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 80 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1371575465781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 74 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1371575465781 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 72 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1371575465781 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1371575465781 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1371575465781 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1371575465796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1371575468656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1371575468703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1371575468718 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1371575469046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1371575469046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1371575470000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X36_Y39 X47_Y51 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51" {  } { { "loc" "" { Generic "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X36_Y39 to location X47_Y51"} 36 39 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1371575471515 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1371575471515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1371575471765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1371575471765 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1371575471765 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1371575471765 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1371575471781 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "10 " "Found 10 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUT_Sub 0 " "Pin \"COUT_Sub\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371575471781 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "COUT_Som 0 " "Pin \"COUT_Som\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371575471781 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "C_OUT 0 " "Pin \"C_OUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371575471781 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AigualB 0 " "Pin \"AigualB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371575471781 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Amaior_igualB 0 " "Pin \"Amaior_igualB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371575471781 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AmenorB 0 " "Pin \"AmenorB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371575471781 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[3\] 0 " "Pin \"S\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371575471781 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[2\] 0 " "Pin \"S\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371575471781 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[1\] 0 " "Pin \"S\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371575471781 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[0\] 0 " "Pin \"S\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1371575471781 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1371575471781 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1371575471984 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1371575471984 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1371575472187 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1371575472859 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1371575473046 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/output_files/ULA.fit.smsg " "Generated suppressed messages file C:/Documents and Settings/Administrator/My Documents/ULA_CORRETO/ULA/output_files/ULA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1371575473203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "723 " "Peak virtual memory: 723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1371575473437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 18 14:11:13 2013 " "Processing ended: Tue Jun 18 14:11:13 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1371575473437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1371575473437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1371575473437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1371575473437 ""}
