
[[史欣]]

## Tasks

- [ ] RASER 
	- [ ] v4: edge-TCT 
	- [ ] v5: SICAR1 
	- [ ] v9: [[Reactor]]
- [ ] SICAR 
	- 硬件：
	- [ ] 得到SIMS测试结果，
	 - [ ] SICAR刻蚀，提供刻蚀结果并在合同中体现（合同/寄送）
         - [ ] 自制外延PIN （东莞）
	 - 仿真：
	- [ ] 加缺陷的IV图结果合并到P5
	- [ ] 开发二维DEVSIM网格
        - [ ] 开发DEVSIM中宏观缺陷的添加方式
        - [ ] 开发三维DEVSIM网格
- [ ] TRACK
	- [ ] v1: 
- [ ] PAPER
	- [ ] p4: submit to journal
	- [ ] p5: submit to journal

## Progress 

- [[2023-02-13-RASER]] ( [[肖素玉]])
- [[2023-02-13-SICAR]] ([[张希媛]] , [[王聪聪]]) 
- [[2023-02-13-TRACK]] ([[徐子骏]])
- [[P4 LGAD HPK TCT]]
- [[P5 SICAR1 Design]] 
- [[P6 SiC LGAD Sim]]
- [[2023-02-13-JC155]]  ([[李再一]])
	- Next  [[姜松廷]] [[赵森]] [[李星臣]] [[石航瑞]] [[解凯博]] [[陶明宇]]  [[杨涛]] [[何野]] [[王科琪]] [[符晨曦]] [[王浩博]] 

## Students 
- Please update your plan for this week by Tuesday. 
	- Use [[SMART]] principle to make plan
 - [ ] [[杨涛]]
 - [ ] [[何野]]
 - [ ] [[王科琪]]
 - [ ] [[符晨曦]]
 - [ ] [[王浩博]]
 - [ ] [[李再一]]
 - [ ] [[姜松廷]]
 - [ ] [[赵森]]
 - [ ] [[李星臣]]
 - [ ] [[石航瑞]]
 - [ ] [[解凯博]]
 - [ ] [[陶明宇]]




