Release 12.3 - xst M.70d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/home/rihuber/reconos/projects/sort_demo/hw/edk-static/pcores/" "/opt/Xilinx/12.3/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc6vlx240tff1156-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/synthesis/../hdl/system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:89 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/synthesis/../hdl/system.vhd" Line 2940: <iobuf> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/synthesis/../hdl/system.vhd" Line 2949: <ibufgds> remains a black-box since it has no binding entity.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0>.
    Set property "BOX_TYPE = user_black_box" for instance <dcr>.
    Set property "BOX_TYPE = user_black_box" for instance <mb_plb>.
    Set property "BOX_TYPE = user_black_box" for instance <ilmb>.
    Set property "BOX_TYPE = user_black_box" for instance <dlmb>.
    Set property "BOX_TYPE = user_black_box" for instance <dlmb_cntlr>.
    Set property "BOX_TYPE = user_black_box" for instance <ilmb_cntlr>.
    Set property "BOX_TYPE = user_black_box" for instance <lmb_bram>.
    Set property "BOX_TYPE = user_black_box" for instance <RS232_Uart>.
    Set property "BOX_TYPE = user_black_box" for instance <LEDs_8Bit>.
    Set property "BOX_TYPE = user_black_box" for instance <DDR3_SDRAM>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0>.
    Set property "BOX_TYPE = user_black_box" for instance <mdm_0>.
    Set property "BOX_TYPE = user_black_box" for instance <proc_sys_reset_0>.
    Set property "BOX_TYPE = user_black_box" for instance <xps_intc_0>.
    Set property "BOX_TYPE = user_black_box" for instance <dcr_timebase_0>.
    Set property "BOX_TYPE = user_black_box" for instance <plbv46_dcr_bridge_0>.
    Set property "BOX_TYPE = user_black_box" for instance <xps_timer_0>.
    Set property "BOX_TYPE = user_black_box" for instance <osif_0>.
    Set property "BOX_TYPE = user_black_box" for instance <hw_task_0>.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_Instruction> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_PC> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_Reg_Addr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_MSR_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_PID_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_New_Reg_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_Exception_Kind> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_Data_Address> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_Data_Write_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_Data_Byte_Enable> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL0_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL1_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL2_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL3_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL4_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL5_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL6_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL7_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL8_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL9_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL10_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL11_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL12_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL13_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL14_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL15_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_Valid_Instr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_Reg_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_Exception_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_Jump_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_Delay_Slot> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_Data_Access> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_Data_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_Data_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_DCache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_DCache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_DCache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_DCache_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_ICache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_ICache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_ICache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_OF_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_EX_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_MEM_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <Trace_Jump_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL0_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL0_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL0_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL0_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL0_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL1_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL1_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL1_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL1_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL1_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL2_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL2_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL2_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL2_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL2_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL3_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL3_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL3_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL3_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL3_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL4_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL4_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL4_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL4_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL4_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL5_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL5_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL5_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL5_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL5_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL6_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL6_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL6_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL6_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL6_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL7_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL7_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL7_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL7_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL7_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL8_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL8_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL8_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL8_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL8_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL9_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL9_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL9_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL9_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL9_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL10_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL10_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL10_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL10_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL10_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL11_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL11_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL11_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL11_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL11_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL12_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL12_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL12_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL12_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL12_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL13_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL13_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL13_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL13_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL13_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL14_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL14_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL14_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL14_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL14_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL15_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL15_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL15_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL15_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3223: Output port <FSL15_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3544: Output port <PLB_dcrDBus> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3544: Output port <PLB_SMRdErr> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3544: Output port <PLB_SMWrErr> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3544: Output port <PLB_SMBusy> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3544: Output port <PLB_SrdDBus> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3544: Output port <PLB_SrdWdAddr> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3544: Output port <PLB_Sssize> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3544: Output port <PLB_Rst> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3544: Output port <PLB_dcrAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3544: Output port <PLB_SaddrAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3544: Output port <PLB_SrdBTerm> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3544: Output port <PLB_SrdComp> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3544: Output port <PLB_SrdDAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3544: Output port <PLB_Srearbitrate> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3544: Output port <PLB_Swait> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3544: Output port <PLB_SwrBTerm> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3544: Output port <PLB_SwrComp> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3544: Output port <PLB_SwrDAck> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3544: Output port <Bus_Error_Det> of the instance <mb_plb> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3751: Output port <baudoutN> of the instance <RS232_Uart> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3751: Output port <ddis> of the instance <RS232_Uart> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3751: Output port <dtrN> of the instance <RS232_Uart> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3751: Output port <out1N> of the instance <RS232_Uart> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3751: Output port <out2N> of the instance <RS232_Uart> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3751: Output port <rtsN> of the instance <RS232_Uart> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3751: Output port <rxrdyN> of the instance <RS232_Uart> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3751: Output port <txrdyN> of the instance <RS232_Uart> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3751: Output port <xout> of the instance <RS232_Uart> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3816: Output port <GPIO2_IO_O> of the instance <LEDs_8Bit> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3816: Output port <GPIO2_IO_T> of the instance <LEDs_8Bit> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3816: Output port <IP2INTC_Irpt> of the instance <LEDs_8Bit> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL0_S_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL0_B_S_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA0_TX_D> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA0_TX_Rem> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL0_Sl_SSize> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL0_Sl_rdDBus> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL0_Sl_rdWdAddr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL0_Sl_MBusy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL0_Sl_MRdErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL0_Sl_MWrErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL0_Sl_MIRQ> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM0_RdFIFO_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM0_RdFIFO_RdWdAddr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM0_RdFIFO_Latency> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC0_MCMIReadData> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC0_Rd_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB0_wr_count> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB0_rd_data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB0_rd_count> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL1_B_S_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB1_Sl_SSize> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB1_Sl_rdDBus> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB1_Sl_rdWdAddr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB1_Sl_MBusy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB1_Sl_MRdErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB1_Sl_MWrErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB1_Sl_MIRQ> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA1_TX_D> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA1_TX_Rem> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL1_Sl_SSize> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL1_Sl_rdDBus> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL1_Sl_rdWdAddr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL1_Sl_MBusy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL1_Sl_MRdErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL1_Sl_MWrErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL1_Sl_MIRQ> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM1_RdFIFO_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM1_RdFIFO_RdWdAddr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM1_RdFIFO_Latency> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC1_MCMIReadData> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC1_Rd_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB1_wr_count> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB1_rd_data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB1_rd_count> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL2_B_S_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB2_Sl_SSize> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB2_Sl_rdDBus> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB2_Sl_rdWdAddr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB2_Sl_MBusy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB2_Sl_MRdErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB2_Sl_MWrErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB2_Sl_MIRQ> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA2_TX_D> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA2_TX_Rem> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL2_Sl_SSize> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL2_Sl_rdDBus> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL2_Sl_rdWdAddr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL2_Sl_MBusy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL2_Sl_MRdErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL2_Sl_MWrErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL2_Sl_MIRQ> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM2_RdFIFO_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM2_RdFIFO_RdWdAddr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM2_RdFIFO_Latency> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC2_MCMIReadData> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC2_Rd_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB2_wr_count> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB2_rd_data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB2_rd_count> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL3_S_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL3_B_S_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB3_Sl_SSize> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB3_Sl_rdDBus> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB3_Sl_rdWdAddr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB3_Sl_MBusy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB3_Sl_MRdErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB3_Sl_MWrErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB3_Sl_MIRQ> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA3_TX_D> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA3_TX_Rem> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL3_Sl_SSize> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL3_Sl_rdDBus> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL3_Sl_rdWdAddr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL3_Sl_MBusy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL3_Sl_MRdErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL3_Sl_MWrErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL3_Sl_MIRQ> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM3_RdFIFO_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM3_RdFIFO_RdWdAddr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM3_RdFIFO_Latency> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC3_MCMIReadData> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC3_Rd_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB3_wr_count> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB3_rd_data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB3_rd_count> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL4_S_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL4_B_S_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB4_Sl_SSize> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB4_Sl_rdDBus> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB4_Sl_rdWdAddr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB4_Sl_MBusy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB4_Sl_MRdErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB4_Sl_MWrErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB4_Sl_MIRQ> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA4_TX_D> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA4_TX_Rem> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL4_Sl_SSize> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL4_Sl_rdDBus> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL4_Sl_rdWdAddr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL4_Sl_MBusy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL4_Sl_MRdErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL4_Sl_MWrErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL4_Sl_MIRQ> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM4_RdFIFO_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM4_RdFIFO_RdWdAddr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM4_RdFIFO_Latency> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC4_MCMIReadData> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC4_Rd_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB4_wr_count> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB4_rd_data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB4_rd_count> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL5_S_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL5_B_S_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB5_Sl_SSize> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB5_Sl_rdDBus> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB5_Sl_rdWdAddr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB5_Sl_MBusy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB5_Sl_MRdErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB5_Sl_MWrErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB5_Sl_MIRQ> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA5_TX_D> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA5_TX_Rem> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL5_Sl_SSize> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL5_Sl_rdDBus> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL5_Sl_rdWdAddr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL5_Sl_MBusy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL5_Sl_MRdErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL5_Sl_MWrErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL5_Sl_MIRQ> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM5_RdFIFO_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM5_RdFIFO_RdWdAddr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM5_RdFIFO_Latency> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC5_MCMIReadData> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC5_Rd_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB5_wr_count> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB5_rd_data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB5_rd_count> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL6_S_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL6_B_S_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB6_Sl_SSize> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB6_Sl_rdDBus> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB6_Sl_rdWdAddr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB6_Sl_MBusy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB6_Sl_MRdErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB6_Sl_MWrErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB6_Sl_MIRQ> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA6_TX_D> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA6_TX_Rem> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL6_Sl_SSize> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL6_Sl_rdDBus> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL6_Sl_rdWdAddr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL6_Sl_MBusy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL6_Sl_MRdErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL6_Sl_MWrErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL6_Sl_MIRQ> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM6_RdFIFO_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM6_RdFIFO_RdWdAddr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM6_RdFIFO_Latency> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC6_MCMIReadData> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC6_Rd_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB6_wr_count> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB6_rd_data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB6_rd_count> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL7_S_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL7_B_S_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB7_Sl_SSize> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB7_Sl_rdDBus> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB7_Sl_rdWdAddr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB7_Sl_MBusy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB7_Sl_MRdErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB7_Sl_MWrErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB7_Sl_MIRQ> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA7_TX_D> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA7_TX_Rem> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL7_Sl_SSize> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL7_Sl_rdDBus> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL7_Sl_rdWdAddr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL7_Sl_MBusy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL7_Sl_MRdErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL7_Sl_MWrErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL7_Sl_MIRQ> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM7_RdFIFO_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM7_RdFIFO_RdWdAddr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM7_RdFIFO_Latency> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC7_MCMIReadData> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC7_Rd_Data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB7_wr_count> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB7_rd_data> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB7_rd_count> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MPMC_CTRL_Sl_SSize> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MPMC_CTRL_Sl_rdDBus> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MPMC_CTRL_Sl_rdWdAddr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MPMC_CTRL_Sl_MBusy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MPMC_CTRL_Sl_MRdErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MPMC_CTRL_Sl_MWrErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MPMC_CTRL_Sl_MIRQ> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDRAM_Clk> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDRAM_CE> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDRAM_CS_n> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDRAM_BankAddr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDRAM_Addr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDRAM_DM> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <DDR_Clk> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <DDR_Clk_n> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <DDR_CE> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <DDR_CS_n> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <DDR_BankAddr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <DDR_Addr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <DDR_DM> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <DDR2_Clk> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <DDR2_Clk_n> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <DDR2_CE> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <DDR2_CS_n> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <DDR2_ODT> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <DDR2_BankAddr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <DDR2_Addr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <DDR2_DM> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <mcbx_dram_addr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <mcbx_dram_ba> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL0_M_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL0_S_Control> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL0_S_Exists> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL0_B_M_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL0_B_S_Control> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL0_B_S_Exists> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA0_Rx_IntOut> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA0_Tx_IntOut> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA0_RstOut> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA0_TX_SOF> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA0_TX_EOF> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA0_TX_SOP> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA0_TX_EOP> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA0_TX_Src_Rdy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA0_RX_Dst_Rdy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL0_Sl_addrAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL0_Sl_wait> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL0_Sl_rearbitrate> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL0_Sl_wrDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL0_Sl_wrComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL0_Sl_wrBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL0_Sl_rdDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL0_Sl_rdComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL0_Sl_rdBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM0_AddrAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM0_WrFIFO_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM0_WrFIFO_AlmostFull> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM0_RdFIFO_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM0_InitDone> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC0_MCMIReadDataValid> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC0_MCMIReadDataErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC0_MCMIAddrReadyToAccept> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC0_Cmd_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC0_Cmd_Almost_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC0_Cmd_Idle> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC0_Wd_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC0_Wd_Almost_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC0_Rd_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC0_Rd_Almost_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB0_cmd_empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB0_cmd_full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB0_wr_full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB0_wr_empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB0_wr_underrun> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB0_wr_error> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB0_rd_full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB0_rd_empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB0_rd_overflow> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB0_rd_error> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL1_B_M_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL1_B_S_Control> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL1_B_S_Exists> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB1_Sl_addrAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB1_Sl_wait> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB1_Sl_rearbitrate> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB1_Sl_wrDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB1_Sl_wrComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB1_Sl_wrBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB1_Sl_rdDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB1_Sl_rdComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB1_Sl_rdBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA1_Rx_IntOut> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA1_Tx_IntOut> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA1_RstOut> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA1_TX_SOF> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA1_TX_EOF> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA1_TX_SOP> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA1_TX_EOP> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA1_TX_Src_Rdy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA1_RX_Dst_Rdy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL1_Sl_addrAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL1_Sl_wait> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL1_Sl_rearbitrate> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL1_Sl_wrDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL1_Sl_wrComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL1_Sl_wrBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL1_Sl_rdDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL1_Sl_rdComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL1_Sl_rdBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM1_AddrAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM1_WrFIFO_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM1_WrFIFO_AlmostFull> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM1_RdFIFO_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM1_InitDone> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC1_MCMIReadDataValid> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC1_MCMIReadDataErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC1_MCMIAddrReadyToAccept> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC1_Cmd_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC1_Cmd_Almost_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC1_Cmd_Idle> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC1_Wd_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC1_Wd_Almost_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC1_Rd_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC1_Rd_Almost_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB1_cmd_empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB1_cmd_full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB1_wr_full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB1_wr_empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB1_wr_underrun> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB1_wr_error> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB1_rd_full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB1_rd_empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB1_rd_overflow> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB1_rd_error> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL2_B_M_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL2_B_S_Control> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL2_B_S_Exists> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB2_Sl_addrAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB2_Sl_wait> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB2_Sl_rearbitrate> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB2_Sl_wrDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB2_Sl_wrComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB2_Sl_wrBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB2_Sl_rdDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB2_Sl_rdComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB2_Sl_rdBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA2_Rx_IntOut> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA2_Tx_IntOut> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA2_RstOut> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA2_TX_SOF> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA2_TX_EOF> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA2_TX_SOP> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA2_TX_EOP> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA2_TX_Src_Rdy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA2_RX_Dst_Rdy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL2_Sl_addrAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL2_Sl_wait> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL2_Sl_rearbitrate> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL2_Sl_wrDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL2_Sl_wrComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL2_Sl_wrBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL2_Sl_rdDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL2_Sl_rdComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL2_Sl_rdBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM2_AddrAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM2_WrFIFO_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM2_WrFIFO_AlmostFull> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM2_RdFIFO_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM2_InitDone> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC2_MCMIReadDataValid> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC2_MCMIReadDataErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC2_MCMIAddrReadyToAccept> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC2_Cmd_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC2_Cmd_Almost_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC2_Cmd_Idle> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC2_Wd_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC2_Wd_Almost_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC2_Rd_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC2_Rd_Almost_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB2_cmd_empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB2_cmd_full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB2_wr_full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB2_wr_empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB2_wr_underrun> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB2_wr_error> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB2_rd_full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB2_rd_empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB2_rd_overflow> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB2_rd_error> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL3_M_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL3_S_Control> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL3_S_Exists> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL3_B_M_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL3_B_S_Control> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL3_B_S_Exists> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB3_Sl_addrAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB3_Sl_wait> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB3_Sl_rearbitrate> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB3_Sl_wrDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB3_Sl_wrComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB3_Sl_wrBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB3_Sl_rdDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB3_Sl_rdComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB3_Sl_rdBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA3_Rx_IntOut> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA3_Tx_IntOut> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA3_RstOut> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA3_TX_SOF> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA3_TX_EOF> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA3_TX_SOP> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA3_TX_EOP> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA3_TX_Src_Rdy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA3_RX_Dst_Rdy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL3_Sl_addrAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL3_Sl_wait> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL3_Sl_rearbitrate> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL3_Sl_wrDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL3_Sl_wrComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL3_Sl_wrBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL3_Sl_rdDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL3_Sl_rdComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL3_Sl_rdBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM3_AddrAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM3_WrFIFO_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM3_WrFIFO_AlmostFull> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM3_RdFIFO_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM3_InitDone> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC3_MCMIReadDataValid> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC3_MCMIReadDataErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC3_MCMIAddrReadyToAccept> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC3_Cmd_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC3_Cmd_Almost_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC3_Cmd_Idle> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC3_Wd_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC3_Wd_Almost_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC3_Rd_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC3_Rd_Almost_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB3_cmd_empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB3_cmd_full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB3_wr_full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB3_wr_empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB3_wr_underrun> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB3_wr_error> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB3_rd_full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB3_rd_empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB3_rd_overflow> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB3_rd_error> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL4_M_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL4_S_Control> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL4_S_Exists> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL4_B_M_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL4_B_S_Control> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL4_B_S_Exists> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB4_Sl_addrAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB4_Sl_wait> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB4_Sl_rearbitrate> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB4_Sl_wrDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB4_Sl_wrComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB4_Sl_wrBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB4_Sl_rdDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB4_Sl_rdComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB4_Sl_rdBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA4_Rx_IntOut> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA4_Tx_IntOut> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA4_RstOut> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA4_TX_SOF> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA4_TX_EOF> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA4_TX_SOP> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA4_TX_EOP> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA4_TX_Src_Rdy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA4_RX_Dst_Rdy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL4_Sl_addrAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL4_Sl_wait> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL4_Sl_rearbitrate> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL4_Sl_wrDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL4_Sl_wrComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL4_Sl_wrBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL4_Sl_rdDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL4_Sl_rdComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL4_Sl_rdBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM4_AddrAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM4_WrFIFO_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM4_WrFIFO_AlmostFull> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM4_RdFIFO_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM4_InitDone> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC4_MCMIReadDataValid> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC4_MCMIReadDataErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC4_MCMIAddrReadyToAccept> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC4_Cmd_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC4_Cmd_Almost_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC4_Cmd_Idle> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC4_Wd_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC4_Wd_Almost_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC4_Rd_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC4_Rd_Almost_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB4_cmd_empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB4_cmd_full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB4_wr_full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB4_wr_empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB4_wr_underrun> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB4_wr_error> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB4_rd_full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB4_rd_empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB4_rd_overflow> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB4_rd_error> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL5_M_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL5_S_Control> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL5_S_Exists> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL5_B_M_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL5_B_S_Control> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL5_B_S_Exists> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB5_Sl_addrAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB5_Sl_wait> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB5_Sl_rearbitrate> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB5_Sl_wrDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB5_Sl_wrComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB5_Sl_wrBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB5_Sl_rdDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB5_Sl_rdComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB5_Sl_rdBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA5_Rx_IntOut> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA5_Tx_IntOut> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA5_RstOut> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA5_TX_SOF> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA5_TX_EOF> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA5_TX_SOP> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA5_TX_EOP> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA5_TX_Src_Rdy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA5_RX_Dst_Rdy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL5_Sl_addrAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL5_Sl_wait> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL5_Sl_rearbitrate> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL5_Sl_wrDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL5_Sl_wrComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL5_Sl_wrBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL5_Sl_rdDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL5_Sl_rdComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL5_Sl_rdBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM5_AddrAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM5_WrFIFO_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM5_WrFIFO_AlmostFull> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM5_RdFIFO_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM5_InitDone> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC5_MCMIReadDataValid> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC5_MCMIReadDataErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC5_MCMIAddrReadyToAccept> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC5_Cmd_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC5_Cmd_Almost_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC5_Cmd_Idle> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC5_Wd_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC5_Wd_Almost_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC5_Rd_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC5_Rd_Almost_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB5_cmd_empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB5_cmd_full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB5_wr_full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB5_wr_empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB5_wr_underrun> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB5_wr_error> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB5_rd_full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB5_rd_empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB5_rd_overflow> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB5_rd_error> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL6_M_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL6_S_Control> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL6_S_Exists> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL6_B_M_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL6_B_S_Control> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL6_B_S_Exists> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB6_Sl_addrAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB6_Sl_wait> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB6_Sl_rearbitrate> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB6_Sl_wrDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB6_Sl_wrComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB6_Sl_wrBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB6_Sl_rdDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB6_Sl_rdComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB6_Sl_rdBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA6_Rx_IntOut> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA6_Tx_IntOut> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA6_RstOut> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA6_TX_SOF> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA6_TX_EOF> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA6_TX_SOP> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA6_TX_EOP> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA6_TX_Src_Rdy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA6_RX_Dst_Rdy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL6_Sl_addrAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL6_Sl_wait> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL6_Sl_rearbitrate> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL6_Sl_wrDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL6_Sl_wrComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL6_Sl_wrBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL6_Sl_rdDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL6_Sl_rdComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL6_Sl_rdBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM6_AddrAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM6_WrFIFO_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM6_WrFIFO_AlmostFull> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM6_RdFIFO_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM6_InitDone> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC6_MCMIReadDataValid> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC6_MCMIReadDataErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC6_MCMIAddrReadyToAccept> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC6_Cmd_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC6_Cmd_Almost_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC6_Cmd_Idle> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC6_Wd_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC6_Wd_Almost_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC6_Rd_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC6_Rd_Almost_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB6_cmd_empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB6_cmd_full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB6_wr_full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB6_wr_empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB6_wr_underrun> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB6_wr_error> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB6_rd_full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB6_rd_empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB6_rd_overflow> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB6_rd_error> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL7_M_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL7_S_Control> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL7_S_Exists> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL7_B_M_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL7_B_S_Control> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <FSL7_B_S_Exists> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB7_Sl_addrAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB7_Sl_wait> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB7_Sl_rearbitrate> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB7_Sl_wrDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB7_Sl_wrComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB7_Sl_wrBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB7_Sl_rdDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB7_Sl_rdComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SPLB7_Sl_rdBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA7_Rx_IntOut> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA7_Tx_IntOut> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA7_RstOut> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA7_TX_SOF> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA7_TX_EOF> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA7_TX_SOP> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA7_TX_EOP> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA7_TX_Src_Rdy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA7_RX_Dst_Rdy> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL7_Sl_addrAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL7_Sl_wait> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL7_Sl_rearbitrate> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL7_Sl_wrDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL7_Sl_wrComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL7_Sl_wrBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL7_Sl_rdDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL7_Sl_rdComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDMA_CTRL7_Sl_rdBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM7_AddrAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM7_WrFIFO_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM7_WrFIFO_AlmostFull> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM7_RdFIFO_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PIM7_InitDone> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC7_MCMIReadDataValid> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC7_MCMIReadDataErr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <PPC440MC7_MCMIAddrReadyToAccept> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC7_Cmd_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC7_Cmd_Almost_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC7_Cmd_Idle> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC7_Wd_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC7_Wd_Almost_Full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC7_Rd_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <VFBC7_Rd_Almost_Empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB7_cmd_empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB7_cmd_full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB7_wr_full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB7_wr_empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB7_wr_underrun> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB7_wr_error> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB7_rd_full> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB7_rd_empty> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB7_rd_overflow> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MCB7_rd_error> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MPMC_CTRL_Sl_addrAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MPMC_CTRL_Sl_wait> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MPMC_CTRL_Sl_rearbitrate> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MPMC_CTRL_Sl_wrDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MPMC_CTRL_Sl_wrComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MPMC_CTRL_Sl_wrBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MPMC_CTRL_Sl_rdDAck> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MPMC_CTRL_Sl_rdComp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MPMC_CTRL_Sl_rdBTerm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MPMC_Clk_Mem_2x_bufpll_o> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MPMC_Clk_Mem_2x_180_bufpll_o> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MPMC_Clk_Mem_2x_CE0_bufpll_o> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MPMC_Clk_Mem_2x_CE90_bufpll_o> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MPMC_PLL_Lock_bufpll_o> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MPMC_Idelayctrl_Rdy_O> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MPMC_InitDone> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <MPMC_ECC_Intr> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDRAM_RAS_n> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDRAM_CAS_n> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <SDRAM_WE_n> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <DDR_RAS_n> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <DDR_CAS_n> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <DDR_WE_n> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <DDR_DQS_Div_O> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <DDR2_RAS_n> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <DDR2_CAS_n> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <DDR2_WE_n> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <DDR2_DQS_Div_O> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <mcbx_dram_ras_n> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <mcbx_dram_cas_n> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <mcbx_dram_we_n> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <mcbx_dram_cke> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <mcbx_dram_clk> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <mcbx_dram_clk_n> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <mcbx_dram_udm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <mcbx_dram_ldm> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <mcbx_dram_odt> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <mcbx_dram_ddr3_rst> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 3869: Output port <selfrefresh_mode> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5649: Output port <CLKOUT4> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5649: Output port <CLKOUT5> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5649: Output port <CLKOUT6> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5649: Output port <CLKOUT7> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5649: Output port <CLKOUT8> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5649: Output port <CLKOUT9> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5649: Output port <CLKOUT10> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5649: Output port <CLKOUT11> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5649: Output port <CLKOUT12> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5649: Output port <CLKOUT13> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5649: Output port <CLKOUT14> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5649: Output port <CLKOUT15> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5649: Output port <CLKFBOUT> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <MDM_DBus> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Reg_En_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Reg_En_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Reg_En_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Reg_En_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Reg_En_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Reg_En_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Reg_En_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <FSL0_M_DATA> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Interrupt> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <MDM_errAck> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <MDM_retry> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <MDM_toutSup> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <MDM_xferAck> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Clk_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_TDI_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Capture_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Shift_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Update_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Rst_1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Clk_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_TDI_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Capture_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Shift_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Update_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Rst_2> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Clk_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_TDI_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Capture_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Shift_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Update_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Rst_3> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Clk_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_TDI_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Capture_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Shift_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Update_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Rst_4> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Clk_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_TDI_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Capture_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Shift_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Update_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Rst_5> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Clk_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_TDI_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Capture_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Shift_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Update_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Rst_6> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Clk_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_TDI_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Capture_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Shift_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Update_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Dbg_Rst_7> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <bscan_tdi> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <bscan_reset> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <bscan_shift> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <bscan_update> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <bscan_capture> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <bscan_sel1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <bscan_drck1> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <FSL0_S_CLK> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <FSL0_S_READ> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <FSL0_M_CLK> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <FSL0_M_WRITE> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <FSL0_M_CONTROL> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Ext_JTAG_DRCK> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Ext_JTAG_RESET> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Ext_JTAG_SEL> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Ext_JTAG_CAPTURE> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Ext_JTAG_SHIFT> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Ext_JTAG_UPDATE> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5678: Output port <Ext_JTAG_TDI> of the instance <mdm_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5831: Output port <RstcPPCresetcore_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5831: Output port <RstcPPCresetchip_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5831: Output port <RstcPPCresetsys_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5831: Output port <RstcPPCresetcore_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5831: Output port <RstcPPCresetchip_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5831: Output port <RstcPPCresetsys_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5903: Output port <o_timeBase> of the instance <dcr_timebase_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5903: Output port <o_irq> of the instance <dcr_timebase_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5917: Output port <PLB_dcrClk> of the instance <plbv46_dcr_bridge_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5917: Output port <PLB_dcrRst> of the instance <plbv46_dcr_bridge_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5971: Output port <GenerateOut0> of the instance <xps_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5971: Output port <GenerateOut1> of the instance <xps_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 5971: Output port <PWM0> of the instance <xps_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 6024: Output port <o_fifo_write_data> of the instance <osif_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 6024: Output port <MD_error> of the instance <osif_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 6024: Output port <busy> of the instance <osif_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 6024: Output port <blocking> of the instance <osif_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 6024: Output port <o_fifo_read_en> of the instance <osif_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 6024: Output port <o_fifo_clk> of the instance <osif_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 6024: Output port <o_fifo_reset> of the instance <osif_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 6024: Output port <o_fifo_write_en> of the instance <osif_0> is unconnected or connected to loadless signal.
INFO:Xst:3010 - "/home/rihuber/reconos/projects/sort_demo/hw/edk-static/hdl/system.vhd" line 6024: Output port <bmEnable> of the instance <osif_0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <system> synthesized.
RTL-Simplification CPUSTAT: 0.03 
RTL-BasicInf CPUSTAT: 0.08 
RTL-BasicOpt CPUSTAT: 0.01 
RTL-Remain-Bus CPUSTAT: 0.07 

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/rs232_uart_wrapper.ngc>.
Reading core <../implementation/clock_generator_0_wrapper.ngc>.
Reading core <../implementation/proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/microblaze_0_wrapper.ngc>.
Reading core <../implementation/mb_plb_wrapper.ngc>.
Reading core <../implementation/ilmb_wrapper.ngc>.
Reading core <../implementation/dlmb_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/leds_8bit_wrapper.ngc>.
Reading core <../implementation/ddr3_sdram_wrapper.ngc>.
Reading core <../implementation/mdm_0_wrapper.ngc>.
Reading core <../implementation/xps_intc_0_wrapper.ngc>.
Reading core <../implementation/dcr_timebase_0_wrapper.ngc>.
Reading core <../implementation/plbv46_dcr_bridge_0_wrapper.ngc>.
Reading core <../implementation/xps_timer_0_wrapper.ngc>.
Reading core <../implementation/osif_0_wrapper.ngc>.
Reading core <../implementation/lmb_bram_wrapper.ngc>.
Reading core <../implementation/dcr_wrapper.ngc>.
Reading core <../implementation/hw_task_0_wrapper.ngc>.
Loading core <rs232_uart_wrapper> for timing and area information for instance <RS232_Uart>.
Loading core <clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <leds_8bit_wrapper> for timing and area information for instance <LEDs_8Bit>.
Loading core <ddr3_sdram_wrapper> for timing and area information for instance <DDR3_SDRAM>.
Loading core <mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <xps_intc_0_wrapper> for timing and area information for instance <xps_intc_0>.
Loading core <dcr_timebase_0_wrapper> for timing and area information for instance <dcr_timebase_0>.
Loading core <plbv46_dcr_bridge_0_wrapper> for timing and area information for instance <plbv46_dcr_bridge_0>.
Loading core <xps_timer_0_wrapper> for timing and area information for instance <xps_timer_0>.
Loading core <osif_0_wrapper> for timing and area information for instance <osif_0>.
Loading core <lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <dcr_wrapper> for timing and area information for instance <dcr>.
Loading core <hw_task_0_wrapper> for timing and area information for instance <hw_task_0>.
INFO:Xst:1901 - Instance burst_ram_i/single_port.ram_inst/rams[0].bram_inst/s9_s9.bram_inst in unit burst_ram_i/single_port.ram_inst/rams[0].bram_inst/s9_s9.bram_inst of type RAMB16_S9_S9 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance burst_ram_i/single_port.ram_inst/rams[1].bram_inst/s9_s9.bram_inst in unit burst_ram_i/single_port.ram_inst/rams[1].bram_inst/s9_s9.bram_inst of type RAMB16_S9_S9 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance burst_ram_i/single_port.ram_inst/rams[2].bram_inst/s9_s9.bram_inst in unit burst_ram_i/single_port.ram_inst/rams[2].bram_inst/s9_s9.bram_inst of type RAMB16_S9_S9 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance burst_ram_i/single_port.ram_inst/rams[3].bram_inst/s9_s9.bram_inst in unit burst_ram_i/single_port.ram_inst/rams[3].bram_inst/s9_s9.bram_inst of type RAMB16_S9_S9 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance burst_ram_i/single_port.ram_inst/rams[4].bram_inst/s9_s9.bram_inst in unit burst_ram_i/single_port.ram_inst/rams[4].bram_inst/s9_s9.bram_inst of type RAMB16_S9_S9 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance burst_ram_i/single_port.ram_inst/rams[5].bram_inst/s9_s9.bram_inst in unit burst_ram_i/single_port.ram_inst/rams[5].bram_inst/s9_s9.bram_inst of type RAMB16_S9_S9 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance burst_ram_i/single_port.ram_inst/rams[6].bram_inst/s9_s9.bram_inst in unit burst_ram_i/single_port.ram_inst/rams[6].bram_inst/s9_s9.bram_inst of type RAMB16_S9_S9 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance burst_ram_i/single_port.ram_inst/rams[7].bram_inst/s9_s9.bram_inst in unit burst_ram_i/single_port.ram_inst/rams[7].bram_inst/s9_s9.bram_inst of type RAMB16_S9_S9 has been replaced by RAMB18E1
INFO:Xst:1901 - Instance DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/CTRL_BRAM_0 in unit DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/CTRL_BRAM_0 of type RAMB16_S36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance microblaze_0/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 in unit microblaze_0/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance microblaze_0/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 in unit microblaze_0/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 in unit microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 in unit microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E.DSP48E_I1 in unit microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E.DSP48E_I1 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E.DSP48E_I1 in unit microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E.DSP48E_I1 of type DSP48E has been replaced by DSP48E1
INFO:Xst:1901 - Instance microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E.DSP48E_I1 in unit microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E.DSP48E_I1 of type DSP48E has been replaced by DSP48E1
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E.DSP48E_I1 in unit microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3/Using_DSP48E.DSP48E_I1 is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E.DSP48E_I1 in unit microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2/Using_DSP48E.DSP48E_I1 is not supported
WARNING:Xst:1902 - Value 0 for attribute AUTORESET_PATDET of instance microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E.DSP48E_I1 in unit microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1/Using_DSP48E.DSP48E_I1 is not supported

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 4.
WARNING:Xst:387 - The KEEP property attached to the net <mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[4].local_sel_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[3].local_sel_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[2].local_sel_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[1].local_sel_n> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[0].local_sel_n> may hinder timing optimization.
   You may achieve better results by removing this property
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/wb_exception_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[2].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 10 FFs/Latches : <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR3_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_wr_busy_pre> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch : <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_wr_busy_pre_1> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch : <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack_1> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/wr2ad_busy_reg> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch : <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/wr2ad_busy_reg_1> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/Rst_topim_2> in Unit <DDR3_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR3_SDRAM/Rst_topim_1> <DDR3_SDRAM/Rst_topim_0> <DDR3_SDRAM/Rst_topim_2_1> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/InitDone> in Unit <DDR3_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR3_SDRAM/mpmc_core_0/InitDone_i2_2> <DDR3_SDRAM/mpmc_core_0/InitDone_i2_1> <DDR3_SDRAM/mpmc_core_0/InitDone_i2_0> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/Rst_tocore_10> in Unit <DDR3_SDRAM> is equivalent to the following 26 FFs/Latches : <DDR3_SDRAM/Rst_tocore_9> <DDR3_SDRAM/Rst_tocore_8> <DDR3_SDRAM/Rst_tocore_7> <DDR3_SDRAM/Rst_tocore_6> <DDR3_SDRAM/Rst_tocore_5> <DDR3_SDRAM/Rst_tocore_4> <DDR3_SDRAM/Rst_tocore_3> <DDR3_SDRAM/Rst_tocore_2> <DDR3_SDRAM/Rst_tocore_1> <DDR3_SDRAM/Rst_tocore_0> <DDR3_SDRAM/Rst_tocore_0_1> <DDR3_SDRAM/Rst_tocore_1_1> <DDR3_SDRAM/Rst_tocore_1_2> <DDR3_SDRAM/Rst_tocore_3_1> <DDR3_SDRAM/Rst_tocore_3_2> <DDR3_SDRAM/Rst_tocore_4_1> <DDR3_SDRAM/Rst_tocore_5_1> <DDR3_SDRAM/Rst_tocore_5_2> <DDR3_SDRAM/Rst_tocore_8_1> <DDR3_SDRAM/Rst_tocore_8_2> <DDR3_SDRAM/Rst_tocore_8_3> <DDR3_SDRAM/Rst_tocore_8_4> <DDR3_SDRAM/Rst_tocore_8_5> <DDR3_SDRAM/Rst_tocore_8_6> <DDR3_SDRAM/Rst_tocore_9_1> <DDR3_SDRAM/Rst_tocore_9_2> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd1> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch : <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_control_io/rst_r> in Unit <DDR3_SDRAM> is equivalent to the following 46 FFs/Latches : <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[31].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[30].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[28].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[27].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[29].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[26].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[25].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[23].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[22].rst_dq_r>
   <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[24].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[21].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[20].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[18].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[17].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[19].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[16].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[15].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[13].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[12].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[14].rst_dq_r>
   <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[11].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[10].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[8].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[7].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[9].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[6].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[5].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[3].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[2].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[4].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[1].rst_dq_r>
   <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[0].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dm_inst.gen_dm[2].rst_dm_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dm_inst.gen_dm[1].rst_dm_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dm_inst.gen_dm[3].rst_dm_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dm_inst.gen_dm[0].rst_dm_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].rst_dqs_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[1].rst_dqs_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[0].rst_dqs_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].rst_dqs_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/dlyrst_rsync_r_1>
   <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/dlyrst_rsync_r_0> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/dlyrst_cpt_r_3> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/dlyrst_cpt_r_2> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/dlyrst_cpt_r_1> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/dlyrst_cpt_r_0>
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rst_oserdes_cpt_r_3> in Unit <DDR3_SDRAM> is equivalent to the following 5 FFs/Latches : <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rst_oserdes_cpt_r_2> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rst_oserdes_cpt_r_1> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rst_oserdes_cpt_r_0> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rst_oserdes_rsync_r_1> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rst_oserdes_rsync_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_size_pipe_3> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch : <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_size_pipe_3_1> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR3_SDRAM> is equivalent to the following 16 FFs/Latches : <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_14> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_15> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_16> 
INFO:Xst:2260 - The FF/Latch <dcr_timebase_0/set_timebase> in Unit <dcr_timebase_0> is equivalent to the following 2 FFs/Latches : <dcr_timebase_0/set_timebase_1> <dcr_timebase_0/set_timebase_2> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <osif_0/USER_LOGIC_I/o_bm_enable> in Unit <osif_0> is equivalent to the following FF/Latch : <osif_0/USER_LOGIC_I/o_bm_enable_1> 
INFO:Xst:2260 - The FF/Latch <sort8k_i/sorter_i/ptr_0> in Unit <hw_task_0> is equivalent to the following FF/Latch : <sort8k_i/sorter_i/ptr_0_1> 
INFO:Xst:2260 - The FF/Latch <sort8k_i/sorter_i/ptr_1> in Unit <hw_task_0> is equivalent to the following FF/Latch : <sort8k_i/sorter_i/ptr_1_1> 
INFO:Xst:2260 - The FF/Latch <sort8k_i/sorter_i/ptr_3> in Unit <hw_task_0> is equivalent to the following FF/Latch : <sort8k_i/sorter_i/ptr_3_1> 
INFO:Xst:2260 - The FF/Latch <sort8k_i/sorter_i/ptr_4> in Unit <hw_task_0> is equivalent to the following FF/Latch : <sort8k_i/sorter_i/ptr_4_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_i> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/wb_exception_i_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/wb_exception_kind_i_28> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/wb_exception_kind_i_28_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd4_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[2].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 10 FFs/Latches : <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[6].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[5].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[4].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[3].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[2].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2wr_sample_cycle_i> in Unit <DDR3_SDRAM> is equivalent to the following 2 FFs/Latches : <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2rd_sample_cycle_i> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_wr_busy_pre> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch : <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_wr_busy_pre_1> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch : <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/sm_ack_1> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/wr2ad_busy_reg> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch : <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/wr2ad_busy_reg_1> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/Rst_topim_2> in Unit <DDR3_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR3_SDRAM/Rst_topim_1> <DDR3_SDRAM/Rst_topim_0> <DDR3_SDRAM/Rst_topim_2_1> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/InitDone> in Unit <DDR3_SDRAM> is equivalent to the following 3 FFs/Latches : <DDR3_SDRAM/mpmc_core_0/InitDone_i2_2> <DDR3_SDRAM/mpmc_core_0/InitDone_i2_1> <DDR3_SDRAM/mpmc_core_0/InitDone_i2_0> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/Rst_tocore_10> in Unit <DDR3_SDRAM> is equivalent to the following 26 FFs/Latches : <DDR3_SDRAM/Rst_tocore_9> <DDR3_SDRAM/Rst_tocore_8> <DDR3_SDRAM/Rst_tocore_7> <DDR3_SDRAM/Rst_tocore_6> <DDR3_SDRAM/Rst_tocore_5> <DDR3_SDRAM/Rst_tocore_4> <DDR3_SDRAM/Rst_tocore_3> <DDR3_SDRAM/Rst_tocore_2> <DDR3_SDRAM/Rst_tocore_1> <DDR3_SDRAM/Rst_tocore_0> <DDR3_SDRAM/Rst_tocore_0_1> <DDR3_SDRAM/Rst_tocore_1_1> <DDR3_SDRAM/Rst_tocore_1_2> <DDR3_SDRAM/Rst_tocore_3_1> <DDR3_SDRAM/Rst_tocore_3_2> <DDR3_SDRAM/Rst_tocore_4_1> <DDR3_SDRAM/Rst_tocore_5_1> <DDR3_SDRAM/Rst_tocore_5_2> <DDR3_SDRAM/Rst_tocore_8_1> <DDR3_SDRAM/Rst_tocore_8_2> <DDR3_SDRAM/Rst_tocore_8_3> <DDR3_SDRAM/Rst_tocore_8_4> <DDR3_SDRAM/Rst_tocore_8_5> <DDR3_SDRAM/Rst_tocore_8_6> <DDR3_SDRAM/Rst_tocore_9_1> <DDR3_SDRAM/Rst_tocore_9_2> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd1> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch : <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_control_io/rst_r> in Unit <DDR3_SDRAM> is equivalent to the following 46 FFs/Latches : <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[31].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[30].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[28].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[27].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[29].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[26].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[25].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[23].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[22].rst_dq_r>
   <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[24].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[21].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[20].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[18].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[17].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[19].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[16].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[15].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[13].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[12].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[14].rst_dq_r>
   <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[11].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[10].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[8].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[7].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[9].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[6].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[5].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[3].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[2].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[4].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[1].rst_dq_r>
   <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[0].rst_dq_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dm_inst.gen_dm[2].rst_dm_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dm_inst.gen_dm[1].rst_dm_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dm_inst.gen_dm[3].rst_dm_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dm_inst.gen_dm[0].rst_dm_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].rst_dqs_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[1].rst_dqs_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[0].rst_dqs_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].rst_dqs_r> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/dlyrst_rsync_r_1>
   <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/dlyrst_rsync_r_0> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/dlyrst_cpt_r_3> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/dlyrst_cpt_r_2> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/dlyrst_cpt_r_1> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/dlyrst_cpt_r_0>
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rst_oserdes_cpt_r_3> in Unit <DDR3_SDRAM> is equivalent to the following 5 FFs/Latches : <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rst_oserdes_cpt_r_2> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rst_oserdes_cpt_r_1> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rst_oserdes_cpt_r_0> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rst_oserdes_rsync_r_1> <DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rst_oserdes_rsync_r_0> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_size_pipe_3> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch : <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/GENERATE_SHARED_REGISTERS.plb_size_pipe_3_1> 
INFO:Xst:2260 - The FF/Latch <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1> in Unit <DDR3_SDRAM> is equivalent to the following 16 FFs/Latches : <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5>
   <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12>
   <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_14> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_15> <DDR3_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_16> 
INFO:Xst:2260 - The FF/Latch <dcr_timebase_0/set_timebase> in Unit <dcr_timebase_0> is equivalent to the following 2 FFs/Latches : <dcr_timebase_0/set_timebase_1> <dcr_timebase_0/set_timebase_2> 
INFO:Xst:2260 - The FF/Latch <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <xps_timer_0> is equivalent to the following FF/Latch : <xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <osif_0/USER_LOGIC_I/o_bm_enable> in Unit <osif_0> is equivalent to the following FF/Latch : <osif_0/USER_LOGIC_I/o_bm_enable_1> 
INFO:Xst:2260 - The FF/Latch <sort8k_i/sorter_i/ptr_0> in Unit <hw_task_0> is equivalent to the following FF/Latch : <sort8k_i/sorter_i/ptr_0_1> 
INFO:Xst:2260 - The FF/Latch <sort8k_i/sorter_i/ptr_1> in Unit <hw_task_0> is equivalent to the following FF/Latch : <sort8k_i/sorter_i/ptr_1_1> 
INFO:Xst:2260 - The FF/Latch <sort8k_i/sorter_i/ptr_3> in Unit <hw_task_0> is equivalent to the following FF/Latch : <sort8k_i/sorter_i/ptr_3_1> 
INFO:Xst:2260 - The FF/Latch <sort8k_i/sorter_i/ptr_4> in Unit <hw_task_0> is equivalent to the following FF/Latch : <sort8k_i/sorter_i/ptr_4_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 11709
#      BUF                         : 1
#      GND                         : 36
#      INV                         : 201
#      LUT1                        : 221
#      LUT2                        : 1057
#      LUT3                        : 1700
#      LUT4                        : 1314
#      LUT5                        : 1374
#      LUT6                        : 3565
#      LUT6_2                      : 63
#      MULT_AND                    : 2
#      MUXCY                       : 645
#      MUXCY_L                     : 276
#      MUXF7                       : 567
#      MUXF7_L                     : 4
#      MUXF8_L                     : 2
#      VCC                         : 33
#      XORCY                       : 648
# FlipFlops/Latches                : 10033
#      FD                          : 3324
#      FD_1                        : 216
#      FDC                         : 116
#      FDC_1                       : 5
#      FDCE                        : 592
#      FDDRRSE                     : 1
#      FDE                         : 1000
#      FDE_1                       : 5
#      FDP                         : 20
#      FDPE                        : 21
#      FDR                         : 2208
#      FDRE                        : 2309
#      FDRE_1                      : 1
#      FDS                         : 145
#      FDSE                        : 68
#      LD                          : 1
#      ODDR                        : 1
# RAMS                             : 268
#      RAM32M                      : 21
#      RAM32X1D                    : 68
#      RAM64X1D                    : 144
#      RAMB16                      : 20
#      RAMB18E1                    : 8
#      RAMB36E1                    : 7
# Shift Registers                  : 244
#      SRL16                       : 14
#      SRL16E                      : 32
#      SRLC16E                     : 196
#      SRLC32E                     : 2
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 76
#      IBUF                        : 2
#      IBUFGDS                     : 1
#      IOBUF                       : 40
#      IOBUFDS_DIFF_OUT            : 4
#      OBUF                        : 28
#      OBUFDS                      : 1
# DSPs                             : 3
#      DSP48E1                     : 3
# Others                           : 169
#      AND2B1L                     : 4
#      BSCAN_VIRTEX6               : 1
#      BUFIODQS                    : 4
#      BUFR                        : 2
#      IDELAYCTRL                  : 1
#      IODELAYE1                   : 46
#      ISERDESE1                   : 36
#      MMCM_ADV                    : 1
#      OSERDESE1                   : 74

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:           10033  out of  301440     3%  
 Number of Slice LUTs:                10247  out of  150720     6%  
    Number used as Logic:              9495  out of  150720     6%  
    Number used as Memory:              752  out of  58400     1%  
       Number used as RAM:              508
       Number used as SRL:              244

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  15303
   Number with an unused Flip Flop:    5270  out of  15303    34%  
   Number with an unused LUT:          5056  out of  15303    33%  
   Number of fully used LUT-FF pairs:  4977  out of  15303    32%  
   Number of unique control sets:       550

IO Utilization: 
 Number of IOs:                          82
 Number of bonded IOBs:                  82  out of    600    13%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               21  out of    416     5%  
    Number using Block RAM only:         21
 Number of BUFG/BUFGCTRLs:                7  out of     32    21%  
 Number of DSP48E1s:                      3  out of    768     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                              | Clock buffer(FF name)                                                                                                                                               | Load  |
----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
fpga_0_clk_1_sys_clk_p_pin                                                                                | clock_generator_0/MMCM0_INST/MMCM_ADV_inst:CLKOUT0                                                                                                                  | 5066  |
mdm_0/mdm_0/drck_i                                                                                        | BUFG                                                                                                                                                                | 204   |
mdm_0/mdm_0/update                                                                                        | BUFG                                                                                                                                                                | 35    |
fpga_0_clk_1_sys_clk_p_pin                                                                                | clock_generator_0/MMCM0_INST/MMCM_ADV_inst:CLKOUT1                                                                                                                  | 4002  |
DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>| BUFR                                                                                                                                                                | 314   |
DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>| BUFR                                                                                                                                                                | 928   |
DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/CTRL_BRAM_0/N0                   | NONE(DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/CTRL_BRAM_0/DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/CTRL_BRAM_0)| 1     |
xps_timer_0/Interrupt                                                                                     | NONE(xps_intc_0/xps_intc_0/INTC_CORE_I/INTR_DETECT_GEN<1>.EDGE_DETECT_GEN.intr_sync_1)                                                                              | 1     |
hw_task_0/hw_task_0/busy_local_G(hw_task_0/hw_task_0/busy_local_G:O)                                      | NONE(*)(hw_task_0/hw_task_0/busy_local)                                                                                                                             | 1     |
----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                   | Buffer(FF name)                                                                                                                                                                                                                                                                             | Load  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/CTRL_BRAM_0/N1(DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/CTRL_BRAM_0/XST_VCC:P)                                                                                                                          | NONE(DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/CTRL_BRAM_0/DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/CTRL_BRAM_0)                                                                                                                        | 124   |
DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/CTRL_BRAM_0/N0(DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/CTRL_BRAM_0/XST_GND:G)                                                                                                                          | NONE(DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/CTRL_BRAM_0/DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/CTRL_BRAM_0)                                                                                                                        | 72    |
microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N1(microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/XST_VCC:P)| NONE(microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1)| 62    |
microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N1(microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/XST_VCC:P)  | NONE(microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1)  | 62    |
microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N1(microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/XST_VCC:P)                                      | NONE(microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1)                                      | 62    |
microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N1(microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/XST_VCC:P)                                        | NONE(microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1)                                        | 62    |
DDR3_SDRAM/N1219(DDR3_SDRAM/XST_GND:G)                                                                                                                                                                                                                                                                           | NONE(DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/gen_brams_normal.gen_v4.gen_brams[0].bram)                                                                                                   | 40    |
microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N0(microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/XST_GND:G)| NONE(microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1)| 36    |
microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N0(microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/XST_GND:G)  | NONE(microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1)  | 36    |
microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N0(microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/XST_GND:G)                                      | NONE(microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1)                                      | 36    |
microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N0(microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/XST_GND:G)                                        | NONE(microblaze_0/microblaze_0/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1)                                        | 36    |
microblaze_0/ICACHE_FSL_OUT_CONTROL(microblaze_0/XST_GND:G)                                                                                                                                                                                                                                                      | NONE(microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1)| 8     |
hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[0].bram_inst/s9_s9.bram_inst/N0(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[0].bram_inst/s9_s9.bram_inst/XST_GND:G)                                                                                                                      | NONE(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[0].bram_inst/s9_s9.bram_inst/burst_ram_i/single_port.ram_inst/rams[0].bram_inst/s9_s9.bram_inst)                                                                                                                             | 6     |
hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[1].bram_inst/s9_s9.bram_inst/N0(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[1].bram_inst/s9_s9.bram_inst/XST_GND:G)                                                                                                                      | NONE(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[1].bram_inst/s9_s9.bram_inst/burst_ram_i/single_port.ram_inst/rams[1].bram_inst/s9_s9.bram_inst)                                                                                                                             | 6     |
hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[2].bram_inst/s9_s9.bram_inst/N0(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[2].bram_inst/s9_s9.bram_inst/XST_GND:G)                                                                                                                      | NONE(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[2].bram_inst/s9_s9.bram_inst/burst_ram_i/single_port.ram_inst/rams[2].bram_inst/s9_s9.bram_inst)                                                                                                                             | 6     |
hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[3].bram_inst/s9_s9.bram_inst/N0(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[3].bram_inst/s9_s9.bram_inst/XST_GND:G)                                                                                                                      | NONE(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[3].bram_inst/s9_s9.bram_inst/burst_ram_i/single_port.ram_inst/rams[3].bram_inst/s9_s9.bram_inst)                                                                                                                             | 6     |
hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[4].bram_inst/s9_s9.bram_inst/N0(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[4].bram_inst/s9_s9.bram_inst/XST_GND:G)                                                                                                                      | NONE(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[4].bram_inst/s9_s9.bram_inst/burst_ram_i/single_port.ram_inst/rams[4].bram_inst/s9_s9.bram_inst)                                                                                                                             | 6     |
hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[5].bram_inst/s9_s9.bram_inst/N0(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[5].bram_inst/s9_s9.bram_inst/XST_GND:G)                                                                                                                      | NONE(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[5].bram_inst/s9_s9.bram_inst/burst_ram_i/single_port.ram_inst/rams[5].bram_inst/s9_s9.bram_inst)                                                                                                                             | 6     |
hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[6].bram_inst/s9_s9.bram_inst/N0(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[6].bram_inst/s9_s9.bram_inst/XST_GND:G)                                                                                                                      | NONE(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[6].bram_inst/s9_s9.bram_inst/burst_ram_i/single_port.ram_inst/rams[6].bram_inst/s9_s9.bram_inst)                                                                                                                             | 6     |
hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[7].bram_inst/s9_s9.bram_inst/N0(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[7].bram_inst/s9_s9.bram_inst/XST_GND:G)                                                                                                                      | NONE(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[7].bram_inst/s9_s9.bram_inst/burst_ram_i/single_port.ram_inst/rams[7].bram_inst/s9_s9.bram_inst)                                                                                                                             | 6     |
hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[0].bram_inst/s9_s9.bram_inst/N1(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[0].bram_inst/s9_s9.bram_inst/XST_VCC:P)                                                                                                                      | NONE(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[0].bram_inst/s9_s9.bram_inst/burst_ram_i/single_port.ram_inst/rams[0].bram_inst/s9_s9.bram_inst)                                                                                                                             | 4     |
hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[1].bram_inst/s9_s9.bram_inst/N1(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[1].bram_inst/s9_s9.bram_inst/XST_VCC:P)                                                                                                                      | NONE(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[1].bram_inst/s9_s9.bram_inst/burst_ram_i/single_port.ram_inst/rams[1].bram_inst/s9_s9.bram_inst)                                                                                                                             | 4     |
hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[2].bram_inst/s9_s9.bram_inst/N1(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[2].bram_inst/s9_s9.bram_inst/XST_VCC:P)                                                                                                                      | NONE(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[2].bram_inst/s9_s9.bram_inst/burst_ram_i/single_port.ram_inst/rams[2].bram_inst/s9_s9.bram_inst)                                                                                                                             | 4     |
hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[3].bram_inst/s9_s9.bram_inst/N1(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[3].bram_inst/s9_s9.bram_inst/XST_VCC:P)                                                                                                                      | NONE(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[3].bram_inst/s9_s9.bram_inst/burst_ram_i/single_port.ram_inst/rams[3].bram_inst/s9_s9.bram_inst)                                                                                                                             | 4     |
hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[4].bram_inst/s9_s9.bram_inst/N1(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[4].bram_inst/s9_s9.bram_inst/XST_VCC:P)                                                                                                                      | NONE(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[4].bram_inst/s9_s9.bram_inst/burst_ram_i/single_port.ram_inst/rams[4].bram_inst/s9_s9.bram_inst)                                                                                                                             | 4     |
hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[5].bram_inst/s9_s9.bram_inst/N1(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[5].bram_inst/s9_s9.bram_inst/XST_VCC:P)                                                                                                                      | NONE(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[5].bram_inst/s9_s9.bram_inst/burst_ram_i/single_port.ram_inst/rams[5].bram_inst/s9_s9.bram_inst)                                                                                                                             | 4     |
hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[6].bram_inst/s9_s9.bram_inst/N1(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[6].bram_inst/s9_s9.bram_inst/XST_VCC:P)                                                                                                                      | NONE(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[6].bram_inst/s9_s9.bram_inst/burst_ram_i/single_port.ram_inst/rams[6].bram_inst/s9_s9.bram_inst)                                                                                                                             | 4     |
hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[7].bram_inst/s9_s9.bram_inst/N1(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[7].bram_inst/s9_s9.bram_inst/XST_VCC:P)                                                                                                                      | NONE(hw_task_0/hw_task_0/burst_ram_i/single_port.ram_inst/rams[7].bram_inst/s9_s9.bram_inst/burst_ram_i/single_port.ram_inst/rams[7].bram_inst/s9_s9.bram_inst)                                                                                                                             | 4     |
lmb_bram/lmb_bram/net_gnd0(lmb_bram/lmb_bram/XST_GND:G)                                                                                                                                                                                                                                                          | NONE(lmb_bram/lmb_bram/ramb36e1_0)                                                                                                                                                                                                                                                          | 4     |
DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rst_rsync<0>(DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rst_rsync_0:Q)                                                                                                | NONE(DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync)                                                                                                                                                                 | 2     |
DDR3_SDRAM/FSL2_S_Control(DDR3_SDRAM/XST_VCC:P)                                                                                                                                                                                                                                                                  | NONE(DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_loop_col0.u_bufr_rsync)                                                                                                                                                                 | 2     |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.483ns (Maximum Frequency: 182.382MHz)
   Minimum input arrival time before clock: 5.252ns
   Maximum output required time after clock: 5.150ns
   Maximum combinational path delay: 0.485ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_clk_1_sys_clk_p_pin'
  Clock period: 3.983ns (frequency: 251.067MHz)
  Total number of paths / destination ports: 672055 / 21101
-------------------------------------------------------------------------
Delay:               3.983ns (Levels of Logic = 6)
  Source:            DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/second_edge_dq_taps_r_0 (FF)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/cnt_idel_inc_cpt_r_4 (FF)
  Source Clock:      fpga_0_clk_1_sys_clk_p_pin rising
  Destination Clock: fpga_0_clk_1_sys_clk_p_pin rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/second_edge_dq_taps_r_0 to DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/cnt_idel_inc_cpt_r_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.375   0.802  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/second_edge_dq_taps_r_0 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/second_edge_dq_taps_r<0>)
     LUT6:I1->O            1   0.068   0.417  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/GND_51_o_tby4_r[5]_LessThan_396_o11 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/GND_51_o_tby4_r[5]_LessThan_396_o1)
     LUT6:I5->O           22   0.068   0.627  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/GND_51_o_tby4_r[5]_LessThan_396_o12 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/GND_51_o_tby4_r[5]_LessThan_396_o)
     LUT6:I4->O            2   0.068   0.423  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/mux111 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_416_OUT_rs_A<2>)
     LUT4:I3->O            2   0.068   0.497  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_416_OUT_rs_lut<2>1 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_416_OUT_rs_lut<2>)
     LUT6:I4->O            2   0.068   0.423  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_416_OUT_rs_cy<2>11 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_416_OUT_rs_cy<2>)
     LUT6:I5->O            1   0.068   0.000  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/Mmux_cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_416_OUT_rs_xor<4>11 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/cal1_state_r[4]_cnt_idel_inc_cpt_r[4]_wide_mux_416_OUT<4>)
     FDE:D                     0.011          DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_rdlvl/cnt_idel_inc_cpt_r_4
    ----------------------------------------
    Total                      3.983ns (0.794ns logic, 3.189ns route)
                                       (19.9% logic, 80.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/drck_i'
  Clock period: 5.256ns (frequency: 190.259MHz)
  Total number of paths / destination ports: 302 / 250
-------------------------------------------------------------------------
Delay:               2.628ns (Levels of Logic = 3)
  Source:            mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_7 (FF)
  Source Clock:      mdm_0/mdm_0/drck_i falling
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.368   0.775  mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/SYNC_FDRE (mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/sync)
     LUT6:I1->O            9   0.068   0.452  mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Mmux_shifting_Data1 (Dbg_Shift_7)
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.086   0.445  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Shift_inv1_INV_0 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Shift_inv)
     FDR:R                     0.434          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_0
    ----------------------------------------
    Total                      2.628ns (0.956ns logic, 1.672ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/update'
  Clock period: 5.483ns (frequency: 182.382MHz)
  Total number of paths / destination ports: 214 / 42
-------------------------------------------------------------------------
Delay:               5.483ns (Levels of Logic = 6)
  Source:            mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_2 (FF)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/FDC_I (FF)
  Source Clock:      mdm_0/mdm_0/update falling
  Destination Clock: mdm_0/mdm_0/update falling

  Data Path: mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_2 to mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            8   0.368   0.684  mdm_0/MDM_Core_I1/PORT_Selector_2 (mdm_0/MDM_Core_I1/PORT_Selector<2>)
     LUT5:I1->O            1   0.068   0.638  mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/_n01161 (mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/sel_n_delay<0>)
     LUT4:I0->O            1   0.068   0.638  mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay (mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[0].local_sel_n)
     LUT4:I0->O            1   0.068   0.638  mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[1].LUT_Delay (mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[1].local_sel_n)
     LUT4:I0->O            1   0.068   0.638  mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[2].LUT_Delay (mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[2].local_sel_n)
     LUT4:I0->O            1   0.068   0.638  mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[3].LUT_Delay (mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[3].local_sel_n)
     LUT4:I0->O            1   0.068   0.399  mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay (mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[4].local_sel_n)
     FDC_1:CLR                 0.434          mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      5.483ns (1.210ns logic, 4.273ns route)
                                       (22.1% logic, 77.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>'
  Clock period: 2.279ns (frequency: 438.789MHz)
  Total number of paths / destination ports: 735 / 371
-------------------------------------------------------------------------
Delay:               2.279ns (Levels of Logic = 4)
  Source:            DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/iserdes_q_r_3 (FF)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/qout_0 (FF)
  Source Clock:      DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1> rising
  Destination Clock: DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1> rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/iserdes_q_r_3 to DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/qout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.375   0.587  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/iserdes_q_r_3 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/iserdes_q_r<3>)
     LUT6:I3->O            3   0.068   0.431  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out21 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out1)
     LUT5:I4->O            1   0.068   0.000  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out13_G (N953)
     MUXF7:I1->O           2   0.248   0.423  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out13 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/slip_out<0>)
     LUT6:I5->O            1   0.068   0.000  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/mux41 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT<0>)
     FD:D                      0.011          DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/qout_0
    ----------------------------------------
    Total                      2.279ns (0.838ns logic, 1.441ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>'
  Clock period: 2.347ns (frequency: 426.076MHz)
  Total number of paths / destination ports: 2189 / 1093
-------------------------------------------------------------------------
Delay:               2.347ns (Levels of Logic = 4)
  Source:            DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/iserdes_q_r_5 (FF)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_3 (FF)
  Source Clock:      DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising
  Destination Clock: DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/iserdes_q_r_5 to DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.375   0.581  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/iserdes_q_r_5 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/iserdes_q_r<5>)
     LUT6:I3->O            3   0.068   0.505  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out31 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out3)
     LUT3:I1->O            1   0.068   0.000  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out431 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out43)
     MUXF7:I1->O           2   0.248   0.423  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out43_f7 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out43_f7)
     LUT6:I5->O            1   0.068   0.000  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/mux1121 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT<3>)
     FD:D                      0.011          DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_3
    ----------------------------------------
    Total                      2.347ns (0.838ns logic, 1.509ns route)
                                       (35.7% logic, 64.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_clk_1_sys_clk_p_pin'
  Total number of paths / destination ports: 203 / 202
-------------------------------------------------------------------------
Offset:              1.371ns (Levels of Logic = 1)
  Source:            microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_3.AND2B1L_I1:O (PAD)
  Destination:       microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cacheline_copy_valid_0 (FF)
  Destination Clock: fpga_0_clk_1_sys_clk_p_pin rising 0.5X

  Data Path: microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_3.AND2B1L_I1:O to microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cacheline_copy_valid_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    AND2B1L:O              7   0.000   0.621  microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_Latch_AS_Logic_3.AND2B1L_I1 (microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_cache_hit_pending)
     LUT4:I1->O            4   0.068   0.419  microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/_n0357_inv1 (microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/_n0357_inv)
     FDRE:CE                   0.263          microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/cacheline_copy_valid_3
    ----------------------------------------
    Total                      1.371ns (0.331ns logic, 1.040ns route)
                                       (24.1% logic, 75.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 143 / 123
-------------------------------------------------------------------------
Offset:              2.290ns (Levels of Logic = 3)
  Source:            mdm_0/mdm_0/Use_Virtex6.BSCAN_VIRTEX6_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_7 (FF)
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/Use_Virtex6.BSCAN_VIRTEX6_I:SHIFT to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX6:SHIFT    5   0.000   0.805  mdm_0/Use_Virtex6.BSCAN_VIRTEX6_I (Ext_JTAG_SHIFT)
     LUT6:I0->O            9   0.068   0.452  mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Mmux_shifting_Data1 (Dbg_Shift_7)
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.086   0.445  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Shift_inv1_INV_0 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Shift_inv)
     FDR:R                     0.434          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_0
    ----------------------------------------
    Total                      2.290ns (0.588ns logic, 1.702ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>'
  Total number of paths / destination ports: 369 / 135
-------------------------------------------------------------------------
Offset:              1.969ns (Levels of Logic = 4)
  Source:            DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_iserdes_dqs_p:Q4 (PAD)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/qout_0 (FF)
  Destination Clock: DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1> rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_iserdes_dqs_p:Q4 to DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/qout_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDESE1:Q4           3   0.000   0.652  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_iserdes_dqs_p (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/iserdes_q<3>)
     LUT6:I2->O            3   0.068   0.431  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out21 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out1)
     LUT5:I4->O            1   0.068   0.000  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out13_G (N953)
     MUXF7:I1->O           2   0.248   0.423  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out13 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/slip_out<0>)
     LUT6:I5->O            1   0.068   0.000  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/mux41 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT<0>)
     FD:D                      0.011          DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_rd_bitslip_early/qout_0
    ----------------------------------------
    Total                      1.969ns (0.463ns logic, 1.506ns route)
                                       (23.5% logic, 76.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>'
  Total number of paths / destination ports: 1119 / 405
-------------------------------------------------------------------------
Offset:              2.035ns (Levels of Logic = 4)
  Source:            DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_iserdes_dqs_p:Q6 (PAD)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_3 (FF)
  Destination Clock: DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_iserdes_dqs_p:Q6 to DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ISERDESE1:Q6           2   0.000   0.644  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_iserdes_dqs_p (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/iserdes_q<5>)
     LUT6:I2->O            3   0.068   0.505  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out31 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out3)
     LUT3:I1->O            1   0.068   0.000  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out431 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out43)
     MUXF7:I1->O           2   0.248   0.423  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out43_f7 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/Mmux_slip_out43_f7)
     LUT6:I5->O            1   0.068   0.000  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/mux1121 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/clkdly_cnt[1]_slip_out_r3[3]_wide_mux_7_OUT<3>)
     FD:D                      0.011          DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[2].u_phy_dqs_iob/u_rd_bitslip_early/qout_3
    ----------------------------------------
    Total                      2.035ns (0.463ns logic, 1.572ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/update'
  Total number of paths / destination ports: 23 / 23
-------------------------------------------------------------------------
Offset:              5.252ns (Levels of Logic = 6)
  Source:            mdm_0/mdm_0/Use_Virtex6.BSCAN_VIRTEX6_I:SEL (PAD)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/FDC_I (FF)
  Destination Clock: mdm_0/mdm_0/update falling

  Data Path: mdm_0/mdm_0/Use_Virtex6.BSCAN_VIRTEX6_I:SEL to mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX6:SEL      8   0.000   0.821  mdm_0/Use_Virtex6.BSCAN_VIRTEX6_I (mdm_0/sel)
     LUT5:I0->O            1   0.068   0.638  mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/_n01161 (mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/sel_n_delay<0>)
     LUT4:I0->O            1   0.068   0.638  mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay (mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[0].local_sel_n)
     LUT4:I0->O            1   0.068   0.638  mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[1].LUT_Delay (mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[1].local_sel_n)
     LUT4:I0->O            1   0.068   0.638  mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[2].LUT_Delay (mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[2].local_sel_n)
     LUT4:I0->O            1   0.068   0.638  mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[3].LUT_Delay (mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[3].local_sel_n)
     LUT4:I0->O            1   0.068   0.399  mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay (mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[4].local_sel_n)
     FDC_1:CLR                 0.434          mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      5.252ns (0.842ns logic, 4.410ns route)
                                       (16.0% logic, 84.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_clk_1_sys_clk_p_pin'
  Total number of paths / destination ports: 1026 / 608
-------------------------------------------------------------------------
Offset:              3.905ns (Levels of Logic = 18)
  Source:            microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 (RAM)
  Destination:       microblaze_0/microblaze_0/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1:DI (PAD)
  Source Clock:      fpga_0_clk_1_sys_clk_p_pin rising 0.5X

  Data Path: microblaze_0/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 to microblaze_0/microblaze_0/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1:DI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36E1:CLKARDCLK->DOADO12    2   2.073   0.587  microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 (DOA12)
     end scope: 'microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1'
     LUT6:I3->O            1   0.068   0.000  microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[1].Compare_All_Bits.sel_I1 (microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[1].Compare_All_Bits.sel_I)
     MUXCY_L:S->LO         1   0.290   0.000  microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[1].MUXCY_I (microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Using_FPGA.carry_chain<2>)
     MUXCY_L:CI->LO        1   0.020   0.000  microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[2].MUXCY_I (microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Using_FPGA.carry_chain<3>)
     MUXCY_L:CI->LO        1   0.020   0.000  microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[3].MUXCY_I (microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Using_FPGA.carry_chain<4>)
     MUXCY_L:CI->LO        1   0.020   0.000  microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[4].MUXCY_I (microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Using_FPGA.carry_chain<5>)
     MUXCY_L:CI->LO        1   0.020   0.000  microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[5].MUXCY_I (microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Using_FPGA.carry_chain<6>)
     MUXCY_L:CI->LO        1   0.020   0.000  microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[6].MUXCY_I (microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit)
     MUXCY_L:CI->LO        8   0.020   0.000  microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Valid_Check_With_4word_Cacheline.Using_4Line_6LUT.lut6_valid_check_carry_and/Using_FPGA.MUXCY_I (microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_cache_hit)
     MUXCY_L:CI->LO        1   0.020   0.000  microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/Using_FPGA.MUXCY_I (microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct)
     MUXCY_L:CI->LO        1   0.020   0.000  microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/Using_FPGA.MUXCY_I (microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit)
     MUXCY_L:CI->LO        1   0.020   0.000  microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_0/Using_FPGA.MUXCY_I (microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_iiii)
     MUXCY_L:CI->LO        1   0.020   0.000  microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.MUXCY_I (microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_iii)
     MUXCY_L:CI->LO        1   0.020   0.000  microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/Using_FPGA.MUXCY_I (microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_ii)
     MUXCY_L:CI->LO       33   0.020   0.000  microblaze_0/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I (microblaze_0/Performance.mem_dcache_data_strobe)
     MUXCY_L:CI->LO        1   0.020   0.000  microblaze_0/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.MUXCY_I (microblaze_0/Performance.mem_databus_ready)
     MUXCY_L:CI->LO        1   0.020   0.000  microblaze_0/Performance.Decode_I/mem_wait_on_ready_N_carry_or/Using_FPGA.MUXCY_I (microblaze_0/Performance.Decode_I/mem_wait_on_ready_N)
     MUXCY_L:CI->LO      230   0.020   0.595  microblaze_0/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I (Trace_MEM_PipeRun)
    AND2B1L:DI                 0.000          microblaze_0/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    ----------------------------------------
    Total                      3.905ns (2.724ns logic, 1.182ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>'
  Total number of paths / destination ports: 50 / 50
-------------------------------------------------------------------------
Offset:              0.827ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_dly_ctrl/dlyval_dq_19 (FF)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dm_inst.gen_dm[3].u_phy_dm_iob/u_odelay_dm:CNTVALUEIN4 (PAD)
  Source Clock:      DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1> rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_dly_ctrl/dlyval_dq_19 to DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dm_inst.gen_dm[3].u_phy_dm_iob/u_odelay_dm:CNTVALUEIN4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.375   0.452  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_dly_ctrl/dlyval_dq_19 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_dly_ctrl/dlyval_dq<19>)
    IODELAYE1:CNTVALUEIN4        0.000          DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dm_inst.gen_dm[3].u_phy_dm_iob/u_odelay_dm
    ----------------------------------------
    Total                      0.827ns (0.375ns logic, 0.452ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>'
  Total number of paths / destination ports: 150 / 150
-------------------------------------------------------------------------
Offset:              0.827ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_dly_ctrl/dlyval_dq_14 (FF)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dm_inst.gen_dm[2].u_phy_dm_iob/u_odelay_dm:CNTVALUEIN4 (PAD)
  Source Clock:      DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0> rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_dly_ctrl/dlyval_dq_14 to DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dm_inst.gen_dm[2].u_phy_dm_iob/u_odelay_dm:CNTVALUEIN4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.375   0.452  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_dly_ctrl/dlyval_dq_14 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_dly_ctrl/dlyval_dq<14>)
    IODELAYE1:CNTVALUEIN4        0.000          DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dm_inst.gen_dm[2].u_phy_dm_iob/u_odelay_dm
    ----------------------------------------
    Total                      0.827ns (0.375ns logic, 0.452ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/update'
  Total number of paths / destination ports: 37 / 1
-------------------------------------------------------------------------
Offset:              4.404ns (Levels of Logic = 8)
  Source:            mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/FDC_I (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex6.BSCAN_VIRTEX6_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/update falling

  Data Path: mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/FDC_I to mdm_0/mdm_0/Use_Virtex6.BSCAN_VIRTEX6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           10   0.368   0.550  mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/FDC_I (mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            6   0.068   0.524  mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I31 (Dbg_Reg_En_0<2>)
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT2:I0->O            1   0.068   0.778  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO2 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO1)
     LUT6:I0->O            1   0.068   0.417  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO6 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO5)
     LUT6:I5->O            1   0.068   0.778  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO21 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     LUT6:I0->O            1   0.068   0.581  mdm_0/MDM_Core_I1/Mmux_TDO_i16 (mdm_0/MDM_Core_I1/Mmux_TDO_i15)
     LUT5:I2->O            0   0.068   0.000  mdm_0/MDM_Core_I1/Mmux_TDO_i17 (mdm_0/tdo)
    BSCAN_VIRTEX6:TDO          0.000          mdm_0/Use_Virtex6.BSCAN_VIRTEX6_I
    ----------------------------------------
    Total                      4.404ns (0.776ns logic, 3.628ns route)
                                       (17.6% logic, 82.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 183 / 1
-------------------------------------------------------------------------
Offset:              5.150ns (Levels of Logic = 6)
  Source:            microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I (FF)
  Destination:       mdm_0/mdm_0/Use_Virtex6.BSCAN_VIRTEX6_I:TDO (PAD)
  Source Clock:      mdm_0/mdm_0/drck_i rising

  Data Path: microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I to mdm_0/mdm_0/Use_Virtex6.BSCAN_VIRTEX6_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   1.684   0.638  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.tdo_config_word1<6>)
     LUT6:I2->O            1   0.068   0.638  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_7 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_7)
     LUT6:I2->O            1   0.068   0.491  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO20 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO19)
     LUT6:I4->O            1   0.068   0.778  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO21 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     LUT6:I0->O            1   0.068   0.581  mdm_0/MDM_Core_I1/Mmux_TDO_i16 (mdm_0/MDM_Core_I1/Mmux_TDO_i15)
     LUT5:I2->O            0   0.068   0.000  mdm_0/MDM_Core_I1/Mmux_TDO_i17 (mdm_0/tdo)
    BSCAN_VIRTEX6:TDO          0.000          mdm_0/Use_Virtex6.BSCAN_VIRTEX6_I
    ----------------------------------------
    Total                      5.150ns (2.024ns logic, 3.126ns route)
                                       (39.3% logic, 60.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 310 / 278
-------------------------------------------------------------------------
Delay:               0.485ns (Levels of Logic = 1)
  Source:            DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[3].u_bufio_cpt:O (PAD)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_iserdes_dqs_p:CLKB (PAD)

  Data Path: DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[3].u_bufio_cpt:O to DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/u_iserdes_dqs_p:CLKB
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFIODQS:O             1   0.000   0.399  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/gen_ck_cpt[3].u_bufio_cpt (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/clk_cpt<3>)
     INV:I->O              0   0.086   0.000  DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dqs[3].u_phy_dqs_iob/iserdes_clkb1_INV_0 (DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[24].u_iob_dq/iserdes_clkb)
    ISERDESE1:CLKB             0.000          DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_data_io/gen_dq[24].u_iob_dq/u_iserdes_dq
    ----------------------------------------
    Total                      0.485ns (0.086ns logic, 0.399ns route)
                                       (17.7% logic, 82.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>
----------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>|    2.347|    0.778|         |         |
fpga_0_clk_1_sys_clk_p_pin                                                                                |    2.705|         |         |         |
----------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>
----------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>|    2.279|    0.778|         |         |
fpga_0_clk_1_sys_clk_p_pin                                                                                |    2.631|         |         |         |
----------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock fpga_0_clk_1_sys_clk_p_pin
----------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<0>|    1.675|         |         |         |
DDR3_SDRAM/DDR3_SDRAM/mpmc_core_0/gen_v6_ddr3_phy.mpmc_phy_if_0/u_phy_read/u_phy_rdclk_gen/rsync_odelay<1>|    1.675|         |         |         |
fpga_0_clk_1_sys_clk_p_pin                                                                                |    6.219|         |    2.216|         |
hw_task_0/hw_task_0/busy_local_G                                                                          |         |    2.838|         |         |
mdm_0/mdm_0/drck_i                                                                                        |    3.708|         |         |         |
mdm_0/mdm_0/update                                                                                        |    2.155|    1.275|         |         |
xps_timer_0/Interrupt                                                                                     |    0.785|         |         |         |
----------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock hw_task_0/hw_task_0/busy_local_G
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_p_pin|         |         |    1.881|         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mdm_0/mdm_0/drck_i
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_p_pin|    2.401|         |         |         |
mdm_0/mdm_0/drck_i        |    1.968|    2.628|    2.248|         |
mdm_0/mdm_0/update        |         |    2.985|    2.133|         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mdm_0/mdm_0/update
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_p_pin|    1.254|         |         |         |
mdm_0/mdm_0/drck_i        |    0.805|         |         |         |
mdm_0/mdm_0/update        |         |    2.571|    5.483|         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock xps_timer_0/Interrupt
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
fpga_0_clk_1_sys_clk_p_pin|    1.954|         |         |         |
--------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 70.00 secs
Total CPU time to Xst completion: 70.85 secs
 
--> 


Total memory usage is 517628 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    : 1058 (   0 filtered)

