{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739308679136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739308679142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 11 18:17:58 2025 " "Processing started: Tue Feb 11 18:17:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739308679142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308679142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pratica10 -c Pratica10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pratica10 -c Pratica10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308679142 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739308679815 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739308679816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgasync.v 1 1 " "Found 1 design units, including 1 entities, in source file vgasync.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGASync " "Found entity 1: VGASync" {  } { { "VGASync.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/VGASync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739308693901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308693901 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Square.v " "Can't analyze file -- file Square.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1739308693911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica10.v 1 1 " "Found 1 design units, including 1 entities, in source file pratica10.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pratica10 " "Found entity 1: Pratica10" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739308693911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308693911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelgen.v 1 1 " "Found 1 design units, including 1 entities, in source file pixelgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 PixelGen " "Found entity 1: PixelGen" {  } { { "PixelGen.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/PixelGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739308693921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308693921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.v 1 1 " "Found 1 design units, including 1 entities, in source file edgedetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 EdgeDetector " "Found entity 1: EdgeDetector" {  } { { "EdgeDetector.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/EdgeDetector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739308693921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308693921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "directioncontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file directioncontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 DirectionController " "Found entity 1: DirectionController" {  } { { "DirectionController.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/DirectionController.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739308693931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308693931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asyncinputsynchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file asyncinputsynchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncInputSynchronizer " "Found entity 1: AsyncInputSynchronizer" {  } { { "AsyncInputSynchronizer.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/AsyncInputSynchronizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739308693931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308693931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.v 1 1 " "Found 1 design units, including 1 entities, in source file ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ball " "Found entity 1: Ball" {  } { { "Ball.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Ball.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739308693941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308693941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wall.v 1 1 " "Found 1 design units, including 1 entities, in source file wall.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wall " "Found entity 1: Wall" {  } { { "Wall.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Wall.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739308693941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308693941 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Pratica10.v(36) " "Verilog HDL Instantiation warning at Pratica10.v(36): instance has no name" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1739308693951 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pratica10 " "Elaborating entity \"Pratica10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739308694001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncInputSynchronizer AsyncInputSynchronizer:comb_5 " "Elaborating entity \"AsyncInputSynchronizer\" for hierarchy \"AsyncInputSynchronizer:comb_5\"" {  } { { "Pratica10.v" "comb_5" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739308694001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EdgeDetector EdgeDetector:right_key " "Elaborating entity \"EdgeDetector\" for hierarchy \"EdgeDetector:right_key\"" {  } { { "Pratica10.v" "right_key" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739308694011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGASync VGASync:vsync_unit " "Elaborating entity \"VGASync\" for hierarchy \"VGASync:vsync_unit\"" {  } { { "Pratica10.v" "vsync_unit" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739308694011 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGASync.v(68) " "Verilog HDL assignment warning at VGASync.v(68): truncated value with size 32 to match size of target (10)" {  } { { "VGASync.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/VGASync.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739308694011 "|Pratica10|VGASync:vsync_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGASync.v(78) " "Verilog HDL assignment warning at VGASync.v(78): truncated value with size 32 to match size of target (10)" {  } { { "VGASync.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/VGASync.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739308694011 "|Pratica10|VGASync:vsync_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelGen PixelGen:px_gen " "Elaborating entity \"PixelGen\" for hierarchy \"PixelGen:px_gen\"" {  } { { "Pratica10.v" "px_gen" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739308694011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wall PixelGen:px_gen\|Wall:wall " "Elaborating entity \"Wall\" for hierarchy \"PixelGen:px_gen\|Wall:wall\"" {  } { { "PixelGen.v" "wall" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/PixelGen.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739308694011 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wall_rgb Wall.v(18) " "Verilog HDL Always Construct warning at Wall.v(18): inferring latch(es) for variable \"wall_rgb\", which holds its previous value in one or more paths through the always construct" {  } { { "Wall.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Wall.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1739308694021 "|Pratica10|PixelGen:px_gen|Wall:wall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_rgb\[0\] Wall.v(27) " "Inferred latch for \"wall_rgb\[0\]\" at Wall.v(27)" {  } { { "Wall.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Wall.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694021 "|Pratica10|PixelGen:px_gen|Wall:wall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_rgb\[1\] Wall.v(27) " "Inferred latch for \"wall_rgb\[1\]\" at Wall.v(27)" {  } { { "Wall.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Wall.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694021 "|Pratica10|PixelGen:px_gen|Wall:wall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_rgb\[2\] Wall.v(27) " "Inferred latch for \"wall_rgb\[2\]\" at Wall.v(27)" {  } { { "Wall.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Wall.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694021 "|Pratica10|PixelGen:px_gen|Wall:wall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_rgb\[3\] Wall.v(27) " "Inferred latch for \"wall_rgb\[3\]\" at Wall.v(27)" {  } { { "Wall.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Wall.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694021 "|Pratica10|PixelGen:px_gen|Wall:wall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_rgb\[4\] Wall.v(27) " "Inferred latch for \"wall_rgb\[4\]\" at Wall.v(27)" {  } { { "Wall.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Wall.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694021 "|Pratica10|PixelGen:px_gen|Wall:wall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_rgb\[5\] Wall.v(27) " "Inferred latch for \"wall_rgb\[5\]\" at Wall.v(27)" {  } { { "Wall.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Wall.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694021 "|Pratica10|PixelGen:px_gen|Wall:wall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_rgb\[6\] Wall.v(27) " "Inferred latch for \"wall_rgb\[6\]\" at Wall.v(27)" {  } { { "Wall.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Wall.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694021 "|Pratica10|PixelGen:px_gen|Wall:wall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_rgb\[7\] Wall.v(27) " "Inferred latch for \"wall_rgb\[7\]\" at Wall.v(27)" {  } { { "Wall.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Wall.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694021 "|Pratica10|PixelGen:px_gen|Wall:wall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_rgb\[8\] Wall.v(27) " "Inferred latch for \"wall_rgb\[8\]\" at Wall.v(27)" {  } { { "Wall.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Wall.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694021 "|Pratica10|PixelGen:px_gen|Wall:wall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_rgb\[9\] Wall.v(27) " "Inferred latch for \"wall_rgb\[9\]\" at Wall.v(27)" {  } { { "Wall.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Wall.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694021 "|Pratica10|PixelGen:px_gen|Wall:wall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_rgb\[10\] Wall.v(27) " "Inferred latch for \"wall_rgb\[10\]\" at Wall.v(27)" {  } { { "Wall.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Wall.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694021 "|Pratica10|PixelGen:px_gen|Wall:wall"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wall_rgb\[11\] Wall.v(27) " "Inferred latch for \"wall_rgb\[11\]\" at Wall.v(27)" {  } { { "Wall.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Wall.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694021 "|Pratica10|PixelGen:px_gen|Wall:wall"}
{ "Warning" "WSGN_SEARCH_FILE" "paddle.v 1 1 " "Using design file paddle.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Paddle " "Found entity 1: Paddle" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739308694031 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1739308694031 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "paddle.v(76) " "Verilog HDL Instantiation warning at paddle.v(76): instance has no name" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 76 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Paddle PixelGen:px_gen\|Paddle:paddle " "Elaborating entity \"Paddle\" for hierarchy \"PixelGen:px_gen\|Paddle:paddle\"" {  } { { "PixelGen.v" "paddle" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/PixelGen.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_count paddle.v(32) " "Verilog HDL Always Construct warning at paddle.v(32): inferring latch(es) for variable \"x_count\", which holds its previous value in one or more paths through the always construct" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[0\] paddle.v(32) " "Inferred latch for \"x_count\[0\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[1\] paddle.v(32) " "Inferred latch for \"x_count\[1\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[2\] paddle.v(32) " "Inferred latch for \"x_count\[2\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[3\] paddle.v(32) " "Inferred latch for \"x_count\[3\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[4\] paddle.v(32) " "Inferred latch for \"x_count\[4\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[5\] paddle.v(32) " "Inferred latch for \"x_count\[5\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[6\] paddle.v(32) " "Inferred latch for \"x_count\[6\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[7\] paddle.v(32) " "Inferred latch for \"x_count\[7\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[8\] paddle.v(32) " "Inferred latch for \"x_count\[8\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[9\] paddle.v(32) " "Inferred latch for \"x_count\[9\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[10\] paddle.v(32) " "Inferred latch for \"x_count\[10\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[11\] paddle.v(32) " "Inferred latch for \"x_count\[11\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[12\] paddle.v(32) " "Inferred latch for \"x_count\[12\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[13\] paddle.v(32) " "Inferred latch for \"x_count\[13\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[14\] paddle.v(32) " "Inferred latch for \"x_count\[14\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[15\] paddle.v(32) " "Inferred latch for \"x_count\[15\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[16\] paddle.v(32) " "Inferred latch for \"x_count\[16\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[17\] paddle.v(32) " "Inferred latch for \"x_count\[17\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[18\] paddle.v(32) " "Inferred latch for \"x_count\[18\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[19\] paddle.v(32) " "Inferred latch for \"x_count\[19\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[20\] paddle.v(32) " "Inferred latch for \"x_count\[20\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[21\] paddle.v(32) " "Inferred latch for \"x_count\[21\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[22\] paddle.v(32) " "Inferred latch for \"x_count\[22\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[23\] paddle.v(32) " "Inferred latch for \"x_count\[23\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[24\] paddle.v(32) " "Inferred latch for \"x_count\[24\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[25\] paddle.v(32) " "Inferred latch for \"x_count\[25\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[26\] paddle.v(32) " "Inferred latch for \"x_count\[26\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[27\] paddle.v(32) " "Inferred latch for \"x_count\[27\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[28\] paddle.v(32) " "Inferred latch for \"x_count\[28\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[29\] paddle.v(32) " "Inferred latch for \"x_count\[29\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[30\] paddle.v(32) " "Inferred latch for \"x_count\[30\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x_count\[31\] paddle.v(32) " "Inferred latch for \"x_count\[31\]\" at paddle.v(32)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 "|Pratica10|PixelGen:px_gen|Paddle:paddle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DirectionController PixelGen:px_gen\|Paddle:paddle\|DirectionController:comb_533 " "Elaborating entity \"DirectionController\" for hierarchy \"PixelGen:px_gen\|Paddle:paddle\|DirectionController:comb_533\"" {  } { { "paddle.v" "comb_533" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739308694041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ball PixelGen:px_gen\|Ball:ball " "Elaborating entity \"Ball\" for hierarchy \"PixelGen:px_gen\|Ball:ball\"" {  } { { "PixelGen.v" "ball" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/PixelGen.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739308694051 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(29) " "Verilog HDL assignment warning at Ball.v(29): truncated value with size 32 to match size of target (10)" {  } { { "Ball.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Ball.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739308694051 "|Pratica10|PixelGen:px_gen|Ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(30) " "Verilog HDL assignment warning at Ball.v(30): truncated value with size 32 to match size of target (10)" {  } { { "Ball.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Ball.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739308694051 "|Pratica10|PixelGen:px_gen|Ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(31) " "Verilog HDL assignment warning at Ball.v(31): truncated value with size 32 to match size of target (10)" {  } { { "Ball.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Ball.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739308694051 "|Pratica10|PixelGen:px_gen|Ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(32) " "Verilog HDL assignment warning at Ball.v(32): truncated value with size 32 to match size of target (10)" {  } { { "Ball.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Ball.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739308694051 "|Pratica10|PixelGen:px_gen|Ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(38) " "Verilog HDL assignment warning at Ball.v(38): truncated value with size 32 to match size of target (10)" {  } { { "Ball.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Ball.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739308694051 "|Pratica10|PixelGen:px_gen|Ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(42) " "Verilog HDL assignment warning at Ball.v(42): truncated value with size 32 to match size of target (10)" {  } { { "Ball.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Ball.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739308694051 "|Pratica10|PixelGen:px_gen|Ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(46) " "Verilog HDL assignment warning at Ball.v(46): truncated value with size 32 to match size of target (10)" {  } { { "Ball.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Ball.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739308694051 "|Pratica10|PixelGen:px_gen|Ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(59) " "Verilog HDL assignment warning at Ball.v(59): truncated value with size 32 to match size of target (10)" {  } { { "Ball.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Ball.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739308694051 "|Pratica10|PixelGen:px_gen|Ball:ball"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(61) " "Verilog HDL assignment warning at Ball.v(61): truncated value with size 32 to match size of target (10)" {  } { { "Ball.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Ball.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739308694051 "|Pratica10|PixelGen:px_gen|Ball:ball"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1739308694811 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1739308694831 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1739308694831 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1739308695257 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1739308696372 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739308696372 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739308696492 "|Pratica10|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739308696492 "|Pratica10|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739308696492 "|Pratica10|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739308696492 "|Pratica10|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739308696492 "|Pratica10|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739308696492 "|Pratica10|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739308696492 "|Pratica10|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739308696492 "|Pratica10|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739308696492 "|Pratica10|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1739308696492 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "410 " "Implemented 410 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1739308696492 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1739308696492 ""} { "Info" "ICUT_CUT_TM_LCELLS" "383 " "Implemented 383 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1739308696492 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1739308696492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "670 " "Peak virtual memory: 670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739308696592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 11 18:18:16 2025 " "Processing ended: Tue Feb 11 18:18:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739308696592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739308696592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739308696592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739308696592 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1739308698115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739308698122 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 11 18:18:17 2025 " "Processing started: Tue Feb 11 18:18:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739308698122 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1739308698122 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Pratica10 -c Pratica10 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Pratica10 -c Pratica10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1739308698122 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1739308698283 ""}
{ "Info" "0" "" "Project  = Pratica10" {  } {  } 0 0 "Project  = Pratica10" 0 0 "Fitter" 0 0 1739308698283 ""}
{ "Info" "0" "" "Revision = Pratica10" {  } {  } 0 0 "Revision = Pratica10" 0 0 "Fitter" 0 0 1739308698283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1739308698433 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1739308698433 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Pratica10 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Pratica10\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1739308698443 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1739308698493 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1739308698493 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1739308698753 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1739308698763 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739308699093 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739308699093 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739308699093 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739308699093 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739308699093 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739308699093 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739308699093 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739308699093 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739308699093 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739308699093 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739308699093 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1739308699093 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/" { { 0 { 0 ""} 0 777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739308699103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/" { { 0 { 0 ""} 0 779 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739308699103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/" { { 0 { 0 ""} 0 781 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739308699103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/" { { 0 { 0 ""} 0 783 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739308699103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/" { { 0 { 0 ""} 0 785 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739308699103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/" { { 0 { 0 ""} 0 787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739308699103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/" { { 0 { 0 ""} 0 789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739308699103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/" { { 0 { 0 ""} 0 791 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739308699103 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1739308699103 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1739308699103 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1739308699103 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1739308699103 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1739308699103 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1739308699103 ""}
{ "Info" "ISTA_SDC_FOUND" "Pratica10.SDC " "Reading SDC File: 'Pratica10.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1739308699910 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1739308699913 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1739308699918 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1739308699918 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1739308699918 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1739308699918 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1739308699918 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1739308699918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1739308699958 ""}  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/" { { 0 { 0 ""} 0 768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1739308699958 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1739308700424 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1739308700424 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1739308700424 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1739308700424 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1739308700424 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1739308700424 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1739308700424 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1739308700424 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1739308700457 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1739308700458 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1739308700458 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739308700524 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1739308700524 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1739308700524 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739308700524 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1739308700534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1739308702723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739308702845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1739308702875 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1739308703395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739308703395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1739308703986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1739308705826 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1739308705826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1739308705987 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1739308705987 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1739308705987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739308705987 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1739308706227 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1739308706237 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1739308706789 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1739308706789 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1739308707543 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739308708239 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1739308708516 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 MAX 10 " "13 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739308708524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739308708524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739308708524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739308708524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739308708524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739308708524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739308708524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739308708524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739308708524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739308708524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739308708524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739308708524 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1739308708524 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1739308708524 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.fit.smsg " "Generated suppressed messages file C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1739308708609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1306 " "Peak virtual memory: 1306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739308709370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 11 18:18:29 2025 " "Processing ended: Tue Feb 11 18:18:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739308709370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739308709370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739308709370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1739308709370 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1739308710631 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739308710637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 11 18:18:30 2025 " "Processing started: Tue Feb 11 18:18:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739308710637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1739308710637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Pratica10 -c Pratica10 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Pratica10 -c Pratica10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1739308710637 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1739308711017 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1739308713278 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1739308713451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "607 " "Peak virtual memory: 607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739308714552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 11 18:18:34 2025 " "Processing ended: Tue Feb 11 18:18:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739308714552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739308714552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739308714552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1739308714552 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1739308715283 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1739308716043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739308716053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 11 18:18:35 2025 " "Processing started: Tue Feb 11 18:18:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739308716053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1739308716053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Pratica10 -c Pratica10 " "Command: quartus_sta Pratica10 -c Pratica10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1739308716053 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1739308716214 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1739308716604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1739308716604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739308716654 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739308716654 ""}
{ "Info" "ISTA_SDC_FOUND" "Pratica10.SDC " "Reading SDC File: 'Pratica10.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1739308716994 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1739308716994 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1739308717014 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1739308717014 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1739308717034 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1739308717044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.889 " "Worst-case setup slack is 8.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308717064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308717064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.889               0.000 MAX10_CLK1_50  " "    8.889               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308717064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739308717064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308717074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308717074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 MAX10_CLK1_50  " "    0.341               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308717074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739308717074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.371 " "Worst-case recovery slack is 17.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308717094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308717094 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.371               0.000 MAX10_CLK1_50  " "   17.371               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308717094 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739308717094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.967 " "Worst-case removal slack is 0.967" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308717104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308717104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.967               0.000 MAX10_CLK1_50  " "    0.967               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308717104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739308717104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.649 " "Worst-case minimum pulse width slack is 9.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308717124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308717124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.649               0.000 MAX10_CLK1_50  " "    9.649               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308717124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739308717124 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739308717124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739308717124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739308717124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739308717124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.169 ns " "Worst Case Available Settling Time: 19.169 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739308717124 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739308717124 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1739308717124 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1739308717144 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1739308717174 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1739308717985 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1739308718125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.771 " "Worst-case setup slack is 9.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.771               0.000 MAX10_CLK1_50  " "    9.771               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739308718155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 MAX10_CLK1_50  " "    0.306               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739308718165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.546 " "Worst-case recovery slack is 17.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.546               0.000 MAX10_CLK1_50  " "   17.546               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739308718185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.891 " "Worst-case removal slack is 0.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 MAX10_CLK1_50  " "    0.891               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739308718195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.654 " "Worst-case minimum pulse width slack is 9.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.654               0.000 MAX10_CLK1_50  " "    9.654               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739308718205 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739308718215 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739308718215 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739308718215 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739308718215 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.244 ns " "Worst Case Available Settling Time: 19.244 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739308718215 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739308718215 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1739308718215 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1739308718225 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1739308718445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.355 " "Worst-case setup slack is 15.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.355               0.000 MAX10_CLK1_50  " "   15.355               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739308718465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 MAX10_CLK1_50  " "    0.148               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739308718480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.696 " "Worst-case recovery slack is 18.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.696               0.000 MAX10_CLK1_50  " "   18.696               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739308718485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.421 " "Worst-case removal slack is 0.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 MAX10_CLK1_50  " "    0.421               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739308718505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.334 " "Worst-case minimum pulse width slack is 9.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.334               0.000 MAX10_CLK1_50  " "    9.334               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739308718535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739308718535 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739308718545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739308718545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739308718545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739308718545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.636 ns " "Worst Case Available Settling Time: 19.636 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739308718545 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1739308718545 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1739308718545 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1739308719515 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1739308719515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "725 " "Peak virtual memory: 725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739308719645 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 11 18:18:39 2025 " "Processing ended: Tue Feb 11 18:18:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739308719645 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739308719645 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739308719645 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1739308719645 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 39 s " "Quartus Prime Full Compilation was successful. 0 errors, 39 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1739308720376 ""}
