[13:11:24.764] <TB1>     INFO: *** Welcome to pxar ***
[13:11:24.764] <TB1>     INFO: *** Today: 2016/09/02
[13:11:24.771] <TB1>     INFO: *** Version: 47bc-dirty
[13:11:24.771] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C15.dat
[13:11:24.772] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:11:24.772] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//defaultMaskFile.dat
[13:11:24.772] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters_C15.dat
[13:11:24.849] <TB1>     INFO:         clk: 4
[13:11:24.849] <TB1>     INFO:         ctr: 4
[13:11:24.849] <TB1>     INFO:         sda: 19
[13:11:24.849] <TB1>     INFO:         tin: 9
[13:11:24.849] <TB1>     INFO:         level: 15
[13:11:24.849] <TB1>     INFO:         triggerdelay: 0
[13:11:24.849] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:11:24.849] <TB1>     INFO: Log level: DEBUG
[13:11:24.859] <TB1>     INFO: Found DTB DTB_WRECOM
[13:11:24.868] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[13:11:24.871] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[13:11:24.874] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[13:11:26.434] <TB1>     INFO: DUT info: 
[13:11:26.435] <TB1>     INFO: The DUT currently contains the following objects:
[13:11:26.435] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:11:26.435] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[13:11:26.435] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[13:11:26.435] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:11:26.435] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:26.435] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:26.435] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:26.435] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:26.435] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:26.435] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:26.435] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:26.435] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:26.435] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:26.435] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:26.435] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:26.435] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:26.435] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:26.435] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:26.435] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:26.435] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:11:26.436] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:11:26.437] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:11:26.438] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:11:26.439] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:11:26.439] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:11:26.439] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:11:26.439] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:11:26.439] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:11:26.439] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:11:26.439] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:11:26.439] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:11:26.439] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:11:26.439] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:11:26.439] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:11:26.441] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 34164736
[13:11:26.441] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x21ae310
[13:11:26.441] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2120770
[13:11:26.441] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f0a01593010
[13:11:26.441] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f0a077fe510
[13:11:26.442] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 34230272 fPxarMemory = 0x7f0a01593010
[13:11:26.443] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 358.5mA
[13:11:26.444] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 466.3mA
[13:11:26.444] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.5 C
[13:11:26.444] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:11:26.844] <TB1>     INFO: enter 'restricted' command line mode
[13:11:26.844] <TB1>     INFO: enter test to run
[13:11:26.844] <TB1>     INFO:   test: FPIXTest no parameter change
[13:11:26.844] <TB1>     INFO:   running: fpixtest
[13:11:26.844] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:11:26.847] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:11:26.847] <TB1>     INFO: ######################################################################
[13:11:26.847] <TB1>     INFO: PixTestFPIXTest::doTest()
[13:11:26.847] <TB1>     INFO: ######################################################################
[13:11:26.850] <TB1>     INFO: ######################################################################
[13:11:26.850] <TB1>     INFO: PixTestPretest::doTest()
[13:11:26.850] <TB1>     INFO: ######################################################################
[13:11:26.853] <TB1>     INFO:    ----------------------------------------------------------------------
[13:11:26.853] <TB1>     INFO:    PixTestPretest::programROC() 
[13:11:26.853] <TB1>     INFO:    ----------------------------------------------------------------------
[13:11:44.870] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:11:44.870] <TB1>     INFO: IA differences per ROC:  17.7 17.7 18.5 16.9 19.3 16.1 18.5 16.9 20.1 19.3 20.1 19.3 17.7 17.7 17.7 17.7
[13:11:44.934] <TB1>     INFO:    ----------------------------------------------------------------------
[13:11:44.934] <TB1>     INFO:    PixTestPretest::checkIdig() 
[13:11:44.934] <TB1>     INFO:    ----------------------------------------------------------------------
[13:11:46.187] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 2.4 mA
[13:11:46.689] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:11:47.190] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[13:11:47.692] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[13:11:48.194] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[13:11:48.695] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 1.6 mA
[13:11:49.197] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 1.6 mA
[13:11:49.699] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:11:50.201] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[13:11:50.702] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:11:51.204] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[13:11:51.705] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[13:11:52.207] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[13:11:52.709] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[13:11:53.210] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 1.6 mA
[13:11:53.712] <TB1>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 3.2 mA
[13:11:53.965] <TB1>     INFO: Idig [mA/ROC]: 2.4 2.4 1.6 1.6 1.6 1.6 1.6 2.4 1.6 2.4 1.6 1.6 1.6 1.6 1.6 3.2 
[13:11:53.965] <TB1>     INFO: Test took 9034 ms.
[13:11:53.965] <TB1>     INFO: PixTestPretest::checkIdig() done.
[13:11:53.996] <TB1>     INFO:    ----------------------------------------------------------------------
[13:11:53.996] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:11:53.996] <TB1>     INFO:    ----------------------------------------------------------------------
[13:11:54.098] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 64.7812 mA
[13:11:54.200] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.8187 mA
[13:11:54.300] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  85 Ia 24.4188 mA
[13:11:54.401] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  84 Ia 24.4188 mA
[13:11:54.501] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  83 Ia 24.4188 mA
[13:11:54.602] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  82 Ia 24.4188 mA
[13:11:54.702] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  81 Ia 23.6188 mA
[13:11:54.803] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  83 Ia 23.6188 mA
[13:11:54.904] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  85 Ia 24.4188 mA
[13:11:55.004] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  84 Ia 24.4188 mA
[13:11:55.105] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  83 Ia 23.6188 mA
[13:11:55.206] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  85 Ia 24.4188 mA
[13:11:55.307] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  84 Ia 24.4188 mA
[13:11:55.408] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.0187 mA
[13:11:55.509] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  90 Ia 24.4188 mA
[13:11:55.610] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  89 Ia 24.4188 mA
[13:11:55.711] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  88 Ia 24.4188 mA
[13:11:55.811] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  87 Ia 24.4188 mA
[13:11:55.912] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  86 Ia 24.4188 mA
[13:11:56.013] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  85 Ia 23.6188 mA
[13:11:56.114] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  87 Ia 24.4188 mA
[13:11:56.214] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  86 Ia 24.4188 mA
[13:11:56.315] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  85 Ia 23.6188 mA
[13:11:56.416] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  87 Ia 24.4188 mA
[13:11:56.517] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  86 Ia 23.6188 mA
[13:11:56.618] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.8187 mA
[13:11:56.718] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  85 Ia 24.4188 mA
[13:11:56.819] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  84 Ia 24.4188 mA
[13:11:56.920] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  83 Ia 24.4188 mA
[13:11:57.021] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  82 Ia 24.4188 mA
[13:11:57.121] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  81 Ia 23.6188 mA
[13:11:57.222] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  83 Ia 24.4188 mA
[13:11:57.323] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  82 Ia 23.6188 mA
[13:11:57.423] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  84 Ia 24.4188 mA
[13:11:57.524] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  83 Ia 24.4188 mA
[13:11:57.625] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  82 Ia 24.4188 mA
[13:11:57.726] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  81 Ia 23.6188 mA
[13:11:57.828] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.0187 mA
[13:11:57.928] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  90 Ia 24.4188 mA
[13:11:58.029] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  89 Ia 24.4188 mA
[13:11:58.130] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  88 Ia 23.6188 mA
[13:11:58.230] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  90 Ia 24.4188 mA
[13:11:58.331] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  89 Ia 24.4188 mA
[13:11:58.432] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  88 Ia 23.6188 mA
[13:11:58.533] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  90 Ia 24.4188 mA
[13:11:58.634] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  89 Ia 24.4188 mA
[13:11:58.734] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  88 Ia 23.6188 mA
[13:11:58.835] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  90 Ia 24.4188 mA
[13:11:58.935] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  89 Ia 24.4188 mA
[13:11:59.037] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.6188 mA
[13:11:59.137] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  80 Ia 24.4188 mA
[13:11:59.238] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  79 Ia 24.4188 mA
[13:11:59.339] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  78 Ia 23.6188 mA
[13:11:59.439] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  80 Ia 25.2188 mA
[13:11:59.540] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  74 Ia 22.8187 mA
[13:11:59.641] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  81 Ia 25.2188 mA
[13:11:59.741] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  75 Ia 22.8187 mA
[13:11:59.842] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  82 Ia 25.2188 mA
[13:11:59.943] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  76 Ia 23.6188 mA
[13:12:00.043] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  78 Ia 23.6188 mA
[13:12:00.144] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  80 Ia 24.4188 mA
[13:12:00.245] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 21.2188 mA
[13:12:00.345] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  95 Ia 24.4188 mA
[13:12:00.446] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  94 Ia 24.4188 mA
[13:12:00.547] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  93 Ia 23.6188 mA
[13:12:00.648] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  95 Ia 24.4188 mA
[13:12:00.749] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  94 Ia 24.4188 mA
[13:12:00.849] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  93 Ia 23.6188 mA
[13:12:00.950] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  95 Ia 24.4188 mA
[13:12:01.051] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  94 Ia 24.4188 mA
[13:12:01.152] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  93 Ia 24.4188 mA
[13:12:01.253] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  92 Ia 24.4188 mA
[13:12:01.354] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  91 Ia 23.6188 mA
[13:12:01.455] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.8187 mA
[13:12:01.556] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  85 Ia 24.4188 mA
[13:12:01.657] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  84 Ia 24.4188 mA
[13:12:01.757] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  83 Ia 23.6188 mA
[13:12:01.858] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  85 Ia 24.4188 mA
[13:12:01.959] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  84 Ia 23.6188 mA
[13:12:02.059] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  86 Ia 24.4188 mA
[13:12:02.160] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  85 Ia 24.4188 mA
[13:12:02.261] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  84 Ia 24.4188 mA
[13:12:02.362] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  83 Ia 24.4188 mA
[13:12:02.463] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  82 Ia 23.6188 mA
[13:12:02.563] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  84 Ia 24.4188 mA
[13:12:02.665] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 21.2188 mA
[13:12:02.766] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  95 Ia 25.2188 mA
[13:12:02.866] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  89 Ia 23.6188 mA
[13:12:02.967] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  91 Ia 24.4188 mA
[13:12:03.068] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  90 Ia 24.4188 mA
[13:12:03.169] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  89 Ia 23.6188 mA
[13:12:03.270] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  91 Ia 24.4188 mA
[13:12:03.371] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  90 Ia 23.6188 mA
[13:12:03.471] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  92 Ia 24.4188 mA
[13:12:03.572] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  91 Ia 24.4188 mA
[13:12:03.673] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  90 Ia 24.4188 mA
[13:12:03.774] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  89 Ia 23.6188 mA
[13:12:03.876] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 24.4188 mA
[13:12:03.976] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  77 Ia 24.4188 mA
[13:12:04.077] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  76 Ia 23.6188 mA
[13:12:04.178] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  78 Ia 24.4188 mA
[13:12:04.279] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  77 Ia 24.4188 mA
[13:12:04.380] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  76 Ia 23.6188 mA
[13:12:04.481] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  78 Ia 24.4188 mA
[13:12:04.581] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  77 Ia 24.4188 mA
[13:12:04.682] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  76 Ia 24.4188 mA
[13:12:04.783] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  75 Ia 23.6188 mA
[13:12:04.883] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  77 Ia 24.4188 mA
[13:12:04.984] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  76 Ia 24.4188 mA
[13:12:05.085] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 23.6188 mA
[13:12:05.186] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  80 Ia 25.2188 mA
[13:12:05.287] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  74 Ia 22.8187 mA
[13:12:05.387] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  81 Ia 24.4188 mA
[13:12:05.488] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  80 Ia 24.4188 mA
[13:12:05.588] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  79 Ia 24.4188 mA
[13:12:05.689] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  78 Ia 24.4188 mA
[13:12:05.790] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  77 Ia 23.6188 mA
[13:12:05.891] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  79 Ia 24.4188 mA
[13:12:05.992] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  78 Ia 23.6188 mA
[13:12:06.092] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  80 Ia 24.4188 mA
[13:12:06.193] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  79 Ia 24.4188 mA
[13:12:06.294] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.6188 mA
[13:12:06.395] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  80 Ia 25.2188 mA
[13:12:06.495] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  74 Ia 22.8187 mA
[13:12:06.596] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  81 Ia 25.2188 mA
[13:12:06.697] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  75 Ia 23.6188 mA
[13:12:06.798] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  77 Ia 24.4188 mA
[13:12:06.898] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  76 Ia 23.6188 mA
[13:12:06.999] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  78 Ia 24.4188 mA
[13:12:07.099] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  77 Ia 23.6188 mA
[13:12:07.200] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  79 Ia 24.4188 mA
[13:12:07.301] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  78 Ia 24.4188 mA
[13:12:07.402] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  77 Ia 23.6188 mA
[13:12:07.503] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.6188 mA
[13:12:07.604] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  80 Ia 24.4188 mA
[13:12:07.705] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  79 Ia 23.6188 mA
[13:12:07.807] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  81 Ia 24.4188 mA
[13:12:07.908] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  80 Ia 24.4188 mA
[13:12:08.008] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  79 Ia 23.6188 mA
[13:12:08.109] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  81 Ia 24.4188 mA
[13:12:08.209] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  80 Ia 23.6188 mA
[13:12:08.310] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  82 Ia 24.4188 mA
[13:12:08.410] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  81 Ia 24.4188 mA
[13:12:08.511] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  80 Ia 24.4188 mA
[13:12:08.612] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  79 Ia 23.6188 mA
[13:12:08.714] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 21.2188 mA
[13:12:08.815] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  95 Ia 25.2188 mA
[13:12:08.915] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  89 Ia 24.4188 mA
[13:12:09.016] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  88 Ia 23.6188 mA
[13:12:09.117] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  90 Ia 24.4188 mA
[13:12:09.217] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  89 Ia 24.4188 mA
[13:12:09.318] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  88 Ia 24.4188 mA
[13:12:09.419] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  87 Ia 24.4188 mA
[13:12:09.519] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  86 Ia 24.4188 mA
[13:12:09.620] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  85 Ia 23.6188 mA
[13:12:09.721] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  87 Ia 24.4188 mA
[13:12:09.822] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  86 Ia 23.6188 mA
[13:12:09.923] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.8187 mA
[13:12:10.024] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  85 Ia 24.4188 mA
[13:12:10.125] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  84 Ia 23.6188 mA
[13:12:10.226] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  86 Ia 24.4188 mA
[13:12:10.327] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  85 Ia 24.4188 mA
[13:12:10.428] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  84 Ia 23.6188 mA
[13:12:10.528] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  86 Ia 24.4188 mA
[13:12:10.630] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  85 Ia 23.6188 mA
[13:12:10.730] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  87 Ia 24.4188 mA
[13:12:10.831] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  86 Ia 24.4188 mA
[13:12:10.931] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  85 Ia 24.4188 mA
[13:12:11.032] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  84 Ia 23.6188 mA
[13:12:11.133] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.0187 mA
[13:12:11.234] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  90 Ia 24.4188 mA
[13:12:11.335] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  89 Ia 24.4188 mA
[13:12:11.436] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  88 Ia 23.6188 mA
[13:12:11.537] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  90 Ia 24.4188 mA
[13:12:11.637] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  89 Ia 24.4188 mA
[13:12:11.738] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  88 Ia 23.6188 mA
[13:12:11.838] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  90 Ia 24.4188 mA
[13:12:11.939] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  89 Ia 24.4188 mA
[13:12:12.040] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  88 Ia 24.4188 mA
[13:12:12.141] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  87 Ia 24.4188 mA
[13:12:12.242] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  86 Ia 24.4188 mA
[13:12:12.343] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.0187 mA
[13:12:12.444] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  90 Ia 24.4188 mA
[13:12:12.544] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  89 Ia 23.6188 mA
[13:12:12.645] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  91 Ia 24.4188 mA
[13:12:12.745] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  90 Ia 24.4188 mA
[13:12:12.846] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  89 Ia 24.4188 mA
[13:12:12.947] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  88 Ia 23.6188 mA
[13:12:13.048] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  90 Ia 24.4188 mA
[13:12:13.148] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  89 Ia 23.6188 mA
[13:12:13.251] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  91 Ia 24.4188 mA
[13:12:13.352] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  90 Ia 24.4188 mA
[13:12:13.453] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  89 Ia 24.4188 mA
[13:12:13.482] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  84
[13:12:13.483] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  86
[13:12:13.483] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  81
[13:12:13.484] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  89
[13:12:13.484] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  80
[13:12:13.484] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  91
[13:12:13.484] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  84
[13:12:13.484] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  89
[13:12:13.484] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  76
[13:12:13.485] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  79
[13:12:13.485] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  77
[13:12:13.485] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  79
[13:12:13.485] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  86
[13:12:13.485] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  84
[13:12:13.485] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  86
[13:12:13.485] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  89
[13:12:15.310] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[13:12:15.310] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  19.3  18.5  19.3  19.3  19.3  19.3  19.3  18.5  19.3  19.3  19.3  19.3
[13:12:15.342] <TB1>     INFO:    ----------------------------------------------------------------------
[13:12:15.342] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[13:12:15.342] <TB1>     INFO:    ----------------------------------------------------------------------
[13:12:15.477] <TB1>     INFO: Expecting 231680 events.
[13:12:23.682] <TB1>     INFO: 231680 events read in total (7487ms).
[13:12:23.834] <TB1>     INFO: Test took 8489ms.
[13:12:24.035] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 83 and Delta(CalDel) = 66
[13:12:24.038] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 89 and Delta(CalDel) = 68
[13:12:24.042] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 90 and Delta(CalDel) = 63
[13:12:24.045] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 96 and Delta(CalDel) = 65
[13:12:24.049] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 108 and Delta(CalDel) = 61
[13:12:24.052] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 95 and Delta(CalDel) = 60
[13:12:24.056] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 89 and Delta(CalDel) = 64
[13:12:24.059] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 77 and Delta(CalDel) = 63
[13:12:24.063] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 84 and Delta(CalDel) = 66
[13:12:24.066] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 94 and Delta(CalDel) = 64
[13:12:24.070] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 105 and Delta(CalDel) = 59
[13:12:24.073] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 92 and Delta(CalDel) = 60
[13:12:24.077] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 95 and Delta(CalDel) = 59
[13:12:24.080] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 100 and Delta(CalDel) = 61
[13:12:24.085] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 107 and Delta(CalDel) = 63
[13:12:24.088] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 111 and Delta(CalDel) = 66
[13:12:24.129] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:12:24.163] <TB1>     INFO:    ----------------------------------------------------------------------
[13:12:24.163] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:12:24.163] <TB1>     INFO:    ----------------------------------------------------------------------
[13:12:24.299] <TB1>     INFO: Expecting 231680 events.
[13:12:32.510] <TB1>     INFO: 231680 events read in total (7496ms).
[13:12:32.516] <TB1>     INFO: Test took 8349ms.
[13:12:32.540] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 164 +/- 33
[13:12:32.853] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 162 +/- 34
[13:12:32.856] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 153 +/- 31.5
[13:12:32.860] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 141 +/- 32.5
[13:12:32.863] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 30.5
[13:12:32.867] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 30.5
[13:12:32.870] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:12:32.873] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 154 +/- 31.5
[13:12:32.877] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 167 +/- 34
[13:12:32.880] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 150 +/- 32.5
[13:12:32.884] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 30
[13:12:32.887] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 29.5
[13:12:32.891] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 29.5
[13:12:32.894] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 30
[13:12:32.898] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 31
[13:12:32.901] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:12:32.933] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:12:32.933] <TB1>     INFO: CalDel:      164   162   153   141   124   123   143   154   167   150   124   132   131   123   123   143
[13:12:32.933] <TB1>     INFO: VthrComp:     51    51    51    51    53    51    51    51    51    51    52    51    51    51    51    54
[13:12:32.938] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C0.dat
[13:12:32.938] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C1.dat
[13:12:32.938] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C2.dat
[13:12:32.938] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C3.dat
[13:12:32.939] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C4.dat
[13:12:32.939] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C5.dat
[13:12:32.939] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C6.dat
[13:12:32.939] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C7.dat
[13:12:32.939] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C8.dat
[13:12:32.940] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C9.dat
[13:12:32.940] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C10.dat
[13:12:32.940] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C11.dat
[13:12:32.940] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C12.dat
[13:12:32.940] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C13.dat
[13:12:32.940] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C14.dat
[13:12:32.941] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters_C15.dat
[13:12:32.941] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:12:32.941] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:12:32.941] <TB1>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[13:12:32.941] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:12:33.025] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:12:33.025] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:12:33.025] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:12:33.025] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:12:33.028] <TB1>     INFO: ######################################################################
[13:12:33.028] <TB1>     INFO: PixTestTiming::doTest()
[13:12:33.028] <TB1>     INFO: ######################################################################
[13:12:33.028] <TB1>     INFO:    ----------------------------------------------------------------------
[13:12:33.028] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[13:12:33.028] <TB1>     INFO:    ----------------------------------------------------------------------
[13:12:33.028] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:12:39.621] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:12:41.895] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:12:44.168] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:12:46.441] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:12:48.714] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:12:50.988] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:12:53.261] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:12:55.534] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:12:59.873] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:13:02.147] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:13:04.420] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:13:06.693] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:13:08.965] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:13:11.239] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:13:13.511] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:13:15.784] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:13:17.304] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:13:18.824] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:13:20.344] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:13:21.865] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:13:23.384] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:13:24.903] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:13:26.423] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:13:27.944] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:13:30.969] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:13:32.492] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:13:34.015] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:13:35.538] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:13:37.061] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:13:38.583] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:13:40.106] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:13:41.629] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:13:47.947] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:13:49.467] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:13:50.987] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:13:52.508] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:13:54.780] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:13:56.300] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:13:57.821] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:13:59.341] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:14:06.972] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:14:09.244] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:14:11.517] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:14:13.790] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:14:17.755] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:14:20.028] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:14:22.301] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:14:24.574] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:14:27.335] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:14:29.609] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:14:31.882] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:14:34.155] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:14:36.991] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:14:39.264] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:14:41.537] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:14:43.810] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:14:47.307] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:14:49.581] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:14:51.855] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:14:54.128] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:14:55.835] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:14:58.109] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:15:00.381] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:15:02.654] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:15:06.617] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:15:08.891] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:15:11.163] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:15:13.437] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:15:15.710] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:15:17.983] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:15:20.256] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:15:22.529] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:15:25.740] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:15:28.013] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:15:30.286] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:15:32.559] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:15:34.832] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:15:37.105] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:15:39.379] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:15:41.652] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:15:48.435] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:15:49.955] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:15:51.474] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:15:52.996] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:15:54.516] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:15:56.035] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:15:57.554] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:15:59.074] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:16:03.790] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:16:10.483] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:16:17.359] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:16:24.062] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:16:30.952] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:16:37.649] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:16:44.173] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:16:50.588] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:17:03.122] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:17:04.644] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:17:06.165] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:17:07.687] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:17:09.208] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:17:10.729] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:17:12.251] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:17:13.773] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:17:16.985] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:17:19.257] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:17:21.530] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:17:23.803] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:17:26.262] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:17:28.535] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:17:30.809] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:17:33.082] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:17:35.730] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:17:38.003] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:17:40.276] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:17:42.550] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:17:44.823] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:17:47.096] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:17:49.369] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:17:51.642] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:17:55.042] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:17:57.315] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:17:59.588] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:18:01.861] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:18:04.135] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:18:06.408] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:18:08.682] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:18:11.339] <TB1>     INFO: TBM Phase Settings: 232
[13:18:11.339] <TB1>     INFO: 400MHz Phase: 2
[13:18:11.339] <TB1>     INFO: 160MHz Phase: 7
[13:18:11.340] <TB1>     INFO: Functional Phase Area: 3
[13:18:11.342] <TB1>     INFO: Test took 338314 ms.
[13:18:11.342] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:18:11.342] <TB1>     INFO:    ----------------------------------------------------------------------
[13:18:11.342] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[13:18:11.342] <TB1>     INFO:    ----------------------------------------------------------------------
[13:18:11.343] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:18:15.867] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:18:21.524] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:18:27.178] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:18:32.834] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:18:38.490] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:18:44.146] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:18:49.801] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:18:55.645] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:19:00.548] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:19:05.452] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:19:10.355] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:19:15.258] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:19:20.162] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:19:25.065] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:19:29.969] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:19:36.753] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:19:38.271] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:19:39.791] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:19:42.065] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:19:43.584] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:19:45.857] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:19:47.376] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:19:48.896] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:19:52.108] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:19:53.627] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:19:55.146] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:19:57.419] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:19:59.692] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:20:01.968] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:20:04.240] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:20:06.513] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:20:09.349] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:20:10.869] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:20:12.389] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:20:14.662] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:20:16.935] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:20:19.208] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:20:21.481] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:20:23.754] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:20:26.966] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:20:28.486] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:20:30.005] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:20:32.279] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:20:34.552] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:20:36.825] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:20:39.097] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:20:41.371] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:20:44.395] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:20:45.914] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:20:47.435] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:20:48.955] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:20:50.474] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:20:51.994] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:20:53.516] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:20:55.033] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:20:58.057] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:21:03.973] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:21:09.893] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:21:15.728] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:21:21.651] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:21:27.594] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:21:33.520] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:21:39.463] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:21:46.904] <TB1>     INFO: ROC Delay Settings: 228
[13:21:46.905] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[13:21:46.905] <TB1>     INFO: ROC Port 0 Delay: 4
[13:21:46.905] <TB1>     INFO: ROC Port 1 Delay: 4
[13:21:46.905] <TB1>     INFO: Functional ROC Area: 3
[13:21:46.907] <TB1>     INFO: Test took 215565 ms.
[13:21:46.908] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[13:21:46.908] <TB1>     INFO:    ----------------------------------------------------------------------
[13:21:46.908] <TB1>     INFO:    PixTestTiming::TimingTest()
[13:21:46.908] <TB1>     INFO:    ----------------------------------------------------------------------
[13:21:48.047] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 40e9 40e9 40e8 40e9 40eb 40e8 40e9 40e9 e062 c000 a101 80b1 40e8 40e8 40e8 40e9 40e8 40e8 40e8 40e8 e062 c000 
[13:21:48.047] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 40eb 40eb 40e8 40eb 40e8 40e8 40eb 40eb e022 c000 a102 80c0 40e8 40e8 40e8 40e8 40e8 40e8 40e8 40e8 e022 c000 
[13:21:48.048] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 40e8 40e8 40e8 40e8 40e9 40e8 40e8 40e8 e022 c000 a103 8000 40e9 40e9 40e9 40e8 40e9 40e9 40e9 40e9 e022 c000 
[13:21:48.048] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:22:02.029] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:02.029] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:22:16.095] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:16.095] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:22:30.210] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:30.210] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:22:44.194] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:44.194] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:22:58.072] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:22:58.072] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:23:12.174] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:12.174] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:23:26.112] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:26.113] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:23:40.050] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:40.050] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:23:54.027] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:23:54.027] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:24:07.884] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:08.268] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:08.281] <TB1>     INFO: Decoding statistics:
[13:24:08.282] <TB1>     INFO:   General information:
[13:24:08.282] <TB1>     INFO: 	 16bit words read:         240000000
[13:24:08.282] <TB1>     INFO: 	 valid events total:       20000000
[13:24:08.282] <TB1>     INFO: 	 empty events:             20000000
[13:24:08.282] <TB1>     INFO: 	 valid events with pixels: 0
[13:24:08.282] <TB1>     INFO: 	 valid pixel hits:         0
[13:24:08.282] <TB1>     INFO:   Event errors: 	           0
[13:24:08.282] <TB1>     INFO: 	 start marker:             0
[13:24:08.282] <TB1>     INFO: 	 stop marker:              0
[13:24:08.282] <TB1>     INFO: 	 overflow:                 0
[13:24:08.282] <TB1>     INFO: 	 invalid 5bit words:       0
[13:24:08.282] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[13:24:08.282] <TB1>     INFO:   TBM errors: 		           0
[13:24:08.282] <TB1>     INFO: 	 flawed TBM headers:       0
[13:24:08.282] <TB1>     INFO: 	 flawed TBM trailers:      0
[13:24:08.282] <TB1>     INFO: 	 event ID mismatches:      0
[13:24:08.282] <TB1>     INFO:   ROC errors: 		           0
[13:24:08.282] <TB1>     INFO: 	 missing ROC header(s):    0
[13:24:08.282] <TB1>     INFO: 	 misplaced readback start: 0
[13:24:08.282] <TB1>     INFO:   Pixel decoding errors:	   0
[13:24:08.282] <TB1>     INFO: 	 pixel data incomplete:    0
[13:24:08.282] <TB1>     INFO: 	 pixel address:            0
[13:24:08.282] <TB1>     INFO: 	 pulse height fill bit:    0
[13:24:08.282] <TB1>     INFO: 	 buffer corruption:        0
[13:24:08.282] <TB1>     INFO:    ----------------------------------------------------------------------
[13:24:08.282] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:24:08.282] <TB1>     INFO:    ----------------------------------------------------------------------
[13:24:08.282] <TB1>     INFO:    ----------------------------------------------------------------------
[13:24:08.282] <TB1>     INFO:    Read back bit status: 1
[13:24:08.282] <TB1>     INFO:    ----------------------------------------------------------------------
[13:24:08.282] <TB1>     INFO:    ----------------------------------------------------------------------
[13:24:08.282] <TB1>     INFO:    Timings are good!
[13:24:08.283] <TB1>     INFO:    ----------------------------------------------------------------------
[13:24:08.283] <TB1>     INFO: Test took 141375 ms.
[13:24:08.283] <TB1>     INFO: PixTestTiming::TimingTest() done.
[13:24:08.283] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:24:08.283] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:24:08.283] <TB1>     INFO: PixTestTiming::doTest took 695258 ms.
[13:24:08.283] <TB1>     INFO: PixTestTiming::doTest() done
[13:24:08.283] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:24:08.283] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[13:24:08.283] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[13:24:08.283] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[13:24:08.283] <TB1>     INFO: Write out ROCDelayScan3_V0
[13:24:08.284] <TB1>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:24:08.284] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:24:08.636] <TB1>     INFO: ######################################################################
[13:24:08.636] <TB1>     INFO: PixTestAlive::doTest()
[13:24:08.636] <TB1>     INFO: ######################################################################
[13:24:08.639] <TB1>     INFO:    ----------------------------------------------------------------------
[13:24:08.639] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:24:08.639] <TB1>     INFO:    ----------------------------------------------------------------------
[13:24:08.640] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:24:08.991] <TB1>     INFO: Expecting 41600 events.
[13:24:13.010] <TB1>     INFO: 41600 events read in total (3304ms).
[13:24:13.010] <TB1>     INFO: Test took 4370ms.
[13:24:13.019] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:13.019] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:24:13.019] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:24:13.392] <TB1>     INFO: PixTestAlive::aliveTest() done
[13:24:13.392] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:24:13.392] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:24:13.396] <TB1>     INFO:    ----------------------------------------------------------------------
[13:24:13.396] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:24:13.396] <TB1>     INFO:    ----------------------------------------------------------------------
[13:24:13.397] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:24:13.742] <TB1>     INFO: Expecting 41600 events.
[13:24:16.680] <TB1>     INFO: 41600 events read in total (2224ms).
[13:24:16.680] <TB1>     INFO: Test took 3283ms.
[13:24:16.680] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:16.681] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:24:16.681] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:24:16.681] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:24:17.083] <TB1>     INFO: PixTestAlive::maskTest() done
[13:24:17.083] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:24:17.085] <TB1>     INFO:    ----------------------------------------------------------------------
[13:24:17.086] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:24:17.086] <TB1>     INFO:    ----------------------------------------------------------------------
[13:24:17.087] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:24:17.430] <TB1>     INFO: Expecting 41600 events.
[13:24:21.508] <TB1>     INFO: 41600 events read in total (3363ms).
[13:24:21.508] <TB1>     INFO: Test took 4421ms.
[13:24:21.517] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:24:21.517] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:24:21.517] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:24:21.890] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[13:24:21.890] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:24:21.890] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:24:21.890] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:24:21.899] <TB1>     INFO: ######################################################################
[13:24:21.899] <TB1>     INFO: PixTestTrim::doTest()
[13:24:21.899] <TB1>     INFO: ######################################################################
[13:24:21.901] <TB1>     INFO:    ----------------------------------------------------------------------
[13:24:21.901] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:24:21.902] <TB1>     INFO:    ----------------------------------------------------------------------
[13:24:21.979] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:24:21.979] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:24:21.992] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:24:21.992] <TB1>     INFO:     run 1 of 1
[13:24:21.992] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:24:22.339] <TB1>     INFO: Expecting 5025280 events.
[13:25:06.803] <TB1>     INFO: 1430296 events read in total (43750ms).
[13:25:51.052] <TB1>     INFO: 2846048 events read in total (87999ms).
[13:26:35.393] <TB1>     INFO: 4271120 events read in total (132341ms).
[13:26:58.885] <TB1>     INFO: 5025280 events read in total (155832ms).
[13:26:58.921] <TB1>     INFO: Test took 156929ms.
[13:26:58.975] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:26:59.076] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:27:00.436] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:27:01.730] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:27:03.062] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:27:04.451] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:27:05.858] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:27:07.219] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:27:08.578] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:27:09.849] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:27:11.144] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:27:12.489] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:27:13.865] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:27:15.193] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:27:16.541] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:27:17.933] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:27:19.309] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:27:20.680] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 229400576
[13:27:20.683] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.1382 minThrLimit = 93.1104 minThrNLimit = 111.826 -> result = 93.1382 -> 93
[13:27:20.684] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.6086 minThrLimit = 84.5932 minThrNLimit = 103.521 -> result = 84.6086 -> 84
[13:27:20.684] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.109 minThrLimit = 96.0956 minThrNLimit = 113.88 -> result = 96.109 -> 96
[13:27:20.685] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.254 minThrLimit = 101.219 minThrNLimit = 123.598 -> result = 101.254 -> 101
[13:27:20.685] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 109.031 minThrLimit = 109 minThrNLimit = 131.364 -> result = 109.031 -> 109
[13:27:20.686] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.883 minThrLimit = 100.875 minThrNLimit = 120.134 -> result = 100.883 -> 100
[13:27:20.686] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.8737 minThrLimit = 97.8615 minThrNLimit = 120.162 -> result = 97.8737 -> 97
[13:27:20.686] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.8999 minThrLimit = 82.8259 minThrNLimit = 100.583 -> result = 82.8999 -> 82
[13:27:20.687] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.2044 minThrLimit = 87.0161 minThrNLimit = 104.146 -> result = 87.2044 -> 87
[13:27:20.687] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.4334 minThrLimit = 91.429 minThrNLimit = 113.614 -> result = 91.4334 -> 91
[13:27:20.687] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.571 minThrLimit = 103.445 minThrNLimit = 123.392 -> result = 103.571 -> 103
[13:27:20.688] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.0428 minThrLimit = 90.0208 minThrNLimit = 111.762 -> result = 90.0428 -> 90
[13:27:20.688] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.9637 minThrLimit = 95.9592 minThrNLimit = 116.35 -> result = 95.9637 -> 95
[13:27:20.689] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.01 minThrLimit = 105.004 minThrNLimit = 127.698 -> result = 105.01 -> 105
[13:27:20.689] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.3838 minThrLimit = 96.3763 minThrNLimit = 120.713 -> result = 96.3838 -> 96
[13:27:20.689] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.418 minThrLimit = 102.304 minThrNLimit = 123.605 -> result = 102.418 -> 102
[13:27:20.689] <TB1>     INFO: ROC 0 VthrComp = 93
[13:27:20.689] <TB1>     INFO: ROC 1 VthrComp = 84
[13:27:20.690] <TB1>     INFO: ROC 2 VthrComp = 96
[13:27:20.690] <TB1>     INFO: ROC 3 VthrComp = 101
[13:27:20.691] <TB1>     INFO: ROC 4 VthrComp = 109
[13:27:20.691] <TB1>     INFO: ROC 5 VthrComp = 100
[13:27:20.691] <TB1>     INFO: ROC 6 VthrComp = 97
[13:27:20.691] <TB1>     INFO: ROC 7 VthrComp = 82
[13:27:20.691] <TB1>     INFO: ROC 8 VthrComp = 87
[13:27:20.691] <TB1>     INFO: ROC 9 VthrComp = 91
[13:27:20.691] <TB1>     INFO: ROC 10 VthrComp = 103
[13:27:20.691] <TB1>     INFO: ROC 11 VthrComp = 90
[13:27:20.691] <TB1>     INFO: ROC 12 VthrComp = 95
[13:27:20.691] <TB1>     INFO: ROC 13 VthrComp = 105
[13:27:20.692] <TB1>     INFO: ROC 14 VthrComp = 96
[13:27:20.692] <TB1>     INFO: ROC 15 VthrComp = 102
[13:27:20.692] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:27:20.692] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:27:20.704] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:27:20.704] <TB1>     INFO:     run 1 of 1
[13:27:20.704] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:27:21.046] <TB1>     INFO: Expecting 5025280 events.
[13:27:57.443] <TB1>     INFO: 888800 events read in total (35682ms).
[13:28:32.323] <TB1>     INFO: 1776240 events read in total (70562ms).
[13:29:06.804] <TB1>     INFO: 2663136 events read in total (105044ms).
[13:29:41.629] <TB1>     INFO: 3540712 events read in total (139868ms).
[13:30:16.627] <TB1>     INFO: 4414936 events read in total (174866ms).
[13:30:41.173] <TB1>     INFO: 5025280 events read in total (199412ms).
[13:30:41.243] <TB1>     INFO: Test took 200540ms.
[13:30:41.419] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:41.776] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:30:43.395] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:30:44.996] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:30:46.619] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:30:48.238] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:30:49.864] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:30:51.475] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:30:53.068] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:30:54.667] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:30:56.301] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:30:57.874] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:30:59.493] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:31:01.071] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:31:02.676] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:31:04.284] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:31:05.877] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:31:07.508] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260042752
[13:31:07.514] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 63.4492 for pixel 0/9 mean/min/max = 48.0712/32.5664/63.5759
[13:31:07.514] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 61.9896 for pixel 12/10 mean/min/max = 47.2448/32.4875/62.0021
[13:31:07.515] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 59.9983 for pixel 21/13 mean/min/max = 45.7958/31.5521/60.0395
[13:31:07.515] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 59.7293 for pixel 25/6 mean/min/max = 46.1338/32.5213/59.7462
[13:31:07.515] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 60.0917 for pixel 22/26 mean/min/max = 47.1224/34.1042/60.1407
[13:31:07.516] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.1628 for pixel 48/19 mean/min/max = 44.7966/32.3313/57.262
[13:31:07.516] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.367 for pixel 25/75 mean/min/max = 43.9912/32.7584/55.2241
[13:31:07.516] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.9798 for pixel 51/2 mean/min/max = 46.233/33.3626/59.1035
[13:31:07.516] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 63.0899 for pixel 0/6 mean/min/max = 47.2824/31.085/63.4798
[13:31:07.517] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.9708 for pixel 20/34 mean/min/max = 44.9753/33.8948/56.0558
[13:31:07.517] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 61.3394 for pixel 0/13 mean/min/max = 47.3172/33.2144/61.42
[13:31:07.517] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.7345 for pixel 0/55 mean/min/max = 44.7053/33.5669/55.8438
[13:31:07.518] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.2575 for pixel 23/29 mean/min/max = 45.325/33.3757/57.2743
[13:31:07.518] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.7582 for pixel 13/0 mean/min/max = 46.0768/34.2379/57.9158
[13:31:07.518] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.4173 for pixel 40/54 mean/min/max = 44.7419/31.7643/57.7195
[13:31:07.519] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 61.0501 for pixel 34/79 mean/min/max = 46.4319/31.8112/61.0527
[13:31:07.519] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:31:07.651] <TB1>     INFO: Expecting 411648 events.
[13:31:15.158] <TB1>     INFO: 411648 events read in total (6792ms).
[13:31:15.163] <TB1>     INFO: Expecting 411648 events.
[13:31:22.541] <TB1>     INFO: 411648 events read in total (6713ms).
[13:31:22.550] <TB1>     INFO: Expecting 411648 events.
[13:31:29.869] <TB1>     INFO: 411648 events read in total (6658ms).
[13:31:29.880] <TB1>     INFO: Expecting 411648 events.
[13:31:37.231] <TB1>     INFO: 411648 events read in total (6688ms).
[13:31:37.244] <TB1>     INFO: Expecting 411648 events.
[13:31:44.737] <TB1>     INFO: 411648 events read in total (6831ms).
[13:31:44.752] <TB1>     INFO: Expecting 411648 events.
[13:31:52.266] <TB1>     INFO: 411648 events read in total (6860ms).
[13:31:52.284] <TB1>     INFO: Expecting 411648 events.
[13:31:59.832] <TB1>     INFO: 411648 events read in total (6893ms).
[13:31:59.852] <TB1>     INFO: Expecting 411648 events.
[13:32:07.341] <TB1>     INFO: 411648 events read in total (6838ms).
[13:32:07.364] <TB1>     INFO: Expecting 411648 events.
[13:32:14.833] <TB1>     INFO: 411648 events read in total (6813ms).
[13:32:14.856] <TB1>     INFO: Expecting 411648 events.
[13:32:22.378] <TB1>     INFO: 411648 events read in total (6869ms).
[13:32:22.404] <TB1>     INFO: Expecting 411648 events.
[13:32:29.920] <TB1>     INFO: 411648 events read in total (6869ms).
[13:32:29.949] <TB1>     INFO: Expecting 411648 events.
[13:32:37.463] <TB1>     INFO: 411648 events read in total (6867ms).
[13:32:37.493] <TB1>     INFO: Expecting 411648 events.
[13:32:45.034] <TB1>     INFO: 411648 events read in total (6896ms).
[13:32:45.067] <TB1>     INFO: Expecting 411648 events.
[13:32:52.651] <TB1>     INFO: 411648 events read in total (6949ms).
[13:32:52.688] <TB1>     INFO: Expecting 411648 events.
[13:33:00.188] <TB1>     INFO: 411648 events read in total (6863ms).
[13:33:00.226] <TB1>     INFO: Expecting 411648 events.
[13:33:07.739] <TB1>     INFO: 411648 events read in total (6881ms).
[13:33:07.781] <TB1>     INFO: Test took 120262ms.
[13:33:08.258] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0775 < 35 for itrim = 121; old thr = 33.4046 ... break
[13:33:08.295] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3981 < 35 for itrim = 121; old thr = 34.1453 ... break
[13:33:08.321] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.198 < 35 for itrim = 95; old thr = 33.5745 ... break
[13:33:08.352] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1175 < 35 for itrim = 104; old thr = 33.7535 ... break
[13:33:08.388] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0176 < 35 for itrim = 109; old thr = 34.6175 ... break
[13:33:08.421] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4131 < 35 for itrim = 97; old thr = 34.1475 ... break
[13:33:08.461] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4124 < 35 for itrim+1 = 95; old thr = 34.8811 ... break
[13:33:08.488] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3224 < 35 for itrim+1 = 90; old thr = 34.9331 ... break
[13:33:08.509] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2672 < 35 for itrim = 108; old thr = 34.3276 ... break
[13:33:08.543] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4428 < 35 for itrim+1 = 95; old thr = 34.6036 ... break
[13:33:08.571] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8052 < 35 for itrim+1 = 107; old thr = 34.7994 ... break
[13:33:08.601] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1691 < 35 for itrim = 90; old thr = 34.1676 ... break
[13:33:08.641] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1196 < 35 for itrim = 104; old thr = 34.3984 ... break
[13:33:08.673] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6251 < 35 for itrim+1 = 99; old thr = 34.8365 ... break
[13:33:08.707] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7389 < 35 for itrim+1 = 96; old thr = 34.641 ... break
[13:33:08.737] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6674 < 35 for itrim+1 = 111; old thr = 34.3678 ... break
[13:33:08.813] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:33:08.823] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:33:08.823] <TB1>     INFO:     run 1 of 1
[13:33:08.823] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:33:09.174] <TB1>     INFO: Expecting 5025280 events.
[13:33:43.983] <TB1>     INFO: 869656 events read in total (34094ms).
[13:34:18.518] <TB1>     INFO: 1739056 events read in total (68629ms).
[13:34:52.571] <TB1>     INFO: 2609368 events read in total (102682ms).
[13:35:27.231] <TB1>     INFO: 3469712 events read in total (137342ms).
[13:36:01.942] <TB1>     INFO: 4325752 events read in total (172053ms).
[13:36:30.238] <TB1>     INFO: 5025280 events read in total (200349ms).
[13:36:30.320] <TB1>     INFO: Test took 201498ms.
[13:36:30.506] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:36:30.870] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:36:32.444] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:36:33.999] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:36:35.565] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:36:37.137] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:36:38.719] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:36:40.277] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:36:41.880] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:36:43.457] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:36:45.024] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:36:46.548] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:36:48.129] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:36:49.657] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:36:51.204] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:36:52.789] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:36:54.339] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:36:55.911] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 264433664
[13:36:55.913] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.525793 .. 51.089153
[13:36:55.987] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 61 (-1/-1) hits flags = 528 (plus default)
[13:36:55.997] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:36:55.997] <TB1>     INFO:     run 1 of 1
[13:36:55.997] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:36:56.340] <TB1>     INFO: Expecting 2063360 events.
[13:37:35.835] <TB1>     INFO: 1148968 events read in total (38780ms).
[13:38:07.740] <TB1>     INFO: 2063360 events read in total (70685ms).
[13:38:07.763] <TB1>     INFO: Test took 71767ms.
[13:38:07.807] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:07.902] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:38:08.951] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:38:10.002] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:38:11.048] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:38:12.099] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:38:13.158] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:38:14.218] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:38:15.285] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:38:16.336] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:38:17.387] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:38:18.440] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:38:19.488] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:38:20.539] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:38:21.595] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:38:22.632] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:38:23.674] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:38:24.716] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 249266176
[13:38:24.798] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 15.642118 .. 46.088218
[13:38:24.872] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 5 .. 56 (-1/-1) hits flags = 528 (plus default)
[13:38:24.882] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:38:24.882] <TB1>     INFO:     run 1 of 1
[13:38:24.882] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:38:25.225] <TB1>     INFO: Expecting 1730560 events.
[13:39:05.930] <TB1>     INFO: 1155320 events read in total (39991ms).
[13:39:26.137] <TB1>     INFO: 1730560 events read in total (60198ms).
[13:39:26.151] <TB1>     INFO: Test took 61269ms.
[13:39:26.186] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:39:26.260] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:39:27.223] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:39:28.193] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:39:29.158] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:39:30.124] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:39:31.089] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:39:32.056] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:39:33.028] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:39:33.991] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:39:34.956] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:39:35.923] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:39:36.883] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:39:37.850] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:39:38.814] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:39:39.776] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:39:40.744] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:39:41.713] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 300441600
[13:39:41.795] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.090629 .. 42.086858
[13:39:41.870] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 52 (-1/-1) hits flags = 528 (plus default)
[13:39:41.880] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:39:41.880] <TB1>     INFO:     run 1 of 1
[13:39:41.880] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:39:42.223] <TB1>     INFO: Expecting 1364480 events.
[13:40:25.968] <TB1>     INFO: 1143336 events read in total (43030ms).
[13:40:33.720] <TB1>     INFO: 1364480 events read in total (50783ms).
[13:40:33.741] <TB1>     INFO: Test took 51862ms.
[13:40:33.775] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:40:33.840] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:40:34.801] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:40:35.772] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:40:36.736] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:40:37.702] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:40:38.669] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:40:39.638] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:40:40.603] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:40:41.574] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:40:42.541] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:40:43.514] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:40:44.485] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:40:45.468] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:40:46.446] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:40:47.418] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:40:48.395] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:40:49.373] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276811776
[13:40:49.456] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.066973 .. 42.086858
[13:40:49.531] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 52 (-1/-1) hits flags = 528 (plus default)
[13:40:49.540] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:40:49.540] <TB1>     INFO:     run 1 of 1
[13:40:49.540] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:40:49.883] <TB1>     INFO: Expecting 1297920 events.
[13:41:30.562] <TB1>     INFO: 1126328 events read in total (39964ms).
[13:41:36.895] <TB1>     INFO: 1297920 events read in total (46297ms).
[13:41:36.908] <TB1>     INFO: Test took 47368ms.
[13:41:36.938] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:41:37.009] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:41:37.942] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:41:38.874] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:41:39.805] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:41:40.737] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:41:41.678] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:41:42.614] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:41:43.550] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:41:44.483] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:41:45.429] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:41:46.648] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:41:47.583] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:41:48.541] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:41:49.494] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:41:50.442] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:41:51.558] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:41:52.544] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 243372032
[13:41:52.626] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:41:52.626] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:41:52.636] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:41:52.636] <TB1>     INFO:     run 1 of 1
[13:41:52.636] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:41:52.985] <TB1>     INFO: Expecting 1364480 events.
[13:42:33.047] <TB1>     INFO: 1075464 events read in total (39347ms).
[13:42:43.813] <TB1>     INFO: 1364480 events read in total (50113ms).
[13:42:43.826] <TB1>     INFO: Test took 51190ms.
[13:42:43.860] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:42:43.934] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:42:44.931] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:42:45.932] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:42:46.929] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:42:47.927] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:42:48.924] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:42:49.923] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:42:50.916] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:42:51.917] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:42:52.929] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:42:53.974] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:42:55.055] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:42:56.088] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:42:57.099] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:42:58.113] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:42:59.119] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:43:00.125] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 263290880
[13:43:00.160] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C0.dat
[13:43:00.160] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C1.dat
[13:43:00.160] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C2.dat
[13:43:00.160] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C3.dat
[13:43:00.160] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C4.dat
[13:43:00.160] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C5.dat
[13:43:00.160] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C6.dat
[13:43:00.160] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C7.dat
[13:43:00.160] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C8.dat
[13:43:00.161] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C9.dat
[13:43:00.161] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C10.dat
[13:43:00.161] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C11.dat
[13:43:00.161] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C12.dat
[13:43:00.161] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C13.dat
[13:43:00.161] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C14.dat
[13:43:00.161] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C15.dat
[13:43:00.161] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C0.dat
[13:43:00.169] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C1.dat
[13:43:00.176] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C2.dat
[13:43:00.183] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C3.dat
[13:43:00.190] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C4.dat
[13:43:00.197] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C5.dat
[13:43:00.204] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C6.dat
[13:43:00.211] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C7.dat
[13:43:00.218] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C8.dat
[13:43:00.225] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C9.dat
[13:43:00.231] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C10.dat
[13:43:00.238] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C11.dat
[13:43:00.245] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C12.dat
[13:43:00.252] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C13.dat
[13:43:00.259] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C14.dat
[13:43:00.266] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//trimParameters35_C15.dat
[13:43:00.273] <TB1>     INFO: PixTestTrim::trimTest() done
[13:43:00.273] <TB1>     INFO: vtrim:     121 121  95 104 109  97  95  90 108  95 107  90 104  99  96 111 
[13:43:00.273] <TB1>     INFO: vthrcomp:   93  84  96 101 109 100  97  82  87  91 103  90  95 105  96 102 
[13:43:00.273] <TB1>     INFO: vcal mean:  34.95  34.93  34.94  34.97  35.01  34.97  34.95  35.03  34.95  34.98  34.97  34.94  34.95  34.98  34.91  34.94 
[13:43:00.273] <TB1>     INFO: vcal RMS:    0.89   0.88   0.89   0.86   0.86   0.83   0.79   0.83   0.95   0.78   0.88   0.78   0.79   0.85   0.84   0.90 
[13:43:00.273] <TB1>     INFO: bits mean:   9.03   9.50   9.74   9.31   8.76   9.60   9.67   8.38   9.53   9.50   8.61   9.47   9.34   8.66   9.33   9.34 
[13:43:00.273] <TB1>     INFO: bits RMS:    2.65   2.57   2.62   2.70   2.62   2.66   2.62   3.00   2.72   2.43   2.78   2.57   2.60   2.73   2.87   2.74 
[13:43:00.283] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:00.283] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:43:00.283] <TB1>     INFO:    ----------------------------------------------------------------------
[13:43:00.286] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:43:00.286] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:43:00.296] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:43:00.296] <TB1>     INFO:     run 1 of 1
[13:43:00.296] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:43:00.639] <TB1>     INFO: Expecting 4160000 events.
[13:43:50.605] <TB1>     INFO: 1185335 events read in total (49251ms).
[13:44:37.277] <TB1>     INFO: 2358865 events read in total (95923ms).
[13:45:25.289] <TB1>     INFO: 3520645 events read in total (143935ms).
[13:45:51.381] <TB1>     INFO: 4160000 events read in total (170027ms).
[13:45:51.439] <TB1>     INFO: Test took 171144ms.
[13:45:51.558] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:51.794] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:45:53.774] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:45:55.755] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:45:57.697] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:45:59.663] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:46:01.534] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:46:03.487] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:46:05.417] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:46:07.331] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:46:09.289] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:46:11.209] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:46:13.110] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:46:15.022] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:46:16.998] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:46:18.965] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:46:20.938] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:46:22.851] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 280064000
[13:46:22.852] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:46:22.925] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:46:22.925] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 182 (-1/-1) hits flags = 528 (plus default)
[13:46:22.935] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:46:22.935] <TB1>     INFO:     run 1 of 1
[13:46:22.935] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:46:23.278] <TB1>     INFO: Expecting 3806400 events.
[13:47:10.304] <TB1>     INFO: 1188950 events read in total (46312ms).
[13:47:57.204] <TB1>     INFO: 2365205 events read in total (93211ms).
[13:48:44.318] <TB1>     INFO: 3532680 events read in total (140325ms).
[13:48:55.703] <TB1>     INFO: 3806400 events read in total (151710ms).
[13:48:55.761] <TB1>     INFO: Test took 152827ms.
[13:48:55.871] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:56.082] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:48:57.856] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:48:59.673] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:49:01.457] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:49:03.253] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:49:04.989] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:49:06.772] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:49:08.569] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:49:10.408] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:49:12.209] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:49:14.030] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:49:15.792] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:49:17.616] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:49:19.427] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:49:21.242] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:49:23.050] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:49:24.825] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 278970368
[13:49:24.826] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:49:24.899] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:49:24.900] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 170 (-1/-1) hits flags = 528 (plus default)
[13:49:24.909] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:49:24.910] <TB1>     INFO:     run 1 of 1
[13:49:24.910] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:49:25.251] <TB1>     INFO: Expecting 3556800 events.
[13:50:13.633] <TB1>     INFO: 1237925 events read in total (47666ms).
[13:51:01.244] <TB1>     INFO: 2458740 events read in total (95277ms).
[13:51:44.236] <TB1>     INFO: 3556800 events read in total (138269ms).
[13:51:44.282] <TB1>     INFO: Test took 139372ms.
[13:51:44.371] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:51:44.554] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:51:46.309] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:51:48.102] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:51:49.853] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:51:51.610] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:51:53.305] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:51:55.051] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:51:56.823] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:51:58.624] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:00.419] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:02.229] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:52:03.952] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:52:05.770] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:52:07.536] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:52:09.309] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:52:11.091] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:52:12.835] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 244129792
[13:52:12.836] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:52:12.910] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:52:12.910] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 169 (-1/-1) hits flags = 528 (plus default)
[13:52:12.921] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:52:12.921] <TB1>     INFO:     run 1 of 1
[13:52:12.921] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:52:13.265] <TB1>     INFO: Expecting 3536000 events.
[13:53:02.249] <TB1>     INFO: 1242865 events read in total (48269ms).
[13:53:49.879] <TB1>     INFO: 2467530 events read in total (95899ms).
[13:54:31.878] <TB1>     INFO: 3536000 events read in total (137899ms).
[13:54:31.927] <TB1>     INFO: Test took 139007ms.
[13:54:32.018] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:54:32.188] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:54:33.879] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:54:35.612] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:54:37.308] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:54:39.005] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:54:40.634] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:54:42.322] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:54:44.033] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:54:45.772] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:54:47.477] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:54:49.206] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:54:50.849] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:54:52.591] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:54:54.285] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:54:55.984] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:54:57.680] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:54:59.339] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 332476416
[13:54:59.340] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[13:54:59.415] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[13:54:59.415] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 171 (-1/-1) hits flags = 528 (plus default)
[13:54:59.425] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:54:59.425] <TB1>     INFO:     run 1 of 1
[13:54:59.425] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:59.768] <TB1>     INFO: Expecting 3577600 events.
[13:55:48.305] <TB1>     INFO: 1233395 events read in total (47823ms).
[13:56:35.489] <TB1>     INFO: 2449950 events read in total (95007ms).
[13:57:19.763] <TB1>     INFO: 3577600 events read in total (139282ms).
[13:57:19.808] <TB1>     INFO: Test took 140384ms.
[13:57:19.897] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:57:20.077] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:57:21.856] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:57:23.668] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:57:25.445] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:57:27.232] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:57:28.957] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:57:30.744] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:57:32.542] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:57:34.377] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:57:36.185] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:57:38.008] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:57:39.741] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:57:41.564] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:57:43.344] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:57:45.134] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:57:46.954] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:57:48.719] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 367620096
[13:57:48.720] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.62794, thr difference RMS: 1.53597
[13:57:48.720] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.71066, thr difference RMS: 1.53407
[13:57:48.720] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 11.2073, thr difference RMS: 1.31726
[13:57:48.720] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 11.6985, thr difference RMS: 1.37663
[13:57:48.721] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.2554, thr difference RMS: 1.43088
[13:57:48.721] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 10.8293, thr difference RMS: 1.36797
[13:57:48.721] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 7.78799, thr difference RMS: 1.52162
[13:57:48.721] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.06053, thr difference RMS: 1.49826
[13:57:48.722] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.99066, thr difference RMS: 1.51854
[13:57:48.722] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.00667, thr difference RMS: 1.42138
[13:57:48.722] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 10.3681, thr difference RMS: 1.31958
[13:57:48.723] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.9438, thr difference RMS: 1.51527
[13:57:48.723] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.03558, thr difference RMS: 1.75584
[13:57:48.723] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 10.294, thr difference RMS: 1.26036
[13:57:48.723] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.39913, thr difference RMS: 1.66989
[13:57:48.723] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.6857, thr difference RMS: 1.25795
[13:57:48.724] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.50743, thr difference RMS: 1.55572
[13:57:48.724] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.61283, thr difference RMS: 1.5278
[13:57:48.724] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 11.1764, thr difference RMS: 1.30066
[13:57:48.724] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 11.6016, thr difference RMS: 1.38029
[13:57:48.724] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.2061, thr difference RMS: 1.43517
[13:57:48.725] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 10.705, thr difference RMS: 1.34911
[13:57:48.725] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 7.79778, thr difference RMS: 1.50798
[13:57:48.725] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.07686, thr difference RMS: 1.52295
[13:57:48.725] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.93018, thr difference RMS: 1.53862
[13:57:48.725] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.85873, thr difference RMS: 1.41779
[13:57:48.725] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 10.2149, thr difference RMS: 1.30455
[13:57:48.726] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.9496, thr difference RMS: 1.5227
[13:57:48.726] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.92889, thr difference RMS: 1.76229
[13:57:48.726] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 10.2866, thr difference RMS: 1.26575
[13:57:48.726] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.3685, thr difference RMS: 1.68729
[13:57:48.726] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.6169, thr difference RMS: 1.22962
[13:57:48.727] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.43504, thr difference RMS: 1.54523
[13:57:48.727] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.38151, thr difference RMS: 1.52822
[13:57:48.727] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 11.314, thr difference RMS: 1.28789
[13:57:48.727] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 11.5331, thr difference RMS: 1.37524
[13:57:48.727] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.2327, thr difference RMS: 1.42572
[13:57:48.728] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 10.7036, thr difference RMS: 1.32925
[13:57:48.728] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 7.85624, thr difference RMS: 1.51411
[13:57:48.728] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.12934, thr difference RMS: 1.49031
[13:57:48.728] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.86158, thr difference RMS: 1.51924
[13:57:48.728] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.85128, thr difference RMS: 1.38737
[13:57:48.729] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 10.1785, thr difference RMS: 1.31527
[13:57:48.729] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.02499, thr difference RMS: 1.50158
[13:57:48.729] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.93297, thr difference RMS: 1.75685
[13:57:48.729] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 10.3903, thr difference RMS: 1.28202
[13:57:48.729] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.37337, thr difference RMS: 1.67702
[13:57:48.730] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.5268, thr difference RMS: 1.23746
[13:57:48.730] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.39517, thr difference RMS: 1.53523
[13:57:48.730] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.36988, thr difference RMS: 1.54451
[13:57:48.730] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 11.4564, thr difference RMS: 1.29829
[13:57:48.730] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 11.3801, thr difference RMS: 1.37082
[13:57:48.731] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.3346, thr difference RMS: 1.44315
[13:57:48.731] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.7418, thr difference RMS: 1.34282
[13:57:48.731] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 7.99155, thr difference RMS: 1.50961
[13:57:48.731] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.10231, thr difference RMS: 1.50276
[13:57:48.731] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.79723, thr difference RMS: 1.54949
[13:57:48.732] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.9504, thr difference RMS: 1.40498
[13:57:48.732] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 10.3168, thr difference RMS: 1.30431
[13:57:48.732] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.1652, thr difference RMS: 1.49734
[13:57:48.732] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.91745, thr difference RMS: 1.75839
[13:57:48.732] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 10.3971, thr difference RMS: 1.2824
[13:57:48.733] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.37387, thr difference RMS: 1.66442
[13:57:48.733] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.4957, thr difference RMS: 1.24609
[13:57:48.839] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[13:57:48.842] <TB1>     INFO: PixTestTrim::doTest() done, duration: 2006 seconds
[13:57:48.842] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[13:57:49.572] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[13:57:49.572] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[13:57:49.575] <TB1>     INFO: ######################################################################
[13:57:49.575] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[13:57:49.575] <TB1>     INFO: ######################################################################
[13:57:49.576] <TB1>     INFO:    ----------------------------------------------------------------------
[13:57:49.576] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[13:57:49.576] <TB1>     INFO:    ----------------------------------------------------------------------
[13:57:49.576] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[13:57:49.587] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[13:57:49.587] <TB1>     INFO:     run 1 of 1
[13:57:49.587] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:57:49.939] <TB1>     INFO: Expecting 59072000 events.
[13:58:17.822] <TB1>     INFO: 1073200 events read in total (27168ms).
[13:58:45.910] <TB1>     INFO: 2141400 events read in total (55256ms).
[13:59:14.325] <TB1>     INFO: 3210800 events read in total (83671ms).
[13:59:43.192] <TB1>     INFO: 4282400 events read in total (112538ms).
[14:00:11.212] <TB1>     INFO: 5350800 events read in total (140558ms).
[14:00:39.600] <TB1>     INFO: 6420800 events read in total (168946ms).
[14:01:07.733] <TB1>     INFO: 7491600 events read in total (197079ms).
[14:01:35.878] <TB1>     INFO: 8560000 events read in total (225224ms).
[14:02:04.196] <TB1>     INFO: 9629400 events read in total (253542ms).
[14:02:32.224] <TB1>     INFO: 10701200 events read in total (281570ms).
[14:03:00.268] <TB1>     INFO: 11769600 events read in total (309614ms).
[14:03:28.567] <TB1>     INFO: 12839400 events read in total (337913ms).
[14:03:56.841] <TB1>     INFO: 13910400 events read in total (366187ms).
[14:04:25.107] <TB1>     INFO: 14978600 events read in total (394453ms).
[14:04:53.406] <TB1>     INFO: 16048000 events read in total (422752ms).
[14:05:21.675] <TB1>     INFO: 17119400 events read in total (451021ms).
[14:05:49.934] <TB1>     INFO: 18187400 events read in total (479280ms).
[14:06:18.095] <TB1>     INFO: 19256400 events read in total (507441ms).
[14:06:46.316] <TB1>     INFO: 20328200 events read in total (535662ms).
[14:07:14.366] <TB1>     INFO: 21396400 events read in total (563712ms).
[14:07:42.533] <TB1>     INFO: 22464800 events read in total (591879ms).
[14:08:10.743] <TB1>     INFO: 23537600 events read in total (620089ms).
[14:08:38.899] <TB1>     INFO: 24606000 events read in total (648245ms).
[14:09:07.069] <TB1>     INFO: 25676000 events read in total (676415ms).
[14:09:35.250] <TB1>     INFO: 26747000 events read in total (704596ms).
[14:10:03.470] <TB1>     INFO: 27815600 events read in total (732816ms).
[14:10:31.673] <TB1>     INFO: 28885400 events read in total (761019ms).
[14:10:59.855] <TB1>     INFO: 29956600 events read in total (789201ms).
[14:11:28.002] <TB1>     INFO: 31025200 events read in total (817348ms).
[14:11:56.299] <TB1>     INFO: 32096000 events read in total (845645ms).
[14:12:24.465] <TB1>     INFO: 33165800 events read in total (873811ms).
[14:12:52.666] <TB1>     INFO: 34234200 events read in total (902012ms).
[14:13:20.865] <TB1>     INFO: 35304600 events read in total (930211ms).
[14:13:49.177] <TB1>     INFO: 36375000 events read in total (958523ms).
[14:14:17.336] <TB1>     INFO: 37443200 events read in total (986682ms).
[14:14:45.510] <TB1>     INFO: 38511200 events read in total (1014856ms).
[14:15:13.687] <TB1>     INFO: 39583200 events read in total (1043033ms).
[14:15:41.923] <TB1>     INFO: 40651800 events read in total (1071269ms).
[14:16:10.057] <TB1>     INFO: 41720400 events read in total (1099403ms).
[14:16:38.182] <TB1>     INFO: 42792600 events read in total (1127528ms).
[14:17:06.379] <TB1>     INFO: 43861000 events read in total (1155725ms).
[14:17:34.420] <TB1>     INFO: 44930600 events read in total (1183766ms).
[14:18:02.623] <TB1>     INFO: 46002600 events read in total (1211969ms).
[14:18:30.713] <TB1>     INFO: 47070800 events read in total (1240059ms).
[14:18:58.831] <TB1>     INFO: 48140000 events read in total (1268177ms).
[14:19:26.974] <TB1>     INFO: 49211400 events read in total (1296320ms).
[14:19:55.092] <TB1>     INFO: 50279000 events read in total (1324438ms).
[14:20:23.281] <TB1>     INFO: 51347400 events read in total (1352627ms).
[14:20:51.509] <TB1>     INFO: 52419400 events read in total (1380855ms).
[14:21:19.612] <TB1>     INFO: 53488000 events read in total (1408958ms).
[14:21:47.748] <TB1>     INFO: 54555800 events read in total (1437094ms).
[14:22:15.903] <TB1>     INFO: 55627400 events read in total (1465249ms).
[14:22:44.019] <TB1>     INFO: 56696200 events read in total (1493365ms).
[14:23:12.279] <TB1>     INFO: 57764400 events read in total (1521625ms).
[14:23:40.550] <TB1>     INFO: 58836200 events read in total (1549896ms).
[14:23:47.207] <TB1>     INFO: 59072000 events read in total (1556553ms).
[14:23:47.226] <TB1>     INFO: Test took 1557640ms.
[14:23:47.286] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:23:47.423] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:23:47.423] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:23:48.717] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:23:48.717] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:23:49.001] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:23:50.002] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:23:51.297] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:23:51.297] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:23:52.577] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:23:52.577] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:23:53.848] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:53.848] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:23:55.134] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:55.134] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:23:56.427] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:56.427] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:23:57.715] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:57.715] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:23:58.996] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:58.996] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:24:00.274] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:24:00.274] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:24:01.561] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:24:01.561] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:24:02.839] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:24:02.840] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:24:04.122] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:24:04.122] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:24:05.394] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:24:05.394] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:24:06.687] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:24:06.687] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[14:24:07.982] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 501002240
[14:24:08.017] <TB1>     INFO: PixTestScurves::scurves() done 
[14:24:08.017] <TB1>     INFO: Vcal mean:  35.05  35.11  35.11  35.15  35.11  34.99  35.08  35.15  35.08  35.07  35.14  35.08  35.07  35.15  35.07  35.08 
[14:24:08.017] <TB1>     INFO: Vcal RMS:    0.77   0.78   0.77   0.74   0.72   0.69   0.64   0.70   0.83   0.64   0.73   0.63   0.66   0.69   0.71   0.76 
[14:24:08.017] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:24:08.090] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:24:08.090] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:24:08.090] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:24:08.090] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:24:08.090] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:24:08.090] <TB1>     INFO: ######################################################################
[14:24:08.090] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:24:08.090] <TB1>     INFO: ######################################################################
[14:24:08.093] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:24:08.437] <TB1>     INFO: Expecting 41600 events.
[14:24:12.523] <TB1>     INFO: 41600 events read in total (3367ms).
[14:24:12.525] <TB1>     INFO: Test took 4431ms.
[14:24:12.533] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:12.533] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:24:12.533] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:24:12.542] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[14:24:12.542] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:24:12.542] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:24:12.543] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:24:12.879] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:24:13.223] <TB1>     INFO: Expecting 41600 events.
[14:24:17.379] <TB1>     INFO: 41600 events read in total (3443ms).
[14:24:17.380] <TB1>     INFO: Test took 4501ms.
[14:24:17.388] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:17.388] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:24:17.388] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:24:17.393] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.006
[14:24:17.393] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 177
[14:24:17.393] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.497
[14:24:17.393] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[14:24:17.393] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.143
[14:24:17.393] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 165
[14:24:17.393] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.322
[14:24:17.393] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 167
[14:24:17.394] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.939
[14:24:17.394] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[14:24:17.394] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.709
[14:24:17.394] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 171
[14:24:17.394] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.045
[14:24:17.394] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 193
[14:24:17.394] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.157
[14:24:17.394] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 168
[14:24:17.394] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 158.101
[14:24:17.394] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,10] phvalue 158
[14:24:17.394] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.092
[14:24:17.394] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[14:24:17.395] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.081
[14:24:17.395] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 162
[14:24:17.395] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.082
[14:24:17.395] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 174
[14:24:17.395] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.181
[14:24:17.395] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:24:17.395] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.168
[14:24:17.395] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,17] phvalue 170
[14:24:17.395] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.918
[14:24:17.395] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 182
[14:24:17.395] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.962
[14:24:17.395] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[14:24:17.395] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:24:17.395] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:24:17.396] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:24:17.482] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:24:17.824] <TB1>     INFO: Expecting 41600 events.
[14:24:21.916] <TB1>     INFO: 41600 events read in total (3377ms).
[14:24:21.917] <TB1>     INFO: Test took 4435ms.
[14:24:21.925] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:24:21.925] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[14:24:21.925] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:24:21.929] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:24:21.929] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 38minph_roc = 8
[14:24:21.929] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.0513
[14:24:21.929] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 70
[14:24:21.930] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.6883
[14:24:21.930] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 63
[14:24:21.930] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.2658
[14:24:21.930] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,25] phvalue 53
[14:24:21.930] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.8924
[14:24:21.930] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 64
[14:24:21.930] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.0839
[14:24:21.930] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 60
[14:24:21.930] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.4361
[14:24:21.930] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,43] phvalue 69
[14:24:21.930] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.6301
[14:24:21.930] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,32] phvalue 92
[14:24:21.931] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.0234
[14:24:21.931] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 61
[14:24:21.931] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 43.8849
[14:24:21.931] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 44
[14:24:21.931] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.6601
[14:24:21.931] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 86
[14:24:21.931] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.447
[14:24:21.931] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 54
[14:24:21.931] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.0848
[14:24:21.931] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 66
[14:24:21.931] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.2378
[14:24:21.931] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,68] phvalue 69
[14:24:21.931] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.6264
[14:24:21.932] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 57
[14:24:21.932] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.9088
[14:24:21.932] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,62] phvalue 82
[14:24:21.932] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.4769
[14:24:21.932] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 67
[14:24:21.935] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 0 0
[14:24:22.337] <TB1>     INFO: Expecting 2560 events.
[14:24:23.293] <TB1>     INFO: 2560 events read in total (242ms).
[14:24:23.294] <TB1>     INFO: Test took 1358ms.
[14:24:23.294] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:24:23.294] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 1 1
[14:24:23.801] <TB1>     INFO: Expecting 2560 events.
[14:24:24.758] <TB1>     INFO: 2560 events read in total (242ms).
[14:24:24.758] <TB1>     INFO: Test took 1464ms.
[14:24:24.758] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:24:24.758] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 25, 2 2
[14:24:25.266] <TB1>     INFO: Expecting 2560 events.
[14:24:26.223] <TB1>     INFO: 2560 events read in total (242ms).
[14:24:26.223] <TB1>     INFO: Test took 1465ms.
[14:24:26.223] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:24:26.224] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 3 3
[14:24:26.731] <TB1>     INFO: Expecting 2560 events.
[14:24:27.687] <TB1>     INFO: 2560 events read in total (241ms).
[14:24:27.687] <TB1>     INFO: Test took 1463ms.
[14:24:27.687] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:24:27.687] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 4 4
[14:24:28.194] <TB1>     INFO: Expecting 2560 events.
[14:24:29.150] <TB1>     INFO: 2560 events read in total (241ms).
[14:24:29.150] <TB1>     INFO: Test took 1463ms.
[14:24:29.150] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:24:29.151] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 43, 5 5
[14:24:29.658] <TB1>     INFO: Expecting 2560 events.
[14:24:30.614] <TB1>     INFO: 2560 events read in total (241ms).
[14:24:30.615] <TB1>     INFO: Test took 1464ms.
[14:24:30.615] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:24:30.616] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 32, 6 6
[14:24:31.122] <TB1>     INFO: Expecting 2560 events.
[14:24:32.081] <TB1>     INFO: 2560 events read in total (244ms).
[14:24:32.082] <TB1>     INFO: Test took 1466ms.
[14:24:32.082] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:24:32.082] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 7 7
[14:24:32.589] <TB1>     INFO: Expecting 2560 events.
[14:24:33.548] <TB1>     INFO: 2560 events read in total (243ms).
[14:24:33.548] <TB1>     INFO: Test took 1466ms.
[14:24:33.548] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:24:33.548] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 8 8
[14:24:34.055] <TB1>     INFO: Expecting 2560 events.
[14:24:35.013] <TB1>     INFO: 2560 events read in total (243ms).
[14:24:35.013] <TB1>     INFO: Test took 1465ms.
[14:24:35.013] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:24:35.013] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 9 9
[14:24:35.520] <TB1>     INFO: Expecting 2560 events.
[14:24:36.477] <TB1>     INFO: 2560 events read in total (242ms).
[14:24:36.478] <TB1>     INFO: Test took 1465ms.
[14:24:36.478] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:24:36.478] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 10 10
[14:24:36.985] <TB1>     INFO: Expecting 2560 events.
[14:24:37.942] <TB1>     INFO: 2560 events read in total (242ms).
[14:24:37.943] <TB1>     INFO: Test took 1465ms.
[14:24:37.943] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:24:37.943] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 11 11
[14:24:38.450] <TB1>     INFO: Expecting 2560 events.
[14:24:39.406] <TB1>     INFO: 2560 events read in total (241ms).
[14:24:39.407] <TB1>     INFO: Test took 1464ms.
[14:24:39.407] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:24:39.407] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 68, 12 12
[14:24:39.914] <TB1>     INFO: Expecting 2560 events.
[14:24:40.872] <TB1>     INFO: 2560 events read in total (243ms).
[14:24:40.873] <TB1>     INFO: Test took 1466ms.
[14:24:40.873] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:24:40.873] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 13 13
[14:24:41.380] <TB1>     INFO: Expecting 2560 events.
[14:24:42.337] <TB1>     INFO: 2560 events read in total (242ms).
[14:24:42.337] <TB1>     INFO: Test took 1464ms.
[14:24:42.337] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:24:42.337] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 62, 14 14
[14:24:42.845] <TB1>     INFO: Expecting 2560 events.
[14:24:43.803] <TB1>     INFO: 2560 events read in total (243ms).
[14:24:43.804] <TB1>     INFO: Test took 1467ms.
[14:24:43.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:24:43.805] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 15 15
[14:24:44.311] <TB1>     INFO: Expecting 2560 events.
[14:24:45.269] <TB1>     INFO: 2560 events read in total (243ms).
[14:24:45.270] <TB1>     INFO: Test took 1465ms.
[14:24:45.270] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:24:45.270] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[14:24:45.270] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[14:24:45.270] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[14:24:45.270] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[14:24:45.270] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:24:45.270] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[14:24:45.270] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:24:45.270] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[14:24:45.270] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC8
[14:24:45.270] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[14:24:45.270] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[14:24:45.270] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:24:45.270] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC12
[14:24:45.270] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[14:24:45.270] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:24:45.270] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC15
[14:24:45.274] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:24:45.779] <TB1>     INFO: Expecting 655360 events.
[14:24:57.494] <TB1>     INFO: 655360 events read in total (10999ms).
[14:24:57.504] <TB1>     INFO: Expecting 655360 events.
[14:25:08.999] <TB1>     INFO: 655360 events read in total (10935ms).
[14:25:09.013] <TB1>     INFO: Expecting 655360 events.
[14:25:20.515] <TB1>     INFO: 655360 events read in total (10942ms).
[14:25:20.535] <TB1>     INFO: Expecting 655360 events.
[14:25:32.083] <TB1>     INFO: 655360 events read in total (10997ms).
[14:25:32.108] <TB1>     INFO: Expecting 655360 events.
[14:25:43.600] <TB1>     INFO: 655360 events read in total (10949ms).
[14:25:43.629] <TB1>     INFO: Expecting 655360 events.
[14:25:55.204] <TB1>     INFO: 655360 events read in total (11029ms).
[14:25:55.237] <TB1>     INFO: Expecting 655360 events.
[14:26:06.762] <TB1>     INFO: 655360 events read in total (10991ms).
[14:26:06.798] <TB1>     INFO: Expecting 655360 events.
[14:26:18.349] <TB1>     INFO: 655360 events read in total (11012ms).
[14:26:18.391] <TB1>     INFO: Expecting 655360 events.
[14:26:29.928] <TB1>     INFO: 655360 events read in total (11010ms).
[14:26:29.972] <TB1>     INFO: Expecting 655360 events.
[14:26:41.557] <TB1>     INFO: 655360 events read in total (11054ms).
[14:26:41.610] <TB1>     INFO: Expecting 655360 events.
[14:26:53.121] <TB1>     INFO: 655360 events read in total (10984ms).
[14:26:53.179] <TB1>     INFO: Expecting 655360 events.
[14:27:04.785] <TB1>     INFO: 655360 events read in total (11079ms).
[14:27:04.843] <TB1>     INFO: Expecting 655360 events.
[14:27:16.423] <TB1>     INFO: 655360 events read in total (11053ms).
[14:27:16.490] <TB1>     INFO: Expecting 655360 events.
[14:27:28.074] <TB1>     INFO: 655360 events read in total (11058ms).
[14:27:28.147] <TB1>     INFO: Expecting 655360 events.
[14:27:39.757] <TB1>     INFO: 655360 events read in total (11084ms).
[14:27:39.830] <TB1>     INFO: Expecting 655360 events.
[14:27:51.431] <TB1>     INFO: 655360 events read in total (11074ms).
[14:27:51.508] <TB1>     INFO: Test took 186234ms.
[14:27:51.604] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:27:51.909] <TB1>     INFO: Expecting 655360 events.
[14:28:03.599] <TB1>     INFO: 655360 events read in total (10975ms).
[14:28:03.610] <TB1>     INFO: Expecting 655360 events.
[14:28:15.112] <TB1>     INFO: 655360 events read in total (10942ms).
[14:28:15.127] <TB1>     INFO: Expecting 655360 events.
[14:28:26.599] <TB1>     INFO: 655360 events read in total (10921ms).
[14:28:26.620] <TB1>     INFO: Expecting 655360 events.
[14:28:38.198] <TB1>     INFO: 655360 events read in total (11026ms).
[14:28:38.223] <TB1>     INFO: Expecting 655360 events.
[14:28:49.692] <TB1>     INFO: 655360 events read in total (10928ms).
[14:28:49.722] <TB1>     INFO: Expecting 655360 events.
[14:29:01.261] <TB1>     INFO: 655360 events read in total (10995ms).
[14:29:01.294] <TB1>     INFO: Expecting 655360 events.
[14:29:12.671] <TB1>     INFO: 655360 events read in total (10843ms).
[14:29:12.707] <TB1>     INFO: Expecting 655360 events.
[14:29:24.085] <TB1>     INFO: 655360 events read in total (10839ms).
[14:29:24.125] <TB1>     INFO: Expecting 655360 events.
[14:29:35.746] <TB1>     INFO: 655360 events read in total (11085ms).
[14:29:35.792] <TB1>     INFO: Expecting 655360 events.
[14:29:47.331] <TB1>     INFO: 655360 events read in total (11013ms).
[14:29:47.381] <TB1>     INFO: Expecting 655360 events.
[14:29:58.936] <TB1>     INFO: 655360 events read in total (11028ms).
[14:29:58.994] <TB1>     INFO: Expecting 655360 events.
[14:30:10.543] <TB1>     INFO: 655360 events read in total (11023ms).
[14:30:10.600] <TB1>     INFO: Expecting 655360 events.
[14:30:22.065] <TB1>     INFO: 655360 events read in total (10938ms).
[14:30:22.126] <TB1>     INFO: Expecting 655360 events.
[14:30:33.624] <TB1>     INFO: 655360 events read in total (10972ms).
[14:30:33.690] <TB1>     INFO: Expecting 655360 events.
[14:30:45.240] <TB1>     INFO: 655360 events read in total (11024ms).
[14:30:45.314] <TB1>     INFO: Expecting 655360 events.
[14:30:56.845] <TB1>     INFO: 655360 events read in total (11004ms).
[14:30:56.924] <TB1>     INFO: Test took 185320ms.
[14:30:57.094] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:57.095] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:30:57.095] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:57.095] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:30:57.095] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:57.095] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:30:57.095] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:57.096] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:30:57.096] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:57.096] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:30:57.096] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:57.097] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:30:57.097] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:57.097] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:30:57.097] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:57.097] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:30:57.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:57.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:30:57.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:57.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:30:57.098] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:57.099] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:30:57.099] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:57.099] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:30:57.099] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:57.100] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:30:57.100] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:57.100] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:30:57.100] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:57.100] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:30:57.100] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:30:57.101] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:30:57.101] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:57.108] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:57.114] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:57.121] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:57.128] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:57.135] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:57.141] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:57.148] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:57.155] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:57.162] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:57.169] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:57.175] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:57.182] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:57.189] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:57.195] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:57.202] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:30:57.209] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:30:57.238] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C0.dat
[14:30:57.239] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C1.dat
[14:30:57.239] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C2.dat
[14:30:57.239] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C3.dat
[14:30:57.239] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C4.dat
[14:30:57.239] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C5.dat
[14:30:57.239] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C6.dat
[14:30:57.239] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C7.dat
[14:30:57.239] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C8.dat
[14:30:57.240] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C9.dat
[14:30:57.240] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C10.dat
[14:30:57.240] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C11.dat
[14:30:57.240] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C12.dat
[14:30:57.240] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C13.dat
[14:30:57.240] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C14.dat
[14:30:57.240] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//dacParameters35_C15.dat
[14:30:57.592] <TB1>     INFO: Expecting 41600 events.
[14:31:01.428] <TB1>     INFO: 41600 events read in total (3121ms).
[14:31:01.428] <TB1>     INFO: Test took 4185ms.
[14:31:02.076] <TB1>     INFO: Expecting 41600 events.
[14:31:05.905] <TB1>     INFO: 41600 events read in total (3114ms).
[14:31:05.906] <TB1>     INFO: Test took 4174ms.
[14:31:06.557] <TB1>     INFO: Expecting 41600 events.
[14:31:10.401] <TB1>     INFO: 41600 events read in total (3130ms).
[14:31:10.402] <TB1>     INFO: Test took 4195ms.
[14:31:10.700] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:10.832] <TB1>     INFO: Expecting 2560 events.
[14:31:11.791] <TB1>     INFO: 2560 events read in total (244ms).
[14:31:11.791] <TB1>     INFO: Test took 1091ms.
[14:31:11.792] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:12.300] <TB1>     INFO: Expecting 2560 events.
[14:31:13.258] <TB1>     INFO: 2560 events read in total (243ms).
[14:31:13.259] <TB1>     INFO: Test took 1467ms.
[14:31:13.260] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:13.767] <TB1>     INFO: Expecting 2560 events.
[14:31:14.725] <TB1>     INFO: 2560 events read in total (243ms).
[14:31:14.725] <TB1>     INFO: Test took 1465ms.
[14:31:14.728] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:15.233] <TB1>     INFO: Expecting 2560 events.
[14:31:16.192] <TB1>     INFO: 2560 events read in total (244ms).
[14:31:16.193] <TB1>     INFO: Test took 1465ms.
[14:31:16.195] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:16.701] <TB1>     INFO: Expecting 2560 events.
[14:31:17.658] <TB1>     INFO: 2560 events read in total (242ms).
[14:31:17.659] <TB1>     INFO: Test took 1465ms.
[14:31:17.661] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:18.167] <TB1>     INFO: Expecting 2560 events.
[14:31:19.126] <TB1>     INFO: 2560 events read in total (244ms).
[14:31:19.126] <TB1>     INFO: Test took 1465ms.
[14:31:19.128] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:19.634] <TB1>     INFO: Expecting 2560 events.
[14:31:20.593] <TB1>     INFO: 2560 events read in total (243ms).
[14:31:20.594] <TB1>     INFO: Test took 1467ms.
[14:31:20.595] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:21.102] <TB1>     INFO: Expecting 2560 events.
[14:31:22.059] <TB1>     INFO: 2560 events read in total (242ms).
[14:31:22.059] <TB1>     INFO: Test took 1464ms.
[14:31:22.061] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:22.568] <TB1>     INFO: Expecting 2560 events.
[14:31:23.526] <TB1>     INFO: 2560 events read in total (243ms).
[14:31:23.526] <TB1>     INFO: Test took 1465ms.
[14:31:23.529] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:24.036] <TB1>     INFO: Expecting 2560 events.
[14:31:24.994] <TB1>     INFO: 2560 events read in total (243ms).
[14:31:24.994] <TB1>     INFO: Test took 1465ms.
[14:31:24.996] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:25.503] <TB1>     INFO: Expecting 2560 events.
[14:31:26.462] <TB1>     INFO: 2560 events read in total (244ms).
[14:31:26.462] <TB1>     INFO: Test took 1466ms.
[14:31:26.464] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:26.970] <TB1>     INFO: Expecting 2560 events.
[14:31:27.929] <TB1>     INFO: 2560 events read in total (244ms).
[14:31:27.930] <TB1>     INFO: Test took 1466ms.
[14:31:27.932] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:28.438] <TB1>     INFO: Expecting 2560 events.
[14:31:29.400] <TB1>     INFO: 2560 events read in total (247ms).
[14:31:29.400] <TB1>     INFO: Test took 1468ms.
[14:31:29.402] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:29.909] <TB1>     INFO: Expecting 2560 events.
[14:31:30.868] <TB1>     INFO: 2560 events read in total (244ms).
[14:31:30.869] <TB1>     INFO: Test took 1467ms.
[14:31:30.870] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:31.377] <TB1>     INFO: Expecting 2560 events.
[14:31:32.336] <TB1>     INFO: 2560 events read in total (244ms).
[14:31:32.337] <TB1>     INFO: Test took 1467ms.
[14:31:32.339] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:32.844] <TB1>     INFO: Expecting 2560 events.
[14:31:33.803] <TB1>     INFO: 2560 events read in total (244ms).
[14:31:33.804] <TB1>     INFO: Test took 1465ms.
[14:31:33.806] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:34.312] <TB1>     INFO: Expecting 2560 events.
[14:31:35.269] <TB1>     INFO: 2560 events read in total (243ms).
[14:31:35.270] <TB1>     INFO: Test took 1464ms.
[14:31:35.272] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:35.779] <TB1>     INFO: Expecting 2560 events.
[14:31:36.737] <TB1>     INFO: 2560 events read in total (244ms).
[14:31:36.737] <TB1>     INFO: Test took 1465ms.
[14:31:36.739] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:37.245] <TB1>     INFO: Expecting 2560 events.
[14:31:38.204] <TB1>     INFO: 2560 events read in total (244ms).
[14:31:38.204] <TB1>     INFO: Test took 1465ms.
[14:31:38.206] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:38.713] <TB1>     INFO: Expecting 2560 events.
[14:31:39.672] <TB1>     INFO: 2560 events read in total (245ms).
[14:31:39.673] <TB1>     INFO: Test took 1467ms.
[14:31:39.675] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:40.181] <TB1>     INFO: Expecting 2560 events.
[14:31:41.140] <TB1>     INFO: 2560 events read in total (244ms).
[14:31:41.141] <TB1>     INFO: Test took 1466ms.
[14:31:41.143] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:41.649] <TB1>     INFO: Expecting 2560 events.
[14:31:42.606] <TB1>     INFO: 2560 events read in total (242ms).
[14:31:42.607] <TB1>     INFO: Test took 1464ms.
[14:31:42.609] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:43.115] <TB1>     INFO: Expecting 2560 events.
[14:31:44.072] <TB1>     INFO: 2560 events read in total (242ms).
[14:31:44.073] <TB1>     INFO: Test took 1464ms.
[14:31:44.075] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:44.581] <TB1>     INFO: Expecting 2560 events.
[14:31:45.538] <TB1>     INFO: 2560 events read in total (242ms).
[14:31:45.538] <TB1>     INFO: Test took 1463ms.
[14:31:45.540] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:46.047] <TB1>     INFO: Expecting 2560 events.
[14:31:47.006] <TB1>     INFO: 2560 events read in total (244ms).
[14:31:47.006] <TB1>     INFO: Test took 1466ms.
[14:31:47.008] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:47.515] <TB1>     INFO: Expecting 2560 events.
[14:31:48.472] <TB1>     INFO: 2560 events read in total (242ms).
[14:31:48.473] <TB1>     INFO: Test took 1465ms.
[14:31:48.475] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:48.981] <TB1>     INFO: Expecting 2560 events.
[14:31:49.940] <TB1>     INFO: 2560 events read in total (244ms).
[14:31:49.940] <TB1>     INFO: Test took 1465ms.
[14:31:49.942] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:50.449] <TB1>     INFO: Expecting 2560 events.
[14:31:51.409] <TB1>     INFO: 2560 events read in total (245ms).
[14:31:51.409] <TB1>     INFO: Test took 1467ms.
[14:31:51.411] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:51.918] <TB1>     INFO: Expecting 2560 events.
[14:31:52.878] <TB1>     INFO: 2560 events read in total (245ms).
[14:31:52.880] <TB1>     INFO: Test took 1469ms.
[14:31:52.882] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:53.387] <TB1>     INFO: Expecting 2560 events.
[14:31:54.346] <TB1>     INFO: 2560 events read in total (244ms).
[14:31:54.347] <TB1>     INFO: Test took 1465ms.
[14:31:54.349] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:54.855] <TB1>     INFO: Expecting 2560 events.
[14:31:55.815] <TB1>     INFO: 2560 events read in total (245ms).
[14:31:55.815] <TB1>     INFO: Test took 1467ms.
[14:31:55.818] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:31:56.324] <TB1>     INFO: Expecting 2560 events.
[14:31:57.282] <TB1>     INFO: 2560 events read in total (244ms).
[14:31:57.282] <TB1>     INFO: Test took 1466ms.
[14:31:58.297] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 470 seconds
[14:31:58.297] <TB1>     INFO: PH scale (per ROC):    74  74  70  67  70  67  79  76  74  76  66  79  77  76  72  74
[14:31:58.297] <TB1>     INFO: PH offset (per ROC):  180 187 197 190 191 185 159 186 203 167 202 179 178 190 173 182
[14:31:58.477] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:31:58.479] <TB1>     INFO: ######################################################################
[14:31:58.479] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:31:58.479] <TB1>     INFO: ######################################################################
[14:31:58.479] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:31:58.491] <TB1>     INFO: scanning low vcal = 10
[14:31:58.834] <TB1>     INFO: Expecting 41600 events.
[14:32:02.552] <TB1>     INFO: 41600 events read in total (3003ms).
[14:32:02.552] <TB1>     INFO: Test took 4061ms.
[14:32:02.555] <TB1>     INFO: scanning low vcal = 20
[14:32:03.060] <TB1>     INFO: Expecting 41600 events.
[14:32:06.776] <TB1>     INFO: 41600 events read in total (3001ms).
[14:32:06.776] <TB1>     INFO: Test took 4221ms.
[14:32:06.779] <TB1>     INFO: scanning low vcal = 30
[14:32:07.285] <TB1>     INFO: Expecting 41600 events.
[14:32:11.013] <TB1>     INFO: 41600 events read in total (3013ms).
[14:32:11.014] <TB1>     INFO: Test took 4235ms.
[14:32:11.016] <TB1>     INFO: scanning low vcal = 40
[14:32:11.516] <TB1>     INFO: Expecting 41600 events.
[14:32:15.744] <TB1>     INFO: 41600 events read in total (3513ms).
[14:32:15.745] <TB1>     INFO: Test took 4729ms.
[14:32:15.747] <TB1>     INFO: scanning low vcal = 50
[14:32:16.166] <TB1>     INFO: Expecting 41600 events.
[14:32:20.435] <TB1>     INFO: 41600 events read in total (3554ms).
[14:32:20.435] <TB1>     INFO: Test took 4688ms.
[14:32:20.438] <TB1>     INFO: scanning low vcal = 60
[14:32:20.856] <TB1>     INFO: Expecting 41600 events.
[14:32:25.124] <TB1>     INFO: 41600 events read in total (3553ms).
[14:32:25.125] <TB1>     INFO: Test took 4687ms.
[14:32:25.128] <TB1>     INFO: scanning low vcal = 70
[14:32:25.542] <TB1>     INFO: Expecting 41600 events.
[14:32:29.794] <TB1>     INFO: 41600 events read in total (3537ms).
[14:32:29.794] <TB1>     INFO: Test took 4666ms.
[14:32:29.797] <TB1>     INFO: scanning low vcal = 80
[14:32:30.217] <TB1>     INFO: Expecting 41600 events.
[14:32:34.466] <TB1>     INFO: 41600 events read in total (3534ms).
[14:32:34.467] <TB1>     INFO: Test took 4670ms.
[14:32:34.470] <TB1>     INFO: scanning low vcal = 90
[14:32:34.890] <TB1>     INFO: Expecting 41600 events.
[14:32:39.159] <TB1>     INFO: 41600 events read in total (3554ms).
[14:32:39.160] <TB1>     INFO: Test took 4690ms.
[14:32:39.164] <TB1>     INFO: scanning low vcal = 100
[14:32:39.574] <TB1>     INFO: Expecting 41600 events.
[14:32:43.951] <TB1>     INFO: 41600 events read in total (3662ms).
[14:32:43.951] <TB1>     INFO: Test took 4787ms.
[14:32:43.954] <TB1>     INFO: scanning low vcal = 110
[14:32:44.371] <TB1>     INFO: Expecting 41600 events.
[14:32:48.611] <TB1>     INFO: 41600 events read in total (3525ms).
[14:32:48.612] <TB1>     INFO: Test took 4658ms.
[14:32:48.615] <TB1>     INFO: scanning low vcal = 120
[14:32:49.036] <TB1>     INFO: Expecting 41600 events.
[14:32:53.288] <TB1>     INFO: 41600 events read in total (3537ms).
[14:32:53.289] <TB1>     INFO: Test took 4674ms.
[14:32:53.292] <TB1>     INFO: scanning low vcal = 130
[14:32:53.710] <TB1>     INFO: Expecting 41600 events.
[14:32:57.953] <TB1>     INFO: 41600 events read in total (3529ms).
[14:32:57.954] <TB1>     INFO: Test took 4662ms.
[14:32:57.957] <TB1>     INFO: scanning low vcal = 140
[14:32:58.376] <TB1>     INFO: Expecting 41600 events.
[14:33:02.632] <TB1>     INFO: 41600 events read in total (3541ms).
[14:33:02.633] <TB1>     INFO: Test took 4676ms.
[14:33:02.636] <TB1>     INFO: scanning low vcal = 150
[14:33:03.057] <TB1>     INFO: Expecting 41600 events.
[14:33:07.290] <TB1>     INFO: 41600 events read in total (3518ms).
[14:33:07.291] <TB1>     INFO: Test took 4655ms.
[14:33:07.294] <TB1>     INFO: scanning low vcal = 160
[14:33:07.715] <TB1>     INFO: Expecting 41600 events.
[14:33:11.986] <TB1>     INFO: 41600 events read in total (3556ms).
[14:33:11.987] <TB1>     INFO: Test took 4693ms.
[14:33:11.990] <TB1>     INFO: scanning low vcal = 170
[14:33:12.410] <TB1>     INFO: Expecting 41600 events.
[14:33:16.671] <TB1>     INFO: 41600 events read in total (3546ms).
[14:33:16.672] <TB1>     INFO: Test took 4682ms.
[14:33:16.677] <TB1>     INFO: scanning low vcal = 180
[14:33:17.096] <TB1>     INFO: Expecting 41600 events.
[14:33:21.337] <TB1>     INFO: 41600 events read in total (3526ms).
[14:33:21.338] <TB1>     INFO: Test took 4661ms.
[14:33:21.341] <TB1>     INFO: scanning low vcal = 190
[14:33:21.756] <TB1>     INFO: Expecting 41600 events.
[14:33:26.013] <TB1>     INFO: 41600 events read in total (3542ms).
[14:33:26.013] <TB1>     INFO: Test took 4672ms.
[14:33:26.016] <TB1>     INFO: scanning low vcal = 200
[14:33:26.437] <TB1>     INFO: Expecting 41600 events.
[14:33:30.693] <TB1>     INFO: 41600 events read in total (3541ms).
[14:33:30.693] <TB1>     INFO: Test took 4677ms.
[14:33:30.697] <TB1>     INFO: scanning low vcal = 210
[14:33:31.117] <TB1>     INFO: Expecting 41600 events.
[14:33:35.382] <TB1>     INFO: 41600 events read in total (3550ms).
[14:33:35.382] <TB1>     INFO: Test took 4685ms.
[14:33:35.385] <TB1>     INFO: scanning low vcal = 220
[14:33:35.806] <TB1>     INFO: Expecting 41600 events.
[14:33:40.071] <TB1>     INFO: 41600 events read in total (3550ms).
[14:33:40.072] <TB1>     INFO: Test took 4687ms.
[14:33:40.075] <TB1>     INFO: scanning low vcal = 230
[14:33:40.494] <TB1>     INFO: Expecting 41600 events.
[14:33:44.741] <TB1>     INFO: 41600 events read in total (3532ms).
[14:33:44.741] <TB1>     INFO: Test took 4666ms.
[14:33:44.744] <TB1>     INFO: scanning low vcal = 240
[14:33:45.165] <TB1>     INFO: Expecting 41600 events.
[14:33:49.422] <TB1>     INFO: 41600 events read in total (3542ms).
[14:33:49.423] <TB1>     INFO: Test took 4679ms.
[14:33:49.426] <TB1>     INFO: scanning low vcal = 250
[14:33:49.847] <TB1>     INFO: Expecting 41600 events.
[14:33:54.099] <TB1>     INFO: 41600 events read in total (3538ms).
[14:33:54.100] <TB1>     INFO: Test took 4674ms.
[14:33:54.106] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:33:54.524] <TB1>     INFO: Expecting 41600 events.
[14:33:58.771] <TB1>     INFO: 41600 events read in total (3532ms).
[14:33:58.772] <TB1>     INFO: Test took 4666ms.
[14:33:58.775] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:33:59.195] <TB1>     INFO: Expecting 41600 events.
[14:34:03.444] <TB1>     INFO: 41600 events read in total (3534ms).
[14:34:03.445] <TB1>     INFO: Test took 4670ms.
[14:34:03.448] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:34:03.867] <TB1>     INFO: Expecting 41600 events.
[14:34:08.121] <TB1>     INFO: 41600 events read in total (3539ms).
[14:34:08.122] <TB1>     INFO: Test took 4674ms.
[14:34:08.125] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:34:08.543] <TB1>     INFO: Expecting 41600 events.
[14:34:12.788] <TB1>     INFO: 41600 events read in total (3530ms).
[14:34:12.788] <TB1>     INFO: Test took 4663ms.
[14:34:12.791] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:34:13.212] <TB1>     INFO: Expecting 41600 events.
[14:34:17.462] <TB1>     INFO: 41600 events read in total (3535ms).
[14:34:17.462] <TB1>     INFO: Test took 4671ms.
[14:34:18.004] <TB1>     INFO: PixTestGainPedestal::measure() done 
[14:34:18.007] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:34:18.007] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:34:18.007] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:34:18.008] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:34:18.008] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:34:18.008] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:34:18.008] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:34:18.008] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:34:18.008] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:34:18.009] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:34:18.009] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:34:18.009] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:34:18.009] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:34:18.009] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:34:18.009] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:34:18.010] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:34:56.694] <TB1>     INFO: PixTestGainPedestal::fit() done
[14:34:56.694] <TB1>     INFO: non-linearity mean:  0.961 0.953 0.958 0.963 0.967 0.954 0.946 0.954 0.957 0.958 0.960 0.952 0.959 0.956 0.952 0.956
[14:34:56.694] <TB1>     INFO: non-linearity RMS:   0.006 0.007 0.007 0.005 0.004 0.007 0.007 0.009 0.008 0.006 0.006 0.007 0.007 0.006 0.006 0.007
[14:34:56.702] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:34:56.738] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:34:56.761] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:34:56.784] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:34:56.807] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:34:56.830] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:34:56.853] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:34:56.876] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:34:56.899] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:34:56.922] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:34:56.945] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:34:56.967] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:34:56.990] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:34:57.014] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:34:57.037] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:34:57.060] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-6-28_FPIXTest-17C-Nebraska-160902-1309-150V_2016-09-02_13h09m_1472839762//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:34:57.083] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[14:34:57.083] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:34:57.090] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:34:57.090] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:34:57.093] <TB1>     INFO: ######################################################################
[14:34:57.093] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:34:57.093] <TB1>     INFO: ######################################################################
[14:34:57.095] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:34:57.106] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:34:57.106] <TB1>     INFO:     run 1 of 1
[14:34:57.106] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:57.448] <TB1>     INFO: Expecting 3120000 events.
[14:35:48.239] <TB1>     INFO: 1289055 events read in total (50076ms).
[14:36:36.302] <TB1>     INFO: 2578190 events read in total (98140ms).
[14:36:57.380] <TB1>     INFO: 3120000 events read in total (119218ms).
[14:36:57.426] <TB1>     INFO: Test took 120321ms.
[14:36:57.503] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:57.649] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:59.028] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:37:00.399] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:37:01.815] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:37:03.292] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:37:04.793] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:37:06.253] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:37:07.712] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:37:09.045] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:37:10.419] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:37:11.818] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:37:13.281] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:37:14.651] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:37:16.079] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:37:17.562] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:37:19.021] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:37:20.492] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 388354048
[14:37:20.522] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:37:20.522] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.8607, RMS = 1.44833
[14:37:20.522] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:37:20.522] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:37:20.522] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.5353, RMS = 1.91059
[14:37:20.522] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:37:20.524] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:37:20.524] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.5837, RMS = 2.14099
[14:37:20.524] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:37:20.524] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:37:20.524] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.2002, RMS = 2.56289
[14:37:20.524] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:37:20.525] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:37:20.525] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.0894, RMS = 1.19656
[14:37:20.525] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:37:20.525] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:37:20.525] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1104, RMS = 0.934065
[14:37:20.525] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:37:20.526] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:37:20.527] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6578, RMS = 1.97134
[14:37:20.527] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:37:20.527] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:37:20.527] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.29, RMS = 2.01049
[14:37:20.527] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[14:37:20.528] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:37:20.528] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.8983, RMS = 2.16759
[14:37:20.528] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[14:37:20.528] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:37:20.528] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.2152, RMS = 2.48917
[14:37:20.528] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[14:37:20.529] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:37:20.529] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.8234, RMS = 1.55977
[14:37:20.529] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[14:37:20.529] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:37:20.529] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.715, RMS = 1.43871
[14:37:20.529] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:37:20.531] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:37:20.531] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.8126, RMS = 1.48567
[14:37:20.531] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:37:20.531] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:37:20.531] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7842, RMS = 1.22159
[14:37:20.531] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:37:20.533] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:37:20.533] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.5494, RMS = 1.42857
[14:37:20.533] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[14:37:20.533] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:37:20.533] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.2858, RMS = 1.72708
[14:37:20.533] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[14:37:20.534] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:37:20.534] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.2364, RMS = 2.56534
[14:37:20.534] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:37:20.534] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:37:20.534] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.1885, RMS = 2.30755
[14:37:20.534] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[14:37:20.535] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:37:20.535] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.5719, RMS = 1.23305
[14:37:20.535] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:37:20.535] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:37:20.535] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.8155, RMS = 1.52057
[14:37:20.535] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:37:20.536] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:37:20.536] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.3893, RMS = 1.49643
[14:37:20.536] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[14:37:20.536] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:37:20.536] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.2067, RMS = 1.52378
[14:37:20.536] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[14:37:20.537] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:37:20.537] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.6282, RMS = 1.18998
[14:37:20.537] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:37:20.537] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:37:20.538] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.0149, RMS = 1.61965
[14:37:20.538] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:37:20.539] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:37:20.539] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8781, RMS = 1.0087
[14:37:20.539] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:37:20.539] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:37:20.539] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8303, RMS = 0.976553
[14:37:20.539] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:37:20.540] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:37:20.540] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.885, RMS = 1.72218
[14:37:20.540] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[14:37:20.540] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:37:20.540] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.6012, RMS = 1.5543
[14:37:20.540] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:37:20.541] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:37:20.541] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.9902, RMS = 1.16606
[14:37:20.541] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:37:20.541] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:37:20.541] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2522, RMS = 1.13297
[14:37:20.541] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:37:20.542] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:37:20.542] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.6691, RMS = 1.85656
[14:37:20.542] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[14:37:20.542] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:37:20.542] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8, RMS = 1.73342
[14:37:20.542] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[14:37:20.545] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 143 seconds
[14:37:20.545] <TB1>     INFO: number of dead bumps (per ROC):     1    0    2    8    0    0    0    0    0    0    0    0    0    0    3    0
[14:37:20.545] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:37:20.640] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:37:20.640] <TB1>     INFO: enter test to run
[14:37:20.640] <TB1>     INFO:   test:  no parameter change
[14:37:20.641] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.1mA
[14:37:20.642] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 471.1mA
[14:37:20.642] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.3 C
[14:37:20.642] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:37:21.163] <TB1>    QUIET: Connection to board 26 closed.
[14:37:21.168] <TB1>     INFO: pXar: this is the end, my friend
[14:37:21.169] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
