<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3480" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3480{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3480{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3480{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_3480{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t5_3480{left:69px;bottom:1071px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t6_3480{left:69px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_3480{left:69px;bottom:1030px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t8_3480{left:607px;bottom:1036px;}
#t9_3480{left:622px;bottom:1030px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#ta_3480{left:69px;bottom:1013px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tb_3480{left:69px;bottom:954px;letter-spacing:0.13px;}
#tc_3480{left:151px;bottom:954px;letter-spacing:0.15px;word-spacing:0.01px;}
#td_3480{left:69px;bottom:930px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_3480{left:69px;bottom:914px;letter-spacing:-0.15px;}
#tf_3480{left:69px;bottom:889px;letter-spacing:-0.14px;}
#tg_3480{left:95px;bottom:889px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_3480{left:69px;bottom:865px;letter-spacing:-0.14px;}
#ti_3480{left:95px;bottom:865px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tj_3480{left:69px;bottom:840px;letter-spacing:-0.13px;}
#tk_3480{left:95px;bottom:840px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tl_3480{left:69px;bottom:816px;letter-spacing:-0.14px;}
#tm_3480{left:95px;bottom:816px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tn_3480{left:69px;bottom:791px;letter-spacing:-0.13px;}
#to_3480{left:95px;bottom:791px;letter-spacing:-0.15px;word-spacing:-0.73px;}
#tp_3480{left:95px;bottom:774px;letter-spacing:-0.13px;}
#tq_3480{left:69px;bottom:750px;letter-spacing:-0.13px;}
#tr_3480{left:95px;bottom:750px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ts_3480{left:69px;bottom:726px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_3480{left:69px;bottom:667px;letter-spacing:0.13px;}
#tu_3480{left:151px;bottom:667px;letter-spacing:0.15px;word-spacing:0.01px;}
#tv_3480{left:69px;bottom:643px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tw_3480{left:69px;bottom:626px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_3480{left:69px;bottom:609px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ty_3480{left:69px;bottom:583px;}
#tz_3480{left:95px;bottom:587px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#t10_3480{left:69px;bottom:560px;}
#t11_3480{left:95px;bottom:564px;letter-spacing:-0.18px;word-spacing:-0.39px;}
#t12_3480{left:69px;bottom:537px;}
#t13_3480{left:95px;bottom:541px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t14_3480{left:69px;bottom:514px;}
#t15_3480{left:95px;bottom:518px;letter-spacing:-0.17px;word-spacing:-0.49px;}
#t16_3480{left:69px;bottom:491px;}
#t17_3480{left:95px;bottom:495px;letter-spacing:-0.17px;word-spacing:-0.5px;}
#t18_3480{left:69px;bottom:469px;}
#t19_3480{left:95px;bottom:472px;letter-spacing:-0.17px;word-spacing:-0.5px;}
#t1a_3480{left:69px;bottom:448px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t1b_3480{left:69px;bottom:423px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1c_3480{left:69px;bottom:406px;letter-spacing:-0.13px;word-spacing:-1.33px;}
#t1d_3480{left:344px;bottom:413px;}
#t1e_3480{left:358px;bottom:406px;letter-spacing:-0.15px;word-spacing:-1.3px;}
#t1f_3480{left:69px;bottom:389px;letter-spacing:-0.12px;word-spacing:-0.53px;}
#t1g_3480{left:226px;bottom:396px;}
#t1h_3480{left:241px;bottom:389px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1i_3480{left:69px;bottom:331px;letter-spacing:0.13px;}
#t1j_3480{left:151px;bottom:331px;letter-spacing:0.14px;word-spacing:0.01px;}
#t1k_3480{left:69px;bottom:307px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1l_3480{left:69px;bottom:290px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t1m_3480{left:69px;bottom:266px;letter-spacing:-0.13px;}
#t1n_3480{left:95px;bottom:266px;letter-spacing:-0.11px;word-spacing:-0.45px;}
#t1o_3480{left:95px;bottom:249px;letter-spacing:-0.12px;word-spacing:-0.58px;}
#t1p_3480{left:95px;bottom:232px;letter-spacing:-0.11px;word-spacing:-0.46px;}
#t1q_3480{left:95px;bottom:215px;letter-spacing:-0.11px;word-spacing:-0.47px;}
#t1r_3480{left:95px;bottom:192px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1s_3480{left:95px;bottom:176px;letter-spacing:-0.16px;word-spacing:-0.43px;}

.s1_3480{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3480{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3480{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3480{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s5_3480{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3480{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3480" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3480Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3480" style="-webkit-user-select: none;"><object width="935" height="1210" data="3480/3480.svg" type="image/svg+xml" id="pdf3480" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3480" class="t s1_3480">14-2 </span><span id="t2_3480" class="t s1_3480">Vol. 3A </span>
<span id="t3_3480" class="t s2_3480">SYSTEM PROGRAMMING FOR INSTRUCTION SET EXTENSIONS AND PROCESSOR EXTENDED STATES </span>
<span id="t4_3480" class="t s3_3480">apply to SSE also apply to other sets of SIMD extensions that operate on the same processor state and subject to </span>
<span id="t5_3480" class="t s3_3480">the same sets of non-numerical and numerical exception behavior. </span>
<span id="t6_3480" class="t s3_3480">Chapter 11, “Programming with Intel® Streaming SIMD Extensions 2 (Intel® SSE2)‚” and Chapter 12, “Program- </span>
<span id="t7_3480" class="t s3_3480">ming with Intel® SSE3, SSSE3, Intel® SSE4, and Intel® AES-NI,” in the Intel </span>
<span id="t8_3480" class="t s4_3480">® </span>
<span id="t9_3480" class="t s3_3480">64 and IA-32 Architectures Soft- </span>
<span id="ta_3480" class="t s3_3480">ware Developer’s Manual, Volume 1, provide details on the Intel SSE instruction set. </span>
<span id="tb_3480" class="t s5_3480">14.1.1 </span><span id="tc_3480" class="t s5_3480">Adding Support to an Operating System for SSE Extensions </span>
<span id="td_3480" class="t s3_3480">The following guidelines describe functions that an operating system or executive must perform to support SSE </span>
<span id="te_3480" class="t s3_3480">extensions: </span>
<span id="tf_3480" class="t s3_3480">1. </span><span id="tg_3480" class="t s3_3480">Check that the processor supports the SSE extensions. </span>
<span id="th_3480" class="t s3_3480">2. </span><span id="ti_3480" class="t s3_3480">Check that the processor supports the FXSAVE and FXRSTOR instructions or the XSAVE feature set. </span>
<span id="tj_3480" class="t s3_3480">3. </span><span id="tk_3480" class="t s3_3480">Provide an initialization for the SSE states. </span>
<span id="tl_3480" class="t s3_3480">4. </span><span id="tm_3480" class="t s3_3480">Provide support for the FXSAVE and FXRSTOR instructions or the XSAVE feature set. </span>
<span id="tn_3480" class="t s3_3480">5. </span><span id="to_3480" class="t s3_3480">Provide support (if necessary) in non-numeric exception handlers for exceptions generated by the SSE instruc- </span>
<span id="tp_3480" class="t s3_3480">tions. </span>
<span id="tq_3480" class="t s3_3480">6. </span><span id="tr_3480" class="t s3_3480">Provide an exception handler for the SIMD floating-point exception (#XM). </span>
<span id="ts_3480" class="t s3_3480">The following sections describe how to implement each of these guidelines. </span>
<span id="tt_3480" class="t s5_3480">14.1.2 </span><span id="tu_3480" class="t s5_3480">Checking for CPU Support </span>
<span id="tv_3480" class="t s3_3480">If the processor attempts to execute an unsupported SSE instruction, the processor generates an invalid-opcode </span>
<span id="tw_3480" class="t s3_3480">exception (#UD). Before an operating system or executive attempts to use SSE extensions, it should check that </span>
<span id="tx_3480" class="t s3_3480">support is present by confirming the following bit values returned by the CPUID instruction: </span>
<span id="ty_3480" class="t s6_3480">• </span><span id="tz_3480" class="t s3_3480">CPUID.1:EDX.SSE[bit 25] = 1 </span>
<span id="t10_3480" class="t s6_3480">• </span><span id="t11_3480" class="t s3_3480">CPUID.1:EDX.SSE2[bit 26] = 1 </span>
<span id="t12_3480" class="t s6_3480">• </span><span id="t13_3480" class="t s3_3480">CPUID.1:ECX.SSE3[bit 0] = 1 </span>
<span id="t14_3480" class="t s6_3480">• </span><span id="t15_3480" class="t s3_3480">CPUID.1:ECX.SSSE3[bit 9] = 1 </span>
<span id="t16_3480" class="t s6_3480">• </span><span id="t17_3480" class="t s3_3480">CPUID.1:ECX.SSE4_1[bit 19] = 1 </span>
<span id="t18_3480" class="t s6_3480">• </span><span id="t19_3480" class="t s3_3480">CPUID.1:ECX.SSE4_2[bit 20] = 1 </span>
<span id="t1a_3480" class="t s3_3480">(To use POPCNT instruction, software must check CPUID.1:ECX.POPCNT[bit 23] = 1.) </span>
<span id="t1b_3480" class="t s3_3480">Separate checks must be made to ensure that the processor supports either FXSAVE and FXRSTOR or the XSAVE </span>
<span id="t1c_3480" class="t s3_3480">feature set. See Section 10.5 of the Intel </span>
<span id="t1d_3480" class="t s4_3480">® </span>
<span id="t1e_3480" class="t s3_3480">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, and </span>
<span id="t1f_3480" class="t s3_3480">Chapter 13 of the Intel </span>
<span id="t1g_3480" class="t s4_3480">® </span>
<span id="t1h_3480" class="t s3_3480">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, respectively. </span>
<span id="t1i_3480" class="t s5_3480">14.1.3 </span><span id="t1j_3480" class="t s5_3480">Initialization of the SSE Extensions </span>
<span id="t1k_3480" class="t s3_3480">The operating system or executive should carry out the following steps to set up SSE extensions for use by appli- </span>
<span id="t1l_3480" class="t s3_3480">cation programs: </span>
<span id="t1m_3480" class="t s3_3480">1. </span><span id="t1n_3480" class="t s3_3480">Set CR4.OSFXSR[bit 9] = 1. Setting this flag implies that the operating system provides facilities for saving </span>
<span id="t1o_3480" class="t s3_3480">and restoring SSE state using FXSAVE and FXRSTOR instructions. These instructions may be used to save the </span>
<span id="t1p_3480" class="t s3_3480">SSE state during task switches and when invoking the SIMD floating-point exception (#XM) handler (see </span>
<span id="t1q_3480" class="t s3_3480">Section 14.1.5, “Providing a Handler for the SIMD Floating-Point Exception (#XM)”). </span>
<span id="t1r_3480" class="t s3_3480">If the processor does not support the FXSAVE and FXRSTOR instructions, attempting to set the OSFXSR flag </span>
<span id="t1s_3480" class="t s3_3480">causes a general-protection exception (#GP) to be generated. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
