============================================================
  Generated by:           Encounter(R) RTL Compiler v11.20-s017_1
  Generated on:           Jul 18 2016  05:07:29 pm
  Module:                 spi_final
  Technology libraries:   c35_CORELIB_TYP 3.02
                          c35_IOLIB_TYP revision 1.0
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


 Clock Description
 ----------------- 

 Clock                              Clock    Source     No of   
 Name    Period   Rise    Fall      Domain  Pin/Port  Registers 
----------------------------------------------------------------
 m_clk   50000.0   0.0   25000.0   domain_1   m_clk         118 

 Clock Network Latency / Setup Uncertainty
 ----------------------------------------- 

        Network   Network   Source   Source     Setup        Setup    
Clock   Latency   Latency  Latency  Latency  Uncertainty  Uncertainty 
 Name    Rise      Fall      Rise     Fall       Rise         Fall    
----------------------------------------------------------------------
m_clk       0.0       0.0      0.0      0.0          0.0          0.0 

 Clock Relationship (with uncertainty & latency)
 ----------------------------------------------- 

   From     To      R->R      R->F      F->R      F->F  
--------------------------------------------------------
  m_clk   m_clk   50000.0   25000.0   25000.0   50000.0 
