/// Auto-generated register definitions for TWIHS0
/// Device: ATSAME70N21
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::atmel::same70::atsame70n21::twihs0 {

// ============================================================================
// TWIHS0 - Two-wire Interface High Speed
// Base Address: 0x40018000
// ============================================================================

/// TWIHS0 Register Structure
struct TWIHS0_Registers {

    /// Control Register
    /// Offset: 0x0000
    /// Access: write-only
    volatile uint32_t CR;

    /// Master Mode Register
    /// Offset: 0x0004
    volatile uint32_t MMR;

    /// Slave Mode Register
    /// Offset: 0x0008
    volatile uint32_t SMR;

    /// Internal Address Register
    /// Offset: 0x000C
    volatile uint32_t IADR;

    /// Clock Waveform Generator Register
    /// Offset: 0x0010
    volatile uint32_t CWGR;
    uint8_t RESERVED_0014[12]; ///< Reserved

    /// Status Register
    /// Offset: 0x0020
    /// Access: read-only
    volatile uint32_t SR;

    /// Interrupt Enable Register
    /// Offset: 0x0024
    /// Access: write-only
    volatile uint32_t IER;

    /// Interrupt Disable Register
    /// Offset: 0x0028
    /// Access: write-only
    volatile uint32_t IDR;

    /// Interrupt Mask Register
    /// Offset: 0x002C
    /// Access: read-only
    volatile uint32_t IMR;

    /// Receive Holding Register
    /// Offset: 0x0030
    /// Access: read-only
    volatile uint32_t RHR;

    /// Transmit Holding Register
    /// Offset: 0x0034
    /// Access: write-only
    volatile uint32_t THR;

    /// SMBus Timing Register
    /// Offset: 0x0038
    volatile uint32_t SMBTR;
    uint8_t RESERVED_003C[8]; ///< Reserved

    /// Filter Register
    /// Offset: 0x0044
    volatile uint32_t FILTR;
    uint8_t RESERVED_0048[4]; ///< Reserved

    /// SleepWalking Matching Register
    /// Offset: 0x004C
    volatile uint32_t SWMR;
    uint8_t RESERVED_0050[148]; ///< Reserved

    /// Write Protection Mode Register
    /// Offset: 0x00E4
    volatile uint32_t WPMR;

    /// Write Protection Status Register
    /// Offset: 0x00E8
    /// Access: read-only
    volatile uint32_t WPSR;
};

static_assert(sizeof(TWIHS0_Registers) >= 236, "TWIHS0_Registers size mismatch");

/// TWIHS0 peripheral instance
constexpr TWIHS0_Registers* TWIHS0 = 
    reinterpret_cast<TWIHS0_Registers*>(0x40018000);

}  // namespace alloy::hal::atmel::same70::atsame70n21::twihs0
