MODEL
MODEL_VERSION "v1998.8";
DESIGN "glue_logic";

/* port names and type */
INPUT S:PIN35 = ABUS<0>;
INPUT S:PIN42 = UDS;
INPUT S:PIN1 = AS;
INPUT S:PIN36 = ABUS<1>;
INPUT S:PIN43 = LDS;
INPUT S:PIN18 = SRESET;
INPUT S:PIN19 = BRESET;
INPUT S:PIN44 = DUART_DTACK;
OUTPUT S:PIN40 = CPU_DTACK;
TRIOUT S:PIN26 = ROMLOE;
TRIOUT S:PIN28 = ROMLCE;
TRIOUT S:PIN20 = ROMHOE;
TRIOUT S:PIN39 = HALT;
TRIOUT S:PIN3 = DUARTCS;
TRIOUT S:PIN22 = ROMHCE;
TRIOUT S:PIN37 = RESET;
TRIOUT S:PIN24 = RAMLOE;
TRIOUT S:PIN27 = RAMLCE;
TRIOUT S:PIN25 = RAMLCE2;
TRIOUT S:PIN14 = RAMHOE;
TRIOUT S:PIN13 = RAMHCE;
TRIOUT S:PIN11 = RAMHCE2;
TRIOUT S:PIN9 = LED<5>;
TRIOUT S:PIN8 = LED<3>;
TRIOUT S:PIN4 = LED<1>;
TRIOUT S:PIN38 = BERR;
OUTPUT S:PIN7 = LED<4>;
OUTPUT S:PIN5 = LED<2>;
OUTPUT S:PIN2 = LED<0>;

/* timing arc definitions */
ABUS<0>_CPU_DTACK_delay: DELAY ABUS<0> CPU_DTACK;
AS_CPU_DTACK_delay: DELAY AS CPU_DTACK;
ABUS<1>_CPU_DTACK_delay: DELAY ABUS<1> CPU_DTACK;
DUART_DTACK_CPU_DTACK_delay: DELAY DUART_DTACK CPU_DTACK;
ABUS<0>_DUARTCS_delay: DELAY (ENABLE_HIGH) ABUS<0> DUARTCS;
AS_DUARTCS_delay: DELAY (ENABLE_HIGH) AS DUARTCS;
ABUS<1>_DUARTCS_delay: DELAY (ENABLE_HIGH) ABUS<1> DUARTCS;
LDS_DUARTCS_delay: DELAY (ENABLE_HIGH) LDS DUARTCS;
SRESET_HALT_delay: DELAY (ENABLE_HIGH) SRESET HALT;
BRESET_HALT_delay: DELAY (ENABLE_HIGH) BRESET HALT;
UDS_RAMHCE_delay: DELAY (ENABLE_HIGH) UDS RAMHCE;
AS_RAMHCE_delay: DELAY (ENABLE_HIGH) AS RAMHCE;
ABUS<1>_RAMHCE_delay: DELAY (ENABLE_HIGH) ABUS<1> RAMHCE;
ABUS<0>_RAMHCE_delay: DELAY (ENABLE_HIGH) ABUS<0> RAMHCE;
ABUS<1>_RAMHCE2_delay: DELAY (ENABLE_HIGH) ABUS<1> RAMHCE2;
ABUS<0>_RAMHCE2_delay: DELAY (ENABLE_HIGH) ABUS<0> RAMHCE2;
AS_RAMHCE2_delay: DELAY (ENABLE_HIGH) AS RAMHCE2;
UDS_RAMHCE2_delay: DELAY (ENABLE_HIGH) UDS RAMHCE2;
ABUS<0>_RAMHOE_delay: DELAY (ENABLE_HIGH) ABUS<0> RAMHOE;
ABUS<1>_RAMHOE_delay: DELAY (ENABLE_HIGH) ABUS<1> RAMHOE;
AS_RAMHOE_delay: DELAY (ENABLE_HIGH) AS RAMHOE;
UDS_RAMHOE_delay: DELAY (ENABLE_HIGH) UDS RAMHOE;
AS_RAMLCE_delay: DELAY (ENABLE_HIGH) AS RAMLCE;
ABUS<1>_RAMLCE_delay: DELAY (ENABLE_HIGH) ABUS<1> RAMLCE;
ABUS<0>_RAMLCE_delay: DELAY (ENABLE_HIGH) ABUS<0> RAMLCE;
LDS_RAMLCE_delay: DELAY (ENABLE_HIGH) LDS RAMLCE;
AS_RAMLCE2_delay: DELAY (ENABLE_HIGH) AS RAMLCE2;
ABUS<1>_RAMLCE2_delay: DELAY (ENABLE_HIGH) ABUS<1> RAMLCE2;
ABUS<0>_RAMLCE2_delay: DELAY (ENABLE_HIGH) ABUS<0> RAMLCE2;
LDS_RAMLCE2_delay: DELAY (ENABLE_HIGH) LDS RAMLCE2;
ABUS<1>_RAMLOE_delay: DELAY (ENABLE_HIGH) ABUS<1> RAMLOE;
LDS_RAMLOE_delay: DELAY (ENABLE_HIGH) LDS RAMLOE;
ABUS<0>_RAMLOE_delay: DELAY (ENABLE_HIGH) ABUS<0> RAMLOE;
AS_RAMLOE_delay: DELAY (ENABLE_HIGH) AS RAMLOE;
BRESET_RESET_delay: DELAY (ENABLE_HIGH) BRESET RESET;
SRESET_RESET_delay: DELAY (ENABLE_HIGH) SRESET RESET;
ABUS<0>_ROMHCE_delay: DELAY (ENABLE_HIGH) ABUS<0> ROMHCE;
ABUS<1>_ROMHCE_delay: DELAY (ENABLE_HIGH) ABUS<1> ROMHCE;
AS_ROMHCE_delay: DELAY (ENABLE_HIGH) AS ROMHCE;
UDS_ROMHCE_delay: DELAY (ENABLE_HIGH) UDS ROMHCE;
ABUS<1>_ROMHOE_delay: DELAY (ENABLE_HIGH) ABUS<1> ROMHOE;
AS_ROMHOE_delay: DELAY (ENABLE_HIGH) AS ROMHOE;
ABUS<0>_ROMHOE_delay: DELAY (ENABLE_HIGH) ABUS<0> ROMHOE;
UDS_ROMHOE_delay: DELAY (ENABLE_HIGH) UDS ROMHOE;
LDS_ROMLCE_delay: DELAY (ENABLE_HIGH) LDS ROMLCE;
ABUS<1>_ROMLCE_delay: DELAY (ENABLE_HIGH) ABUS<1> ROMLCE;
AS_ROMLCE_delay: DELAY (ENABLE_HIGH) AS ROMLCE;
ABUS<0>_ROMLCE_delay: DELAY (ENABLE_HIGH) ABUS<0> ROMLCE;
ABUS<0>_ROMLOE_delay: DELAY (ENABLE_HIGH) ABUS<0> ROMLOE;
AS_ROMLOE_delay: DELAY (ENABLE_HIGH) AS ROMLOE;
ABUS<1>_ROMLOE_delay: DELAY (ENABLE_HIGH) ABUS<1> ROMLOE;
LDS_ROMLOE_delay: DELAY (ENABLE_HIGH) LDS ROMLOE;

/* timing check arc definitions */

ENDMODEL
