$date
	Thu Sep 20 23:10:25 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module behavioralDecoder $end
$var wire 1 ! address0 $end
$var wire 1 " address1 $end
$var wire 1 # enable $end
$var wire 1 $ out3 $end
$var wire 1 % out2 $end
$var wire 1 & out1 $end
$var wire 1 ' out0 $end
$upscope $end
$scope module testDecoder $end
$var wire 1 ( out3 $end
$var wire 1 ) out2 $end
$var wire 1 * out1 $end
$var wire 1 + out0 $end
$var reg 1 , addr0 $end
$var reg 1 - addr1 $end
$var reg 1 . enable $end
$scope module decoder $end
$var wire 1 / A0andA1 $end
$var wire 1 0 A0andnA1 $end
$var wire 1 , address0 $end
$var wire 1 - address1 $end
$var wire 1 . enable $end
$var wire 1 1 nA0 $end
$var wire 1 2 nA0andA1 $end
$var wire 1 3 nA0andnA1 $end
$var wire 1 4 nA1 $end
$var wire 1 + out0 $end
$var wire 1 * out1 $end
$var wire 1 ) out2 $end
$var wire 1 ( out3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x4
x3
x2
x1
x0
x/
0.
0-
0,
x+
x*
x)
x(
x'
x&
x%
x$
z#
z"
z!
$end
#50000
14
11
0(
0)
0*
0+
0/
02
00
#100000
13
#1000000
1,
#1050000
01
10
#1100000
03
#2000000
1-
0,
#2050000
04
11
00
#2100000
12
#3000000
1,
#3050000
01
1/
#3100000
02
#4000000
0-
0,
1.
#4050000
14
11
0/
1(
#4100000
13
0(
#4150000
1+
#5000000
1,
#5050000
01
10
#5100000
03
1*
#5150000
0+
#6000000
1-
0,
#6050000
04
11
00
#6100000
12
0*
#6150000
1)
#7000000
1,
#7050000
01
1/
#7100000
02
1(
#7150000
0)
#8000000
