This Git Repo contains VHDL files for Group 17's Reaction Timer Project:

* Source code for our top level structural module main.vhd (inside sources_1)
* Source code for all other behavioural sub modules (inside sources_1)
* Test benches for our ALU and shift register modules (inside sim_1)
* Constraints file (inside constrs_1)