Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 15:01:05 2020
| Host         : LAPTOP-B2R9HB2C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: XLJC/state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: XLJC/state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: XLJC/state_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: XLJC/state_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: XLJC/state_reg[4]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: rgb/RGB_LED_0/clock_rgb/clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 114 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 369 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.643        0.000                      0                  397        0.051        0.000                      0                  397        3.000        0.000                       0                   375  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          3.643        0.000                      0                  397        0.126        0.000                      0                  397        4.500        0.000                       0                   371  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        3.644        0.000                      0                  397        0.126        0.000                      0                  397        4.500        0.000                       0                   371  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.643        0.000                      0                  397        0.051        0.000                      0                  397  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.643        0.000                      0                  397        0.051        0.000                      0                  397  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 3.013ns (48.005%)  route 3.263ns (51.995%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.981     5.155    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y31         LUT3 (Prop_lut3_I1_O)        0.313     5.468 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[2]_i_1__1/O
                         net (fo=1, routed)           0.000     5.468    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[2]_i_1__1_n_0
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.493     8.584    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[2]/C
                         clock pessimism              0.570     9.154    
                         clock uncertainty           -0.074     9.080    
    SLICE_X25Y31         FDRE (Setup_fdre_C_D)        0.031     9.111    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.111    
                         arrival time                          -5.468    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 3.013ns (48.036%)  route 3.259ns (51.964%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.977     5.151    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y31         LUT3 (Prop_lut3_I0_O)        0.313     5.464 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     5.464    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[0]_i_1__1_n_0
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.493     8.584    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[0]/C
                         clock pessimism              0.570     9.154    
                         clock uncertainty           -0.074     9.080    
    SLICE_X25Y31         FDRE (Setup_fdre_C_D)        0.029     9.109    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.109    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 3.013ns (48.031%)  route 3.260ns (51.969%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.978     5.151    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.313     5.464 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[8]_i_1__1/O
                         net (fo=1, routed)           0.000     5.464    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[8]_i_1__1_n_0
    SLICE_X25Y32         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.495     8.586    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y32         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[8]/C
                         clock pessimism              0.570     9.156    
                         clock uncertainty           -0.074     9.082    
    SLICE_X25Y32         FDRE (Setup_fdre_C_D)        0.031     9.113    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 3.013ns (48.062%)  route 3.256ns (51.938%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.974     5.147    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.313     5.460 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[6]_i_1__1/O
                         net (fo=1, routed)           0.000     5.460    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[6]_i_1__1_n_0
    SLICE_X25Y32         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.495     8.586    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y32         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[6]/C
                         clock pessimism              0.570     9.156    
                         clock uncertainty           -0.074     9.082    
    SLICE_X25Y32         FDRE (Setup_fdre_C_D)        0.029     9.111    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.111    
                         arrival time                          -5.460    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 3.013ns (48.232%)  route 3.234ns (51.768%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.952     5.125    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y35         LUT3 (Prop_lut3_I1_O)        0.313     5.438 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[26]_i_1__1/O
                         net (fo=1, routed)           0.000     5.438    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[26]_i_1__1_n_0
    SLICE_X25Y35         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.498     8.589    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y35         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[26]/C
                         clock pessimism              0.570     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X25Y35         FDRE (Setup_fdre_C_D)        0.031     9.116    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                          -5.438    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.680ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 3.013ns (48.240%)  route 3.233ns (51.760%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.951     5.124    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y35         LUT3 (Prop_lut3_I1_O)        0.313     5.437 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[28]_i_1__1/O
                         net (fo=1, routed)           0.000     5.437    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[28]_i_1__1_n_0
    SLICE_X25Y35         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.498     8.589    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y35         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[28]/C
                         clock pessimism              0.570     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X25Y35         FDRE (Setup_fdre_C_D)        0.032     9.117    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -5.437    
  -------------------------------------------------------------------
                         slack                                  3.680    

Slack (MET) :             3.692ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 3.008ns (47.964%)  route 3.263ns (52.036%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.981     5.155    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y31         LUT3 (Prop_lut3_I1_O)        0.308     5.463 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[3]_i_1__1/O
                         net (fo=1, routed)           0.000     5.463    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[3]_i_1__1_n_0
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.493     8.584    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[3]/C
                         clock pessimism              0.570     9.154    
                         clock uncertainty           -0.074     9.080    
    SLICE_X25Y31         FDRE (Setup_fdre_C_D)        0.075     9.155    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.155    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  3.692    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.266ns  (logic 3.007ns (47.986%)  route 3.259ns (52.014%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.977     5.151    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y31         LUT3 (Prop_lut3_I1_O)        0.307     5.458 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.000     5.458    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[1]_i_1__1_n_0
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.493     8.584    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[1]/C
                         clock pessimism              0.570     9.154    
                         clock uncertainty           -0.074     9.080    
    SLICE_X25Y31         FDRE (Setup_fdre_C_D)        0.075     9.155    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.155    
                         arrival time                          -5.458    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.698ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 3.008ns (47.990%)  route 3.260ns (52.010%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.978     5.151    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.308     5.459 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[9]_i_1__1/O
                         net (fo=1, routed)           0.000     5.459    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[9]_i_1__1_n_0
    SLICE_X25Y32         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.495     8.586    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y32         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[9]/C
                         clock pessimism              0.570     9.156    
                         clock uncertainty           -0.074     9.082    
    SLICE_X25Y32         FDRE (Setup_fdre_C_D)        0.075     9.157    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  3.698    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 3.013ns (48.437%)  route 3.207ns (51.563%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.925     5.099    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y34         LUT3 (Prop_lut3_I1_O)        0.313     5.412 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[14]_i_1__1/O
                         net (fo=1, routed)           0.000     5.412    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[14]_i_1__1_n_0
    SLICE_X25Y34         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.497     8.588    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y34         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[14]/C
                         clock pessimism              0.570     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X25Y34         FDRE (Setup_fdre_C_D)        0.029     9.113    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                  3.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.556    -0.570    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[17]/Q
                         net (fo=1, routed)           0.056    -0.373    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[30]_0[14]
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.823    -0.806    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X21Y32         FDCE (Hold_fdce_C_D)         0.071    -0.499    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rgb/Key_Test_Color_0/rgb_data_1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.562    -0.564    rgb/Key_Test_Color_0/clk_out1
    SLICE_X9Y35          FDCE                                         r  rgb/Key_Test_Color_0/rgb_data_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  rgb/Key_Test_Color_0/rgb_data_1_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.367    rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[47]_0[9]
    SLICE_X9Y35          FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.831    -0.798    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X9Y35          FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[9]/C
                         clock pessimism              0.234    -0.564    
    SLICE_X9Y35          FDCE (Hold_fdce_C_D)         0.071    -0.493    rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rgb/Key_Test_Color_0/period_100ms_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/period_100ms_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.945%)  route 0.098ns (41.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.562    -0.564    rgb/Key_Test_Color_0/clk_out1
    SLICE_X25Y37         FDCE                                         r  rgb/Key_Test_Color_0/period_100ms_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  rgb/Key_Test_Color_0/period_100ms_o_reg[0]/Q
                         net (fo=2, routed)           0.098    -0.325    rgb/RGB_LED_0/Driver_Breath_LED_0/D[0]
    SLICE_X24Y37         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/period_100ms_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.830    -0.799    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X24Y37         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/period_100ms_i_reg[0]/C
                         clock pessimism              0.248    -0.551    
    SLICE_X24Y37         FDCE (Hold_fdce_C_D)         0.085    -0.466    rgb/RGB_LED_0/Driver_Breath_LED_0/period_100ms_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clk_buff1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.557    -0.569    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X16Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_reg/Q
                         net (fo=2, routed)           0.076    -0.352    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_0
    SLICE_X16Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clk_buff1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.825    -0.804    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X16Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clk_buff1_reg[0]/C
                         clock pessimism              0.235    -0.569    
    SLICE_X16Y32         FDCE (Hold_fdce_C_D)         0.075    -0.494    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_buff1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 key_one/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_one/cnt_full_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.559    -0.567    key_one/CLK
    SLICE_X27Y32         FDCE                                         r  key_one/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  key_one/cnt_reg[0]/Q
                         net (fo=2, routed)           0.098    -0.328    key_one/cnt_reg[0]
    SLICE_X26Y32         LUT5 (Prop_lut5_I3_O)        0.045    -0.283 r  key_one/cnt_full_i_1/O
                         net (fo=1, routed)           0.000    -0.283    key_one/cnt_full
    SLICE_X26Y32         FDCE                                         r  key_one/cnt_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.826    -0.803    key_one/CLK
    SLICE_X26Y32         FDCE                                         r  key_one/cnt_full_reg/C
                         clock pessimism              0.249    -0.554    
    SLICE_X26Y32         FDCE (Hold_fdce_C_D)         0.120    -0.434    key_one/cnt_full_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 emt/led_tmpa_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            emt/en_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.562    -0.564    emt/CLK
    SLICE_X29Y36         FDCE                                         r  emt/led_tmpa_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  emt/led_tmpa_reg/Q
                         net (fo=2, routed)           0.099    -0.324    emt/led_tmpa
    SLICE_X28Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.279 r  emt/en_i_1/O
                         net (fo=1, routed)           0.000    -0.279    emt/en_i_1_n_0
    SLICE_X28Y36         FDPE                                         r  emt/en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.830    -0.799    emt/CLK
    SLICE_X28Y36         FDPE                                         r  emt/en_reg/C
                         clock pessimism              0.248    -0.551    
    SLICE_X28Y36         FDPE (Hold_fdpe_C_D)         0.120    -0.431    emt/en_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 rgb/Key_Test_Color_0/rgb_data_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.564    -0.562    rgb/Key_Test_Color_0/clk_out1
    SLICE_X5Y36          FDCE                                         r  rgb/Key_Test_Color_0/rgb_data_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.128    -0.434 r  rgb/Key_Test_Color_0/rgb_data_1_reg[5]/Q
                         net (fo=1, routed)           0.059    -0.375    rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[47]_0[5]
    SLICE_X4Y36          FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.833    -0.796    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X4Y36          FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[5]/C
                         clock pessimism              0.247    -0.549    
    SLICE_X4Y36          FDCE (Hold_fdce_C_D)         0.016    -0.533    rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[5]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 rgb/Key_Test_Color_0/rgb_data_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.564    -0.562    rgb/Key_Test_Color_0/clk_out1
    SLICE_X5Y36          FDCE                                         r  rgb/Key_Test_Color_0/rgb_data_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.128    -0.434 r  rgb/Key_Test_Color_0/rgb_data_1_reg[7]/Q
                         net (fo=1, routed)           0.062    -0.372    rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[47]_0[7]
    SLICE_X4Y36          FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.833    -0.796    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X4Y36          FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[7]/C
                         clock pessimism              0.247    -0.549    
    SLICE_X4Y36          FDCE (Hold_fdce_C_D)         0.019    -0.530    rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.556    -0.570    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[19]/Q
                         net (fo=1, routed)           0.110    -0.319    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[30]_0[16]
    SLICE_X21Y33         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.824    -0.805    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y33         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[20]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X21Y33         FDCE (Hold_fdce_C_D)         0.076    -0.479    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[20]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.556    -0.570    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[16]/Q
                         net (fo=1, routed)           0.112    -0.317    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[30]_0[13]
    SLICE_X21Y33         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.824    -0.805    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y33         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[17]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X21Y33         FDCE (Hold_fdce_C_D)         0.075    -0.480    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[17]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    system_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X29Y29     XLJC/key_tmpa1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y34     XLJC/key_tmpa2_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X26Y36     XLJC/key_tmpb1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X26Y36     XLJC/key_tmpb2_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X27Y33     key_one/cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X27Y33     key_one/cnt_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X27Y33     key_one/cnt_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X27Y34     key_one/cnt_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  system_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y29     XLJC/key_tmpa1_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y34     XLJC/key_tmpa2_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y33     key_one/cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y33     key_one/cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y33     key_one/cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y34     key_one/cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y34     key_one/cnt_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y29     key_one/key_flag_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y35      rgb/Key_Test_Color_0/rgb_data_1_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y35      rgb/Key_Test_Color_0/rgb_data_1_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y34     XLJC/key_tmpa2_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y36     XLJC/key_tmpb1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y36     XLJC/key_tmpb2_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y33     key_one/cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y33     key_one/cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y33     key_one/cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y34     key_two/cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y34     key_two/cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y34     key_two/cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y34     key_two/cnt_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    system_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  system_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 3.013ns (48.005%)  route 3.263ns (51.995%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.981     5.155    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y31         LUT3 (Prop_lut3_I1_O)        0.313     5.468 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[2]_i_1__1/O
                         net (fo=1, routed)           0.000     5.468    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[2]_i_1__1_n_0
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.493     8.584    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[2]/C
                         clock pessimism              0.570     9.154    
                         clock uncertainty           -0.074     9.081    
    SLICE_X25Y31         FDRE (Setup_fdre_C_D)        0.031     9.112    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.112    
                         arrival time                          -5.468    
  -------------------------------------------------------------------
                         slack                                  3.644    

Slack (MET) :             3.646ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 3.013ns (48.036%)  route 3.259ns (51.964%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.977     5.151    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y31         LUT3 (Prop_lut3_I0_O)        0.313     5.464 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     5.464    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[0]_i_1__1_n_0
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.493     8.584    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[0]/C
                         clock pessimism              0.570     9.154    
                         clock uncertainty           -0.074     9.081    
    SLICE_X25Y31         FDRE (Setup_fdre_C_D)        0.029     9.110    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.110    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                  3.646    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 3.013ns (48.031%)  route 3.260ns (51.969%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.978     5.151    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.313     5.464 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[8]_i_1__1/O
                         net (fo=1, routed)           0.000     5.464    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[8]_i_1__1_n_0
    SLICE_X25Y32         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.495     8.586    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y32         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[8]/C
                         clock pessimism              0.570     9.156    
                         clock uncertainty           -0.074     9.083    
    SLICE_X25Y32         FDRE (Setup_fdre_C_D)        0.031     9.114    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 3.013ns (48.062%)  route 3.256ns (51.938%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.974     5.147    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.313     5.460 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[6]_i_1__1/O
                         net (fo=1, routed)           0.000     5.460    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[6]_i_1__1_n_0
    SLICE_X25Y32         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.495     8.586    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y32         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[6]/C
                         clock pessimism              0.570     9.156    
                         clock uncertainty           -0.074     9.083    
    SLICE_X25Y32         FDRE (Setup_fdre_C_D)        0.029     9.112    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.112    
                         arrival time                          -5.460    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.679ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 3.013ns (48.232%)  route 3.234ns (51.768%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.952     5.125    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y35         LUT3 (Prop_lut3_I1_O)        0.313     5.438 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[26]_i_1__1/O
                         net (fo=1, routed)           0.000     5.438    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[26]_i_1__1_n_0
    SLICE_X25Y35         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.498     8.589    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y35         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[26]/C
                         clock pessimism              0.570     9.159    
                         clock uncertainty           -0.074     9.086    
    SLICE_X25Y35         FDRE (Setup_fdre_C_D)        0.031     9.117    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -5.438    
  -------------------------------------------------------------------
                         slack                                  3.679    

Slack (MET) :             3.681ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 3.013ns (48.240%)  route 3.233ns (51.760%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.951     5.124    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y35         LUT3 (Prop_lut3_I1_O)        0.313     5.437 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[28]_i_1__1/O
                         net (fo=1, routed)           0.000     5.437    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[28]_i_1__1_n_0
    SLICE_X25Y35         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.498     8.589    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y35         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[28]/C
                         clock pessimism              0.570     9.159    
                         clock uncertainty           -0.074     9.086    
    SLICE_X25Y35         FDRE (Setup_fdre_C_D)        0.032     9.118    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          9.118    
                         arrival time                          -5.437    
  -------------------------------------------------------------------
                         slack                                  3.681    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 3.008ns (47.964%)  route 3.263ns (52.036%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.981     5.155    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y31         LUT3 (Prop_lut3_I1_O)        0.308     5.463 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[3]_i_1__1/O
                         net (fo=1, routed)           0.000     5.463    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[3]_i_1__1_n_0
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.493     8.584    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[3]/C
                         clock pessimism              0.570     9.154    
                         clock uncertainty           -0.074     9.081    
    SLICE_X25Y31         FDRE (Setup_fdre_C_D)        0.075     9.156    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.156    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  3.693    

Slack (MET) :             3.698ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.266ns  (logic 3.007ns (47.986%)  route 3.259ns (52.014%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.977     5.151    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y31         LUT3 (Prop_lut3_I1_O)        0.307     5.458 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.000     5.458    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[1]_i_1__1_n_0
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.493     8.584    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[1]/C
                         clock pessimism              0.570     9.154    
                         clock uncertainty           -0.074     9.081    
    SLICE_X25Y31         FDRE (Setup_fdre_C_D)        0.075     9.156    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.156    
                         arrival time                          -5.458    
  -------------------------------------------------------------------
                         slack                                  3.698    

Slack (MET) :             3.698ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 3.008ns (47.990%)  route 3.260ns (52.010%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.978     5.151    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.308     5.459 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[9]_i_1__1/O
                         net (fo=1, routed)           0.000     5.459    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[9]_i_1__1_n_0
    SLICE_X25Y32         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.495     8.586    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y32         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[9]/C
                         clock pessimism              0.570     9.156    
                         clock uncertainty           -0.074     9.083    
    SLICE_X25Y32         FDRE (Setup_fdre_C_D)        0.075     9.158    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.158    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  3.698    

Slack (MET) :             3.702ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 3.013ns (48.437%)  route 3.207ns (51.563%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.925     5.099    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y34         LUT3 (Prop_lut3_I1_O)        0.313     5.412 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[14]_i_1__1/O
                         net (fo=1, routed)           0.000     5.412    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[14]_i_1__1_n_0
    SLICE_X25Y34         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.497     8.588    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y34         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[14]/C
                         clock pessimism              0.570     9.158    
                         clock uncertainty           -0.074     9.085    
    SLICE_X25Y34         FDRE (Setup_fdre_C_D)        0.029     9.114    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.114    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                  3.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.556    -0.570    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[17]/Q
                         net (fo=1, routed)           0.056    -0.373    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[30]_0[14]
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.823    -0.806    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X21Y32         FDCE (Hold_fdce_C_D)         0.071    -0.499    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rgb/Key_Test_Color_0/rgb_data_1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.562    -0.564    rgb/Key_Test_Color_0/clk_out1
    SLICE_X9Y35          FDCE                                         r  rgb/Key_Test_Color_0/rgb_data_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  rgb/Key_Test_Color_0/rgb_data_1_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.367    rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[47]_0[9]
    SLICE_X9Y35          FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.831    -0.798    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X9Y35          FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[9]/C
                         clock pessimism              0.234    -0.564    
    SLICE_X9Y35          FDCE (Hold_fdce_C_D)         0.071    -0.493    rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 rgb/Key_Test_Color_0/period_100ms_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/period_100ms_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.945%)  route 0.098ns (41.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.562    -0.564    rgb/Key_Test_Color_0/clk_out1
    SLICE_X25Y37         FDCE                                         r  rgb/Key_Test_Color_0/period_100ms_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  rgb/Key_Test_Color_0/period_100ms_o_reg[0]/Q
                         net (fo=2, routed)           0.098    -0.325    rgb/RGB_LED_0/Driver_Breath_LED_0/D[0]
    SLICE_X24Y37         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/period_100ms_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.830    -0.799    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X24Y37         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/period_100ms_i_reg[0]/C
                         clock pessimism              0.248    -0.551    
    SLICE_X24Y37         FDCE (Hold_fdce_C_D)         0.085    -0.466    rgb/RGB_LED_0/Driver_Breath_LED_0/period_100ms_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clk_buff1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.557    -0.569    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X16Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_reg/Q
                         net (fo=2, routed)           0.076    -0.352    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_0
    SLICE_X16Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clk_buff1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.825    -0.804    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X16Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clk_buff1_reg[0]/C
                         clock pessimism              0.235    -0.569    
    SLICE_X16Y32         FDCE (Hold_fdce_C_D)         0.075    -0.494    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_buff1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 key_one/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_one/cnt_full_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.559    -0.567    key_one/CLK
    SLICE_X27Y32         FDCE                                         r  key_one/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  key_one/cnt_reg[0]/Q
                         net (fo=2, routed)           0.098    -0.328    key_one/cnt_reg[0]
    SLICE_X26Y32         LUT5 (Prop_lut5_I3_O)        0.045    -0.283 r  key_one/cnt_full_i_1/O
                         net (fo=1, routed)           0.000    -0.283    key_one/cnt_full
    SLICE_X26Y32         FDCE                                         r  key_one/cnt_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.826    -0.803    key_one/CLK
    SLICE_X26Y32         FDCE                                         r  key_one/cnt_full_reg/C
                         clock pessimism              0.249    -0.554    
    SLICE_X26Y32         FDCE (Hold_fdce_C_D)         0.120    -0.434    key_one/cnt_full_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 emt/led_tmpa_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            emt/en_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.562    -0.564    emt/CLK
    SLICE_X29Y36         FDCE                                         r  emt/led_tmpa_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  emt/led_tmpa_reg/Q
                         net (fo=2, routed)           0.099    -0.324    emt/led_tmpa
    SLICE_X28Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.279 r  emt/en_i_1/O
                         net (fo=1, routed)           0.000    -0.279    emt/en_i_1_n_0
    SLICE_X28Y36         FDPE                                         r  emt/en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.830    -0.799    emt/CLK
    SLICE_X28Y36         FDPE                                         r  emt/en_reg/C
                         clock pessimism              0.248    -0.551    
    SLICE_X28Y36         FDPE (Hold_fdpe_C_D)         0.120    -0.431    emt/en_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 rgb/Key_Test_Color_0/rgb_data_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.564    -0.562    rgb/Key_Test_Color_0/clk_out1
    SLICE_X5Y36          FDCE                                         r  rgb/Key_Test_Color_0/rgb_data_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.128    -0.434 r  rgb/Key_Test_Color_0/rgb_data_1_reg[5]/Q
                         net (fo=1, routed)           0.059    -0.375    rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[47]_0[5]
    SLICE_X4Y36          FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.833    -0.796    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X4Y36          FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[5]/C
                         clock pessimism              0.247    -0.549    
    SLICE_X4Y36          FDCE (Hold_fdce_C_D)         0.016    -0.533    rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[5]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 rgb/Key_Test_Color_0/rgb_data_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.564    -0.562    rgb/Key_Test_Color_0/clk_out1
    SLICE_X5Y36          FDCE                                         r  rgb/Key_Test_Color_0/rgb_data_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.128    -0.434 r  rgb/Key_Test_Color_0/rgb_data_1_reg[7]/Q
                         net (fo=1, routed)           0.062    -0.372    rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[47]_0[7]
    SLICE_X4Y36          FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.833    -0.796    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X4Y36          FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[7]/C
                         clock pessimism              0.247    -0.549    
    SLICE_X4Y36          FDCE (Hold_fdce_C_D)         0.019    -0.530    rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.556    -0.570    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[19]/Q
                         net (fo=1, routed)           0.110    -0.319    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[30]_0[16]
    SLICE_X21Y33         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.824    -0.805    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y33         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[20]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X21Y33         FDCE (Hold_fdce_C_D)         0.076    -0.479    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[20]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.556    -0.570    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[16]/Q
                         net (fo=1, routed)           0.112    -0.317    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[30]_0[13]
    SLICE_X21Y33         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.824    -0.805    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y33         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[17]/C
                         clock pessimism              0.250    -0.555    
    SLICE_X21Y33         FDCE (Hold_fdce_C_D)         0.075    -0.480    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[17]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.163    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    system_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X29Y29     XLJC/key_tmpa1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X28Y34     XLJC/key_tmpa2_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X26Y36     XLJC/key_tmpb1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X26Y36     XLJC/key_tmpb2_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X27Y33     key_one/cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X27Y33     key_one/cnt_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X27Y33     key_one/cnt_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X27Y34     key_one/cnt_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  system_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y29     XLJC/key_tmpa1_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y34     XLJC/key_tmpa2_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y33     key_one/cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y33     key_one/cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y33     key_one/cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y34     key_one/cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y34     key_one/cnt_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X29Y29     key_one/key_flag_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y35      rgb/Key_Test_Color_0/rgb_data_1_reg[15]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X6Y35      rgb/Key_Test_Color_0/rgb_data_1_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X28Y34     XLJC/key_tmpa2_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y36     XLJC/key_tmpb1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y36     XLJC/key_tmpb2_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y33     key_one/cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y33     key_one/cnt_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X27Y33     key_one/cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y34     key_two/cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y34     key_two/cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y34     key_two/cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X30Y34     key_two/cnt_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    system_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  system_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 3.013ns (48.005%)  route 3.263ns (51.995%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.981     5.155    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y31         LUT3 (Prop_lut3_I1_O)        0.313     5.468 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[2]_i_1__1/O
                         net (fo=1, routed)           0.000     5.468    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[2]_i_1__1_n_0
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.493     8.584    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[2]/C
                         clock pessimism              0.570     9.154    
                         clock uncertainty           -0.074     9.080    
    SLICE_X25Y31         FDRE (Setup_fdre_C_D)        0.031     9.111    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.111    
                         arrival time                          -5.468    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 3.013ns (48.036%)  route 3.259ns (51.964%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.977     5.151    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y31         LUT3 (Prop_lut3_I0_O)        0.313     5.464 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     5.464    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[0]_i_1__1_n_0
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.493     8.584    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[0]/C
                         clock pessimism              0.570     9.154    
                         clock uncertainty           -0.074     9.080    
    SLICE_X25Y31         FDRE (Setup_fdre_C_D)        0.029     9.109    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.109    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 3.013ns (48.031%)  route 3.260ns (51.969%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.978     5.151    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.313     5.464 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[8]_i_1__1/O
                         net (fo=1, routed)           0.000     5.464    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[8]_i_1__1_n_0
    SLICE_X25Y32         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.495     8.586    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y32         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[8]/C
                         clock pessimism              0.570     9.156    
                         clock uncertainty           -0.074     9.082    
    SLICE_X25Y32         FDRE (Setup_fdre_C_D)        0.031     9.113    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 3.013ns (48.062%)  route 3.256ns (51.938%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.974     5.147    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.313     5.460 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[6]_i_1__1/O
                         net (fo=1, routed)           0.000     5.460    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[6]_i_1__1_n_0
    SLICE_X25Y32         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.495     8.586    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y32         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[6]/C
                         clock pessimism              0.570     9.156    
                         clock uncertainty           -0.074     9.082    
    SLICE_X25Y32         FDRE (Setup_fdre_C_D)        0.029     9.111    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.111    
                         arrival time                          -5.460    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 3.013ns (48.232%)  route 3.234ns (51.768%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.952     5.125    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y35         LUT3 (Prop_lut3_I1_O)        0.313     5.438 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[26]_i_1__1/O
                         net (fo=1, routed)           0.000     5.438    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[26]_i_1__1_n_0
    SLICE_X25Y35         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.498     8.589    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y35         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[26]/C
                         clock pessimism              0.570     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X25Y35         FDRE (Setup_fdre_C_D)        0.031     9.116    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                          -5.438    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.680ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 3.013ns (48.240%)  route 3.233ns (51.760%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.951     5.124    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y35         LUT3 (Prop_lut3_I1_O)        0.313     5.437 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[28]_i_1__1/O
                         net (fo=1, routed)           0.000     5.437    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[28]_i_1__1_n_0
    SLICE_X25Y35         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.498     8.589    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y35         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[28]/C
                         clock pessimism              0.570     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X25Y35         FDRE (Setup_fdre_C_D)        0.032     9.117    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -5.437    
  -------------------------------------------------------------------
                         slack                                  3.680    

Slack (MET) :             3.692ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 3.008ns (47.964%)  route 3.263ns (52.036%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.981     5.155    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y31         LUT3 (Prop_lut3_I1_O)        0.308     5.463 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[3]_i_1__1/O
                         net (fo=1, routed)           0.000     5.463    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[3]_i_1__1_n_0
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.493     8.584    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[3]/C
                         clock pessimism              0.570     9.154    
                         clock uncertainty           -0.074     9.080    
    SLICE_X25Y31         FDRE (Setup_fdre_C_D)        0.075     9.155    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.155    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  3.692    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.266ns  (logic 3.007ns (47.986%)  route 3.259ns (52.014%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.977     5.151    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y31         LUT3 (Prop_lut3_I1_O)        0.307     5.458 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.000     5.458    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[1]_i_1__1_n_0
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.493     8.584    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[1]/C
                         clock pessimism              0.570     9.154    
                         clock uncertainty           -0.074     9.080    
    SLICE_X25Y31         FDRE (Setup_fdre_C_D)        0.075     9.155    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.155    
                         arrival time                          -5.458    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.698ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 3.008ns (47.990%)  route 3.260ns (52.010%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.978     5.151    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.308     5.459 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[9]_i_1__1/O
                         net (fo=1, routed)           0.000     5.459    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[9]_i_1__1_n_0
    SLICE_X25Y32         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.495     8.586    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y32         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[9]/C
                         clock pessimism              0.570     9.156    
                         clock uncertainty           -0.074     9.082    
    SLICE_X25Y32         FDRE (Setup_fdre_C_D)        0.075     9.157    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  3.698    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 3.013ns (48.437%)  route 3.207ns (51.563%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.925     5.099    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y34         LUT3 (Prop_lut3_I1_O)        0.313     5.412 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[14]_i_1__1/O
                         net (fo=1, routed)           0.000     5.412    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[14]_i_1__1_n_0
    SLICE_X25Y34         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.497     8.588    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y34         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[14]/C
                         clock pessimism              0.570     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X25Y34         FDRE (Setup_fdre_C_D)        0.029     9.113    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                  3.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.556    -0.570    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[17]/Q
                         net (fo=1, routed)           0.056    -0.373    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[30]_0[14]
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.823    -0.806    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                         clock pessimism              0.236    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X21Y32         FDCE (Hold_fdce_C_D)         0.071    -0.425    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 rgb/Key_Test_Color_0/rgb_data_1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.562    -0.564    rgb/Key_Test_Color_0/clk_out1
    SLICE_X9Y35          FDCE                                         r  rgb/Key_Test_Color_0/rgb_data_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  rgb/Key_Test_Color_0/rgb_data_1_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.367    rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[47]_0[9]
    SLICE_X9Y35          FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.831    -0.798    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X9Y35          FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[9]/C
                         clock pessimism              0.234    -0.564    
                         clock uncertainty            0.074    -0.490    
    SLICE_X9Y35          FDCE (Hold_fdce_C_D)         0.071    -0.419    rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 rgb/Key_Test_Color_0/period_100ms_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/period_100ms_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.945%)  route 0.098ns (41.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.562    -0.564    rgb/Key_Test_Color_0/clk_out1
    SLICE_X25Y37         FDCE                                         r  rgb/Key_Test_Color_0/period_100ms_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  rgb/Key_Test_Color_0/period_100ms_o_reg[0]/Q
                         net (fo=2, routed)           0.098    -0.325    rgb/RGB_LED_0/Driver_Breath_LED_0/D[0]
    SLICE_X24Y37         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/period_100ms_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.830    -0.799    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X24Y37         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/period_100ms_i_reg[0]/C
                         clock pessimism              0.248    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X24Y37         FDCE (Hold_fdce_C_D)         0.085    -0.392    rgb/RGB_LED_0/Driver_Breath_LED_0/period_100ms_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clk_buff1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.557    -0.569    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X16Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_reg/Q
                         net (fo=2, routed)           0.076    -0.352    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_0
    SLICE_X16Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clk_buff1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.825    -0.804    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X16Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clk_buff1_reg[0]/C
                         clock pessimism              0.235    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X16Y32         FDCE (Hold_fdce_C_D)         0.075    -0.420    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_buff1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 key_one/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_one/cnt_full_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.559    -0.567    key_one/CLK
    SLICE_X27Y32         FDCE                                         r  key_one/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  key_one/cnt_reg[0]/Q
                         net (fo=2, routed)           0.098    -0.328    key_one/cnt_reg[0]
    SLICE_X26Y32         LUT5 (Prop_lut5_I3_O)        0.045    -0.283 r  key_one/cnt_full_i_1/O
                         net (fo=1, routed)           0.000    -0.283    key_one/cnt_full
    SLICE_X26Y32         FDCE                                         r  key_one/cnt_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.826    -0.803    key_one/CLK
    SLICE_X26Y32         FDCE                                         r  key_one/cnt_full_reg/C
                         clock pessimism              0.249    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X26Y32         FDCE (Hold_fdce_C_D)         0.120    -0.360    key_one/cnt_full_reg
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 emt/led_tmpa_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            emt/en_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.562    -0.564    emt/CLK
    SLICE_X29Y36         FDCE                                         r  emt/led_tmpa_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  emt/led_tmpa_reg/Q
                         net (fo=2, routed)           0.099    -0.324    emt/led_tmpa
    SLICE_X28Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.279 r  emt/en_i_1/O
                         net (fo=1, routed)           0.000    -0.279    emt/en_i_1_n_0
    SLICE_X28Y36         FDPE                                         r  emt/en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.830    -0.799    emt/CLK
    SLICE_X28Y36         FDPE                                         r  emt/en_reg/C
                         clock pessimism              0.248    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X28Y36         FDPE (Hold_fdpe_C_D)         0.120    -0.357    emt/en_reg
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rgb/Key_Test_Color_0/rgb_data_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.564    -0.562    rgb/Key_Test_Color_0/clk_out1
    SLICE_X5Y36          FDCE                                         r  rgb/Key_Test_Color_0/rgb_data_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.128    -0.434 r  rgb/Key_Test_Color_0/rgb_data_1_reg[5]/Q
                         net (fo=1, routed)           0.059    -0.375    rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[47]_0[5]
    SLICE_X4Y36          FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.833    -0.796    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X4Y36          FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[5]/C
                         clock pessimism              0.247    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X4Y36          FDCE (Hold_fdce_C_D)         0.016    -0.459    rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rgb/Key_Test_Color_0/rgb_data_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.564    -0.562    rgb/Key_Test_Color_0/clk_out1
    SLICE_X5Y36          FDCE                                         r  rgb/Key_Test_Color_0/rgb_data_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.128    -0.434 r  rgb/Key_Test_Color_0/rgb_data_1_reg[7]/Q
                         net (fo=1, routed)           0.062    -0.372    rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[47]_0[7]
    SLICE_X4Y36          FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.833    -0.796    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X4Y36          FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[7]/C
                         clock pessimism              0.247    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X4Y36          FDCE (Hold_fdce_C_D)         0.019    -0.456    rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.556    -0.570    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[19]/Q
                         net (fo=1, routed)           0.110    -0.319    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[30]_0[16]
    SLICE_X21Y33         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.824    -0.805    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y33         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[20]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X21Y33         FDCE (Hold_fdce_C_D)         0.076    -0.405    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[20]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.556    -0.570    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[16]/Q
                         net (fo=1, routed)           0.112    -0.317    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[30]_0[13]
    SLICE_X21Y33         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.824    -0.805    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y33         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[17]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X21Y33         FDCE (Hold_fdce_C_D)         0.075    -0.406    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[17]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.276ns  (logic 3.013ns (48.005%)  route 3.263ns (51.995%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.981     5.155    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y31         LUT3 (Prop_lut3_I1_O)        0.313     5.468 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[2]_i_1__1/O
                         net (fo=1, routed)           0.000     5.468    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[2]_i_1__1_n_0
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.493     8.584    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[2]/C
                         clock pessimism              0.570     9.154    
                         clock uncertainty           -0.074     9.080    
    SLICE_X25Y31         FDRE (Setup_fdre_C_D)        0.031     9.111    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          9.111    
                         arrival time                          -5.468    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 3.013ns (48.036%)  route 3.259ns (51.964%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.977     5.151    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y31         LUT3 (Prop_lut3_I0_O)        0.313     5.464 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     5.464    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[0]_i_1__1_n_0
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.493     8.584    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[0]/C
                         clock pessimism              0.570     9.154    
                         clock uncertainty           -0.074     9.080    
    SLICE_X25Y31         FDRE (Setup_fdre_C_D)        0.029     9.109    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          9.109    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.649ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 3.013ns (48.031%)  route 3.260ns (51.969%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.978     5.151    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.313     5.464 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[8]_i_1__1/O
                         net (fo=1, routed)           0.000     5.464    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[8]_i_1__1_n_0
    SLICE_X25Y32         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.495     8.586    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y32         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[8]/C
                         clock pessimism              0.570     9.156    
                         clock uncertainty           -0.074     9.082    
    SLICE_X25Y32         FDRE (Setup_fdre_C_D)        0.031     9.113    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                  3.649    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.269ns  (logic 3.013ns (48.062%)  route 3.256ns (51.938%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.974     5.147    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.313     5.460 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[6]_i_1__1/O
                         net (fo=1, routed)           0.000     5.460    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[6]_i_1__1_n_0
    SLICE_X25Y32         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.495     8.586    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y32         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[6]/C
                         clock pessimism              0.570     9.156    
                         clock uncertainty           -0.074     9.082    
    SLICE_X25Y32         FDRE (Setup_fdre_C_D)        0.029     9.111    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          9.111    
                         arrival time                          -5.460    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 3.013ns (48.232%)  route 3.234ns (51.768%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.952     5.125    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y35         LUT3 (Prop_lut3_I1_O)        0.313     5.438 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[26]_i_1__1/O
                         net (fo=1, routed)           0.000     5.438    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[26]_i_1__1_n_0
    SLICE_X25Y35         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.498     8.589    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y35         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[26]/C
                         clock pessimism              0.570     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X25Y35         FDRE (Setup_fdre_C_D)        0.031     9.116    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          9.116    
                         arrival time                          -5.438    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.680ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 3.013ns (48.240%)  route 3.233ns (51.760%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.951     5.124    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y35         LUT3 (Prop_lut3_I1_O)        0.313     5.437 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[28]_i_1__1/O
                         net (fo=1, routed)           0.000     5.437    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[28]_i_1__1_n_0
    SLICE_X25Y35         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.498     8.589    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y35         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[28]/C
                         clock pessimism              0.570     9.159    
                         clock uncertainty           -0.074     9.085    
    SLICE_X25Y35         FDRE (Setup_fdre_C_D)        0.032     9.117    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                          9.117    
                         arrival time                          -5.437    
  -------------------------------------------------------------------
                         slack                                  3.680    

Slack (MET) :             3.692ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 3.008ns (47.964%)  route 3.263ns (52.036%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.981     5.155    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y31         LUT3 (Prop_lut3_I1_O)        0.308     5.463 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[3]_i_1__1/O
                         net (fo=1, routed)           0.000     5.463    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[3]_i_1__1_n_0
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.493     8.584    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[3]/C
                         clock pessimism              0.570     9.154    
                         clock uncertainty           -0.074     9.080    
    SLICE_X25Y31         FDRE (Setup_fdre_C_D)        0.075     9.155    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          9.155    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  3.692    

Slack (MET) :             3.697ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.266ns  (logic 3.007ns (47.986%)  route 3.259ns (52.014%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.977     5.151    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y31         LUT3 (Prop_lut3_I1_O)        0.307     5.458 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.000     5.458    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[1]_i_1__1_n_0
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.493     8.584    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y31         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[1]/C
                         clock pessimism              0.570     9.154    
                         clock uncertainty           -0.074     9.080    
    SLICE_X25Y31         FDRE (Setup_fdre_C_D)        0.075     9.155    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          9.155    
                         arrival time                          -5.458    
  -------------------------------------------------------------------
                         slack                                  3.697    

Slack (MET) :             3.698ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 3.008ns (47.990%)  route 3.260ns (52.010%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.978     5.151    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y32         LUT3 (Prop_lut3_I1_O)        0.308     5.459 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[9]_i_1__1/O
                         net (fo=1, routed)           0.000     5.459    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[9]_i_1__1_n_0
    SLICE_X25Y32         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.495     8.586    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y32         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[9]/C
                         clock pessimism              0.570     9.156    
                         clock uncertainty           -0.074     9.082    
    SLICE_X25Y32         FDRE (Setup_fdre_C_D)        0.075     9.157    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          9.157    
                         arrival time                          -5.459    
  -------------------------------------------------------------------
                         slack                                  3.698    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 3.013ns (48.437%)  route 3.207ns (51.563%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.610    -0.809    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.419    -0.390 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/Q
                         net (fo=4, routed)           1.089     0.699    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg_n_0_[18]
    SLICE_X23Y33         LUT1 (Prop_lut1_I0_O)        0.296     0.995 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14/O
                         net (fo=1, routed)           0.000     0.995    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_14_n_0
    SLICE_X23Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.545 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.545    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_6_n_0
    SLICE_X23Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.659 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.659    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__0_i_5_n_0
    SLICE_X23Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.773 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.773    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_5_n_0
    SLICE_X23Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4/O[1]
                         net (fo=1, routed)           1.194     3.300    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_4_n_6
    SLICE_X20Y34         LUT6 (Prop_lut6_I2_O)        0.303     3.603 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1/O
                         net (fo=1, routed)           0.000     3.603    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1_i_2__1_n_0
    SLICE_X20Y34         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     4.173 f  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1_carry__1/CO[2]
                         net (fo=32, routed)          0.925     5.099    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk1
    SLICE_X25Y34         LUT3 (Prop_lut3_I1_O)        0.313     5.412 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[14]_i_1__1/O
                         net (fo=1, routed)           0.000     5.412    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt[14]_i_1__1_n_0
    SLICE_X25Y34         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         1.497     8.588    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X25Y34         FDRE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[14]/C
                         clock pessimism              0.570     9.158    
                         clock uncertainty           -0.074     9.084    
    SLICE_X25Y34         FDRE (Setup_fdre_C_D)        0.029     9.113    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          9.113    
                         arrival time                          -5.412    
  -------------------------------------------------------------------
                         slack                                  3.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.556    -0.570    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[17]/Q
                         net (fo=1, routed)           0.056    -0.373    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[30]_0[14]
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.823    -0.806    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]/C
                         clock pessimism              0.236    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X21Y32         FDCE (Hold_fdce_C_D)         0.071    -0.425    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[18]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 rgb/Key_Test_Color_0/rgb_data_1_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.562    -0.564    rgb/Key_Test_Color_0/clk_out1
    SLICE_X9Y35          FDCE                                         r  rgb/Key_Test_Color_0/rgb_data_1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  rgb/Key_Test_Color_0/rgb_data_1_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.367    rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[47]_0[9]
    SLICE_X9Y35          FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.831    -0.798    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X9Y35          FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[9]/C
                         clock pessimism              0.234    -0.564    
                         clock uncertainty            0.074    -0.490    
    SLICE_X9Y35          FDCE (Hold_fdce_C_D)         0.071    -0.419    rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 rgb/Key_Test_Color_0/period_100ms_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/period_100ms_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.945%)  route 0.098ns (41.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.562    -0.564    rgb/Key_Test_Color_0/clk_out1
    SLICE_X25Y37         FDCE                                         r  rgb/Key_Test_Color_0/period_100ms_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  rgb/Key_Test_Color_0/period_100ms_o_reg[0]/Q
                         net (fo=2, routed)           0.098    -0.325    rgb/RGB_LED_0/Driver_Breath_LED_0/D[0]
    SLICE_X24Y37         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/period_100ms_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.830    -0.799    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X24Y37         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/period_100ms_i_reg[0]/C
                         clock pessimism              0.248    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X24Y37         FDCE (Hold_fdce_C_D)         0.085    -0.392    rgb/RGB_LED_0/Driver_Breath_LED_0/period_100ms_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clk_buff1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.557    -0.569    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X16Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_reg/Q
                         net (fo=2, routed)           0.076    -0.352    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_0
    SLICE_X16Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clk_buff1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.825    -0.804    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X16Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clk_buff1_reg[0]/C
                         clock pessimism              0.235    -0.569    
                         clock uncertainty            0.074    -0.495    
    SLICE_X16Y32         FDCE (Hold_fdce_C_D)         0.075    -0.420    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_buff1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 key_one/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_one/cnt_full_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.559    -0.567    key_one/CLK
    SLICE_X27Y32         FDCE                                         r  key_one/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  key_one/cnt_reg[0]/Q
                         net (fo=2, routed)           0.098    -0.328    key_one/cnt_reg[0]
    SLICE_X26Y32         LUT5 (Prop_lut5_I3_O)        0.045    -0.283 r  key_one/cnt_full_i_1/O
                         net (fo=1, routed)           0.000    -0.283    key_one/cnt_full
    SLICE_X26Y32         FDCE                                         r  key_one/cnt_full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.826    -0.803    key_one/CLK
    SLICE_X26Y32         FDCE                                         r  key_one/cnt_full_reg/C
                         clock pessimism              0.249    -0.554    
                         clock uncertainty            0.074    -0.480    
    SLICE_X26Y32         FDCE (Hold_fdce_C_D)         0.120    -0.360    key_one/cnt_full_reg
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 emt/led_tmpa_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            emt/en_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.562    -0.564    emt/CLK
    SLICE_X29Y36         FDCE                                         r  emt/led_tmpa_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  emt/led_tmpa_reg/Q
                         net (fo=2, routed)           0.099    -0.324    emt/led_tmpa
    SLICE_X28Y36         LUT3 (Prop_lut3_I1_O)        0.045    -0.279 r  emt/en_i_1/O
                         net (fo=1, routed)           0.000    -0.279    emt/en_i_1_n_0
    SLICE_X28Y36         FDPE                                         r  emt/en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.830    -0.799    emt/CLK
    SLICE_X28Y36         FDPE                                         r  emt/en_reg/C
                         clock pessimism              0.248    -0.551    
                         clock uncertainty            0.074    -0.477    
    SLICE_X28Y36         FDPE (Hold_fdpe_C_D)         0.120    -0.357    emt/en_reg
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rgb/Key_Test_Color_0/rgb_data_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.564    -0.562    rgb/Key_Test_Color_0/clk_out1
    SLICE_X5Y36          FDCE                                         r  rgb/Key_Test_Color_0/rgb_data_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.128    -0.434 r  rgb/Key_Test_Color_0/rgb_data_1_reg[5]/Q
                         net (fo=1, routed)           0.059    -0.375    rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[47]_0[5]
    SLICE_X4Y36          FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.833    -0.796    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X4Y36          FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[5]/C
                         clock pessimism              0.247    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X4Y36          FDCE (Hold_fdce_C_D)         0.016    -0.459    rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[5]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rgb/Key_Test_Color_0/rgb_data_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.295%)  route 0.062ns (32.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.564    -0.562    rgb/Key_Test_Color_0/clk_out1
    SLICE_X5Y36          FDCE                                         r  rgb/Key_Test_Color_0/rgb_data_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.128    -0.434 r  rgb/Key_Test_Color_0/rgb_data_1_reg[7]/Q
                         net (fo=1, routed)           0.062    -0.372    rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[47]_0[7]
    SLICE_X4Y36          FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.833    -0.796    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X4Y36          FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[7]/C
                         clock pessimism              0.247    -0.549    
                         clock uncertainty            0.074    -0.475    
    SLICE_X4Y36          FDCE (Hold_fdce_C_D)         0.019    -0.456    rgb/RGB_LED_0/Driver_Breath_LED_0/data_i_reg[7]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.556    -0.570    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[19]/Q
                         net (fo=1, routed)           0.110    -0.319    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[30]_0[16]
    SLICE_X21Y33         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.824    -0.805    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y33         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[20]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X21Y33         FDCE (Hold_fdce_C_D)         0.076    -0.405    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[20]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.556    -0.570    rgb/RGB_LED_0/Driver_Breath_LED_0/clk_out1
    SLICE_X21Y32         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  rgb/RGB_LED_0/Driver_Breath_LED_0/factor_1_reg[16]/Q
                         net (fo=1, routed)           0.112    -0.317    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[30]_0[13]
    SLICE_X21Y33         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_clock/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  system_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    system_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  system_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    system_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  system_clock/inst/clkout1_buf/O
                         net (fo=369, routed)         0.824    -0.805    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/clk_out1
    SLICE_X21Y33         FDCE                                         r  rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[17]/C
                         clock pessimism              0.250    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X21Y33         FDCE (Hold_fdce_C_D)         0.075    -0.406    rgb/RGB_LED_0/Driver_Breath_LED_0/clock_1/freq_num_reg[17]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.089    





