// Seed: 2390780242
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
  wire id_8;
  always @(posedge 1 or posedge 1) begin
    id_8 = id_8;
  end
  tri id_9;
  always @(negedge 1) begin
    id_9 = 1;
  end
  assign id_4 = 1;
  assign id_7 = id_8;
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  tri0 id_7 = 1, id_8, id_9;
  module_0(
      id_9, id_7, id_7, id_1, id_8, id_5
  );
endmodule
