Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Apr 15 01:27:01 2022
| Host         : windows-box running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file noise720p_timing_summary_routed.rpt -pb noise720p_timing_summary_routed.pb -rpx noise720p_timing_summary_routed.rpx -warn_on_violation
| Design       : noise720p
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.145        0.000                      0                  467        0.090        0.000                      0                  467        0.511        0.000                       0                   282  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
sys_clk_pin         {0.000 5.000}        10.000          100.000         
  clk_logic         {0.000 5.000}        10.000          100.000         
  clk_parallel      {0.000 6.667}        13.333          75.000          
  clk_pll_feedback  {0.000 5.000}        10.000          100.000         
  clk_serial        {0.000 1.333}        2.667           375.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin               7.690        0.000                      0                   15        0.238        0.000                      0                   15        3.000        0.000                       0                    11  
  clk_logic               7.470        0.000                      0                   25        0.090        0.000                      0                   25        4.500        0.000                       0                    27  
  clk_parallel            1.454        0.000                      0                  402        0.120        0.000                      0                  402        5.687        0.000                       0                   209  
  clk_pll_feedback                                                                                                                                                    8.751        0.000                       0                     2  
  clk_serial              0.145        0.000                      0                   25        0.090        0.000                      0                   25        0.511        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.690ns  (required time - arrival time)
  Source:                 time_to_reset_done_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_to_reset_done_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 1.018ns (44.587%)  route 1.265ns (55.413%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.550     5.101    clk_i_IBUF_BUFG
    SLICE_X34Y93         FDSE                                         r  time_to_reset_done_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDSE (Prop_fdse_C_Q)         0.518     5.619 r  time_to_reset_done_reg[2]/Q
                         net (fo=4, routed)           0.664     6.284    time_to_reset_done_reg_n_0_[2]
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.152     6.436 r  reset_led_o_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.601     7.037    reset_led_o_OBUF_inst_i_2_n_0
    SLICE_X35Y93         LUT5 (Prop_lut5_I4_O)        0.348     7.385 r  time_to_reset_done[3]_i_1/O
                         net (fo=1, routed)           0.000     7.385    time_to_reset_done[3]
    SLICE_X35Y93         FDRE                                         r  time_to_reset_done_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.431    14.802    clk_i_IBUF_BUFG
    SLICE_X35Y93         FDRE                                         r  time_to_reset_done_reg[3]/C
                         clock pessimism              0.277    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X35Y93         FDRE (Setup_fdre_C_D)        0.031    15.075    time_to_reset_done_reg[3]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  7.690    

Slack (MET) :             7.708ns  (required time - arrival time)
  Source:                 time_to_reset_done_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_to_reset_done_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 1.044ns (45.211%)  route 1.265ns (54.789%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.550     5.101    clk_i_IBUF_BUFG
    SLICE_X34Y93         FDSE                                         r  time_to_reset_done_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDSE (Prop_fdse_C_Q)         0.518     5.619 r  time_to_reset_done_reg[2]/Q
                         net (fo=4, routed)           0.664     6.284    time_to_reset_done_reg_n_0_[2]
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.152     6.436 r  reset_led_o_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.601     7.037    reset_led_o_OBUF_inst_i_2_n_0
    SLICE_X35Y93         LUT5 (Prop_lut5_I2_O)        0.374     7.411 r  time_to_reset_done[4]_i_1/O
                         net (fo=1, routed)           0.000     7.411    time_to_reset_done[4]
    SLICE_X35Y93         FDRE                                         r  time_to_reset_done_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.431    14.802    clk_i_IBUF_BUFG
    SLICE_X35Y93         FDRE                                         r  time_to_reset_done_reg[4]/C
                         clock pessimism              0.277    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X35Y93         FDRE (Setup_fdre_C_D)        0.075    15.119    time_to_reset_done_reg[4]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  7.708    

Slack (MET) :             7.772ns  (required time - arrival time)
  Source:                 time_to_reset_done_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_to_reset_done_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 1.018ns (46.228%)  route 1.184ns (53.772%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.550     5.101    clk_i_IBUF_BUFG
    SLICE_X34Y93         FDSE                                         r  time_to_reset_done_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDSE (Prop_fdse_C_Q)         0.518     5.619 r  time_to_reset_done_reg[2]/Q
                         net (fo=4, routed)           0.664     6.284    time_to_reset_done_reg_n_0_[2]
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.152     6.436 r  reset_led_o_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.520     6.956    reset_led_o_OBUF_inst_i_2_n_0
    SLICE_X35Y93         LUT5 (Prop_lut5_I0_O)        0.348     7.304 r  time_to_reset_done[5]_i_1/O
                         net (fo=1, routed)           0.000     7.304    time_to_reset_done[5]
    SLICE_X35Y93         FDSE                                         r  time_to_reset_done_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.431    14.802    clk_i_IBUF_BUFG
    SLICE_X35Y93         FDSE                                         r  time_to_reset_done_reg[5]/C
                         clock pessimism              0.277    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X35Y93         FDSE (Setup_fdse_C_D)        0.031    15.075    time_to_reset_done_reg[5]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                          -7.304    
  -------------------------------------------------------------------
                         slack                                  7.772    

Slack (MET) :             7.787ns  (required time - arrival time)
  Source:                 time_to_reset_done_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_to_reset_done_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.047ns (46.927%)  route 1.184ns (53.073%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.550     5.101    clk_i_IBUF_BUFG
    SLICE_X34Y93         FDSE                                         r  time_to_reset_done_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDSE (Prop_fdse_C_Q)         0.518     5.619 r  time_to_reset_done_reg[2]/Q
                         net (fo=4, routed)           0.664     6.284    time_to_reset_done_reg_n_0_[2]
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.152     6.436 r  reset_led_o_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.520     6.956    reset_led_o_OBUF_inst_i_2_n_0
    SLICE_X35Y93         LUT5 (Prop_lut5_I3_O)        0.377     7.333 r  time_to_reset_done[6]_i_1/O
                         net (fo=1, routed)           0.000     7.333    time_to_reset_done[6]
    SLICE_X35Y93         FDSE                                         r  time_to_reset_done_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.431    14.802    clk_i_IBUF_BUFG
    SLICE_X35Y93         FDSE                                         r  time_to_reset_done_reg[6]/C
                         clock pessimism              0.277    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X35Y93         FDSE (Setup_fdse_C_D)        0.075    15.119    time_to_reset_done_reg[6]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  7.787    

Slack (MET) :             7.952ns  (required time - arrival time)
  Source:                 time_to_reset_done_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_to_reset_done_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 0.839ns (40.586%)  route 1.228ns (59.414%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.550     5.101    clk_i_IBUF_BUFG
    SLICE_X35Y93         FDRE                                         r  time_to_reset_done_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.419     5.520 r  time_to_reset_done_reg[4]/Q
                         net (fo=6, routed)           0.698     6.218    time_to_reset_done_reg_n_0_[4]
    SLICE_X35Y93         LUT4 (Prop_lut4_I0_O)        0.296     6.514 r  time_to_reset_done[2]_i_2/O
                         net (fo=3, routed)           0.531     7.045    time_to_reset_done[2]_i_2_n_0
    SLICE_X34Y93         LUT4 (Prop_lut4_I2_O)        0.124     7.169 r  time_to_reset_done[0]_i_1/O
                         net (fo=1, routed)           0.000     7.169    time_to_reset_done[0]
    SLICE_X34Y93         FDRE                                         r  time_to_reset_done_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.431    14.802    clk_i_IBUF_BUFG
    SLICE_X34Y93         FDRE                                         r  time_to_reset_done_reg[0]/C
                         clock pessimism              0.277    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X34Y93         FDRE (Setup_fdre_C_D)        0.077    15.121    time_to_reset_done_reg[0]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                  7.952    

Slack (MET) :             7.958ns  (required time - arrival time)
  Source:                 time_to_reset_done_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_to_reset_done_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.839ns (40.625%)  route 1.226ns (59.375%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.550     5.101    clk_i_IBUF_BUFG
    SLICE_X35Y93         FDRE                                         r  time_to_reset_done_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.419     5.520 r  time_to_reset_done_reg[4]/Q
                         net (fo=6, routed)           0.698     6.218    time_to_reset_done_reg_n_0_[4]
    SLICE_X35Y93         LUT4 (Prop_lut4_I0_O)        0.296     6.514 r  time_to_reset_done[2]_i_2/O
                         net (fo=3, routed)           0.529     7.043    time_to_reset_done[2]_i_2_n_0
    SLICE_X34Y93         LUT4 (Prop_lut4_I3_O)        0.124     7.167 r  time_to_reset_done[2]_i_1/O
                         net (fo=1, routed)           0.000     7.167    time_to_reset_done[2]
    SLICE_X34Y93         FDSE                                         r  time_to_reset_done_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.431    14.802    clk_i_IBUF_BUFG
    SLICE_X34Y93         FDSE                                         r  time_to_reset_done_reg[2]/C
                         clock pessimism              0.277    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X34Y93         FDSE (Setup_fdse_C_D)        0.081    15.125    time_to_reset_done_reg[2]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                  7.958    

Slack (MET) :             7.969ns  (required time - arrival time)
  Source:                 time_to_reset_done_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_to_reset_done_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.863ns (41.267%)  route 1.228ns (58.733%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.550     5.101    clk_i_IBUF_BUFG
    SLICE_X35Y93         FDRE                                         r  time_to_reset_done_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.419     5.520 r  time_to_reset_done_reg[4]/Q
                         net (fo=6, routed)           0.698     6.218    time_to_reset_done_reg_n_0_[4]
    SLICE_X35Y93         LUT4 (Prop_lut4_I0_O)        0.296     6.514 r  time_to_reset_done[2]_i_2/O
                         net (fo=3, routed)           0.531     7.045    time_to_reset_done[2]_i_2_n_0
    SLICE_X34Y93         LUT4 (Prop_lut4_I2_O)        0.148     7.193 r  time_to_reset_done[1]_i_1/O
                         net (fo=1, routed)           0.000     7.193    time_to_reset_done[1]
    SLICE_X34Y93         FDRE                                         r  time_to_reset_done_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.431    14.802    clk_i_IBUF_BUFG
    SLICE_X34Y93         FDRE                                         r  time_to_reset_done_reg[1]/C
                         clock pessimism              0.277    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X34Y93         FDRE (Setup_fdre_C_D)        0.118    15.162    time_to_reset_done_reg[1]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -7.193    
  -------------------------------------------------------------------
                         slack                                  7.969    

Slack (MET) :             8.401ns  (required time - arrival time)
  Source:                 reset_i_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_to_reset_done_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.518ns (51.043%)  route 0.497ns (48.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.550     5.101    clk_i_IBUF_BUFG
    SLICE_X34Y95         FDRE                                         r  reset_i_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     5.619 r  reset_i_sync_reg/Q
                         net (fo=7, routed)           0.497     6.116    reset_i_sync
    SLICE_X34Y93         FDRE                                         r  time_to_reset_done_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.431    14.802    clk_i_IBUF_BUFG
    SLICE_X34Y93         FDRE                                         r  time_to_reset_done_reg[0]/C
                         clock pessimism              0.274    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X34Y93         FDRE (Setup_fdre_C_R)       -0.524    14.517    time_to_reset_done_reg[0]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -6.116    
  -------------------------------------------------------------------
                         slack                                  8.401    

Slack (MET) :             8.401ns  (required time - arrival time)
  Source:                 reset_i_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_to_reset_done_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.518ns (51.043%)  route 0.497ns (48.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.550     5.101    clk_i_IBUF_BUFG
    SLICE_X34Y95         FDRE                                         r  reset_i_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     5.619 r  reset_i_sync_reg/Q
                         net (fo=7, routed)           0.497     6.116    reset_i_sync
    SLICE_X34Y93         FDRE                                         r  time_to_reset_done_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.431    14.802    clk_i_IBUF_BUFG
    SLICE_X34Y93         FDRE                                         r  time_to_reset_done_reg[1]/C
                         clock pessimism              0.274    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X34Y93         FDRE (Setup_fdre_C_R)       -0.524    14.517    time_to_reset_done_reg[1]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -6.116    
  -------------------------------------------------------------------
                         slack                                  8.401    

Slack (MET) :             8.401ns  (required time - arrival time)
  Source:                 reset_i_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_to_reset_done_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.518ns (51.043%)  route 0.497ns (48.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 14.802 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.550     5.101    clk_i_IBUF_BUFG
    SLICE_X34Y95         FDRE                                         r  reset_i_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     5.619 r  reset_i_sync_reg/Q
                         net (fo=7, routed)           0.497     6.116    reset_i_sync
    SLICE_X34Y93         FDSE                                         r  time_to_reset_done_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.431    14.802    clk_i_IBUF_BUFG
    SLICE_X34Y93         FDSE                                         r  time_to_reset_done_reg[2]/C
                         clock pessimism              0.274    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X34Y93         FDSE (Setup_fdse_C_S)       -0.524    14.517    time_to_reset_done_reg[2]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                          -6.116    
  -------------------------------------------------------------------
                         slack                                  8.401    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 time_to_reset_done_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_to_reset_done_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.230ns (66.741%)  route 0.115ns (33.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.558     1.471    clk_i_IBUF_BUFG
    SLICE_X35Y93         FDSE                                         r  time_to_reset_done_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDSE (Prop_fdse_C_Q)         0.128     1.599 r  time_to_reset_done_reg[6]/Q
                         net (fo=6, routed)           0.115     1.714    time_to_reset_done_reg_n_0_[6]
    SLICE_X35Y93         LUT5 (Prop_lut5_I4_O)        0.102     1.816 r  time_to_reset_done[4]_i_1/O
                         net (fo=1, routed)           0.000     1.816    time_to_reset_done[4]
    SLICE_X35Y93         FDRE                                         r  time_to_reset_done_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.826     1.985    clk_i_IBUF_BUFG
    SLICE_X35Y93         FDRE                                         r  time_to_reset_done_reg[4]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X35Y93         FDRE (Hold_fdre_C_D)         0.107     1.578    time_to_reset_done_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 time_to_reset_done_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_to_reset_done_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.232ns (66.934%)  route 0.115ns (33.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.558     1.471    clk_i_IBUF_BUFG
    SLICE_X35Y93         FDRE                                         r  time_to_reset_done_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.128     1.599 r  time_to_reset_done_reg[4]/Q
                         net (fo=6, routed)           0.115     1.714    time_to_reset_done_reg_n_0_[4]
    SLICE_X35Y93         LUT5 (Prop_lut5_I1_O)        0.104     1.818 r  time_to_reset_done[6]_i_1/O
                         net (fo=1, routed)           0.000     1.818    time_to_reset_done[6]
    SLICE_X35Y93         FDSE                                         r  time_to_reset_done_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.826     1.985    clk_i_IBUF_BUFG
    SLICE_X35Y93         FDSE                                         r  time_to_reset_done_reg[6]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X35Y93         FDSE (Hold_fdse_C_D)         0.107     1.578    time_to_reset_done_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 time_to_reset_done_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_to_reset_done_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.558     1.471    clk_i_IBUF_BUFG
    SLICE_X35Y93         FDRE                                         r  time_to_reset_done_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.128     1.599 r  time_to_reset_done_reg[4]/Q
                         net (fo=6, routed)           0.115     1.714    time_to_reset_done_reg_n_0_[4]
    SLICE_X35Y93         LUT5 (Prop_lut5_I2_O)        0.098     1.812 r  time_to_reset_done[5]_i_1/O
                         net (fo=1, routed)           0.000     1.812    time_to_reset_done[5]
    SLICE_X35Y93         FDSE                                         r  time_to_reset_done_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.826     1.985    clk_i_IBUF_BUFG
    SLICE_X35Y93         FDSE                                         r  time_to_reset_done_reg[5]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X35Y93         FDSE (Hold_fdse_C_D)         0.092     1.563    time_to_reset_done_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 time_to_reset_done_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_to_reset_done_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.350%)  route 0.115ns (33.650%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.558     1.471    clk_i_IBUF_BUFG
    SLICE_X35Y93         FDSE                                         r  time_to_reset_done_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDSE (Prop_fdse_C_Q)         0.128     1.599 r  time_to_reset_done_reg[6]/Q
                         net (fo=6, routed)           0.115     1.714    time_to_reset_done_reg_n_0_[6]
    SLICE_X35Y93         LUT5 (Prop_lut5_I0_O)        0.098     1.812 r  time_to_reset_done[3]_i_1/O
                         net (fo=1, routed)           0.000     1.812    time_to_reset_done[3]
    SLICE_X35Y93         FDRE                                         r  time_to_reset_done_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.826     1.985    clk_i_IBUF_BUFG
    SLICE_X35Y93         FDRE                                         r  time_to_reset_done_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X35Y93         FDRE (Hold_fdre_C_D)         0.092     1.563    time_to_reset_done_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 time_to_reset_done_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_to_reset_done_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.249ns (60.591%)  route 0.162ns (39.409%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.558     1.471    clk_i_IBUF_BUFG
    SLICE_X34Y93         FDRE                                         r  time_to_reset_done_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.148     1.619 r  time_to_reset_done_reg[1]/Q
                         net (fo=4, routed)           0.162     1.781    time_to_reset_done_reg_n_0_[1]
    SLICE_X34Y93         LUT4 (Prop_lut4_I1_O)        0.101     1.882 r  time_to_reset_done[1]_i_1/O
                         net (fo=1, routed)           0.000     1.882    time_to_reset_done[1]
    SLICE_X34Y93         FDRE                                         r  time_to_reset_done_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.826     1.985    clk_i_IBUF_BUFG
    SLICE_X34Y93         FDRE                                         r  time_to_reset_done_reg[1]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X34Y93         FDRE (Hold_fdre_C_D)         0.131     1.602    time_to_reset_done_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 reset_i_metastable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_i_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.558     1.471    clk_i_IBUF_BUFG
    SLICE_X34Y95         FDRE                                         r  reset_i_metastable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  reset_i_metastable_reg/Q
                         net (fo=1, routed)           0.170     1.806    reset_i_metastable
    SLICE_X34Y95         FDRE                                         r  reset_i_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.826     1.985    clk_i_IBUF_BUFG
    SLICE_X34Y95         FDRE                                         r  reset_i_sync_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X34Y95         FDRE (Hold_fdre_C_D)         0.052     1.523    reset_i_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 time_to_reset_done_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_to_reset_done_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.246ns (60.301%)  route 0.162ns (39.699%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.558     1.471    clk_i_IBUF_BUFG
    SLICE_X34Y93         FDRE                                         r  time_to_reset_done_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.148     1.619 r  time_to_reset_done_reg[1]/Q
                         net (fo=4, routed)           0.162     1.781    time_to_reset_done_reg_n_0_[1]
    SLICE_X34Y93         LUT4 (Prop_lut4_I0_O)        0.098     1.879 r  time_to_reset_done[0]_i_1/O
                         net (fo=1, routed)           0.000     1.879    time_to_reset_done[0]
    SLICE_X34Y93         FDRE                                         r  time_to_reset_done_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.826     1.985    clk_i_IBUF_BUFG
    SLICE_X34Y93         FDRE                                         r  time_to_reset_done_reg[0]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X34Y93         FDRE (Hold_fdre_C_D)         0.120     1.591    time_to_reset_done_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 time_to_reset_done_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_to_reset_done_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.246ns (59.715%)  route 0.166ns (40.285%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.558     1.471    clk_i_IBUF_BUFG
    SLICE_X34Y93         FDRE                                         r  time_to_reset_done_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y93         FDRE (Prop_fdre_C_Q)         0.148     1.619 r  time_to_reset_done_reg[1]/Q
                         net (fo=4, routed)           0.166     1.785    time_to_reset_done_reg_n_0_[1]
    SLICE_X34Y93         LUT4 (Prop_lut4_I0_O)        0.098     1.883 r  time_to_reset_done[2]_i_1/O
                         net (fo=1, routed)           0.000     1.883    time_to_reset_done[2]
    SLICE_X34Y93         FDSE                                         r  time_to_reset_done_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.826     1.985    clk_i_IBUF_BUFG
    SLICE_X34Y93         FDSE                                         r  time_to_reset_done_reg[2]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X34Y93         FDSE (Hold_fdse_C_D)         0.121     1.592    time_to_reset_done_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 reset_i_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_to_reset_done_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.977%)  route 0.178ns (52.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.558     1.471    clk_i_IBUF_BUFG
    SLICE_X34Y95         FDRE                                         r  reset_i_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  reset_i_sync_reg/Q
                         net (fo=7, routed)           0.178     1.813    reset_i_sync
    SLICE_X34Y93         FDRE                                         r  time_to_reset_done_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.826     1.985    clk_i_IBUF_BUFG
    SLICE_X34Y93         FDRE                                         r  time_to_reset_done_reg[0]/C
                         clock pessimism             -0.497     1.487    
    SLICE_X34Y93         FDRE (Hold_fdre_C_R)         0.009     1.496    time_to_reset_done_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 reset_i_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            time_to_reset_done_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.977%)  route 0.178ns (52.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.558     1.471    clk_i_IBUF_BUFG
    SLICE_X34Y95         FDRE                                         r  reset_i_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  reset_i_sync_reg/Q
                         net (fo=7, routed)           0.178     1.813    reset_i_sync
    SLICE_X34Y93         FDRE                                         r  time_to_reset_done_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.826     1.985    clk_i_IBUF_BUFG
    SLICE_X34Y93         FDRE                                         r  time_to_reset_done_reg[1]/C
                         clock pessimism             -0.497     1.487    
    SLICE_X34Y93         FDRE (Hold_fdre_C_R)         0.009     1.496    time_to_reset_done_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  pll/CLKIN1
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X34Y95    reset_i_metastable_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X34Y95    reset_i_sync_reg/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X34Y93    time_to_reset_done_reg[0]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X34Y93    time_to_reset_done_reg[1]/C
Min Period        n/a     FDSE/C            n/a            1.000         10.000      9.000      SLICE_X34Y93    time_to_reset_done_reg[2]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X35Y93    time_to_reset_done_reg[3]/C
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X35Y93    time_to_reset_done_reg[4]/C
Min Period        n/a     FDSE/C            n/a            1.000         10.000      9.000      SLICE_X35Y93    time_to_reset_done_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  pll/CLKIN1
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X34Y95    reset_i_metastable_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X34Y95    reset_i_metastable_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X34Y95    reset_i_sync_reg/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X34Y95    reset_i_sync_reg/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X34Y93    time_to_reset_done_reg[0]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X34Y93    time_to_reset_done_reg[0]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X34Y93    time_to_reset_done_reg[1]/C
Low Pulse Width   Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X34Y93    time_to_reset_done_reg[1]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  pll/CLKIN1
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X34Y95    reset_i_metastable_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X34Y95    reset_i_metastable_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X34Y95    reset_i_sync_reg/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X34Y95    reset_i_sync_reg/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X34Y93    time_to_reset_done_reg[0]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X34Y93    time_to_reset_done_reg[0]/C
High Pulse Width  Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X34Y93    time_to_reset_done_reg[1]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X34Y93    time_to_reset_done_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_logic
  To Clock:  clk_logic

Setup :            0  Failing Endpoints,  Worst Slack        7.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.470ns  (required time - arrival time)
  Source:                 counter_logic_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_logic_clk_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_logic
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_logic rise@10.000ns - clk_logic rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 1.923ns (79.986%)  route 0.481ns (20.014%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.113ns = ( 18.113 - 10.000 ) 
    Source Clock Delay      (SCD):    8.630ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.240 r  pll/CLKOUT0
                         net (fo=1, routed)           1.655     6.895    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          1.638     8.630    clk_logic_BUFG
    SLICE_X63Y45         FDRE                                         r  counter_logic_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     9.086 r  counter_logic_clk_reg[1]/Q
                         net (fo=1, routed)           0.480     9.566    counter_logic_clk_reg_n_0_[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.240 r  counter_logic_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    counter_logic_clk_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  counter_logic_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.354    counter_logic_clk_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.468 r  counter_logic_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    counter_logic_clk_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  counter_logic_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.582    counter_logic_clk_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.696 r  counter_logic_clk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.697    counter_logic_clk_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.811 r  counter_logic_clk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.811    counter_logic_clk_reg[20]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.034 r  counter_logic_clk_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.034    counter_logic_clk_reg[24]_i_1_n_7
    SLICE_X63Y51         FDRE                                         r  counter_logic_clk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_logic rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482    14.854    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.937 r  pll/CLKOUT0
                         net (fo=1, routed)           1.576    16.513    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.604 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          1.510    18.113    clk_logic_BUFG
    SLICE_X63Y51         FDRE                                         r  counter_logic_clk_reg[24]/C
                         clock pessimism              0.387    18.501    
                         clock uncertainty           -0.059    18.442    
    SLICE_X63Y51         FDRE (Setup_fdre_C_D)        0.062    18.504    counter_logic_clk_reg[24]
  -------------------------------------------------------------------
                         required time                         18.504    
                         arrival time                         -11.034    
  -------------------------------------------------------------------
                         slack                                  7.470    

Slack (MET) :             7.473ns  (required time - arrival time)
  Source:                 counter_logic_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_logic_clk_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_logic
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_logic rise@10.000ns - clk_logic rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 1.920ns (79.961%)  route 0.481ns (20.039%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.113ns = ( 18.113 - 10.000 ) 
    Source Clock Delay      (SCD):    8.630ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.240 r  pll/CLKOUT0
                         net (fo=1, routed)           1.655     6.895    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          1.638     8.630    clk_logic_BUFG
    SLICE_X63Y45         FDRE                                         r  counter_logic_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     9.086 r  counter_logic_clk_reg[1]/Q
                         net (fo=1, routed)           0.480     9.566    counter_logic_clk_reg_n_0_[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.240 r  counter_logic_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    counter_logic_clk_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  counter_logic_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.354    counter_logic_clk_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.468 r  counter_logic_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    counter_logic_clk_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  counter_logic_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.582    counter_logic_clk_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.696 r  counter_logic_clk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.697    counter_logic_clk_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.031 r  counter_logic_clk_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.031    counter_logic_clk_reg[20]_i_1_n_6
    SLICE_X63Y50         FDRE                                         r  counter_logic_clk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_logic rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482    14.854    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.937 r  pll/CLKOUT0
                         net (fo=1, routed)           1.576    16.513    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.604 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          1.510    18.113    clk_logic_BUFG
    SLICE_X63Y50         FDRE                                         r  counter_logic_clk_reg[21]/C
                         clock pessimism              0.387    18.501    
                         clock uncertainty           -0.059    18.442    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)        0.062    18.504    counter_logic_clk_reg[21]
  -------------------------------------------------------------------
                         required time                         18.504    
                         arrival time                         -11.031    
  -------------------------------------------------------------------
                         slack                                  7.473    

Slack (MET) :             7.494ns  (required time - arrival time)
  Source:                 counter_logic_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_logic_clk_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_logic
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_logic rise@10.000ns - clk_logic rise@0.000ns)
  Data Path Delay:        2.380ns  (logic 1.899ns (79.784%)  route 0.481ns (20.216%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.113ns = ( 18.113 - 10.000 ) 
    Source Clock Delay      (SCD):    8.630ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.240 r  pll/CLKOUT0
                         net (fo=1, routed)           1.655     6.895    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          1.638     8.630    clk_logic_BUFG
    SLICE_X63Y45         FDRE                                         r  counter_logic_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     9.086 r  counter_logic_clk_reg[1]/Q
                         net (fo=1, routed)           0.480     9.566    counter_logic_clk_reg_n_0_[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.240 r  counter_logic_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    counter_logic_clk_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  counter_logic_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.354    counter_logic_clk_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.468 r  counter_logic_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    counter_logic_clk_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  counter_logic_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.582    counter_logic_clk_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.696 r  counter_logic_clk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.697    counter_logic_clk_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.010 r  counter_logic_clk_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.010    counter_logic_clk_reg[20]_i_1_n_4
    SLICE_X63Y50         FDRE                                         r  counter_logic_clk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_logic rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482    14.854    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.937 r  pll/CLKOUT0
                         net (fo=1, routed)           1.576    16.513    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.604 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          1.510    18.113    clk_logic_BUFG
    SLICE_X63Y50         FDRE                                         r  counter_logic_clk_reg[23]/C
                         clock pessimism              0.387    18.501    
                         clock uncertainty           -0.059    18.442    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)        0.062    18.504    counter_logic_clk_reg[23]
  -------------------------------------------------------------------
                         required time                         18.504    
                         arrival time                         -11.010    
  -------------------------------------------------------------------
                         slack                                  7.494    

Slack (MET) :             7.568ns  (required time - arrival time)
  Source:                 counter_logic_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_logic_clk_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_logic
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_logic rise@10.000ns - clk_logic rise@0.000ns)
  Data Path Delay:        2.306ns  (logic 1.825ns (79.135%)  route 0.481ns (20.865%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.113ns = ( 18.113 - 10.000 ) 
    Source Clock Delay      (SCD):    8.630ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.240 r  pll/CLKOUT0
                         net (fo=1, routed)           1.655     6.895    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          1.638     8.630    clk_logic_BUFG
    SLICE_X63Y45         FDRE                                         r  counter_logic_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     9.086 r  counter_logic_clk_reg[1]/Q
                         net (fo=1, routed)           0.480     9.566    counter_logic_clk_reg_n_0_[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.240 r  counter_logic_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    counter_logic_clk_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  counter_logic_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.354    counter_logic_clk_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.468 r  counter_logic_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    counter_logic_clk_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  counter_logic_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.582    counter_logic_clk_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.696 r  counter_logic_clk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.697    counter_logic_clk_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.936 r  counter_logic_clk_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.936    counter_logic_clk_reg[20]_i_1_n_5
    SLICE_X63Y50         FDRE                                         r  counter_logic_clk_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_logic rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482    14.854    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.937 r  pll/CLKOUT0
                         net (fo=1, routed)           1.576    16.513    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.604 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          1.510    18.113    clk_logic_BUFG
    SLICE_X63Y50         FDRE                                         r  counter_logic_clk_reg[22]/C
                         clock pessimism              0.387    18.501    
                         clock uncertainty           -0.059    18.442    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)        0.062    18.504    counter_logic_clk_reg[22]
  -------------------------------------------------------------------
                         required time                         18.504    
                         arrival time                         -10.936    
  -------------------------------------------------------------------
                         slack                                  7.568    

Slack (MET) :             7.584ns  (required time - arrival time)
  Source:                 counter_logic_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_logic_clk_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_logic
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_logic rise@10.000ns - clk_logic rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 1.809ns (78.989%)  route 0.481ns (21.011%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.113ns = ( 18.113 - 10.000 ) 
    Source Clock Delay      (SCD):    8.630ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.240 r  pll/CLKOUT0
                         net (fo=1, routed)           1.655     6.895    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          1.638     8.630    clk_logic_BUFG
    SLICE_X63Y45         FDRE                                         r  counter_logic_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     9.086 r  counter_logic_clk_reg[1]/Q
                         net (fo=1, routed)           0.480     9.566    counter_logic_clk_reg_n_0_[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.240 r  counter_logic_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    counter_logic_clk_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  counter_logic_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.354    counter_logic_clk_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.468 r  counter_logic_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    counter_logic_clk_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  counter_logic_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.582    counter_logic_clk_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.696 r  counter_logic_clk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.697    counter_logic_clk_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.920 r  counter_logic_clk_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.920    counter_logic_clk_reg[20]_i_1_n_7
    SLICE_X63Y50         FDRE                                         r  counter_logic_clk_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_logic rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482    14.854    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.937 r  pll/CLKOUT0
                         net (fo=1, routed)           1.576    16.513    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.604 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          1.510    18.113    clk_logic_BUFG
    SLICE_X63Y50         FDRE                                         r  counter_logic_clk_reg[20]/C
                         clock pessimism              0.387    18.501    
                         clock uncertainty           -0.059    18.442    
    SLICE_X63Y50         FDRE (Setup_fdre_C_D)        0.062    18.504    counter_logic_clk_reg[20]
  -------------------------------------------------------------------
                         required time                         18.504    
                         arrival time                         -10.920    
  -------------------------------------------------------------------
                         slack                                  7.584    

Slack (MET) :             7.692ns  (required time - arrival time)
  Source:                 counter_logic_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_logic_clk_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_logic
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_logic rise@10.000ns - clk_logic rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.124ns = ( 18.124 - 10.000 ) 
    Source Clock Delay      (SCD):    8.630ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.240 r  pll/CLKOUT0
                         net (fo=1, routed)           1.655     6.895    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          1.638     8.630    clk_logic_BUFG
    SLICE_X63Y45         FDRE                                         r  counter_logic_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     9.086 r  counter_logic_clk_reg[1]/Q
                         net (fo=1, routed)           0.480     9.566    counter_logic_clk_reg_n_0_[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.240 r  counter_logic_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    counter_logic_clk_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  counter_logic_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.354    counter_logic_clk_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.468 r  counter_logic_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    counter_logic_clk_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  counter_logic_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.582    counter_logic_clk_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.916 r  counter_logic_clk_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.916    counter_logic_clk_reg[16]_i_1_n_6
    SLICE_X63Y49         FDRE                                         r  counter_logic_clk_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_logic rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482    14.854    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.937 r  pll/CLKOUT0
                         net (fo=1, routed)           1.576    16.513    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.604 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          1.520    18.124    clk_logic_BUFG
    SLICE_X63Y49         FDRE                                         r  counter_logic_clk_reg[17]/C
                         clock pessimism              0.481    18.606    
                         clock uncertainty           -0.059    18.547    
    SLICE_X63Y49         FDRE (Setup_fdre_C_D)        0.062    18.609    counter_logic_clk_reg[17]
  -------------------------------------------------------------------
                         required time                         18.609    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                  7.692    

Slack (MET) :             7.713ns  (required time - arrival time)
  Source:                 counter_logic_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_logic_clk_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_logic
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_logic rise@10.000ns - clk_logic rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.124ns = ( 18.124 - 10.000 ) 
    Source Clock Delay      (SCD):    8.630ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.240 r  pll/CLKOUT0
                         net (fo=1, routed)           1.655     6.895    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          1.638     8.630    clk_logic_BUFG
    SLICE_X63Y45         FDRE                                         r  counter_logic_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     9.086 r  counter_logic_clk_reg[1]/Q
                         net (fo=1, routed)           0.480     9.566    counter_logic_clk_reg_n_0_[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.240 r  counter_logic_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    counter_logic_clk_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  counter_logic_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.354    counter_logic_clk_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.468 r  counter_logic_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    counter_logic_clk_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  counter_logic_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.582    counter_logic_clk_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.895 r  counter_logic_clk_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.895    counter_logic_clk_reg[16]_i_1_n_4
    SLICE_X63Y49         FDRE                                         r  counter_logic_clk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_logic rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482    14.854    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.937 r  pll/CLKOUT0
                         net (fo=1, routed)           1.576    16.513    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.604 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          1.520    18.124    clk_logic_BUFG
    SLICE_X63Y49         FDRE                                         r  counter_logic_clk_reg[19]/C
                         clock pessimism              0.481    18.606    
                         clock uncertainty           -0.059    18.547    
    SLICE_X63Y49         FDRE (Setup_fdre_C_D)        0.062    18.609    counter_logic_clk_reg[19]
  -------------------------------------------------------------------
                         required time                         18.609    
                         arrival time                         -10.895    
  -------------------------------------------------------------------
                         slack                                  7.713    

Slack (MET) :             7.787ns  (required time - arrival time)
  Source:                 counter_logic_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_logic_clk_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_logic
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_logic rise@10.000ns - clk_logic rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.124ns = ( 18.124 - 10.000 ) 
    Source Clock Delay      (SCD):    8.630ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.240 r  pll/CLKOUT0
                         net (fo=1, routed)           1.655     6.895    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          1.638     8.630    clk_logic_BUFG
    SLICE_X63Y45         FDRE                                         r  counter_logic_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     9.086 r  counter_logic_clk_reg[1]/Q
                         net (fo=1, routed)           0.480     9.566    counter_logic_clk_reg_n_0_[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.240 r  counter_logic_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    counter_logic_clk_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  counter_logic_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.354    counter_logic_clk_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.468 r  counter_logic_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    counter_logic_clk_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  counter_logic_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.582    counter_logic_clk_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.821 r  counter_logic_clk_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.821    counter_logic_clk_reg[16]_i_1_n_5
    SLICE_X63Y49         FDRE                                         r  counter_logic_clk_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_logic rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482    14.854    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.937 r  pll/CLKOUT0
                         net (fo=1, routed)           1.576    16.513    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.604 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          1.520    18.124    clk_logic_BUFG
    SLICE_X63Y49         FDRE                                         r  counter_logic_clk_reg[18]/C
                         clock pessimism              0.481    18.606    
                         clock uncertainty           -0.059    18.547    
    SLICE_X63Y49         FDRE (Setup_fdre_C_D)        0.062    18.609    counter_logic_clk_reg[18]
  -------------------------------------------------------------------
                         required time                         18.609    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  7.787    

Slack (MET) :             7.803ns  (required time - arrival time)
  Source:                 counter_logic_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_logic_clk_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_logic
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_logic rise@10.000ns - clk_logic rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.124ns = ( 18.124 - 10.000 ) 
    Source Clock Delay      (SCD):    8.630ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.240 r  pll/CLKOUT0
                         net (fo=1, routed)           1.655     6.895    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          1.638     8.630    clk_logic_BUFG
    SLICE_X63Y45         FDRE                                         r  counter_logic_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     9.086 r  counter_logic_clk_reg[1]/Q
                         net (fo=1, routed)           0.480     9.566    counter_logic_clk_reg_n_0_[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.240 r  counter_logic_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    counter_logic_clk_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  counter_logic_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.354    counter_logic_clk_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.468 r  counter_logic_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    counter_logic_clk_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  counter_logic_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.582    counter_logic_clk_reg[12]_i_1_n_0
    SLICE_X63Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.805 r  counter_logic_clk_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.805    counter_logic_clk_reg[16]_i_1_n_7
    SLICE_X63Y49         FDRE                                         r  counter_logic_clk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_logic rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482    14.854    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.937 r  pll/CLKOUT0
                         net (fo=1, routed)           1.576    16.513    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.604 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          1.520    18.124    clk_logic_BUFG
    SLICE_X63Y49         FDRE                                         r  counter_logic_clk_reg[16]/C
                         clock pessimism              0.481    18.606    
                         clock uncertainty           -0.059    18.547    
    SLICE_X63Y49         FDRE (Setup_fdre_C_D)        0.062    18.609    counter_logic_clk_reg[16]
  -------------------------------------------------------------------
                         required time                         18.609    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  7.803    

Slack (MET) :             7.806ns  (required time - arrival time)
  Source:                 counter_logic_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_logic_clk_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_logic
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_logic rise@10.000ns - clk_logic rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.124ns = ( 18.124 - 10.000 ) 
    Source Clock Delay      (SCD):    8.630ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.240 r  pll/CLKOUT0
                         net (fo=1, routed)           1.655     6.895    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          1.638     8.630    clk_logic_BUFG
    SLICE_X63Y45         FDRE                                         r  counter_logic_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.456     9.086 r  counter_logic_clk_reg[1]/Q
                         net (fo=1, routed)           0.480     9.566    counter_logic_clk_reg_n_0_[1]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.240 r  counter_logic_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    counter_logic_clk_reg[0]_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  counter_logic_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.354    counter_logic_clk_reg[4]_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.468 r  counter_logic_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    counter_logic_clk_reg[8]_i_1_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.802 r  counter_logic_clk_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.802    counter_logic_clk_reg[12]_i_1_n_6
    SLICE_X63Y48         FDRE                                         r  counter_logic_clk_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_logic rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482    14.854    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.937 r  pll/CLKOUT0
                         net (fo=1, routed)           1.576    16.513    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    16.604 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          1.520    18.124    clk_logic_BUFG
    SLICE_X63Y48         FDRE                                         r  counter_logic_clk_reg[13]/C
                         clock pessimism              0.481    18.606    
                         clock uncertainty           -0.059    18.547    
    SLICE_X63Y48         FDRE (Setup_fdre_C_D)        0.062    18.609    counter_logic_clk_reg[13]
  -------------------------------------------------------------------
                         required time                         18.609    
                         arrival time                         -10.802    
  -------------------------------------------------------------------
                         slack                                  7.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 counter_logic_clk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_logic_clk_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_logic
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_logic rise@0.000ns - clk_logic rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  pll/CLKOUT0
                         net (fo=1, routed)           0.501     2.020    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          0.596     2.642    clk_logic_BUFG
    SLICE_X63Y49         FDRE                                         r  counter_logic_clk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     2.783 r  counter_logic_clk_reg[19]/Q
                         net (fo=1, routed)           0.108     2.891    counter_logic_clk_reg_n_0_[19]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.051 r  counter_logic_clk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.052    counter_logic_clk_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.106 r  counter_logic_clk_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.106    counter_logic_clk_reg[20]_i_1_n_7
    SLICE_X63Y50         FDRE                                         r  counter_logic_clk_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.035 r  pll/CLKOUT0
                         net (fo=1, routed)           0.546     2.581    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          0.864     3.474    clk_logic_BUFG
    SLICE_X63Y50         FDRE                                         r  counter_logic_clk_reg[20]/C
                         clock pessimism             -0.563     2.911    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     3.016    counter_logic_clk_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 counter_logic_clk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_logic_clk_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_logic
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_logic rise@0.000ns - clk_logic rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  pll/CLKOUT0
                         net (fo=1, routed)           0.501     2.020    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          0.596     2.642    clk_logic_BUFG
    SLICE_X63Y49         FDRE                                         r  counter_logic_clk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     2.783 r  counter_logic_clk_reg[19]/Q
                         net (fo=1, routed)           0.108     2.891    counter_logic_clk_reg_n_0_[19]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.051 r  counter_logic_clk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.052    counter_logic_clk_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     3.117 r  counter_logic_clk_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.117    counter_logic_clk_reg[20]_i_1_n_5
    SLICE_X63Y50         FDRE                                         r  counter_logic_clk_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.035 r  pll/CLKOUT0
                         net (fo=1, routed)           0.546     2.581    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          0.864     3.474    clk_logic_BUFG
    SLICE_X63Y50         FDRE                                         r  counter_logic_clk_reg[22]/C
                         clock pessimism             -0.563     2.911    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     3.016    counter_logic_clk_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           3.117    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 counter_logic_clk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_logic_clk_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_logic
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_logic rise@0.000ns - clk_logic rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  pll/CLKOUT0
                         net (fo=1, routed)           0.501     2.020    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          0.596     2.642    clk_logic_BUFG
    SLICE_X63Y49         FDRE                                         r  counter_logic_clk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     2.783 r  counter_logic_clk_reg[19]/Q
                         net (fo=1, routed)           0.108     2.891    counter_logic_clk_reg_n_0_[19]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.051 r  counter_logic_clk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.052    counter_logic_clk_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     3.142 r  counter_logic_clk_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.142    counter_logic_clk_reg[20]_i_1_n_6
    SLICE_X63Y50         FDRE                                         r  counter_logic_clk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.035 r  pll/CLKOUT0
                         net (fo=1, routed)           0.546     2.581    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          0.864     3.474    clk_logic_BUFG
    SLICE_X63Y50         FDRE                                         r  counter_logic_clk_reg[21]/C
                         clock pessimism             -0.563     2.911    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     3.016    counter_logic_clk_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           3.142    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 counter_logic_clk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_logic_clk_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_logic
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_logic rise@0.000ns - clk_logic rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  pll/CLKOUT0
                         net (fo=1, routed)           0.501     2.020    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          0.596     2.642    clk_logic_BUFG
    SLICE_X63Y49         FDRE                                         r  counter_logic_clk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     2.783 r  counter_logic_clk_reg[19]/Q
                         net (fo=1, routed)           0.108     2.891    counter_logic_clk_reg_n_0_[19]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.051 r  counter_logic_clk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.052    counter_logic_clk_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     3.142 r  counter_logic_clk_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.142    counter_logic_clk_reg[20]_i_1_n_4
    SLICE_X63Y50         FDRE                                         r  counter_logic_clk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.035 r  pll/CLKOUT0
                         net (fo=1, routed)           0.546     2.581    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          0.864     3.474    clk_logic_BUFG
    SLICE_X63Y50         FDRE                                         r  counter_logic_clk_reg[23]/C
                         clock pessimism             -0.563     2.911    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.105     3.016    counter_logic_clk_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           3.142    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 counter_logic_clk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_logic_clk_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_logic
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_logic rise@0.000ns - clk_logic rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  pll/CLKOUT0
                         net (fo=1, routed)           0.501     2.020    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          0.596     2.642    clk_logic_BUFG
    SLICE_X63Y49         FDRE                                         r  counter_logic_clk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     2.783 r  counter_logic_clk_reg[19]/Q
                         net (fo=1, routed)           0.108     2.891    counter_logic_clk_reg_n_0_[19]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.051 r  counter_logic_clk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.052    counter_logic_clk_reg[16]_i_1_n_0
    SLICE_X63Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.091 r  counter_logic_clk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.091    counter_logic_clk_reg[20]_i_1_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.145 r  counter_logic_clk_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.145    counter_logic_clk_reg[24]_i_1_n_7
    SLICE_X63Y51         FDRE                                         r  counter_logic_clk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.035 r  pll/CLKOUT0
                         net (fo=1, routed)           0.546     2.581    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          0.864     3.474    clk_logic_BUFG
    SLICE_X63Y51         FDRE                                         r  counter_logic_clk_reg[24]/C
                         clock pessimism             -0.563     2.911    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.105     3.016    counter_logic_clk_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           3.145    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_logic_clk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_logic_clk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_logic
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_logic rise@0.000ns - clk_logic rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.476ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  pll/CLKOUT0
                         net (fo=1, routed)           0.501     2.020    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          0.596     2.642    clk_logic_BUFG
    SLICE_X63Y47         FDRE                                         r  counter_logic_clk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y47         FDRE (Prop_fdre_C_Q)         0.141     2.783 r  counter_logic_clk_reg[11]/Q
                         net (fo=1, routed)           0.108     2.891    counter_logic_clk_reg_n_0_[11]
    SLICE_X63Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.999 r  counter_logic_clk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.999    counter_logic_clk_reg[8]_i_1_n_4
    SLICE_X63Y47         FDRE                                         r  counter_logic_clk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.035 r  pll/CLKOUT0
                         net (fo=1, routed)           0.546     2.581    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          0.867     3.476    clk_logic_BUFG
    SLICE_X63Y47         FDRE                                         r  counter_logic_clk_reg[11]/C
                         clock pessimism             -0.834     2.642    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.105     2.747    counter_logic_clk_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           2.999    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_logic_clk_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_logic_clk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_logic
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_logic rise@0.000ns - clk_logic rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.476ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  pll/CLKOUT0
                         net (fo=1, routed)           0.501     2.020    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          0.596     2.642    clk_logic_BUFG
    SLICE_X63Y48         FDRE                                         r  counter_logic_clk_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.141     2.783 r  counter_logic_clk_reg[15]/Q
                         net (fo=1, routed)           0.108     2.891    counter_logic_clk_reg_n_0_[15]
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.999 r  counter_logic_clk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.999    counter_logic_clk_reg[12]_i_1_n_4
    SLICE_X63Y48         FDRE                                         r  counter_logic_clk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.035 r  pll/CLKOUT0
                         net (fo=1, routed)           0.546     2.581    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          0.867     3.476    clk_logic_BUFG
    SLICE_X63Y48         FDRE                                         r  counter_logic_clk_reg[15]/C
                         clock pessimism             -0.834     2.642    
    SLICE_X63Y48         FDRE (Hold_fdre_C_D)         0.105     2.747    counter_logic_clk_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           2.999    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_logic_clk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_logic_clk_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_logic
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_logic rise@0.000ns - clk_logic rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.476ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  pll/CLKOUT0
                         net (fo=1, routed)           0.501     2.020    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          0.596     2.642    clk_logic_BUFG
    SLICE_X63Y49         FDRE                                         r  counter_logic_clk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     2.783 r  counter_logic_clk_reg[19]/Q
                         net (fo=1, routed)           0.108     2.891    counter_logic_clk_reg_n_0_[19]
    SLICE_X63Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.999 r  counter_logic_clk_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.999    counter_logic_clk_reg[16]_i_1_n_4
    SLICE_X63Y49         FDRE                                         r  counter_logic_clk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.035 r  pll/CLKOUT0
                         net (fo=1, routed)           0.546     2.581    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          0.867     3.476    clk_logic_BUFG
    SLICE_X63Y49         FDRE                                         r  counter_logic_clk_reg[19]/C
                         clock pessimism             -0.834     2.642    
    SLICE_X63Y49         FDRE (Hold_fdre_C_D)         0.105     2.747    counter_logic_clk_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           2.999    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_logic_clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_logic_clk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_logic
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_logic rise@0.000ns - clk_logic rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  pll/CLKOUT0
                         net (fo=1, routed)           0.501     2.020    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          0.595     2.641    clk_logic_BUFG
    SLICE_X63Y45         FDRE                                         r  counter_logic_clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     2.782 r  counter_logic_clk_reg[3]/Q
                         net (fo=1, routed)           0.108     2.890    counter_logic_clk_reg_n_0_[3]
    SLICE_X63Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.998 r  counter_logic_clk_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.998    counter_logic_clk_reg[0]_i_1_n_4
    SLICE_X63Y45         FDRE                                         r  counter_logic_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.035 r  pll/CLKOUT0
                         net (fo=1, routed)           0.546     2.581    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          0.866     3.475    clk_logic_BUFG
    SLICE_X63Y45         FDRE                                         r  counter_logic_clk_reg[3]/C
                         clock pessimism             -0.834     2.641    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.105     2.746    counter_logic_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_logic_clk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_logic_clk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_logic  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_logic
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_logic rise@0.000ns - clk_logic rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.519 r  pll/CLKOUT0
                         net (fo=1, routed)           0.501     2.020    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          0.595     2.641    clk_logic_BUFG
    SLICE_X63Y46         FDRE                                         r  counter_logic_clk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141     2.782 r  counter_logic_clk_reg[7]/Q
                         net (fo=1, routed)           0.108     2.890    counter_logic_clk_reg_n_0_[7]
    SLICE_X63Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.998 r  counter_logic_clk_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.998    counter_logic_clk_reg[4]_i_1_n_4
    SLICE_X63Y46         FDRE                                         r  counter_logic_clk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_logic rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.035 r  pll/CLKOUT0
                         net (fo=1, routed)           0.546     2.581    clk_logic
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_logic_BUFG_inst/O
                         net (fo=25, routed)          0.866     3.475    clk_logic_BUFG
    SLICE_X63Y46         FDRE                                         r  counter_logic_clk_reg[7]/C
                         clock pessimism             -0.834     2.641    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.105     2.746    counter_logic_clk_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_logic
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   clk_logic_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  pll/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y45    counter_logic_clk_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y47    counter_logic_clk_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y47    counter_logic_clk_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y48    counter_logic_clk_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y48    counter_logic_clk_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y48    counter_logic_clk_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y48    counter_logic_clk_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X63Y49    counter_logic_clk_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  pll/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y45    counter_logic_clk_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y45    counter_logic_clk_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y47    counter_logic_clk_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y47    counter_logic_clk_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y47    counter_logic_clk_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y47    counter_logic_clk_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y48    counter_logic_clk_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y48    counter_logic_clk_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y48    counter_logic_clk_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y48    counter_logic_clk_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y45    counter_logic_clk_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y45    counter_logic_clk_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y47    counter_logic_clk_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y47    counter_logic_clk_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y47    counter_logic_clk_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y47    counter_logic_clk_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y48    counter_logic_clk_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y48    counter_logic_clk_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y48    counter_logic_clk_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X63Y48    counter_logic_clk_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_parallel
  To Clock:  clk_parallel

Setup :            0  Failing Endpoints,  Worst Slack        1.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 display_timings/sx_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            encode_green/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_parallel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_parallel rise@13.333ns - clk_parallel rise@0.000ns)
  Data Path Delay:        11.722ns  (logic 3.070ns (26.190%)  route 8.652ns (73.810%))
  Logic Levels:           11  (LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.112ns = ( 21.446 - 13.333 ) 
    Source Clock Delay      (SCD):    8.626ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.240 r  pll/CLKOUT2
                         net (fo=1, routed)           1.655     6.895    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         1.634     8.626    display_timings/clk_parallel_BUFG
    SLICE_X6Y41          FDSE                                         r  display_timings/sx_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDSE (Prop_fdse_C_Q)         0.518     9.144 f  display_timings/sx_reg[11]/Q
                         net (fo=5, routed)           0.994    10.137    display_timings/x_coordinate[11]
    SLICE_X6Y41          LUT4 (Prop_lut4_I0_O)        0.150    10.287 r  display_timings/bar[0]_i_2/O
                         net (fo=2, routed)           0.673    10.961    display_timings/bar[0]_i_2_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.328    11.289 r  display_timings/led_test_sig_o_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.455    11.743    display_timings/led_test_sig_o_OBUF_inst_i_5_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.124    11.867 r  display_timings/led_test_sig_o_OBUF_inst_i_1/O
                         net (fo=32, routed)          1.166    13.033    display_timings/led_test_sig_o_OBUF
    SLICE_X3Y50          LUT4 (Prop_lut4_I1_O)        0.150    13.183 r  display_timings/tmds[7]_i_7/O
                         net (fo=7, routed)           1.015    14.198    display_timings/tmds[7]_i_7_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I4_O)        0.361    14.559 r  display_timings/tmds[5]_i_3__0/O
                         net (fo=4, routed)           0.875    15.435    display_timings/tmds[5]_i_3__0_n_0
    SLICE_X2Y54          LUT3 (Prop_lut3_I1_O)        0.359    15.794 r  display_timings/tmds[6]_i_3/O
                         net (fo=6, routed)           0.714    16.508    display_timings/tmds[6]_i_3_n_0
    SLICE_X4Y55          LUT3 (Prop_lut3_I1_O)        0.376    16.884 r  display_timings/bias[4]_i_30__1/O
                         net (fo=4, routed)           0.658    17.542    display_timings/bias[4]_i_30__1_n_0
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.332    17.874 r  display_timings/bias[4]_i_35__0/O
                         net (fo=3, routed)           0.596    18.470    display_timings/shift_reg_reg[0]
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.124    18.594 r  display_timings/bias[4]_i_16__0/O
                         net (fo=3, routed)           1.008    19.602    display_timings/bias[4]_i_16__0_n_0
    SLICE_X2Y57          LUT5 (Prop_lut5_I0_O)        0.124    19.726 r  display_timings/bias[3]_i_3__1/O
                         net (fo=1, routed)           0.498    20.224    display_timings/bias[3]_i_3__1_n_0
    SLICE_X0Y56          LUT5 (Prop_lut5_I2_O)        0.124    20.348 r  display_timings/bias[3]_i_1__1/O
                         net (fo=1, routed)           0.000    20.348    encode_green/D[2]
    SLICE_X0Y56          FDRE                                         r  encode_green/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_parallel rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk_i (IN)
                         net (fo=0)                   0.000    13.333    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    14.752 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    16.614    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.705 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482    18.187    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.270 r  pll/CLKOUT2
                         net (fo=1, routed)           1.576    19.846    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.937 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         1.509    21.446    encode_green/clk_parallel_BUFG
    SLICE_X0Y56          FDRE                                         r  encode_green/bias_reg[3]/C
                         clock pessimism              0.387    21.833    
                         clock uncertainty           -0.061    21.772    
    SLICE_X0Y56          FDRE (Setup_fdre_C_D)        0.029    21.801    encode_green/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         21.801    
                         arrival time                         -20.348    
  -------------------------------------------------------------------
                         slack                                  1.454    

Slack (MET) :             1.468ns  (required time - arrival time)
  Source:                 display_timings/sx_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            encode_green/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_parallel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_parallel rise@13.333ns - clk_parallel rise@0.000ns)
  Data Path Delay:        11.710ns  (logic 3.062ns (26.150%)  route 8.648ns (73.850%))
  Logic Levels:           11  (LUT3=1 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.112ns = ( 21.446 - 13.333 ) 
    Source Clock Delay      (SCD):    8.626ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.240 r  pll/CLKOUT2
                         net (fo=1, routed)           1.655     6.895    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         1.634     8.626    display_timings/clk_parallel_BUFG
    SLICE_X6Y41          FDSE                                         r  display_timings/sx_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDSE (Prop_fdse_C_Q)         0.518     9.144 f  display_timings/sx_reg[11]/Q
                         net (fo=5, routed)           0.994    10.137    display_timings/x_coordinate[11]
    SLICE_X6Y41          LUT4 (Prop_lut4_I0_O)        0.150    10.287 r  display_timings/bar[0]_i_2/O
                         net (fo=2, routed)           0.673    10.961    display_timings/bar[0]_i_2_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.328    11.289 r  display_timings/led_test_sig_o_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.455    11.743    display_timings/led_test_sig_o_OBUF_inst_i_5_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.124    11.867 r  display_timings/led_test_sig_o_OBUF_inst_i_1/O
                         net (fo=32, routed)          1.166    13.033    display_timings/led_test_sig_o_OBUF
    SLICE_X3Y50          LUT4 (Prop_lut4_I1_O)        0.150    13.183 r  display_timings/tmds[7]_i_7/O
                         net (fo=7, routed)           1.015    14.198    display_timings/tmds[7]_i_7_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I4_O)        0.361    14.559 r  display_timings/tmds[5]_i_3__0/O
                         net (fo=4, routed)           0.875    15.435    display_timings/tmds[5]_i_3__0_n_0
    SLICE_X2Y54          LUT3 (Prop_lut3_I1_O)        0.359    15.794 r  display_timings/tmds[6]_i_3/O
                         net (fo=6, routed)           0.727    16.520    display_timings/tmds[6]_i_3_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I4_O)        0.348    16.868 r  display_timings/bias[4]_i_29__0/O
                         net (fo=5, routed)           0.603    17.472    display_timings/bias[4]_i_29__0_n_0
    SLICE_X4Y56          LUT4 (Prop_lut4_I3_O)        0.150    17.622 r  display_timings/bias[4]_i_12/O
                         net (fo=8, routed)           0.693    18.315    display_timings/bias[4]_i_29__0_1
    SLICE_X2Y56          LUT5 (Prop_lut5_I3_O)        0.326    18.641 r  display_timings/bias[4]_i_8__0/O
                         net (fo=2, routed)           0.798    19.439    display_timings/bias[4]_i_8__0_n_0
    SLICE_X1Y56          LUT6 (Prop_lut6_I1_O)        0.124    19.563 r  display_timings/bias[4]_i_2__1/O
                         net (fo=1, routed)           0.648    20.211    display_timings/bias[4]_i_2__1_n_0
    SLICE_X1Y56          LUT5 (Prop_lut5_I0_O)        0.124    20.335 r  display_timings/bias[4]_i_1__1/O
                         net (fo=1, routed)           0.000    20.335    encode_green/D[3]
    SLICE_X1Y56          FDRE                                         r  encode_green/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_parallel rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk_i (IN)
                         net (fo=0)                   0.000    13.333    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    14.752 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    16.614    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.705 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482    18.187    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.270 r  pll/CLKOUT2
                         net (fo=1, routed)           1.576    19.846    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.937 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         1.509    21.446    encode_green/clk_parallel_BUFG
    SLICE_X1Y56          FDRE                                         r  encode_green/bias_reg[4]/C
                         clock pessimism              0.387    21.833    
                         clock uncertainty           -0.061    21.772    
    SLICE_X1Y56          FDRE (Setup_fdre_C_D)        0.031    21.803    encode_green/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         21.803    
                         arrival time                         -20.335    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 display_timings/sx_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            encode_red/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_parallel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_parallel rise@13.333ns - clk_parallel rise@0.000ns)
  Data Path Delay:        11.502ns  (logic 2.732ns (23.753%)  route 8.770ns (76.247%))
  Logic Levels:           11  (LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.110ns = ( 21.444 - 13.333 ) 
    Source Clock Delay      (SCD):    8.626ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.240 r  pll/CLKOUT2
                         net (fo=1, routed)           1.655     6.895    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         1.634     8.626    display_timings/clk_parallel_BUFG
    SLICE_X6Y41          FDSE                                         r  display_timings/sx_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDSE (Prop_fdse_C_Q)         0.518     9.144 r  display_timings/sx_reg[11]/Q
                         net (fo=5, routed)           0.994    10.137    display_timings/x_coordinate[11]
    SLICE_X6Y41          LUT4 (Prop_lut4_I0_O)        0.150    10.287 f  display_timings/bar[0]_i_2/O
                         net (fo=2, routed)           0.673    10.961    display_timings/bar[0]_i_2_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.328    11.289 f  display_timings/led_test_sig_o_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.455    11.743    display_timings/led_test_sig_o_OBUF_inst_i_5_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.124    11.867 f  display_timings/led_test_sig_o_OBUF_inst_i_1/O
                         net (fo=32, routed)          0.866    12.734    display_timings/led_test_sig_o_OBUF
    SLICE_X5Y51          LUT4 (Prop_lut4_I0_O)        0.118    12.852 r  display_timings/tmds[6]_i_3__1/O
                         net (fo=4, routed)           1.124    13.975    display_timings/tmds[6]_i_3__1_n_0
    SLICE_X5Y51          LUT6 (Prop_lut6_I0_O)        0.326    14.301 r  display_timings/bias[1]_i_8__0/O
                         net (fo=3, routed)           0.795    15.096    display_timings/bias[1]_i_8__0_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.124    15.220 r  display_timings/tmds[7]_i_3__0/O
                         net (fo=3, routed)           0.708    15.928    display_timings/tmds[7]_i_3__0_n_0
    SLICE_X4Y53          LUT5 (Prop_lut5_I3_O)        0.150    16.078 r  display_timings/bias[3]_i_8__0/O
                         net (fo=18, routed)          0.823    16.901    display_timings/bias[3]_i_8__0_n_0
    SLICE_X5Y53          LUT5 (Prop_lut5_I3_O)        0.326    17.227 r  display_timings/bias[4]_i_26__0/O
                         net (fo=4, routed)           0.756    17.984    display_timings/bias[4]_i_26__0_n_0
    SLICE_X5Y54          LUT4 (Prop_lut4_I3_O)        0.118    18.102 r  display_timings/bias[4]_i_8__1/O
                         net (fo=3, routed)           1.143    19.244    display_timings/bias[4]_i_8__1_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I0_O)        0.326    19.570 r  display_timings/bias[4]_i_3__0/O
                         net (fo=1, routed)           0.433    20.003    display_timings/bias[4]_i_3__0_n_0
    SLICE_X7Y54          LUT5 (Prop_lut5_I0_O)        0.124    20.127 r  display_timings/bias[4]_i_2/O
                         net (fo=1, routed)           0.000    20.127    encode_red/D[3]
    SLICE_X7Y54          FDRE                                         r  encode_red/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_parallel rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk_i (IN)
                         net (fo=0)                   0.000    13.333    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    14.752 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    16.614    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.705 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482    18.187    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.270 r  pll/CLKOUT2
                         net (fo=1, routed)           1.576    19.846    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.937 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         1.507    21.444    encode_red/clk_parallel_BUFG
    SLICE_X7Y54          FDRE                                         r  encode_red/bias_reg[4]/C
                         clock pessimism              0.387    21.831    
                         clock uncertainty           -0.061    21.770    
    SLICE_X7Y54          FDRE (Setup_fdre_C_D)        0.029    21.799    encode_red/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         21.799    
                         arrival time                         -20.127    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.754ns  (required time - arrival time)
  Source:                 display_timings/sx_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            encode_green/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_parallel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_parallel rise@13.333ns - clk_parallel rise@0.000ns)
  Data Path Delay:        11.121ns  (logic 2.964ns (26.651%)  route 8.157ns (73.349%))
  Logic Levels:           10  (LUT3=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.112ns = ( 21.446 - 13.333 ) 
    Source Clock Delay      (SCD):    8.626ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.240 r  pll/CLKOUT2
                         net (fo=1, routed)           1.655     6.895    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         1.634     8.626    display_timings/clk_parallel_BUFG
    SLICE_X6Y41          FDSE                                         r  display_timings/sx_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDSE (Prop_fdse_C_Q)         0.518     9.144 f  display_timings/sx_reg[11]/Q
                         net (fo=5, routed)           0.994    10.137    display_timings/x_coordinate[11]
    SLICE_X6Y41          LUT4 (Prop_lut4_I0_O)        0.150    10.287 r  display_timings/bar[0]_i_2/O
                         net (fo=2, routed)           0.673    10.961    display_timings/bar[0]_i_2_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.328    11.289 r  display_timings/led_test_sig_o_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.455    11.743    display_timings/led_test_sig_o_OBUF_inst_i_5_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.124    11.867 r  display_timings/led_test_sig_o_OBUF_inst_i_1/O
                         net (fo=32, routed)          1.166    13.033    display_timings/led_test_sig_o_OBUF
    SLICE_X3Y50          LUT4 (Prop_lut4_I1_O)        0.150    13.183 r  display_timings/tmds[7]_i_7/O
                         net (fo=7, routed)           1.015    14.198    display_timings/tmds[7]_i_7_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I4_O)        0.361    14.559 r  display_timings/tmds[5]_i_3__0/O
                         net (fo=4, routed)           0.875    15.435    display_timings/tmds[5]_i_3__0_n_0
    SLICE_X2Y54          LUT3 (Prop_lut3_I1_O)        0.359    15.794 r  display_timings/tmds[6]_i_3/O
                         net (fo=6, routed)           0.727    16.520    display_timings/tmds[6]_i_3_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I4_O)        0.348    16.868 r  display_timings/bias[4]_i_29__0/O
                         net (fo=5, routed)           0.603    17.472    display_timings/bias[4]_i_29__0_n_0
    SLICE_X4Y56          LUT4 (Prop_lut4_I3_O)        0.150    17.622 r  display_timings/bias[4]_i_12/O
                         net (fo=8, routed)           0.398    18.020    encode_green/bias_reg[3]_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I0_O)        0.326    18.346 r  encode_green/bias[4]_i_3__1/O
                         net (fo=8, routed)           0.869    19.215    display_timings/bias_reg[3]_1
    SLICE_X2Y55          LUT5 (Prop_lut5_I0_O)        0.150    19.365 r  display_timings/bias[1]_i_1__1/O
                         net (fo=1, routed)           0.382    19.747    encode_green/D[0]
    SLICE_X3Y55          FDRE                                         r  encode_green/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_parallel rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk_i (IN)
                         net (fo=0)                   0.000    13.333    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    14.752 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    16.614    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.705 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482    18.187    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.270 r  pll/CLKOUT2
                         net (fo=1, routed)           1.576    19.846    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.937 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         1.509    21.446    encode_green/clk_parallel_BUFG
    SLICE_X3Y55          FDRE                                         r  encode_green/bias_reg[1]/C
                         clock pessimism              0.387    21.833    
                         clock uncertainty           -0.061    21.772    
    SLICE_X3Y55          FDRE (Setup_fdre_C_D)       -0.271    21.501    encode_green/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         21.501    
                         arrival time                         -19.747    
  -------------------------------------------------------------------
                         slack                                  1.754    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 display_timings/sx_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            encode_blue/bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_parallel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_parallel rise@13.333ns - clk_parallel rise@0.000ns)
  Data Path Delay:        11.401ns  (logic 2.541ns (22.287%)  route 8.860ns (77.713%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=4 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.124ns = ( 21.458 - 13.333 ) 
    Source Clock Delay      (SCD):    8.626ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.240 r  pll/CLKOUT2
                         net (fo=1, routed)           1.655     6.895    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         1.634     8.626    display_timings/clk_parallel_BUFG
    SLICE_X6Y41          FDSE                                         r  display_timings/sx_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDSE (Prop_fdse_C_Q)         0.518     9.144 r  display_timings/sx_reg[11]/Q
                         net (fo=5, routed)           0.994    10.137    display_timings/x_coordinate[11]
    SLICE_X6Y41          LUT4 (Prop_lut4_I0_O)        0.150    10.287 f  display_timings/bar[0]_i_2/O
                         net (fo=2, routed)           0.673    10.961    display_timings/bar[0]_i_2_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.328    11.289 f  display_timings/led_test_sig_o_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.455    11.743    display_timings/led_test_sig_o_OBUF_inst_i_5_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.124    11.867 f  display_timings/led_test_sig_o_OBUF_inst_i_1/O
                         net (fo=32, routed)          0.866    12.734    display_timings/led_test_sig_o_OBUF
    SLICE_X5Y51          LUT4 (Prop_lut4_I0_O)        0.124    12.858 r  display_timings/tmds[6]_i_3__0/O
                         net (fo=4, routed)           1.017    13.874    display_timings/tmds[6]_i_3__0_n_0
    SLICE_X3Y50          LUT3 (Prop_lut3_I0_O)        0.124    13.998 r  display_timings/bias[1]_i_7/O
                         net (fo=2, routed)           0.651    14.649    display_timings/bias[1]_i_7_n_0
    SLICE_X4Y49          LUT5 (Prop_lut5_I3_O)        0.124    14.773 r  display_timings/bias[1]_i_2__1/O
                         net (fo=37, routed)          0.926    15.699    display_timings/red_reg[3]
    SLICE_X3Y50          LUT4 (Prop_lut4_I2_O)        0.152    15.851 r  display_timings/bias[4]_i_35/O
                         net (fo=16, routed)          0.855    16.707    display_timings/bias[4]_i_35_n_0
    SLICE_X4Y47          LUT4 (Prop_lut4_I1_O)        0.326    17.033 r  display_timings/bias[4]_i_19/O
                         net (fo=7, routed)           0.755    17.788    display_timings/bias[1]_i_3__1_0
    SLICE_X1Y49          LUT2 (Prop_lut2_I1_O)        0.120    17.908 r  display_timings/bias[4]_i_14__1/O
                         net (fo=2, routed)           0.598    18.505    encode_blue/bias_reg[1]_5
    SLICE_X2Y46          LUT6 (Prop_lut6_I0_O)        0.327    18.832 r  encode_blue/bias[4]_i_3/O
                         net (fo=5, routed)           0.590    19.422    encode_blue/bias_reg[1]_0
    SLICE_X3Y47          LUT5 (Prop_lut5_I0_O)        0.124    19.546 r  encode_blue/bias[1]_i_1__0/O
                         net (fo=1, routed)           0.480    20.027    encode_blue/bias[1]_i_1__0_n_0
    SLICE_X3Y49          FDRE                                         r  encode_blue/bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_parallel rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk_i (IN)
                         net (fo=0)                   0.000    13.333    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    14.752 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    16.614    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.705 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482    18.187    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.270 r  pll/CLKOUT2
                         net (fo=1, routed)           1.576    19.846    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.937 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         1.520    21.458    encode_blue/clk_parallel_BUFG
    SLICE_X3Y49          FDRE                                         r  encode_blue/bias_reg[1]/C
                         clock pessimism              0.467    21.925    
                         clock uncertainty           -0.061    21.864    
    SLICE_X3Y49          FDRE (Setup_fdre_C_D)       -0.067    21.797    encode_blue/bias_reg[1]
  -------------------------------------------------------------------
                         required time                         21.797    
                         arrival time                         -20.027    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 display_timings/sx_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            encode_blue/bias_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_parallel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_parallel rise@13.333ns - clk_parallel rise@0.000ns)
  Data Path Delay:        11.545ns  (logic 2.572ns (22.278%)  route 8.973ns (77.722%))
  Logic Levels:           11  (LUT3=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.124ns = ( 21.458 - 13.333 ) 
    Source Clock Delay      (SCD):    8.626ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.240 r  pll/CLKOUT2
                         net (fo=1, routed)           1.655     6.895    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         1.634     8.626    display_timings/clk_parallel_BUFG
    SLICE_X6Y41          FDSE                                         r  display_timings/sx_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDSE (Prop_fdse_C_Q)         0.518     9.144 r  display_timings/sx_reg[11]/Q
                         net (fo=5, routed)           0.994    10.137    display_timings/x_coordinate[11]
    SLICE_X6Y41          LUT4 (Prop_lut4_I0_O)        0.150    10.287 f  display_timings/bar[0]_i_2/O
                         net (fo=2, routed)           0.673    10.961    display_timings/bar[0]_i_2_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.328    11.289 f  display_timings/led_test_sig_o_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.455    11.743    display_timings/led_test_sig_o_OBUF_inst_i_5_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.124    11.867 f  display_timings/led_test_sig_o_OBUF_inst_i_1/O
                         net (fo=32, routed)          0.866    12.734    display_timings/led_test_sig_o_OBUF
    SLICE_X5Y51          LUT4 (Prop_lut4_I0_O)        0.124    12.858 r  display_timings/tmds[6]_i_3__0/O
                         net (fo=4, routed)           1.017    13.874    display_timings/tmds[6]_i_3__0_n_0
    SLICE_X3Y50          LUT3 (Prop_lut3_I0_O)        0.124    13.998 r  display_timings/bias[1]_i_7/O
                         net (fo=2, routed)           0.651    14.649    display_timings/bias[1]_i_7_n_0
    SLICE_X4Y49          LUT5 (Prop_lut5_I3_O)        0.124    14.773 r  display_timings/bias[1]_i_2__1/O
                         net (fo=37, routed)          0.926    15.699    display_timings/red_reg[3]
    SLICE_X3Y50          LUT4 (Prop_lut4_I2_O)        0.152    15.851 r  display_timings/bias[4]_i_35/O
                         net (fo=16, routed)          1.003    16.854    display_timings/bias[4]_i_35_n_0
    SLICE_X5Y48          LUT3 (Prop_lut3_I0_O)        0.326    17.180 r  display_timings/bias[4]_i_16/O
                         net (fo=5, routed)           1.160    18.339    display_timings/bias[4]_i_38__1_1
    SLICE_X1Y49          LUT5 (Prop_lut5_I0_O)        0.152    18.491 r  display_timings/bias[4]_i_21/O
                         net (fo=2, routed)           0.681    19.172    display_timings/bias[4]_i_21_n_0
    SLICE_X0Y49          LUT6 (Prop_lut6_I1_O)        0.326    19.498 r  display_timings/bias[4]_i_7/O
                         net (fo=1, routed)           0.548    20.047    display_timings/bias[4]_i_7_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I5_O)        0.124    20.171 r  display_timings/bias[4]_i_1__0/O
                         net (fo=1, routed)           0.000    20.171    encode_blue/D[2]
    SLICE_X2Y49          FDRE                                         r  encode_blue/bias_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_parallel rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk_i (IN)
                         net (fo=0)                   0.000    13.333    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    14.752 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    16.614    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.705 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482    18.187    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.270 r  pll/CLKOUT2
                         net (fo=1, routed)           1.576    19.846    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.937 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         1.520    21.458    encode_blue/clk_parallel_BUFG
    SLICE_X2Y49          FDRE                                         r  encode_blue/bias_reg[4]/C
                         clock pessimism              0.467    21.925    
                         clock uncertainty           -0.061    21.864    
    SLICE_X2Y49          FDRE (Setup_fdre_C_D)        0.077    21.941    encode_blue/bias_reg[4]
  -------------------------------------------------------------------
                         required time                         21.941    
                         arrival time                         -20.171    
  -------------------------------------------------------------------
                         slack                                  1.770    

Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 display_timings/sx_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            encode_red/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_parallel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_parallel rise@13.333ns - clk_parallel rise@0.000ns)
  Data Path Delay:        11.395ns  (logic 2.732ns (23.975%)  route 8.663ns (76.025%))
  Logic Levels:           11  (LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.110ns = ( 21.444 - 13.333 ) 
    Source Clock Delay      (SCD):    8.626ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.240 r  pll/CLKOUT2
                         net (fo=1, routed)           1.655     6.895    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         1.634     8.626    display_timings/clk_parallel_BUFG
    SLICE_X6Y41          FDSE                                         r  display_timings/sx_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDSE (Prop_fdse_C_Q)         0.518     9.144 r  display_timings/sx_reg[11]/Q
                         net (fo=5, routed)           0.994    10.137    display_timings/x_coordinate[11]
    SLICE_X6Y41          LUT4 (Prop_lut4_I0_O)        0.150    10.287 f  display_timings/bar[0]_i_2/O
                         net (fo=2, routed)           0.673    10.961    display_timings/bar[0]_i_2_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.328    11.289 f  display_timings/led_test_sig_o_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.455    11.743    display_timings/led_test_sig_o_OBUF_inst_i_5_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.124    11.867 f  display_timings/led_test_sig_o_OBUF_inst_i_1/O
                         net (fo=32, routed)          0.866    12.734    display_timings/led_test_sig_o_OBUF
    SLICE_X5Y51          LUT4 (Prop_lut4_I0_O)        0.118    12.852 r  display_timings/tmds[6]_i_3__1/O
                         net (fo=4, routed)           1.124    13.975    display_timings/tmds[6]_i_3__1_n_0
    SLICE_X5Y51          LUT6 (Prop_lut6_I0_O)        0.326    14.301 r  display_timings/bias[1]_i_8__0/O
                         net (fo=3, routed)           0.795    15.096    display_timings/bias[1]_i_8__0_n_0
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.124    15.220 r  display_timings/tmds[7]_i_3__0/O
                         net (fo=3, routed)           0.708    15.928    display_timings/tmds[7]_i_3__0_n_0
    SLICE_X4Y53          LUT5 (Prop_lut5_I3_O)        0.150    16.078 r  display_timings/bias[3]_i_8__0/O
                         net (fo=18, routed)          0.823    16.901    display_timings/bias[3]_i_8__0_n_0
    SLICE_X5Y53          LUT5 (Prop_lut5_I3_O)        0.326    17.227 r  display_timings/bias[4]_i_26__0/O
                         net (fo=4, routed)           0.756    17.984    display_timings/bias[4]_i_26__0_n_0
    SLICE_X5Y54          LUT4 (Prop_lut4_I3_O)        0.118    18.102 r  display_timings/bias[4]_i_8__1/O
                         net (fo=3, routed)           0.835    18.936    display_timings/bias[4]_i_8__1_n_0
    SLICE_X7Y54          LUT5 (Prop_lut5_I0_O)        0.326    19.262 r  display_timings/bias[3]_i_2__1/O
                         net (fo=1, routed)           0.634    19.897    display_timings/bias[3]_i_2__1_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I0_O)        0.124    20.021 r  display_timings/bias[3]_i_1/O
                         net (fo=1, routed)           0.000    20.021    encode_red/D[2]
    SLICE_X7Y53          FDRE                                         r  encode_red/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_parallel rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk_i (IN)
                         net (fo=0)                   0.000    13.333    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    14.752 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    16.614    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.705 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482    18.187    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.270 r  pll/CLKOUT2
                         net (fo=1, routed)           1.576    19.846    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.937 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         1.507    21.444    encode_red/clk_parallel_BUFG
    SLICE_X7Y53          FDRE                                         r  encode_red/bias_reg[3]/C
                         clock pessimism              0.387    21.831    
                         clock uncertainty           -0.061    21.770    
    SLICE_X7Y53          FDRE (Setup_fdre_C_D)        0.029    21.799    encode_red/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         21.799    
                         arrival time                         -20.021    
  -------------------------------------------------------------------
                         slack                                  1.779    

Slack (MET) :             1.938ns  (required time - arrival time)
  Source:                 display_timings/sx_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            encode_blue/bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_parallel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_parallel rise@13.333ns - clk_parallel rise@0.000ns)
  Data Path Delay:        11.381ns  (logic 2.572ns (22.599%)  route 8.809ns (77.401%))
  Logic Levels:           11  (LUT3=3 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.124ns = ( 21.458 - 13.333 ) 
    Source Clock Delay      (SCD):    8.626ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.240 r  pll/CLKOUT2
                         net (fo=1, routed)           1.655     6.895    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         1.634     8.626    display_timings/clk_parallel_BUFG
    SLICE_X6Y41          FDSE                                         r  display_timings/sx_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDSE (Prop_fdse_C_Q)         0.518     9.144 r  display_timings/sx_reg[11]/Q
                         net (fo=5, routed)           0.994    10.137    display_timings/x_coordinate[11]
    SLICE_X6Y41          LUT4 (Prop_lut4_I0_O)        0.150    10.287 f  display_timings/bar[0]_i_2/O
                         net (fo=2, routed)           0.673    10.961    display_timings/bar[0]_i_2_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.328    11.289 f  display_timings/led_test_sig_o_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.455    11.743    display_timings/led_test_sig_o_OBUF_inst_i_5_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.124    11.867 f  display_timings/led_test_sig_o_OBUF_inst_i_1/O
                         net (fo=32, routed)          0.866    12.734    display_timings/led_test_sig_o_OBUF
    SLICE_X5Y51          LUT4 (Prop_lut4_I0_O)        0.124    12.858 r  display_timings/tmds[6]_i_3__0/O
                         net (fo=4, routed)           1.017    13.874    display_timings/tmds[6]_i_3__0_n_0
    SLICE_X3Y50          LUT3 (Prop_lut3_I0_O)        0.124    13.998 r  display_timings/bias[1]_i_7/O
                         net (fo=2, routed)           0.651    14.649    display_timings/bias[1]_i_7_n_0
    SLICE_X4Y49          LUT5 (Prop_lut5_I3_O)        0.124    14.773 r  display_timings/bias[1]_i_2__1/O
                         net (fo=37, routed)          0.926    15.699    display_timings/red_reg[3]
    SLICE_X3Y50          LUT4 (Prop_lut4_I2_O)        0.152    15.851 r  display_timings/bias[4]_i_35/O
                         net (fo=16, routed)          1.003    16.854    display_timings/bias[4]_i_35_n_0
    SLICE_X5Y48          LUT3 (Prop_lut3_I0_O)        0.326    17.180 r  display_timings/bias[4]_i_16/O
                         net (fo=5, routed)           1.160    18.339    display_timings/bias[4]_i_38__1_1
    SLICE_X1Y49          LUT5 (Prop_lut5_I0_O)        0.152    18.491 r  display_timings/bias[4]_i_21/O
                         net (fo=2, routed)           0.483    18.975    display_timings/bias[4]_i_21_n_0
    SLICE_X0Y49          LUT3 (Prop_lut3_I2_O)        0.326    19.301 f  display_timings/bias[3]_i_2/O
                         net (fo=1, routed)           0.582    19.883    display_timings/bias[3]_i_2_n_0
    SLICE_X2Y49          LUT6 (Prop_lut6_I0_O)        0.124    20.007 r  display_timings/bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    20.007    encode_blue/D[1]
    SLICE_X2Y49          FDRE                                         r  encode_blue/bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_parallel rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk_i (IN)
                         net (fo=0)                   0.000    13.333    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    14.752 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    16.614    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.705 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482    18.187    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.270 r  pll/CLKOUT2
                         net (fo=1, routed)           1.576    19.846    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.937 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         1.520    21.458    encode_blue/clk_parallel_BUFG
    SLICE_X2Y49          FDRE                                         r  encode_blue/bias_reg[3]/C
                         clock pessimism              0.467    21.925    
                         clock uncertainty           -0.061    21.864    
    SLICE_X2Y49          FDRE (Setup_fdre_C_D)        0.081    21.945    encode_blue/bias_reg[3]
  -------------------------------------------------------------------
                         required time                         21.945    
                         arrival time                         -20.007    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 display_timings/sx_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            encode_green/tmds_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_parallel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_parallel rise@13.333ns - clk_parallel rise@0.000ns)
  Data Path Delay:        11.201ns  (logic 3.062ns (27.336%)  route 8.139ns (72.664%))
  Logic Levels:           11  (LUT3=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.112ns = ( 21.446 - 13.333 ) 
    Source Clock Delay      (SCD):    8.626ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.240 r  pll/CLKOUT2
                         net (fo=1, routed)           1.655     6.895    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         1.634     8.626    display_timings/clk_parallel_BUFG
    SLICE_X6Y41          FDSE                                         r  display_timings/sx_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDSE (Prop_fdse_C_Q)         0.518     9.144 f  display_timings/sx_reg[11]/Q
                         net (fo=5, routed)           0.994    10.137    display_timings/x_coordinate[11]
    SLICE_X6Y41          LUT4 (Prop_lut4_I0_O)        0.150    10.287 r  display_timings/bar[0]_i_2/O
                         net (fo=2, routed)           0.673    10.961    display_timings/bar[0]_i_2_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.328    11.289 r  display_timings/led_test_sig_o_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.455    11.743    display_timings/led_test_sig_o_OBUF_inst_i_5_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.124    11.867 r  display_timings/led_test_sig_o_OBUF_inst_i_1/O
                         net (fo=32, routed)          1.166    13.033    display_timings/led_test_sig_o_OBUF
    SLICE_X3Y50          LUT4 (Prop_lut4_I1_O)        0.150    13.183 r  display_timings/tmds[7]_i_7/O
                         net (fo=7, routed)           1.015    14.198    display_timings/tmds[7]_i_7_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I4_O)        0.361    14.559 r  display_timings/tmds[5]_i_3__0/O
                         net (fo=4, routed)           0.875    15.435    display_timings/tmds[5]_i_3__0_n_0
    SLICE_X2Y54          LUT3 (Prop_lut3_I1_O)        0.359    15.794 r  display_timings/tmds[6]_i_3/O
                         net (fo=6, routed)           0.727    16.520    display_timings/tmds[6]_i_3_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I4_O)        0.348    16.868 r  display_timings/bias[4]_i_29__0/O
                         net (fo=5, routed)           0.603    17.472    display_timings/bias[4]_i_29__0_n_0
    SLICE_X4Y56          LUT4 (Prop_lut4_I3_O)        0.150    17.622 f  display_timings/bias[4]_i_12/O
                         net (fo=8, routed)           0.547    18.169    display_timings/bias[4]_i_29__0_1
    SLICE_X5Y56          LUT5 (Prop_lut5_I1_O)        0.326    18.495 f  display_timings/bias[4]_i_5__0/O
                         net (fo=9, routed)           0.481    18.976    display_timings/bias[4]_i_5__0_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I5_O)        0.124    19.100 f  display_timings/tmds[6]_i_2__1/O
                         net (fo=5, routed)           0.603    19.703    display_timings/tmds[6]_i_2__1_n_0
    SLICE_X1Y54          LUT3 (Prop_lut3_I2_O)        0.124    19.827 r  display_timings/tmds[9]_i_1__0/O
                         net (fo=1, routed)           0.000    19.827    encode_green/tmds_reg[9]_0
    SLICE_X1Y54          FDRE                                         r  encode_green/tmds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_parallel rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk_i (IN)
                         net (fo=0)                   0.000    13.333    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    14.752 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    16.614    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.705 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482    18.187    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.270 r  pll/CLKOUT2
                         net (fo=1, routed)           1.576    19.846    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.937 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         1.509    21.446    encode_green/clk_parallel_BUFG
    SLICE_X1Y54          FDRE                                         r  encode_green/tmds_reg[9]/C
                         clock pessimism              0.387    21.833    
                         clock uncertainty           -0.061    21.772    
    SLICE_X1Y54          FDRE (Setup_fdre_C_D)        0.029    21.801    encode_green/tmds_reg[9]
  -------------------------------------------------------------------
                         required time                         21.801    
                         arrival time                         -19.827    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 display_timings/sx_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            encode_green/tmds_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_parallel
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_parallel rise@13.333ns - clk_parallel rise@0.000ns)
  Data Path Delay:        11.196ns  (logic 3.062ns (27.349%)  route 8.134ns (72.651%))
  Logic Levels:           11  (LUT3=2 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.112ns = ( 21.446 - 13.333 ) 
    Source Clock Delay      (SCD):    8.626ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.240 r  pll/CLKOUT2
                         net (fo=1, routed)           1.655     6.895    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         1.634     8.626    display_timings/clk_parallel_BUFG
    SLICE_X6Y41          FDSE                                         r  display_timings/sx_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDSE (Prop_fdse_C_Q)         0.518     9.144 f  display_timings/sx_reg[11]/Q
                         net (fo=5, routed)           0.994    10.137    display_timings/x_coordinate[11]
    SLICE_X6Y41          LUT4 (Prop_lut4_I0_O)        0.150    10.287 r  display_timings/bar[0]_i_2/O
                         net (fo=2, routed)           0.673    10.961    display_timings/bar[0]_i_2_n_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.328    11.289 r  display_timings/led_test_sig_o_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.455    11.743    display_timings/led_test_sig_o_OBUF_inst_i_5_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.124    11.867 r  display_timings/led_test_sig_o_OBUF_inst_i_1/O
                         net (fo=32, routed)          1.166    13.033    display_timings/led_test_sig_o_OBUF
    SLICE_X3Y50          LUT4 (Prop_lut4_I1_O)        0.150    13.183 r  display_timings/tmds[7]_i_7/O
                         net (fo=7, routed)           1.015    14.198    display_timings/tmds[7]_i_7_n_0
    SLICE_X2Y54          LUT5 (Prop_lut5_I4_O)        0.361    14.559 r  display_timings/tmds[5]_i_3__0/O
                         net (fo=4, routed)           0.875    15.435    display_timings/tmds[5]_i_3__0_n_0
    SLICE_X2Y54          LUT3 (Prop_lut3_I1_O)        0.359    15.794 r  display_timings/tmds[6]_i_3/O
                         net (fo=6, routed)           0.727    16.520    display_timings/tmds[6]_i_3_n_0
    SLICE_X4Y55          LUT6 (Prop_lut6_I4_O)        0.348    16.868 r  display_timings/bias[4]_i_29__0/O
                         net (fo=5, routed)           0.603    17.472    display_timings/bias[4]_i_29__0_n_0
    SLICE_X4Y56          LUT4 (Prop_lut4_I3_O)        0.150    17.622 r  display_timings/bias[4]_i_12/O
                         net (fo=8, routed)           0.547    18.169    display_timings/bias[4]_i_29__0_1
    SLICE_X5Y56          LUT5 (Prop_lut5_I1_O)        0.326    18.495 r  display_timings/bias[4]_i_5__0/O
                         net (fo=9, routed)           0.481    18.976    display_timings/bias[4]_i_5__0_n_0
    SLICE_X5Y56          LUT6 (Prop_lut6_I5_O)        0.124    19.100 r  display_timings/tmds[6]_i_2__1/O
                         net (fo=5, routed)           0.598    19.698    display_timings/tmds[6]_i_2__1_n_0
    SLICE_X2Y54          LUT3 (Prop_lut3_I1_O)        0.124    19.822 r  display_timings/tmds[4]_i_1__1/O
                         net (fo=1, routed)           0.000    19.822    encode_green/tmds0_in[4]
    SLICE_X2Y54          FDSE                                         r  encode_green/tmds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_parallel rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk_i (IN)
                         net (fo=0)                   0.000    13.333    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    14.752 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    16.614    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.705 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482    18.187    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.270 r  pll/CLKOUT2
                         net (fo=1, routed)           1.576    19.846    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.937 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         1.509    21.446    encode_green/clk_parallel_BUFG
    SLICE_X2Y54          FDSE                                         r  encode_green/tmds_reg[4]/C
                         clock pessimism              0.387    21.833    
                         clock uncertainty           -0.061    21.772    
    SLICE_X2Y54          FDSE (Setup_fdse_C_D)        0.079    21.851    encode_green/tmds_reg[4]
  -------------------------------------------------------------------
                         required time                         21.851    
                         arrival time                         -19.822    
  -------------------------------------------------------------------
                         slack                                  2.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 encode_blue/tmds_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dvi_buffer/genblk1[0].serializer_bottom/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_parallel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_parallel rise@0.000ns - clk_parallel rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.114%)  route 0.261ns (64.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.519 r  pll/CLKOUT2
                         net (fo=1, routed)           0.501     2.020    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         0.596     2.642    encode_blue/clk_parallel_BUFG
    SLICE_X0Y49          FDSE                                         r  encode_blue/tmds_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDSE (Prop_fdse_C_Q)         0.141     2.783 r  encode_blue/tmds_reg[4]/Q
                         net (fo=1, routed)           0.261     3.043    dvi_buffer/symbol_blue_i[4]
    OLOGIC_X0Y52         OSERDESE2                                    r  dvi_buffer/genblk1[0].serializer_bottom/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.035 r  pll/CLKOUT2
                         net (fo=1, routed)           0.546     2.581    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         0.859     3.468    dvi_buffer/clk_parallel_BUFG
    OLOGIC_X0Y52         OSERDESE2                                    r  dvi_buffer/genblk1[0].serializer_bottom/CLKDIV
                         clock pessimism             -0.563     2.905    
    OLOGIC_X0Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.924    dvi_buffer/genblk1[0].serializer_bottom
  -------------------------------------------------------------------
                         required time                         -2.924    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 red_stream/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            red_stream/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_parallel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_parallel rise@0.000ns - clk_parallel rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.519 r  pll/CLKOUT2
                         net (fo=1, routed)           0.501     2.020    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         0.594     2.640    red_stream/clk_parallel_BUFG
    SLICE_X3Y51          FDRE                                         r  red_stream/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     2.781 r  red_stream/shift_reg_reg[1]/Q
                         net (fo=5, routed)           0.077     2.858    red_stream/Q[1]
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.045     2.903 r  red_stream/shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.903    red_stream/input_bit
    SLICE_X2Y51          FDRE                                         r  red_stream/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.035 r  pll/CLKOUT2
                         net (fo=1, routed)           0.546     2.581    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         0.864     3.474    red_stream/clk_parallel_BUFG
    SLICE_X2Y51          FDRE                                         r  red_stream/shift_reg_reg[0]/C
                         clock pessimism             -0.821     2.653    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.121     2.774    red_stream/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.774    
                         arrival time                           2.903    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 encode_blue/tmds_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dvi_buffer/genblk1[0].serializer_bottom/D8
                            (rising edge-triggered cell OSERDESE2 clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_parallel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_parallel rise@0.000ns - clk_parallel rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.103%)  route 0.271ns (67.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.519 r  pll/CLKOUT2
                         net (fo=1, routed)           0.501     2.020    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         0.596     2.642    encode_blue/clk_parallel_BUFG
    SLICE_X0Y49          FDRE                                         r  encode_blue/tmds_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.128     2.770 r  encode_blue/tmds_reg[7]/Q
                         net (fo=1, routed)           0.271     3.041    dvi_buffer/symbol_blue_i[7]
    OLOGIC_X0Y52         OSERDESE2                                    r  dvi_buffer/genblk1[0].serializer_bottom/D8
  -------------------------------------------------------------------    -------------------

                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.035 r  pll/CLKOUT2
                         net (fo=1, routed)           0.546     2.581    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         0.859     3.468    dvi_buffer/clk_parallel_BUFG
    OLOGIC_X0Y52         OSERDESE2                                    r  dvi_buffer/genblk1[0].serializer_bottom/CLKDIV
                         clock pessimism             -0.563     2.905    
    OLOGIC_X0Y52         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     2.871    dvi_buffer/genblk1[0].serializer_bottom
  -------------------------------------------------------------------
                         required time                         -2.871    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 blue_stream/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            blue_stream/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_parallel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_parallel rise@0.000ns - clk_parallel rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.038%)  route 0.345ns (64.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.519 r  pll/CLKOUT2
                         net (fo=1, routed)           0.501     2.020    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         0.594     2.640    blue_stream/clk_parallel_BUFG
    SLICE_X4Y49          FDRE                                         r  blue_stream/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     2.781 r  blue_stream/shift_reg_reg[6]/Q
                         net (fo=4, routed)           0.345     3.126    blue_stream/Q[6]
    SLICE_X5Y50          LUT3 (Prop_lut3_I2_O)        0.045     3.171 r  blue_stream/shift_reg[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.171    blue_stream/shift_reg[0]_i_1__1_n_0
    SLICE_X5Y50          FDSE                                         r  blue_stream/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.035 r  pll/CLKOUT2
                         net (fo=1, routed)           0.546     2.581    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         0.863     3.472    blue_stream/clk_parallel_BUFG
    SLICE_X5Y50          FDSE                                         r  blue_stream/shift_reg_reg[0]/C
                         clock pessimism             -0.563     2.909    
    SLICE_X5Y50          FDSE (Hold_fdse_C_D)         0.091     3.000    blue_stream/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.000    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 green_stream/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            green_stream/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_parallel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_parallel rise@0.000ns - clk_parallel rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.329%)  route 0.128ns (40.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.519 r  pll/CLKOUT2
                         net (fo=1, routed)           0.501     2.020    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         0.594     2.640    green_stream/clk_parallel_BUFG
    SLICE_X3Y51          FDRE                                         r  green_stream/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     2.781 r  green_stream/shift_reg_reg[1]/Q
                         net (fo=4, routed)           0.128     2.908    green_stream/Q[1]
    SLICE_X2Y51          LUT3 (Prop_lut3_I0_O)        0.045     2.953 r  green_stream/shift_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.953    green_stream/shift_reg[0]_i_1__0_n_0
    SLICE_X2Y51          FDSE                                         r  green_stream/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.035 r  pll/CLKOUT2
                         net (fo=1, routed)           0.546     2.581    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         0.864     3.474    green_stream/clk_parallel_BUFG
    SLICE_X2Y51          FDSE                                         r  green_stream/shift_reg_reg[0]/C
                         clock pessimism             -0.821     2.653    
    SLICE_X2Y51          FDSE (Hold_fdse_C_D)         0.121     2.774    green_stream/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.774    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 encode_blue/tmds_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dvi_buffer/genblk1[0].serializer_top/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_parallel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_parallel rise@0.000ns - clk_parallel rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.414%)  route 0.323ns (69.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.519 r  pll/CLKOUT2
                         net (fo=1, routed)           0.501     2.020    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         0.594     2.640    encode_blue/clk_parallel_BUFG
    SLICE_X5Y48          FDRE                                         r  encode_blue/tmds_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     2.781 r  encode_blue/tmds_reg[9]/Q
                         net (fo=1, routed)           0.323     3.103    dvi_buffer/symbol_blue_i[9]
    OLOGIC_X0Y51         OSERDESE2                                    r  dvi_buffer/genblk1[0].serializer_top/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.035 r  pll/CLKOUT2
                         net (fo=1, routed)           0.546     2.581    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         0.859     3.468    dvi_buffer/clk_parallel_BUFG
    OLOGIC_X0Y51         OSERDESE2                                    r  dvi_buffer/genblk1[0].serializer_top/CLKDIV
                         clock pessimism             -0.563     2.905    
    OLOGIC_X0Y51         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.924    dvi_buffer/genblk1[0].serializer_top
  -------------------------------------------------------------------
                         required time                         -2.924    
                         arrival time                           3.103    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 display_timings/y_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            display_timings/sy_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_parallel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_parallel rise@0.000ns - clk_parallel rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.664%)  route 0.155ns (52.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.797ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.519 r  pll/CLKOUT2
                         net (fo=1, routed)           0.501     2.020    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         0.594     2.640    display_timings/clk_parallel_BUFG
    SLICE_X3Y41          FDSE                                         r  display_timings/y_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDSE (Prop_fdse_C_Q)         0.141     2.781 r  display_timings/y_reg[14]/Q
                         net (fo=6, routed)           0.155     2.936    display_timings/y_reg_n_0_[14]
    SLICE_X4Y41          FDSE                                         r  display_timings/sy_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.035 r  pll/CLKOUT2
                         net (fo=1, routed)           0.546     2.581    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         0.863     3.472    display_timings/clk_parallel_BUFG
    SLICE_X4Y41          FDSE                                         r  display_timings/sy_reg[14]/C
                         clock pessimism             -0.797     2.675    
    SLICE_X4Y41          FDSE (Hold_fdse_C_D)         0.072     2.747    display_timings/sy_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           2.936    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 display_timings/sx_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            bars/bar_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_parallel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_parallel rise@0.000ns - clk_parallel rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.006%)  route 0.124ns (39.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    0.818ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.519 r  pll/CLKOUT2
                         net (fo=1, routed)           0.501     2.020    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         0.592     2.638    display_timings/clk_parallel_BUFG
    SLICE_X7Y42          FDRE                                         r  display_timings/sx_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141     2.779 r  display_timings/sx_reg[8]/Q
                         net (fo=5, routed)           0.124     2.903    display_timings/Q[8]
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.045     2.948 r  display_timings/bar[0]_i_1/O
                         net (fo=1, routed)           0.000     2.948    bars/D[0]
    SLICE_X7Y41          FDRE                                         r  bars/bar_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.035 r  pll/CLKOUT2
                         net (fo=1, routed)           0.546     2.581    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         0.863     3.472    bars/clk_parallel_BUFG
    SLICE_X7Y41          FDRE                                         r  bars/bar_reg[0]/C
                         clock pessimism             -0.818     2.654    
    SLICE_X7Y41          FDRE (Hold_fdre_C_D)         0.091     2.745    bars/bar_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           2.948    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 green_stream/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            green_stream/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_parallel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_parallel rise@0.000ns - clk_parallel rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    2.640ns
    Clock Pessimism Removal (CPR):    0.821ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.519 r  pll/CLKOUT2
                         net (fo=1, routed)           0.501     2.020    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         0.594     2.640    green_stream/clk_parallel_BUFG
    SLICE_X2Y51          FDSE                                         r  green_stream/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDSE (Prop_fdse_C_Q)         0.164     2.804 r  green_stream/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.127     2.931    green_stream/Q[0]
    SLICE_X3Y51          FDRE                                         r  green_stream/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.035 r  pll/CLKOUT2
                         net (fo=1, routed)           0.546     2.581    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         0.864     3.474    green_stream/clk_parallel_BUFG
    SLICE_X3Y51          FDRE                                         r  green_stream/shift_reg_reg[1]/C
                         clock pessimism             -0.821     2.653    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.070     2.723    green_stream/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.723    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dvi_buffer/pll_locked_synchronizer/reset_n_o_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dvi_buffer/genblk1[2].serializer_bottom/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_parallel  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_parallel
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_parallel rise@0.000ns - clk_parallel rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.141ns (17.617%)  route 0.659ns (82.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    2.639ns
    Clock Pessimism Removal (CPR):    0.797ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.519 r  pll/CLKOUT2
                         net (fo=1, routed)           0.501     2.020    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         0.593     2.639    dvi_buffer/pll_locked_synchronizer/clk_parallel_BUFG
    SLICE_X1Y54          FDRE                                         r  dvi_buffer/pll_locked_synchronizer/reset_n_o_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y54          FDRE (Prop_fdre_C_Q)         0.141     2.780 r  dvi_buffer/pll_locked_synchronizer/reset_n_o_reg_inv/Q
                         net (fo=6, routed)           0.659     3.439    dvi_buffer/reset_oserdes
    OLOGIC_X0Y54         OSERDESE2                                    r  dvi_buffer/genblk1[2].serializer_bottom/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_parallel rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.035 r  pll/CLKOUT2
                         net (fo=1, routed)           0.546     2.581    clk_parallel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_parallel_BUFG_inst/O
                         net (fo=208, routed)         0.857     3.467    dvi_buffer/clk_parallel_BUFG
    OLOGIC_X0Y54         OSERDESE2                                    r  dvi_buffer/genblk1[2].serializer_bottom/CLKDIV
                         clock pessimism             -0.797     2.670    
    OLOGIC_X0Y54         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     3.229    dvi_buffer/genblk1[2].serializer_bottom
  -------------------------------------------------------------------
                         required time                         -3.229    
                         arrival time                           3.439    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_parallel
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { pll/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         13.333      11.178     BUFGCTRL_X0Y0   clk_parallel_BUFG_inst/I
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         13.333      11.666     OLOGIC_X0Y52    dvi_buffer/genblk1[0].serializer_bottom/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         13.333      11.666     OLOGIC_X0Y51    dvi_buffer/genblk1[0].serializer_top/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         13.333      11.666     OLOGIC_X0Y78    dvi_buffer/genblk1[1].serializer_bottom/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         13.333      11.666     OLOGIC_X0Y77    dvi_buffer/genblk1[1].serializer_top/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         13.333      11.666     OLOGIC_X0Y54    dvi_buffer/genblk1[2].serializer_bottom/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         13.333      11.666     OLOGIC_X0Y53    dvi_buffer/genblk1[2].serializer_top/CLKDIV
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         13.333      12.084     PLLE2_ADV_X1Y0  pll/CLKOUT2
Min Period        n/a     FDRE/C             n/a            1.000         13.333      12.333     SLICE_X0Y0      counter_parallel_clk_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         13.333      12.333     SLICE_X0Y2      counter_parallel_clk_reg[10]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       13.333      146.667    PLLE2_ADV_X1Y0  pll/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         6.667       5.687      SLICE_X6Y49     parallel_reset_synchronizer/reset_n_metastable_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         6.667       5.687      SLICE_X6Y49     parallel_reset_synchronizer/reset_n_metastable_reg[1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X0Y0      counter_parallel_clk_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X0Y0      counter_parallel_clk_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X0Y2      counter_parallel_clk_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X0Y2      counter_parallel_clk_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X0Y2      counter_parallel_clk_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X0Y2      counter_parallel_clk_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X0Y3      counter_parallel_clk_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X0Y3      counter_parallel_clk_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         6.667       5.687      SLICE_X6Y49     parallel_reset_synchronizer/reset_n_metastable_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         6.667       5.687      SLICE_X6Y49     parallel_reset_synchronizer/reset_n_metastable_reg[1]_srl2/CLK
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X0Y0      counter_parallel_clk_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X0Y0      counter_parallel_clk_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X0Y2      counter_parallel_clk_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X0Y2      counter_parallel_clk_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X0Y2      counter_parallel_clk_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X0Y2      counter_parallel_clk_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X0Y3      counter_parallel_clk_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X0Y3      counter_parallel_clk_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_feedback
  To Clock:  clk_pll_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_feedback
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_serial
  To Clock:  clk_serial

Setup :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 counter_serial_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            counter_serial_clk_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_serial
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_serial rise@2.667ns - clk_serial rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 1.923ns (79.986%)  route 0.481ns (20.014%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.113ns = ( 10.780 - 2.667 ) 
    Source Clock Delay      (SCD):    8.630ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.240 r  pll/CLKOUT1
                         net (fo=1, routed)           1.655     6.895    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          1.638     8.630    clk_serial_BUFG
    SLICE_X65Y44         FDRE                                         r  counter_serial_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.456     9.086 r  counter_serial_clk_reg[1]/Q
                         net (fo=1, routed)           0.480     9.566    counter_serial_clk_reg_n_0_[1]
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.240 r  counter_serial_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    counter_serial_clk_reg[0]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  counter_serial_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.354    counter_serial_clk_reg[4]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.468 r  counter_serial_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    counter_serial_clk_reg[8]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  counter_serial_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.582    counter_serial_clk_reg[12]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.696 r  counter_serial_clk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.696    counter_serial_clk_reg[16]_i_1_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.810 r  counter_serial_clk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.811    counter_serial_clk_reg[20]_i_1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.034 r  counter_serial_clk_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.034    counter_serial_clk_reg[24]_i_1_n_7
    SLICE_X65Y50         FDRE                                         r  counter_serial_clk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial rise edge)
                                                      2.667     2.667 r  
    E3                                                0.000     2.667 r  clk_i (IN)
                         net (fo=0)                   0.000     2.667    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     4.085 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.947    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.038 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482     7.520    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.603 r  pll/CLKOUT1
                         net (fo=1, routed)           1.576     9.179    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.270 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          1.510    10.780    clk_serial_BUFG
    SLICE_X65Y50         FDRE                                         r  counter_serial_clk_reg[24]/C
                         clock pessimism              0.387    11.168    
                         clock uncertainty           -0.051    11.116    
    SLICE_X65Y50         FDRE (Setup_fdre_C_D)        0.062    11.178    counter_serial_clk_reg[24]
  -------------------------------------------------------------------
                         required time                         11.178    
                         arrival time                         -11.034    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 counter_serial_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            counter_serial_clk_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_serial
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_serial rise@2.667ns - clk_serial rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.124ns = ( 10.791 - 2.667 ) 
    Source Clock Delay      (SCD):    8.630ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.240 r  pll/CLKOUT1
                         net (fo=1, routed)           1.655     6.895    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          1.638     8.630    clk_serial_BUFG
    SLICE_X65Y44         FDRE                                         r  counter_serial_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.456     9.086 r  counter_serial_clk_reg[1]/Q
                         net (fo=1, routed)           0.480     9.566    counter_serial_clk_reg_n_0_[1]
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.240 r  counter_serial_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    counter_serial_clk_reg[0]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  counter_serial_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.354    counter_serial_clk_reg[4]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.468 r  counter_serial_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    counter_serial_clk_reg[8]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  counter_serial_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.582    counter_serial_clk_reg[12]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.696 r  counter_serial_clk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.696    counter_serial_clk_reg[16]_i_1_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.030 r  counter_serial_clk_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.030    counter_serial_clk_reg[20]_i_1_n_6
    SLICE_X65Y49         FDRE                                         r  counter_serial_clk_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial rise edge)
                                                      2.667     2.667 r  
    E3                                                0.000     2.667 r  clk_i (IN)
                         net (fo=0)                   0.000     2.667    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     4.085 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.947    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.038 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482     7.520    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.603 r  pll/CLKOUT1
                         net (fo=1, routed)           1.576     9.179    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.270 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          1.520    10.791    clk_serial_BUFG
    SLICE_X65Y49         FDRE                                         r  counter_serial_clk_reg[21]/C
                         clock pessimism              0.481    11.272    
                         clock uncertainty           -0.051    11.221    
    SLICE_X65Y49         FDRE (Setup_fdre_C_D)        0.062    11.283    counter_serial_clk_reg[21]
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                         -11.030    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 counter_serial_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            counter_serial_clk_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_serial
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_serial rise@2.667ns - clk_serial rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.124ns = ( 10.791 - 2.667 ) 
    Source Clock Delay      (SCD):    8.630ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.240 r  pll/CLKOUT1
                         net (fo=1, routed)           1.655     6.895    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          1.638     8.630    clk_serial_BUFG
    SLICE_X65Y44         FDRE                                         r  counter_serial_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.456     9.086 r  counter_serial_clk_reg[1]/Q
                         net (fo=1, routed)           0.480     9.566    counter_serial_clk_reg_n_0_[1]
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.240 r  counter_serial_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    counter_serial_clk_reg[0]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  counter_serial_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.354    counter_serial_clk_reg[4]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.468 r  counter_serial_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    counter_serial_clk_reg[8]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  counter_serial_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.582    counter_serial_clk_reg[12]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.696 r  counter_serial_clk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.696    counter_serial_clk_reg[16]_i_1_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.009 r  counter_serial_clk_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.009    counter_serial_clk_reg[20]_i_1_n_4
    SLICE_X65Y49         FDRE                                         r  counter_serial_clk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial rise edge)
                                                      2.667     2.667 r  
    E3                                                0.000     2.667 r  clk_i (IN)
                         net (fo=0)                   0.000     2.667    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     4.085 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.947    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.038 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482     7.520    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.603 r  pll/CLKOUT1
                         net (fo=1, routed)           1.576     9.179    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.270 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          1.520    10.791    clk_serial_BUFG
    SLICE_X65Y49         FDRE                                         r  counter_serial_clk_reg[23]/C
                         clock pessimism              0.481    11.272    
                         clock uncertainty           -0.051    11.221    
    SLICE_X65Y49         FDRE (Setup_fdre_C_D)        0.062    11.283    counter_serial_clk_reg[23]
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                         -11.009    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 counter_serial_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            counter_serial_clk_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_serial
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_serial rise@2.667ns - clk_serial rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.124ns = ( 10.791 - 2.667 ) 
    Source Clock Delay      (SCD):    8.630ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.240 r  pll/CLKOUT1
                         net (fo=1, routed)           1.655     6.895    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          1.638     8.630    clk_serial_BUFG
    SLICE_X65Y44         FDRE                                         r  counter_serial_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.456     9.086 r  counter_serial_clk_reg[1]/Q
                         net (fo=1, routed)           0.480     9.566    counter_serial_clk_reg_n_0_[1]
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.240 r  counter_serial_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    counter_serial_clk_reg[0]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  counter_serial_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.354    counter_serial_clk_reg[4]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.468 r  counter_serial_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    counter_serial_clk_reg[8]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  counter_serial_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.582    counter_serial_clk_reg[12]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.696 r  counter_serial_clk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.696    counter_serial_clk_reg[16]_i_1_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.935 r  counter_serial_clk_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.935    counter_serial_clk_reg[20]_i_1_n_5
    SLICE_X65Y49         FDRE                                         r  counter_serial_clk_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial rise edge)
                                                      2.667     2.667 r  
    E3                                                0.000     2.667 r  clk_i (IN)
                         net (fo=0)                   0.000     2.667    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     4.085 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.947    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.038 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482     7.520    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.603 r  pll/CLKOUT1
                         net (fo=1, routed)           1.576     9.179    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.270 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          1.520    10.791    clk_serial_BUFG
    SLICE_X65Y49         FDRE                                         r  counter_serial_clk_reg[22]/C
                         clock pessimism              0.481    11.272    
                         clock uncertainty           -0.051    11.221    
    SLICE_X65Y49         FDRE (Setup_fdre_C_D)        0.062    11.283    counter_serial_clk_reg[22]
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                         -10.935    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.364ns  (required time - arrival time)
  Source:                 counter_serial_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            counter_serial_clk_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_serial
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_serial rise@2.667ns - clk_serial rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.124ns = ( 10.791 - 2.667 ) 
    Source Clock Delay      (SCD):    8.630ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.240 r  pll/CLKOUT1
                         net (fo=1, routed)           1.655     6.895    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          1.638     8.630    clk_serial_BUFG
    SLICE_X65Y44         FDRE                                         r  counter_serial_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.456     9.086 r  counter_serial_clk_reg[1]/Q
                         net (fo=1, routed)           0.480     9.566    counter_serial_clk_reg_n_0_[1]
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.240 r  counter_serial_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    counter_serial_clk_reg[0]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  counter_serial_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.354    counter_serial_clk_reg[4]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.468 r  counter_serial_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    counter_serial_clk_reg[8]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  counter_serial_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.582    counter_serial_clk_reg[12]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.696 r  counter_serial_clk_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.696    counter_serial_clk_reg[16]_i_1_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.919 r  counter_serial_clk_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.919    counter_serial_clk_reg[20]_i_1_n_7
    SLICE_X65Y49         FDRE                                         r  counter_serial_clk_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial rise edge)
                                                      2.667     2.667 r  
    E3                                                0.000     2.667 r  clk_i (IN)
                         net (fo=0)                   0.000     2.667    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     4.085 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.947    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.038 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482     7.520    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.603 r  pll/CLKOUT1
                         net (fo=1, routed)           1.576     9.179    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.270 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          1.520    10.791    clk_serial_BUFG
    SLICE_X65Y49         FDRE                                         r  counter_serial_clk_reg[20]/C
                         clock pessimism              0.481    11.272    
                         clock uncertainty           -0.051    11.221    
    SLICE_X65Y49         FDRE (Setup_fdre_C_D)        0.062    11.283    counter_serial_clk_reg[20]
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 counter_serial_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            counter_serial_clk_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_serial
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_serial rise@2.667ns - clk_serial rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.124ns = ( 10.791 - 2.667 ) 
    Source Clock Delay      (SCD):    8.630ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.240 r  pll/CLKOUT1
                         net (fo=1, routed)           1.655     6.895    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          1.638     8.630    clk_serial_BUFG
    SLICE_X65Y44         FDRE                                         r  counter_serial_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.456     9.086 r  counter_serial_clk_reg[1]/Q
                         net (fo=1, routed)           0.480     9.566    counter_serial_clk_reg_n_0_[1]
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.240 r  counter_serial_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    counter_serial_clk_reg[0]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  counter_serial_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.354    counter_serial_clk_reg[4]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.468 r  counter_serial_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    counter_serial_clk_reg[8]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  counter_serial_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.582    counter_serial_clk_reg[12]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.916 r  counter_serial_clk_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.916    counter_serial_clk_reg[16]_i_1_n_6
    SLICE_X65Y48         FDRE                                         r  counter_serial_clk_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial rise edge)
                                                      2.667     2.667 r  
    E3                                                0.000     2.667 r  clk_i (IN)
                         net (fo=0)                   0.000     2.667    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     4.085 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.947    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.038 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482     7.520    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.603 r  pll/CLKOUT1
                         net (fo=1, routed)           1.576     9.179    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.270 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          1.520    10.791    clk_serial_BUFG
    SLICE_X65Y48         FDRE                                         r  counter_serial_clk_reg[17]/C
                         clock pessimism              0.481    11.272    
                         clock uncertainty           -0.051    11.221    
    SLICE_X65Y48         FDRE (Setup_fdre_C_D)        0.062    11.283    counter_serial_clk_reg[17]
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                         -10.916    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 counter_serial_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            counter_serial_clk_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_serial
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_serial rise@2.667ns - clk_serial rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.124ns = ( 10.791 - 2.667 ) 
    Source Clock Delay      (SCD):    8.630ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.240 r  pll/CLKOUT1
                         net (fo=1, routed)           1.655     6.895    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          1.638     8.630    clk_serial_BUFG
    SLICE_X65Y44         FDRE                                         r  counter_serial_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.456     9.086 r  counter_serial_clk_reg[1]/Q
                         net (fo=1, routed)           0.480     9.566    counter_serial_clk_reg_n_0_[1]
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.240 r  counter_serial_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    counter_serial_clk_reg[0]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  counter_serial_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.354    counter_serial_clk_reg[4]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.468 r  counter_serial_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    counter_serial_clk_reg[8]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  counter_serial_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.582    counter_serial_clk_reg[12]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.895 r  counter_serial_clk_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.895    counter_serial_clk_reg[16]_i_1_n_4
    SLICE_X65Y48         FDRE                                         r  counter_serial_clk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial rise edge)
                                                      2.667     2.667 r  
    E3                                                0.000     2.667 r  clk_i (IN)
                         net (fo=0)                   0.000     2.667    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     4.085 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.947    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.038 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482     7.520    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.603 r  pll/CLKOUT1
                         net (fo=1, routed)           1.576     9.179    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.270 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          1.520    10.791    clk_serial_BUFG
    SLICE_X65Y48         FDRE                                         r  counter_serial_clk_reg[19]/C
                         clock pessimism              0.481    11.272    
                         clock uncertainty           -0.051    11.221    
    SLICE_X65Y48         FDRE (Setup_fdre_C_D)        0.062    11.283    counter_serial_clk_reg[19]
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                         -10.895    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 counter_serial_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            counter_serial_clk_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_serial
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_serial rise@2.667ns - clk_serial rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.124ns = ( 10.791 - 2.667 ) 
    Source Clock Delay      (SCD):    8.630ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.240 r  pll/CLKOUT1
                         net (fo=1, routed)           1.655     6.895    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          1.638     8.630    clk_serial_BUFG
    SLICE_X65Y44         FDRE                                         r  counter_serial_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.456     9.086 r  counter_serial_clk_reg[1]/Q
                         net (fo=1, routed)           0.480     9.566    counter_serial_clk_reg_n_0_[1]
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.240 r  counter_serial_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    counter_serial_clk_reg[0]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  counter_serial_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.354    counter_serial_clk_reg[4]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.468 r  counter_serial_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    counter_serial_clk_reg[8]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  counter_serial_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.582    counter_serial_clk_reg[12]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.821 r  counter_serial_clk_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.821    counter_serial_clk_reg[16]_i_1_n_5
    SLICE_X65Y48         FDRE                                         r  counter_serial_clk_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial rise edge)
                                                      2.667     2.667 r  
    E3                                                0.000     2.667 r  clk_i (IN)
                         net (fo=0)                   0.000     2.667    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     4.085 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.947    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.038 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482     7.520    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.603 r  pll/CLKOUT1
                         net (fo=1, routed)           1.576     9.179    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.270 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          1.520    10.791    clk_serial_BUFG
    SLICE_X65Y48         FDRE                                         r  counter_serial_clk_reg[18]/C
                         clock pessimism              0.481    11.272    
                         clock uncertainty           -0.051    11.221    
    SLICE_X65Y48         FDRE (Setup_fdre_C_D)        0.062    11.283    counter_serial_clk_reg[18]
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.478ns  (required time - arrival time)
  Source:                 counter_serial_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            counter_serial_clk_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_serial
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_serial rise@2.667ns - clk_serial rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.124ns = ( 10.791 - 2.667 ) 
    Source Clock Delay      (SCD):    8.630ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.240 r  pll/CLKOUT1
                         net (fo=1, routed)           1.655     6.895    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          1.638     8.630    clk_serial_BUFG
    SLICE_X65Y44         FDRE                                         r  counter_serial_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.456     9.086 r  counter_serial_clk_reg[1]/Q
                         net (fo=1, routed)           0.480     9.566    counter_serial_clk_reg_n_0_[1]
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.240 r  counter_serial_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    counter_serial_clk_reg[0]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  counter_serial_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.354    counter_serial_clk_reg[4]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.468 r  counter_serial_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    counter_serial_clk_reg[8]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.582 r  counter_serial_clk_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.582    counter_serial_clk_reg[12]_i_1_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.805 r  counter_serial_clk_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.805    counter_serial_clk_reg[16]_i_1_n_7
    SLICE_X65Y48         FDRE                                         r  counter_serial_clk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial rise edge)
                                                      2.667     2.667 r  
    E3                                                0.000     2.667 r  clk_i (IN)
                         net (fo=0)                   0.000     2.667    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     4.085 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.947    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.038 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482     7.520    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.603 r  pll/CLKOUT1
                         net (fo=1, routed)           1.576     9.179    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.270 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          1.520    10.791    clk_serial_BUFG
    SLICE_X65Y48         FDRE                                         r  counter_serial_clk_reg[16]/C
                         clock pessimism              0.481    11.272    
                         clock uncertainty           -0.051    11.221    
    SLICE_X65Y48         FDRE (Setup_fdre_C_D)        0.062    11.283    counter_serial_clk_reg[16]
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                         -10.805    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 counter_serial_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            counter_serial_clk_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_serial
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_serial rise@2.667ns - clk_serial rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.124ns = ( 10.791 - 2.667 ) 
    Source Clock Delay      (SCD):    8.630ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.600     5.152    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.240 r  pll/CLKOUT1
                         net (fo=1, routed)           1.655     6.895    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     6.991 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          1.638     8.630    clk_serial_BUFG
    SLICE_X65Y44         FDRE                                         r  counter_serial_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.456     9.086 r  counter_serial_clk_reg[1]/Q
                         net (fo=1, routed)           0.480     9.566    counter_serial_clk_reg_n_0_[1]
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    10.240 r  counter_serial_clk_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.240    counter_serial_clk_reg[0]_i_1_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.354 r  counter_serial_clk_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.354    counter_serial_clk_reg[4]_i_1_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.468 r  counter_serial_clk_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.468    counter_serial_clk_reg[8]_i_1_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.802 r  counter_serial_clk_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.802    counter_serial_clk_reg[12]_i_1_n_6
    SLICE_X65Y47         FDRE                                         r  counter_serial_clk_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial rise edge)
                                                      2.667     2.667 r  
    E3                                                0.000     2.667 r  clk_i (IN)
                         net (fo=0)                   0.000     2.667    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     4.085 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     5.947    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.038 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.482     7.520    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.603 r  pll/CLKOUT1
                         net (fo=1, routed)           1.576     9.179    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.270 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          1.520    10.791    clk_serial_BUFG
    SLICE_X65Y47         FDRE                                         r  counter_serial_clk_reg[13]/C
                         clock pessimism              0.481    11.272    
                         clock uncertainty           -0.051    11.221    
    SLICE_X65Y47         FDRE (Setup_fdre_C_D)        0.062    11.283    counter_serial_clk_reg[13]
  -------------------------------------------------------------------
                         required time                         11.283    
                         arrival time                         -10.802    
  -------------------------------------------------------------------
                         slack                                  0.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 counter_serial_clk_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            counter_serial_clk_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_serial
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial rise@0.000ns - clk_serial rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.519 r  pll/CLKOUT1
                         net (fo=1, routed)           0.501     2.020    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          0.596     2.642    clk_serial_BUFG
    SLICE_X65Y49         FDRE                                         r  counter_serial_clk_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     2.783 r  counter_serial_clk_reg[23]/Q
                         net (fo=1, routed)           0.108     2.891    counter_serial_clk_reg_n_0_[23]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     3.051 r  counter_serial_clk_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.052    counter_serial_clk_reg[20]_i_1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.106 r  counter_serial_clk_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.106    counter_serial_clk_reg[24]_i_1_n_7
    SLICE_X65Y50         FDRE                                         r  counter_serial_clk_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.035 r  pll/CLKOUT1
                         net (fo=1, routed)           0.546     2.581    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          0.864     3.474    clk_serial_BUFG
    SLICE_X65Y50         FDRE                                         r  counter_serial_clk_reg[24]/C
                         clock pessimism             -0.563     2.911    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105     3.016    counter_serial_clk_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_serial_clk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            counter_serial_clk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_serial
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial rise@0.000ns - clk_serial rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.519 r  pll/CLKOUT1
                         net (fo=1, routed)           0.501     2.020    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          0.595     2.641    clk_serial_BUFG
    SLICE_X65Y46         FDRE                                         r  counter_serial_clk_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.141     2.782 r  counter_serial_clk_reg[11]/Q
                         net (fo=1, routed)           0.108     2.890    counter_serial_clk_reg_n_0_[11]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.998 r  counter_serial_clk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.998    counter_serial_clk_reg[8]_i_1_n_4
    SLICE_X65Y46         FDRE                                         r  counter_serial_clk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.035 r  pll/CLKOUT1
                         net (fo=1, routed)           0.546     2.581    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          0.866     3.475    clk_serial_BUFG
    SLICE_X65Y46         FDRE                                         r  counter_serial_clk_reg[11]/C
                         clock pessimism             -0.834     2.641    
    SLICE_X65Y46         FDRE (Hold_fdre_C_D)         0.105     2.746    counter_serial_clk_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_serial_clk_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            counter_serial_clk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_serial
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial rise@0.000ns - clk_serial rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.476ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.519 r  pll/CLKOUT1
                         net (fo=1, routed)           0.501     2.020    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          0.596     2.642    clk_serial_BUFG
    SLICE_X65Y47         FDRE                                         r  counter_serial_clk_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     2.783 r  counter_serial_clk_reg[15]/Q
                         net (fo=1, routed)           0.108     2.891    counter_serial_clk_reg_n_0_[15]
    SLICE_X65Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.999 r  counter_serial_clk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.999    counter_serial_clk_reg[12]_i_1_n_4
    SLICE_X65Y47         FDRE                                         r  counter_serial_clk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.035 r  pll/CLKOUT1
                         net (fo=1, routed)           0.546     2.581    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          0.867     3.476    clk_serial_BUFG
    SLICE_X65Y47         FDRE                                         r  counter_serial_clk_reg[15]/C
                         clock pessimism             -0.834     2.642    
    SLICE_X65Y47         FDRE (Hold_fdre_C_D)         0.105     2.747    counter_serial_clk_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           2.999    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_serial_clk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            counter_serial_clk_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_serial
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial rise@0.000ns - clk_serial rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.476ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.519 r  pll/CLKOUT1
                         net (fo=1, routed)           0.501     2.020    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          0.596     2.642    clk_serial_BUFG
    SLICE_X65Y48         FDRE                                         r  counter_serial_clk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141     2.783 r  counter_serial_clk_reg[19]/Q
                         net (fo=1, routed)           0.108     2.891    counter_serial_clk_reg_n_0_[19]
    SLICE_X65Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.999 r  counter_serial_clk_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.999    counter_serial_clk_reg[16]_i_1_n_4
    SLICE_X65Y48         FDRE                                         r  counter_serial_clk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.035 r  pll/CLKOUT1
                         net (fo=1, routed)           0.546     2.581    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          0.867     3.476    clk_serial_BUFG
    SLICE_X65Y48         FDRE                                         r  counter_serial_clk_reg[19]/C
                         clock pessimism             -0.834     2.642    
    SLICE_X65Y48         FDRE (Hold_fdre_C_D)         0.105     2.747    counter_serial_clk_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           2.999    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_serial_clk_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            counter_serial_clk_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_serial
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial rise@0.000ns - clk_serial rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.476ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.519 r  pll/CLKOUT1
                         net (fo=1, routed)           0.501     2.020    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          0.596     2.642    clk_serial_BUFG
    SLICE_X65Y49         FDRE                                         r  counter_serial_clk_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     2.783 r  counter_serial_clk_reg[23]/Q
                         net (fo=1, routed)           0.108     2.891    counter_serial_clk_reg_n_0_[23]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.999 r  counter_serial_clk_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.999    counter_serial_clk_reg[20]_i_1_n_4
    SLICE_X65Y49         FDRE                                         r  counter_serial_clk_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.035 r  pll/CLKOUT1
                         net (fo=1, routed)           0.546     2.581    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          0.867     3.476    clk_serial_BUFG
    SLICE_X65Y49         FDRE                                         r  counter_serial_clk_reg[23]/C
                         clock pessimism             -0.834     2.642    
    SLICE_X65Y49         FDRE (Hold_fdre_C_D)         0.105     2.747    counter_serial_clk_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           2.999    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_serial_clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            counter_serial_clk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_serial
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial rise@0.000ns - clk_serial rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.519 r  pll/CLKOUT1
                         net (fo=1, routed)           0.501     2.020    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          0.595     2.641    clk_serial_BUFG
    SLICE_X65Y44         FDRE                                         r  counter_serial_clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141     2.782 r  counter_serial_clk_reg[3]/Q
                         net (fo=1, routed)           0.108     2.890    counter_serial_clk_reg_n_0_[3]
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.998 r  counter_serial_clk_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.998    counter_serial_clk_reg[0]_i_1_n_4
    SLICE_X65Y44         FDRE                                         r  counter_serial_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.035 r  pll/CLKOUT1
                         net (fo=1, routed)           0.546     2.581    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          0.866     3.475    clk_serial_BUFG
    SLICE_X65Y44         FDRE                                         r  counter_serial_clk_reg[3]/C
                         clock pessimism             -0.834     2.641    
    SLICE_X65Y44         FDRE (Hold_fdre_C_D)         0.105     2.746    counter_serial_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 counter_serial_clk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            counter_serial_clk_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_serial
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial rise@0.000ns - clk_serial rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.519 r  pll/CLKOUT1
                         net (fo=1, routed)           0.501     2.020    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          0.595     2.641    clk_serial_BUFG
    SLICE_X65Y45         FDRE                                         r  counter_serial_clk_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141     2.782 r  counter_serial_clk_reg[7]/Q
                         net (fo=1, routed)           0.108     2.890    counter_serial_clk_reg_n_0_[7]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.998 r  counter_serial_clk_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.998    counter_serial_clk_reg[4]_i_1_n_4
    SLICE_X65Y45         FDRE                                         r  counter_serial_clk_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.035 r  pll/CLKOUT1
                         net (fo=1, routed)           0.546     2.581    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          0.866     3.475    clk_serial_BUFG
    SLICE_X65Y45         FDRE                                         r  counter_serial_clk_reg[7]/C
                         clock pessimism             -0.834     2.641    
    SLICE_X65Y45         FDRE (Hold_fdre_C_D)         0.105     2.746    counter_serial_clk_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_serial_clk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            counter_serial_clk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_serial
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial rise@0.000ns - clk_serial rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.475ns
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.519 r  pll/CLKOUT1
                         net (fo=1, routed)           0.501     2.020    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          0.595     2.641    clk_serial_BUFG
    SLICE_X65Y44         FDRE                                         r  counter_serial_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141     2.782 f  counter_serial_clk_reg[0]/Q
                         net (fo=1, routed)           0.105     2.887    counter_serial_clk_reg_n_0_[0]
    SLICE_X65Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.932 r  counter_serial_clk[0]_i_2/O
                         net (fo=1, routed)           0.000     2.932    counter_serial_clk[0]_i_2_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.002 r  counter_serial_clk_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.002    counter_serial_clk_reg[0]_i_1_n_7
    SLICE_X65Y44         FDRE                                         r  counter_serial_clk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.035 r  pll/CLKOUT1
                         net (fo=1, routed)           0.546     2.581    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          0.866     3.475    clk_serial_BUFG
    SLICE_X65Y44         FDRE                                         r  counter_serial_clk_reg[0]/C
                         clock pessimism             -0.834     2.641    
    SLICE_X65Y44         FDRE (Hold_fdre_C_D)         0.105     2.746    counter_serial_clk_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           3.002    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_serial_clk_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            counter_serial_clk_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_serial
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial rise@0.000ns - clk_serial rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.476ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.519 r  pll/CLKOUT1
                         net (fo=1, routed)           0.501     2.020    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          0.596     2.642    clk_serial_BUFG
    SLICE_X65Y47         FDRE                                         r  counter_serial_clk_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     2.783 r  counter_serial_clk_reg[12]/Q
                         net (fo=1, routed)           0.105     2.888    counter_serial_clk_reg_n_0_[12]
    SLICE_X65Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     3.003 r  counter_serial_clk_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.003    counter_serial_clk_reg[12]_i_1_n_7
    SLICE_X65Y47         FDRE                                         r  counter_serial_clk_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.035 r  pll/CLKOUT1
                         net (fo=1, routed)           0.546     2.581    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          0.867     3.476    clk_serial_BUFG
    SLICE_X65Y47         FDRE                                         r  counter_serial_clk_reg[12]/C
                         clock pessimism             -0.834     2.642    
    SLICE_X65Y47         FDRE (Hold_fdre_C_D)         0.105     2.747    counter_serial_clk_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 counter_serial_clk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Destination:            counter_serial_clk_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_serial  {rise@0.000ns fall@1.333ns period=2.667ns})
  Path Group:             clk_serial
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_serial rise@0.000ns - clk_serial rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.476ns
    Source Clock Delay      (SCD):    2.642ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.556     1.469    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.519 r  pll/CLKOUT1
                         net (fo=1, routed)           0.501     2.020    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.046 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          0.596     2.642    clk_serial_BUFG
    SLICE_X65Y48         FDRE                                         r  counter_serial_clk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141     2.783 r  counter_serial_clk_reg[16]/Q
                         net (fo=1, routed)           0.105     2.888    counter_serial_clk_reg_n_0_[16]
    SLICE_X65Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     3.003 r  counter_serial_clk_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.003    counter_serial_clk_reg[16]_i_1_n_7
    SLICE_X65Y48         FDRE                                         r  counter_serial_clk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_serial rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.824     1.982    clk_i_IBUF_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.035 r  pll/CLKOUT1
                         net (fo=1, routed)           0.546     2.581    clk_serial
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.610 r  clk_serial_BUFG_inst/O
                         net (fo=31, routed)          0.867     3.476    clk_serial_BUFG
    SLICE_X65Y48         FDRE                                         r  counter_serial_clk_reg[16]/C
                         clock pessimism             -0.834     2.642    
    SLICE_X65Y48         FDRE (Hold_fdre_C_D)         0.105     2.747    counter_serial_clk_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_serial
Waveform(ns):       { 0.000 1.333 }
Period(ns):         2.667
Sources:            { pll/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         2.667       0.511      BUFGCTRL_X0Y1   clk_serial_BUFG_inst/I
Min Period        n/a     OSERDESE2/CLK      n/a            1.667         2.667       1.000      OLOGIC_X0Y52    dvi_buffer/genblk1[0].serializer_bottom/CLK
Min Period        n/a     OSERDESE2/CLK      n/a            1.667         2.667       1.000      OLOGIC_X0Y51    dvi_buffer/genblk1[0].serializer_top/CLK
Min Period        n/a     OSERDESE2/CLK      n/a            1.667         2.667       1.000      OLOGIC_X0Y78    dvi_buffer/genblk1[1].serializer_bottom/CLK
Min Period        n/a     OSERDESE2/CLK      n/a            1.667         2.667       1.000      OLOGIC_X0Y77    dvi_buffer/genblk1[1].serializer_top/CLK
Min Period        n/a     OSERDESE2/CLK      n/a            1.667         2.667       1.000      OLOGIC_X0Y54    dvi_buffer/genblk1[2].serializer_bottom/CLK
Min Period        n/a     OSERDESE2/CLK      n/a            1.667         2.667       1.000      OLOGIC_X0Y53    dvi_buffer/genblk1[2].serializer_top/CLK
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         2.667       1.418      PLLE2_ADV_X1Y0  pll/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         2.667       1.667      SLICE_X65Y44    counter_serial_clk_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.667       1.667      SLICE_X65Y46    counter_serial_clk_reg[10]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.667       157.333    PLLE2_ADV_X1Y0  pll/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.333       0.833      SLICE_X65Y44    counter_serial_clk_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.333       0.833      SLICE_X65Y44    counter_serial_clk_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.333       0.833      SLICE_X65Y46    counter_serial_clk_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.333       0.833      SLICE_X65Y46    counter_serial_clk_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.333       0.833      SLICE_X65Y46    counter_serial_clk_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.333       0.833      SLICE_X65Y46    counter_serial_clk_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.333       0.833      SLICE_X65Y47    counter_serial_clk_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.333       0.833      SLICE_X65Y47    counter_serial_clk_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.333       0.833      SLICE_X65Y47    counter_serial_clk_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.333       0.833      SLICE_X65Y47    counter_serial_clk_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.333       0.833      SLICE_X65Y44    counter_serial_clk_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.333       0.833      SLICE_X65Y44    counter_serial_clk_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.333       0.833      SLICE_X65Y46    counter_serial_clk_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.333       0.833      SLICE_X65Y46    counter_serial_clk_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.333       0.833      SLICE_X65Y46    counter_serial_clk_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.333       0.833      SLICE_X65Y46    counter_serial_clk_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.333       0.833      SLICE_X65Y47    counter_serial_clk_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.333       0.833      SLICE_X65Y47    counter_serial_clk_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.333       0.833      SLICE_X65Y47    counter_serial_clk_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.333       0.833      SLICE_X65Y47    counter_serial_clk_reg[13]/C



