<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>sys_hdmi_axi_full_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="M00_AXI"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_buser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_ruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.PROTOCOL">AXI4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.ID_WIDTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.ADDR_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.AWUSER_WIDTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.ARUSER_WIDTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.WUSER_WIDTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.RUSER_WIDTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.BUSER_WIDTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.HAS_BURST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.HAS_LOCK">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.HAS_CACHE">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.HAS_QOS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.MAX_BURST_LENGTH">256</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.CLK_DOMAIN">sys_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.ASSOCIATED_BUSIF">M00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.ASSOCIATED_RESET">m00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.CLK_DOMAIN">sys_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>hdmi_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hdmi_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HDMI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HDMI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HDMI_CLK.CLK_DOMAIN">sys_hdmi_axi_full_0_0_hdmi_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HDMI_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HDMI_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.HDMI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>M00_AXI</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="0" spirit:maximum="4294967296" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>hdmi_axi_full_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jul 11 08:57:08 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4e5c4aed</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4e5c4aed</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>sys_hdmi_axi_full_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jul 11 08:57:08 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4e5c4aed</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>hdmi_axi_full_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jul 11 08:57:08 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:77939be6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>sys_hdmi_axi_full_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jul 11 08:57:08 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:77939be6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jul 11 08:58:33 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4e5c4aed</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>hdmi_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_hsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_vsync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_de</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_d</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_scl</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hdmi_sda</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>txn_request</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_awid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_AWUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_awuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_WUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_wuser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_WUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_bid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_buser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_BUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_buser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_BUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_arid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aruser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ARUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_aruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_rid" xilinx:dependency="spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_ruser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXI_RUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
        <spirit:vendorExtensions>
          <xilinx:portInfo>
            <xilinx:enablement>
              <xilinx:isEnabled xilinx:resolve="dependent" xilinx:id="PORT_ENABLEMENT.m00_axi_ruser" xilinx:dependency="spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_RUSER_WIDTH&apos;)) >0">true</xilinx:isEnabled>
            </xilinx:enablement>
          </xilinx:portInfo>
        </spirit:vendorExtensions>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_init_axi_txn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_txn_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axi_error</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXI_TARGET_SLAVE_BASE_ADDR</spirit:name>
        <spirit:displayName>C M00 AXI TARGET SLAVE BASE ADDR</spirit:displayName>
        <spirit:description>Base address of targeted slave</spirit:description>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_TARGET_SLAVE_BASE_ADDR" spirit:order="3" spirit:bitStringLength="32">0x10000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_BURST_LEN</spirit:name>
        <spirit:displayName>C M00 AXI BURST LEN</spirit:displayName>
        <spirit:description>Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_BURST_LEN" spirit:choiceRef="choice_list_85010fde" spirit:order="4">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ID_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI ID WIDTH</spirit:displayName>
        <spirit:description>Thread ID Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ID_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ID_WIDTH&apos;))))" spirit:order="5" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ADDR_WIDTH" spirit:order="6" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_DATA_WIDTH" spirit:order="7" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_AWUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI AWUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Write Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_AWUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH&apos;))))" spirit:order="8" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_ARUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI ARUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Read Address Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_ARUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH&apos;))))" spirit:order="9" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_WUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI WUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Write Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_WUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_WUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_WUSER_WIDTH&apos;))))" spirit:order="10" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_RUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI RUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Read Data Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_RUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_RUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_RUSER_WIDTH&apos;))))" spirit:order="11" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXI_BUSER_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXI BUSER WIDTH</spirit:displayName>
        <spirit:description>Width of User Response Bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXI_BUSER_WIDTH" spirit:dependency="((spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_BUSER_WIDTH&apos;)) &lt;= 0 ) + (spirit:decode(id(&apos;PARAM_VALUE.C_M00_AXI_BUSER_WIDTH&apos;))))" spirit:order="12" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_85010fde</spirit:name>
      <spirit:enumeration>1</spirit:enumeration>
      <spirit:enumeration>2</spirit:enumeration>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_0/blk_mem_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clk_wiz_0/clk_wiz_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/bb8e/src/gen_pat.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/bb8e/hdl/hdmi_axi_full_v1_0_M00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/bb8e/src/i2c_sender.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/bb8e/src/zedboard_hdmi.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/bb8e/hdl/hdmi_axi_full_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/sys_hdmi_axi_full_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/blk_mem_gen_0/blk_mem_gen_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clk_wiz_0/clk_wiz_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/bb8e/src/gen_pat.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/bb8e/hdl/hdmi_axi_full_v1_0_M00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/bb8e/src/i2c_sender.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/bb8e/src/zedboard_hdmi.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/bb8e/hdl/hdmi_axi_full_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/sys_hdmi_axi_full_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sys_hdmi_axi_full_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sys_hdmi_axi_full_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sys_hdmi_axi_full_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sys_hdmi_axi_full_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>sys_hdmi_axi_full_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>HDMI AXI FULL IP, VERL COOL!</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_TARGET_SLAVE_BASE_ADDR</spirit:name>
      <spirit:displayName>C M00 AXI TARGET SLAVE BASE ADDR</spirit:displayName>
      <spirit:description>Base address of targeted slave</spirit:description>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_TARGET_SLAVE_BASE_ADDR" spirit:order="3" spirit:bitStringLength="32">0x10000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_BURST_LEN</spirit:name>
      <spirit:displayName>C M00 AXI BURST LEN</spirit:displayName>
      <spirit:description>Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_BURST_LEN" spirit:choiceRef="choice_list_85010fde" spirit:order="4">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ID_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI ID WIDTH</spirit:displayName>
      <spirit:description>Thread ID Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ID_WIDTH" spirit:order="5" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of Address Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ADDR_WIDTH" spirit:order="6" spirit:rangeType="long">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of Data Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="7">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_AWUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI AWUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Write Address Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_AWUSER_WIDTH" spirit:order="8" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_ARUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI ARUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Read Address Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_ARUSER_WIDTH" spirit:order="9" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_WUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI WUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Write Data Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_WUSER_WIDTH" spirit:order="10" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_RUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI RUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Read Data Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_RUSER_WIDTH" spirit:order="11" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXI_BUSER_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXI BUSER WIDTH</spirit:displayName>
      <spirit:description>Width of User Response Bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXI_BUSER_WIDTH" spirit:order="12" spirit:minimum="0" spirit:maximum="1024" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">sys_hdmi_axi_full_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>hdmi_axi_full_v1.0</xilinx:displayName>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>31</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56b267d5_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e2ff651_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab9fef7_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b34812_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52dbd1d4_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46a3696e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578cb802_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62bb2200_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@edb4890_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5598d1cd_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bcd4dd2_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3169e1a3_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@457823c6_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71bbb113_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dc72cbc_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47b9e42f_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a4e03e9_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@390dc2f7_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aea57d1_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35f621a7_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f3f5c25_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12056437_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7da3f5f8_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f4d16d_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f5e2e4f_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@514eb492_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60b547d8_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7306af96_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@733bf33d_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76a3b73e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@397fe8d8_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ec9547a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632553ed_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7109395f_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78c88b35_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@641ac8c7_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d1941d7_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f85e48e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64aa8ffb_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d85f119_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73ff7acd_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bd71b29_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32969eba_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d71590c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c0182a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1335d4e9_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5363dd0d_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b4e0cf5_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f0ba41b_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71436dbf_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e577af_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58bb9426_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba059d5_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33cfcc3b_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da13634_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f839c9_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a85d206_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ddff431_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@545c6d72_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d90dc75_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77e68cd2_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f7eab7a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@321c6c82_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29d3f002_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@395ace78_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@387bb190_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38b9f40a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ad524b5_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d48a671_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9e7f1f2_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9251af9_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e670d1_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@186ac1f4_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ebd8fdb_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b10d48_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c675310_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fc1b605_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a446599_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404de349_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3268c072_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43ca0bc8_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@760783e1_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@265d9f62_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25212ed9_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bf5ee01_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b8e1f9f_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42bd3c35_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@296ab8ee_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bd7e72c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b4de63d_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@548a5b18_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba41026_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@125e1960_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bb9edc4_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d83c69_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2798d137_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34be229f_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e9dc73d_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@291eef50_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b3a4aa6_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12ff48e4_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25cd5648_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23344ba4_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7417200c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23ffbbfe_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31cb6b01_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@798671ab_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7289d2fe_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47b809c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c438957_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6af4ab81_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46668a61_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c2d08e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c1c816a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@281fe1bc_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c066c7_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@642691ed_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a4849e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1707effd_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aec4f63_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e7d4eb6_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@336c2317_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a1bf76f_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3252dad_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f1e4148_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fdac9a0_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f4e4ad5_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2be4f8ab_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d2ce1d1_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@136c4efe_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@640e7941_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ced0a41_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51530ca9_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cbcb705_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73afba48_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bb4d83f_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10023c0c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@427f97b4_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a248e00_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b94cfb7_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27664bf4_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b1bc1e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26399e2c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c26df90_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5980edbe_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@474436f_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75827a2b_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c4e070c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53c529bf_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f7dd379_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1464fd1a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f8fab44_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c2894a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26afded2_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@91fb953_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@439dd3bc_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4188aa5e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54a8e251_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@382616a8_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5205f133_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6216b1e8_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@234f43e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a2460b1_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f48f62_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b3892b2_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f3cd112_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@149ac0e5_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a612cf_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e70ab0_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6407a355_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42b0c893_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f513f97_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@314fc16c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a5bc8ca_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@429e165_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50955aea_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@250e78bf_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d8b70e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@425dd906_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ec6e73_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d51c9b8_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13c9e2b7_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fcb978b_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21d3daf1_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eab7d5b_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@427b0a7e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a1e36f8_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@382b3d5_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cc654be_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4feae4b6_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac88f40_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bb4728d_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba3b2ca_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b9a7c4_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cad9b98_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6afa40e3_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65037b0d_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c73c974_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43ddee5_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3775f372_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76dda52b_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@608fadd4_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe5966b_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68c46c95_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aec023b_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61dfa8e4_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161ccdcf_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f42b13e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b26b5c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77bb0825_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17de4a5a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ab37aa2_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e97ffe8_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d3d4c83_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58e5f923_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e588ebb_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23b89514_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5009d2cb_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f2c1206_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@555b7622_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24f8bf8b_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16feff61_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@108ca13d_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@413d6297_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34210903_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dffdd66_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2162b0a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c0af3f_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c42e80c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b94dd2_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@526d9f9_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4030465f_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ebceafd_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba79739_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1141c753_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1de10d4_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26bee6c9_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@441d53db_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f9566b8_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d6fb075_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4647a323_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25191b91_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b7308fc_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69c557d9_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60dc6f6_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ed3275c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e27789c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25973a79_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@306728c5_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b094918_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c359273_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@325a8c43_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1be0eb00_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32eaabbc_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3934a79d_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@492e6a59_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@596516c3_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eda1fb5_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47055506_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a867ba0_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@373efe09_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64bb9078_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1861de3c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@205aecee_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb3ef38_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a574b45_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1843e918_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2005c2bf_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f1e095a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5783555_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d3c3c7_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@462fe545_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dff9e0e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@653ca434_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b4c2647_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72e3e23b_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2496b853_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2230ce0c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9c0ce8f_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33feec72_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@258fa1f1_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21aed2fb_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48a45ca7_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e1cf7f8_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c1cb279_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dc03925_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@182df16f_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78541ba0_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e65101_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b105dfe_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4429d4fe_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f4959a5_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c2dd533_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@455a4055_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d20911f_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12729447_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bfe3b69_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21a30257_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36f9b83e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1744d5ef_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33aaf2e2_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a9e9a55_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a43a6c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61912478_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@367a604_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9586d7c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b751c2e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dfa553f_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f928be3_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263a621_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53c385d9_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a2e556_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a880e40_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff310c9_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2911cb4e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60ce62a4_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c113fc3_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d1af8d7_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41bf21c6_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27dae539_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b6e53ce_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c97c98_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10240f72_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fc93db2_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4481a48a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e620e01_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f956f97_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@218daff1_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7594fbad_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10a5c18a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@615a48bd_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7caf27d5_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ea01142_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48d1b4bf_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3321a7c8_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dfc5488_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bd7e0ac_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb548a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c1575dd_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a88854c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13ee9784_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1505b936_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f5c1cf5_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38d82256_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bebf49_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b80e2f8_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b1b141f_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bcac4f5_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7186fa82_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@294ac797_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e5eed71_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fbdc097_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b688bf7_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f5e97b8_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ca3807f_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6501b416_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@487d80d5_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@192c2c3f_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@474c8013_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ccb6794_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72391511_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a91aa88_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b7c137c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ebd65f8_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@327bce18_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b78c88f_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60d78b2b_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de25eb0_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5850f22a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28725a0b_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ed72e36_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e059ef0_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@252d1f3b_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d327d77_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c7a01c3_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63c6980_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65aa4677_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2482208e_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@407b7273_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687c94ec_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f48a0dd_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25394245_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@127f4f34_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@141624f6_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@765a0d53_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ba44c0_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f62091f_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17eb5c58_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8f8c26_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e9c2d6b_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e1a816_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f5b4a17_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3701ce35_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71757112_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21f9ae4d_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47dfdc2_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63995c96_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61f4daae_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3672d8a6_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a90c688_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@321759be_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64cf2a53_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24238bbd_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a2c269d_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374c6442_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1800511a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@487b9817_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10814934_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@473855d6_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba7c652_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48a280b1_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4248241f_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f13d626_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66adcae2_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3417c97_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e7a5b6a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52119287_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d72a58d_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f67de0a_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c3f642b_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70fe300b_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5535c18d_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26d14f71_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a071c4_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c68370c_ARCHIVE_LOCATION">c:/zhouleyi03/projects_fpga/EmbededSystemDesign/labs/ip_repo/hdmi_axi_full_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HDMI_CLK.CLK_DOMAIN" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.ARUSER_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.AWUSER_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.BUSER_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.ID_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.MAX_BURST_LENGTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.RUSER_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI.WUSER_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.C_M00_AXI_TARGET_SLAVE_BASE_ADDR" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="6c87336f"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="55bfeea0"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="880de674"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="eb8b48eb"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2360d7d2"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="f77e4a42"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
