// Seed: 373819828
module module_0 ();
  always @(posedge (1) or posedge id_1) begin
    `define pp_2 0
    id_1 <= 1;
  end
  reg id_3;
  assign id_3 = id_1;
  reg id_4 = id_3, id_5;
  tri  id_6 = 1;
  wire id_7;
  always @(1 or negedge 1) id_1 <= 1;
  reg  id_8 = id_5;
  wire id_9;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input wand id_2,
    input tri1 id_3,
    output supply0 id_4,
    input wire id_5,
    input tri0 id_6,
    output tri1 id_7,
    input wor id_8,
    input supply1 id_9,
    output supply0 id_10,
    input tri0 id_11,
    input supply1 id_12,
    output tri0 id_13,
    input tri id_14,
    input tri1 id_15,
    output tri0 id_16,
    output uwire id_17,
    output logic id_18
);
  always @(1 or posedge 1) begin
    #1;
    id_18 <= 1;
  end
  module_0();
endmodule
