
(rules PCB FRONT_CONSOLE_OUTPUT
  (snap_angle 
    fortyfive_degree
  )
  (autoroute_settings
    (fanout off)
    (autoroute on)
    (postroute on)
    (vias on)
    (via_costs 50)
    (plane_via_costs 5)
    (start_ripup_costs 100)
    (start_pass_no 218)
    (layer_rule F.Cu
      (active on)
      (preferred_direction horizontal)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 2.0)
    )
    (layer_rule B.Cu
      (active on)
      (preferred_direction vertical)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 2.0)
    )
  )
  (rule
    (width 250.0)
    (clear 200.2)
    (clear 125.0 (type smd_to_turn_gap))
    (clear 50.0 (type smd_smd))
  )
  (padstack "Via[0-1]_600:400_um"
    (shape
      (circle F.Cu 600.0 0.0 0.0)
    )
    (shape
      (circle B.Cu 600.0 0.0 0.0)
    )
    (attach off)
  )
  (via 
    "Via[0-1]_600:400_um" "Via[0-1]_600:400_um" default
  )
  (via 
    "Via[0-1]_600:400_um-kicad_default" "Via[0-1]_600:400_um" "kicad_default"
  )
  (via 
    "Via[0-1]_600:400_um-GND AND POWER" "Via[0-1]_600:400_um" "GND AND POWER"
  )
  (via_rule
    default "Via[0-1]_600:400_um"
  )
  (via_rule
    "kicad_default" "Via[0-1]_600:400_um-kicad_default"
  )
  (via_rule
    "GND AND POWER" "Via[0-1]_600:400_um-GND AND POWER"
  )
  (class default
    (clearance_class default)
    (via_rule default)
    (rule
      (width 250.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class "kicad_default"
    "Net-(D1-A)" "Net-(D2-A)" "Net-(D4-A)" "unconnected-(J9-Pin_4-Pad4)" "Net-(J9-Pin_5)" "unconnected-(J15-Pin_4-Pad4)" "Net-(J15-Pin_5)" "unconnected-(P1-Pin_1-Pad1)"
    "unconnected-(P2-Pin_2-Pad2)" /IOREF /Reset +3V3 /Vin "unconnected-(P2-Pin_3-Pad3)" "unconnected-(P2-Pin_4-Pad4)" "unconnected-(P2-Pin_5-Pad5)"
    "unconnected-(P2-Pin_6-Pad6)" "unconnected-(P2-Pin_7-Pad7)" "unconnected-(P2-Pin_8-Pad8)" "unconnected-(P3-Pin_1-Pad1)" "unconnected-(P3-Pin_2-Pad2)" "unconnected-(P3-Pin_3-Pad3)" "unconnected-(P3-Pin_4-Pad4)" "unconnected-(P3-Pin_5-Pad5)"
    "unconnected-(P3-Pin_6-Pad6)" "unconnected-(P3-Pin_7-Pad7)" "unconnected-(P3-Pin_8-Pad8)" SCLK "ES1_RST" "Net-(P4-Pin_35)" "unconnected-(P5-Pin_1-Pad1)" MISO
    MOSI "/GREEN_LED" "/RED_LED" "Net-(U1-INT)" "unconnected-(U1-NC-PadB4)" "/ROLL_STEP_V+" "/STEPPER_9_D" "/STEPPER_9_C"
    "/STEPPER_9_B" "/STEPPER_9_A" "/STEPPER_1_D" "/STEPPER_1_C" "/STEPPER_1_B" "/STEPPER_1_A" "/STEPPER_2_D" "/STEPPER_2_C"
    "/STEPPER_2_B" SS "/STEPPER_2_A" "/STEPPER_3_D" "/STEPPER_3_C" "/STEPPER_3_B" "/STEPPER_3_A" "/STEPPER_4_D"
    "/STEPPER_4_C" "/STEPPER_4_B" "/STEPPER_4_A" "/9_MS1" "/9_EN" "/9_MS2" "/9_STEP" "/9_DIR"
    "/STEPPER_5_D" "/STEPPER_5_C" "/STEPPER_5_B" "/STEPPER_5_A" "/STEPPER_6_D" "/STEPPER_6_C" "/STEPPER_6_B" "/STEPPER_6_A"
    "/STEPPER_7_D" "/STEPPER_7_C" "/STEPPER_7_B" "/STEPPER_7_A" "/7_MS1" "/7_EN" "/7_MS2" "/7_STEP"
    "/7_DIR" "/STEPPER_8_D" "/STEPPER_8_C" "/STEPPER_8_B" "/STEPPER_8_A" "/8_MS1" "/8_EN" "/8_MS2"
    "unconnected-(J19-Pin_4-Pad4)" "Net-(J19-Pin_5)" "/8_STEP" "/8_DIR" "/10_MS1" "/10_EN" "/10_MS2" "unconnected-(J22-Pin_4-Pad4)"
    "Net-(J22-Pin_5)" "/10_STEP" "/10_DIR" "/STEPPER_10_A" "/STEPPER_10_B" "/STEPPER_10_C" "/STEPPER_10_D" "/STEPPER_11_D"
    "/STEPPER_11_C" "/STEPPER_11_B" "/STEPPER_11_A" "/STEPPER_12_D" "/STEPPER_12_C" "/STEPPER_12_B" "/STEPPER_12_A" "/STEPPER_13_D"
    "/STEPPER_13_C" "/STEPPER_13_B" "/STEPPER_13_A" "/11_MS1" "/11_EN" "/11_MS2" "unconnected-(J29-Pin_4-Pad4)" "Net-(J29-Pin_5)"
    "/11_STEP" "/11_DIR" "/12_MS1" "/12_EN" "/12_MS2" "unconnected-(J32-Pin_4-Pad4)" "Net-(J32-Pin_5)" "/12_STEP"
    "/12_DIR" "/13_MS1" "/13_EN" "/13_MS2" "unconnected-(J35-Pin_4-Pad4)" "Net-(J35-Pin_5)" "/13_STEP" "/13_DIR"
    "unconnected-(P2-Pin_1-Pad1)" "unconnected-(P4-Pin_8-Pad8)" "unconnected-(P4-Pin_10-Pad10)"
    (clearance_class "kicad_default")
    (via_rule kicad_default)
    (rule
      (width 250.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class "GND AND POWER"
    GNDD +5VL
    (clearance_class "GND AND POWER")
    (via_rule GND AND POWER)
    (rule
      (width 450.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
)