Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o Z:/ssee_prac3_rl_2022/bloque_calculo_bloque_calculo_sch_tb_isim_beh.exe -prj Z:/ssee_prac3_rl_2022/bloque_calculo_bloque_calculo_sch_tb_beh.prj work.bloque_calculo_bloque_calculo_sch_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "Z:/ssee_prac3_rl_2022/ipcore_dir/multip_8x8u.vhd" into library work
Parsing VHDL file "Z:/ssee_prac3_rl_2022/ipcore_dir/sumres16bu.vhd" into library work
Parsing VHDL file "Z:/ssee_prac3_rl_2022/ipcore_dir/sumres_16bs.vhd" into library work
Parsing VHDL file "Z:/ssee_prac3_rl_2022/regdesp8b_lsb.vhf" into library work
Parsing VHDL file "Z:/ssee_prac3_rl_2022/regdesp8b.vhf" into library work
Parsing VHDL file "Z:/ssee_prac3_rl_2022/ctrl_multip_cpmpl.vhd" into library work
Parsing VHDL file "Z:/ssee_prac3_rl_2022/control_bin_bcd.vhd" into library work
Parsing VHDL file "Z:/ssee_prac3_rl_2022/complemento_a_dos.vhf" into library work
Parsing VHDL file "Z:/ssee_prac3_rl_2022/Bin_A_BCD_decim.vhf" into library work
Parsing VHDL file "Z:/ssee_prac3_rl_2022/Bin_A_BCD.vhf" into library work
Parsing VHDL file "Z:/ssee_prac3_rl_2022/bcd_bin_1_decimal.vhd" into library work
Parsing VHDL file "Z:/ssee_prac3_rl_2022/reg_desp_8b_4_cifras.vhf" into library work
Parsing VHDL file "Z:/ssee_prac3_rl_2022/reg_desp_2_cifras.vhf" into library work
Parsing VHDL file "Z:/ssee_prac3_rl_2022/mux_ES_7seg.vhf" into library work
Parsing VHDL file "Z:/ssee_prac3_rl_2022/multip_complejo_serie.vhf" into library work
Parsing VHDL file "Z:/ssee_prac3_rl_2022/ctrl_entz_sal.vhd" into library work
Parsing VHDL file "Z:/ssee_prac3_rl_2022/Conversor_Bin_BCD_decim.vhf" into library work
Parsing VHDL file "Z:/ssee_prac3_rl_2022/Conversor_BCD_Bin_1decim.vhf" into library work
Parsing VHDL file "Z:/ssee_prac3_rl_2022/Comp_Num_Letra.vhf" into library work
Parsing VHDL file "Z:/ssee_prac3_rl_2022/bloque_calculo.vhf" into library work
Parsing VHDL file "Z:/ssee_prac3_rl_2022/sim_bloque_calculo.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture gnd_v of entity GND [gnd_default]
Compiling architecture vcc_v of entity VCC [vcc_default]
Compiling architecture compm4_hxilinx_bloque_calculo_v of entity COMPM4_HXILINX_bloque_calculo [compm4_hxilinx_bloque_calculo_de...]
Compiling architecture fd_v of entity FD [\FD('0')\]
Compiling architecture behavioral of entity FD4RE_HXILINX_bloque_calculo [fd4re_hxilinx_bloque_calculo_def...]
Compiling architecture comp4_hxilinx_bloque_calculo_v of entity COMP4_HXILINX_bloque_calculo [comp4_hxilinx_bloque_calculo_def...]
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture and3b1_v of entity AND3B1 [and3b1_default]
Compiling architecture behavioral of entity Comp_Num_Letra_MUSER_bloque_calculo [comp_num_letra_muser_bloque_calc...]
Compiling architecture m2_1_hxilinx_bloque_calculo_v of entity M2_1_HXILINX_bloque_calculo [m2_1_hxilinx_bloque_calculo_defa...]
Compiling architecture ctrl_multip_compl_arch of entity ctrl_multip_compl [ctrl_multip_compl_default]
Compiling package std_logic_signed
Compiling package textio
Compiling package bip_utils_pkg_v2_0
Compiling package mult_gen_pkg_v11_2
Compiling architecture behavioral of entity mult_gen_v11_2 [\mult_gen_v11_2(0,0,"spartan6",8...]
Compiling architecture multip_8x8u_a of entity multip_8x8u [multip_8x8u_default]
Compiling architecture behavioral of entity FD16RE_HXILINX_bloque_calculo [fd16re_hxilinx_bloque_calculo_de...]
Compiling package xbip_addsub_v2_0_comp
Compiling package bip_usecase_utils_pkg_v2_0
Compiling package c_addsub_pkg_v11_0
Compiling package xbip_pipe_v2_0_xst_comp
Compiling package c_reg_fd_v11_0_comp
Compiling architecture behavioral of entity c_reg_fd_v11_0 [\c_reg_fd_v11_0(16,"0","0",1,0,1...]
Compiling architecture behavioral of entity c_addsub_v11_0_legacy [\c_addsub_v11_0_legacy(16,16,16,...]
Compiling architecture behavioral of entity c_addsub_v11_0 [\c_addsub_v11_0(0,"spartan6",0,1...]
Compiling architecture sumres16bu_a of entity sumres16bu [sumres16bu_default]
Compiling architecture behavioral of entity c_reg_fd_v11_0 [\c_reg_fd_v11_0(16,"0","0",1,0,0...]
Compiling architecture behavioral of entity c_addsub_v11_0_legacy [\c_addsub_v11_0_legacy(16,16,16,...]
Compiling architecture behavioral of entity c_addsub_v11_0 [\c_addsub_v11_0(0,"spartan6",0,1...]
Compiling architecture sumres_16bs_a of entity sumres_16bs [sumres_16bs_default]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture behavioral of entity complemento_a_dos_MUSER_bloque_calculo [complemento_a_dos_muser_bloque_c...]
Compiling architecture buf_v of entity BUF [buf_default]
Compiling architecture behavioral of entity multip_complejo_serie_MUSER_bloque_calculo [multip_complejo_serie_muser_bloq...]
Compiling architecture m4_1e_hxilinx_bloque_calculo_v of entity M4_1E_HXILINX_bloque_calculo [m4_1e_hxilinx_bloque_calculo_def...]
Compiling architecture m2_1e_hxilinx_bloque_calculo_v of entity M2_1E_HXILINX_bloque_calculo [m2_1e_hxilinx_bloque_calculo_def...]
Compiling architecture behavioral of entity mux_ES_7seg_MUSER_bloque_calculo [mux_es_7seg_muser_bloque_calculo...]
Compiling architecture ctrl_entz_sal_arch of entity ctrl_entz_sal [ctrl_entz_sal_default]
Compiling architecture fde_v of entity FDE [\FDE('0')\]
Compiling architecture behavioral of entity bcd_bin_1_decimal [bcd_bin_1_decimal_default]
Compiling architecture behavioral of entity Conversor_BCD_Bin_1decim_MUSER_bloque_calculo [conversor_bcd_bin_1decim_muser_b...]
Compiling architecture fdre_v of entity FDRE [\FDRE('0')\]
Compiling architecture behavioral of entity reg_desp_2_cifras_MUSER_bloque_calculo [reg_desp_2_cifras_muser_bloque_c...]
Compiling architecture behavioral of entity reg_desp_8b_4_cifras_MUSER_bloque_calculo [reg_desp_8b_4_cifras_muser_bloqu...]
Compiling architecture and2b1_v of entity AND2B1 [and2b1_default]
Compiling architecture xnor2_v of entity XNOR2 [xnor2_default]
Compiling architecture fdr_v of entity FDR [\FDR('0')\]
Compiling architecture behavioral of entity Bin_A_BCD_MUSER_bloque_calculo [bin_a_bcd_muser_bloque_calculo_d...]
Compiling architecture or2_v of entity OR2 [or2_default]
Compiling architecture behavioral of entity regdesp8b_MUSER_bloque_calculo [regdesp8b_muser_bloque_calculo_d...]
Compiling architecture control_bin_bcd_arch of entity control_bin_bcd [control_bin_bcd_default]
Compiling architecture behavioral of entity regdesp8b_lsb_MUSER_bloque_calculo [regdesp8b_lsb_muser_bloque_calcu...]
Compiling architecture xor2_v of entity XOR2 [xor2_default]
Compiling architecture nand2_v of entity NAND2 [nand2_default]
Compiling architecture behavioral of entity Bin_A_BCD_decim_MUSER_bloque_calculo [bin_a_bcd_decim_muser_bloque_cal...]
Compiling architecture behavioral of entity Conversor_Bin_BCD_decim_MUSER_bloque_calculo [conversor_bin_bcd_decim_muser_bl...]
Compiling architecture behavioral of entity bloque_calculo [bloque_calculo_default]
Compiling architecture behavioral of entity bloque_calculo_bloque_calculo_sc...
Time Resolution for simulation is 1ps.
Compiled 114 VHDL Units
Built simulation executable Z:/ssee_prac3_rl_2022/bloque_calculo_bloque_calculo_sch_tb_isim_beh.exe
Fuse Memory Usage: 65152 KB
Fuse CPU Usage: 1842 ms
