library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity Testbench is
end entity;
architecture beh of Testbench is
component DUT is
port ( input_vector : in std_logic;
	q: out std_logic_vector(15 downto 0);
			curr_i: out std_logic_vector(15 downto 0);
			output_vector: out std_logic_vector(4 downto 0);
			pc: out std_logic_vector(15 downto 0);
			alup: out std_logic_vector(15 downto 0);
			s6: out std_logic_vector(15 downto 0);
			s9: out std_logic_vector(15 downto 0);
			st: out std_logic_vector(3 downto 0));
end component;
signal input_vector: std_logic:='1';
signal q, curr_i,pc,alup,s6, s9: std_logic_vector(15 downto 0);
signal output_vector:std_logic_vector(4 downto 0);
signal st: std_logic_vector(3 downto 0);
begin
input_vector<= not input_vector after 100ns;
dut_instance: DUT port map( input_vector,q, curr_i,output_vector, pc, alup, s6, s9, st);
end beh;