# Imperas RISC-V OVPsim COREV GitHub Repository

This repository contains the riscvOVPsimCOREV simulator which provides a reference of the OpenHW Group CORE-V processor cores.

Each version of the release is provided in a separate branch which corresponds to the release version, for example v20210312.
Please clone the latest branch to get the latest version.
