{
	"id": 179943867,
	"body": "We don't have it documented in the public (yet).  Here is the part of it from internal errata page (which is exactly the comment above):\r\n For example, for this code sequence where memory locations m0 and m1\r\n    are initially 0:\r\n\r\n          Thread 1     |    Thread 2\r\n       ----------------+-------------------\r\n       mov w0, #1      |   mov w1, #2\r\n       stlr w0, [m0]   |   stlr w1, [m1]\r\n       ldar w0, [m1]   |   ldar w1, [m0]\r\n\r\n    The allowable results (assuming sequential consistency) are:\r\n\r\n       w0 = 2, w1 = 1\r\n       w0 = 0, w1 = 1\r\n       w0 = 2, w1 = 0\r\n\r\n    An issue exists where sometimes the result will be:\r\n\r\n       w0 = 0, w1 = 0\r\n--- CUT ---\r\nAnd this is what the workaround part says:\r\n Add a DMB SY before any LDAR.\r\n\r\nThis only happens for the following output of /proc/cpuinfo:\r\nCPU variant     : 0x0\r\nCPU part        : 0x0a1\r\n\r\nThat is when variant is 1, ThunderX chip does not have the errata.\r\n",
	"user": {
		"login": "apinski-cavium",
		"id": 6335315,
		"type": "User",
		"site_admin": false
	},
	"created_at": "2016-02-04T16:55:17Z",
	"updated_at": "2016-02-04T16:55:17Z"
}
