Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4dc74cf1be0f4298be15280aedc42cba --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L processing_system7_bfm_v2_0_5 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_9 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_9 -L fifo_generator_v13_1_1 -L axi_data_fifo_v2_1_8 -L axi_crossbar_v2_1_10 -L axi_protocol_converter_v2_1_9 -L unisims_ver -L unimacro_ver -L secureip --snapshot Pspwm_wrapper_behav xil_defaultlib.Pspwm_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package unisim.vcomponents
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.Clk_pwm [clk_pwm_default]
Compiling architecture behavioral of entity xil_defaultlib.FlipFlop_D [flipflop_d_default]
Compiling architecture behavioral of entity xil_defaultlib.Pwm_deadtime [pwm_deadtime_default]
Compiling architecture behavioral of entity xil_defaultlib.Alto_nivel [alto_nivel_default]
Compiling architecture pspwm_alto_nivel_0_0_arch of entity xil_defaultlib.Pspwm_Alto_nivel_0_0 [pspwm_alto_nivel_0_0_default]
Compiling architecture arch_imp of entity xil_defaultlib.myip_pspwm_v1_0_S00_AXI [myip_pspwm_v1_0_s00_axi_default]
Compiling architecture arch_imp of entity xil_defaultlib.myip_pspwm_v1_0 [myip_pspwm_v1_0_default]
Compiling architecture pspwm_myip_pspwm_0_1_arch of entity xil_defaultlib.Pspwm_myip_pspwm_0_1 [pspwm_myip_pspwm_0_1_default]
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ge...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ge...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ar...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ar...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_fm...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ar...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ar...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ar...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ar...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ss...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_in...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_sp...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_dd...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_oc...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_oc...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_re...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_re...
Compiling secureip modules ...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ax...
Compiling secureip modules ...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_in...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_in...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_in...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_in...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_in...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_af...
Compiling secureip modules ...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_ax...
Compiling module processing_system7_bfm_v2_0_5.processing_system7_bfm_v2_0_5_pr...
Compiling module xil_defaultlib.Pspwm_processing_system7_0_0
Compiling architecture structure of entity xil_defaultlib.m00_couplers_imp_1JCKQZ5 [m00_couplers_imp_1jckqz5_default]
Compiling architecture structure of entity xil_defaultlib.m01_couplers_imp_Z3L3ZT [m01_couplers_imp_z3l3zt_default]
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_9.axi_register_slice_v2_1_9_axic_r...
Compiling module axi_register_slice_v2_1_9.axi_register_slice_v2_1_9_axic_r...
Compiling module axi_register_slice_v2_1_9.axi_register_slice_v2_1_9_axic_r...
Compiling module axi_register_slice_v2_1_9.axi_register_slice_v2_1_9_axic_r...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_9.axi_register_slice_v2_1_9_axi_re...
Compiling module axi_protocol_converter_v2_1_9.axi_protocol_converter_v2_1_9_b2...
Compiling module axi_protocol_converter_v2_1_9.axi_protocol_converter_v2_1_9_b2...
Compiling module axi_protocol_converter_v2_1_9.axi_protocol_converter_v2_1_9_b2...
Compiling module axi_protocol_converter_v2_1_9.axi_protocol_converter_v2_1_9_b2...
Compiling module axi_protocol_converter_v2_1_9.axi_protocol_converter_v2_1_9_b2...
Compiling module axi_protocol_converter_v2_1_9.axi_protocol_converter_v2_1_9_b2...
Compiling module axi_protocol_converter_v2_1_9.axi_protocol_converter_v2_1_9_b2...
Compiling module axi_protocol_converter_v2_1_9.axi_protocol_converter_v2_1_9_b2...
Compiling module axi_protocol_converter_v2_1_9.axi_protocol_converter_v2_1_9_b2...
Compiling module axi_protocol_converter_v2_1_9.axi_protocol_converter_v2_1_9_b2...
Compiling module axi_protocol_converter_v2_1_9.axi_protocol_converter_v2_1_9_b2...
Compiling module axi_protocol_converter_v2_1_9.axi_protocol_converter_v2_1_9_b2...
Compiling module axi_protocol_converter_v2_1_9.axi_protocol_converter_v2_1_9_b2...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_9.axi_register_slice_v2_1_9_axic_r...
Compiling module axi_register_slice_v2_1_9.axi_register_slice_v2_1_9_axic_r...
Compiling module axi_register_slice_v2_1_9.axi_register_slice_v2_1_9_axic_r...
Compiling module axi_register_slice_v2_1_9.axi_register_slice_v2_1_9_axic_r...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_9.axi_register_slice_v2_1_9_axi_re...
Compiling module axi_protocol_converter_v2_1_9.axi_protocol_converter_v2_1_9_b2...
Compiling module axi_protocol_converter_v2_1_9.axi_protocol_converter_v2_1_9_ax...
Compiling module xil_defaultlib.Pspwm_auto_pc_0
Compiling architecture structure of entity xil_defaultlib.s00_couplers_imp_148Y35M [s00_couplers_imp_148y35m_default]
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_addr_decode...
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_splitter(C_...
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_9.axi_register_slice_v2_1_9_axic_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_decerr_slav...
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_crossbar_sa...
Compiling module axi_crossbar_v2_1_10.axi_crossbar_v2_1_10_axi_crossba...
Compiling module xil_defaultlib.Pspwm_xbar_0
Compiling architecture structure of entity xil_defaultlib.Pspwm_processing_system7_0_axi_periph_0 [pspwm_processing_system7_0_axi_p...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_9.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_9.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_9.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_9.proc_sys_reset [\proc_sys_reset(c_family="zynq",...]
Compiling architecture pspwm_rst_processing_system7_0_100m_0_arch of entity xil_defaultlib.Pspwm_rst_processing_system7_0_100M_0 [pspwm_rst_processing_system7_0_1...]
Compiling architecture structure of entity xil_defaultlib.Pspwm [pspwm_default]
Compiling architecture structure of entity xil_defaultlib.pspwm_wrapper
Built simulation snapshot Pspwm_wrapper_behav
