// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module cnn_lenet_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        Layer1_Weights_CPU_Addr_A,
        Layer1_Weights_CPU_EN_A,
        Layer1_Weights_CPU_WEN_A,
        Layer1_Weights_CPU_Din_A,
        Layer1_Weights_CPU_Dout_A,
        Layer1_Weights_CPU_Addr_B,
        Layer1_Weights_CPU_EN_B,
        Layer1_Weights_CPU_WEN_B,
        Layer1_Weights_CPU_Din_B,
        Layer1_Weights_CPU_Dout_B,
        Layer1_Neurons_CPU,
        Layer2_Neurons_CPU_address0,
        Layer2_Neurons_CPU_ce0,
        Layer2_Neurons_CPU_we0,
        Layer2_Neurons_CPU_d0,
        grp_SIGMOID_fu_171_p_din1,
        grp_SIGMOID_fu_171_p_dout0,
        grp_SIGMOID_fu_171_p_ce,
        grp_SIGMOID_fu_171_p_start,
        grp_SIGMOID_fu_171_p_ready,
        grp_SIGMOID_fu_171_p_done,
        grp_SIGMOID_fu_171_p_idle,
        grp_fu_176_p_din0,
        grp_fu_176_p_din1,
        grp_fu_176_p_opcode,
        grp_fu_176_p_dout0,
        grp_fu_176_p_ce,
        grp_fu_180_p_din0,
        grp_fu_180_p_din1,
        grp_fu_180_p_dout0,
        grp_fu_180_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 25'd1;
parameter    ap_ST_fsm_pp0_stage1 = 25'd2;
parameter    ap_ST_fsm_pp0_stage2 = 25'd4;
parameter    ap_ST_fsm_pp0_stage3 = 25'd8;
parameter    ap_ST_fsm_pp0_stage4 = 25'd16;
parameter    ap_ST_fsm_pp0_stage5 = 25'd32;
parameter    ap_ST_fsm_pp0_stage6 = 25'd64;
parameter    ap_ST_fsm_pp0_stage7 = 25'd128;
parameter    ap_ST_fsm_pp0_stage8 = 25'd256;
parameter    ap_ST_fsm_pp0_stage9 = 25'd512;
parameter    ap_ST_fsm_pp0_stage10 = 25'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 25'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 25'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 25'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 25'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 25'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 25'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 25'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 25'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 25'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 25'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 25'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 25'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 25'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 25'd16777216;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [31:0] m_axi_gmem_WDATA;
output  [3:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [31:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
output  [31:0] Layer1_Weights_CPU_Addr_A;
output   Layer1_Weights_CPU_EN_A;
output  [3:0] Layer1_Weights_CPU_WEN_A;
output  [31:0] Layer1_Weights_CPU_Din_A;
input  [31:0] Layer1_Weights_CPU_Dout_A;
output  [31:0] Layer1_Weights_CPU_Addr_B;
output   Layer1_Weights_CPU_EN_B;
output  [3:0] Layer1_Weights_CPU_WEN_B;
output  [31:0] Layer1_Weights_CPU_Din_B;
input  [31:0] Layer1_Weights_CPU_Dout_B;
input  [63:0] Layer1_Neurons_CPU;
output  [9:0] Layer2_Neurons_CPU_address0;
output   Layer2_Neurons_CPU_ce0;
output   Layer2_Neurons_CPU_we0;
output  [31:0] Layer2_Neurons_CPU_d0;
output  [31:0] grp_SIGMOID_fu_171_p_din1;
input  [31:0] grp_SIGMOID_fu_171_p_dout0;
output   grp_SIGMOID_fu_171_p_ce;
output   grp_SIGMOID_fu_171_p_start;
input   grp_SIGMOID_fu_171_p_ready;
input   grp_SIGMOID_fu_171_p_done;
input   grp_SIGMOID_fu_171_p_idle;
output  [31:0] grp_fu_176_p_din0;
output  [31:0] grp_fu_176_p_din1;
output  [1:0] grp_fu_176_p_opcode;
input  [31:0] grp_fu_176_p_dout0;
output   grp_fu_176_p_ce;
output  [31:0] grp_fu_180_p_din0;
output  [31:0] grp_fu_180_p_din1;
input  [31:0] grp_fu_180_p_dout0;
output   grp_fu_180_p_ce;

reg ap_idle;
reg m_axi_gmem_ARVALID;
reg[63:0] m_axi_gmem_ARADDR;
reg m_axi_gmem_RREADY;
reg Layer1_Weights_CPU_EN_A;
reg Layer1_Weights_CPU_EN_B;
reg Layer2_Neurons_CPU_ce0;
reg Layer2_Neurons_CPU_we0;

(* fsm_encoding = "none" *) reg   [24:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage24;
reg   [0:0] icmp_ln31_reg_1627;
reg    ap_block_state25_pp0_stage24_iter0;
reg    ap_block_pp0_stage24_subdone;
reg    ap_condition_exit_pp0_iter0_stage24;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_pp0_stage23;
wire    ap_block_pp0_stage24;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln31_reg_1627_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
reg   [31:0] reg_514;
reg    ap_block_state11_pp0_stage10_iter0;
reg    ap_block_pp0_stage10_11001;
reg    ap_block_state12_pp0_stage11_iter0;
reg    ap_block_pp0_stage11_11001;
reg    ap_block_state13_pp0_stage12_iter0;
reg    ap_block_state13_io;
reg    ap_block_pp0_stage12_11001;
reg    ap_block_state14_pp0_stage13_iter0;
reg    ap_block_pp0_stage13_11001;
reg    ap_block_state15_pp0_stage14_iter0;
reg    ap_block_pp0_stage14_11001;
reg   [31:0] reg_518;
reg    ap_block_state17_pp0_stage16_iter0;
reg    ap_block_pp0_stage16_11001;
reg   [31:0] reg_523;
reg    ap_block_state16_pp0_stage15_iter0;
reg    ap_block_pp0_stage15_11001;
reg    ap_block_state18_pp0_stage17_iter0;
reg    ap_block_state18_io;
reg    ap_block_pp0_stage17_11001;
reg    ap_block_state19_pp0_stage18_iter0;
reg    ap_block_pp0_stage18_11001;
reg    ap_block_state20_pp0_stage19_iter0;
reg    ap_block_pp0_stage19_11001;
reg   [31:0] reg_527;
reg    ap_block_state21_pp0_stage20_iter0;
reg    ap_block_pp0_stage20_11001;
reg    ap_block_pp0_stage24_11001;
reg    ap_block_state29_pp0_stage3_iter1;
reg    ap_block_pp0_stage3_11001;
reg    ap_block_state8_io;
reg    ap_block_state33_pp0_stage7_iter1;
reg    ap_block_pp0_stage7_11001;
reg   [31:0] reg_532;
reg    ap_block_state22_pp0_stage21_iter0;
reg    ap_block_pp0_stage21_11001;
reg    ap_block_state23_pp0_stage22_iter0;
reg    ap_block_state23_io;
reg    ap_block_pp0_stage22_11001;
reg    ap_block_state24_pp0_stage23_iter0;
reg    ap_block_pp0_stage23_11001;
reg   [31:0] reg_536;
reg    ap_block_state26_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg    ap_block_state27_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
reg    ap_block_state3_io;
reg    ap_block_state28_pp0_stage2_iter1;
reg    ap_block_pp0_stage2_11001;
reg    ap_block_state30_pp0_stage4_iter1;
reg    ap_block_pp0_stage4_11001;
reg   [31:0] reg_540;
reg    ap_block_state31_pp0_stage5_iter1;
reg    ap_block_pp0_stage5_11001;
reg    ap_block_state32_pp0_stage6_iter1;
reg    ap_block_pp0_stage6_11001;
reg    ap_block_state34_pp0_stage8_iter1;
reg    ap_block_pp0_stage8_11001;
reg    ap_block_state35_pp0_stage9_iter1;
reg    ap_block_pp0_stage9_11001;
reg   [31:0] reg_544;
reg   [31:0] reg_549;
reg   [31:0] reg_554;
wire   [0:0] icmp_ln31_fu_591_p2;
reg   [0:0] icmp_ln31_reg_1627_pp0_iter2_reg;
reg   [0:0] icmp_ln31_reg_1627_pp0_iter3_reg;
reg   [0:0] icmp_ln31_reg_1627_pp0_iter4_reg;
wire   [2:0] select_ln31_fu_656_p3;
reg   [2:0] select_ln31_reg_1631;
wire   [0:0] or_ln28_1_fu_670_p2;
reg   [0:0] or_ln28_1_reg_1636;
wire   [3:0] select_ln28_1_fu_682_p3;
reg   [3:0] select_ln28_1_reg_1640;
wire   [0:0] or_ln32_fu_702_p2;
reg   [0:0] or_ln32_reg_1646;
wire   [3:0] select_ln32_fu_708_p3;
reg   [3:0] select_ln32_reg_1651;
wire   [9:0] empty_230_fu_724_p2;
reg   [9:0] empty_230_reg_1661;
wire   [7:0] empty_247_fu_778_p2;
reg   [7:0] empty_247_reg_1670;
wire   [4:0] tmp_4_fu_803_p3;
reg   [4:0] tmp_4_reg_1713;
reg   [63:0] gmem_addr_reg_1720;
reg   [31:0] Layer1_Weights_CPU_load_1_reg_1741;
reg   [31:0] Layer1_Weights_CPU_load_2_reg_1756;
reg   [31:0] Layer1_Weights_CPU_load_3_reg_1761;
wire   [9:0] grp_fu_1561_p3;
reg   [31:0] Layer1_Weights_CPU_load_4_reg_1781;
reg   [31:0] Layer1_Weights_CPU_load_5_reg_1786;
wire   [9:0] grp_fu_1569_p3;
reg   [9:0] add_ln43_reg_1791;
reg   [9:0] add_ln43_reg_1791_pp0_iter1_reg;
reg   [9:0] add_ln43_reg_1791_pp0_iter2_reg;
reg   [9:0] add_ln43_reg_1791_pp0_iter3_reg;
reg   [9:0] add_ln43_reg_1791_pp0_iter4_reg;
reg   [31:0] Layer1_Weights_CPU_load_6_reg_1806;
reg   [31:0] Layer1_Weights_CPU_load_7_reg_1811;
reg   [63:0] gmem_addr_1_reg_1826;
reg   [31:0] Layer1_Weights_CPU_load_8_reg_1832;
reg   [31:0] Layer1_Weights_CPU_load_9_reg_1837;
reg   [31:0] Layer1_Weights_CPU_load_10_reg_1852;
reg   [31:0] Layer1_Weights_CPU_load_11_reg_1857;
reg   [31:0] Layer1_Weights_CPU_load_12_reg_1872;
reg   [31:0] Layer1_Weights_CPU_load_13_reg_1877;
reg   [31:0] Layer1_Weights_CPU_load_14_reg_1892;
reg   [31:0] Layer1_Weights_CPU_load_15_reg_1897;
reg   [31:0] Layer1_Weights_CPU_load_16_reg_1912;
reg   [31:0] Layer1_Weights_CPU_load_17_reg_1917;
wire   [9:0] empty_232_fu_1135_p2;
reg   [9:0] empty_232_reg_1932;
wire   [9:0] empty_234_fu_1150_p2;
reg   [9:0] empty_234_reg_1937;
wire   [31:0] bitcast_ln39_fu_1187_p1;
wire   [31:0] bitcast_ln40_fu_1191_p1;
reg   [63:0] gmem_addr_2_reg_1952;
reg   [31:0] Layer1_Weights_CPU_load_18_reg_1958;
reg   [31:0] Layer1_Weights_CPU_load_19_reg_1963;
wire   [31:0] bitcast_ln40_1_fu_1236_p1;
wire   [31:0] bitcast_ln39_1_fu_1241_p1;
reg   [31:0] Layer1_Weights_CPU_load_20_reg_1988;
reg   [31:0] Layer1_Weights_CPU_load_21_reg_1993;
wire   [31:0] somme_26_fu_1248_p1;
wire   [31:0] bitcast_ln40_2_fu_1273_p1;
reg   [31:0] mul27_s_reg_2018;
wire   [31:0] bitcast_ln39_2_fu_1278_p1;
reg   [31:0] Layer1_Weights_CPU_load_22_reg_2028;
reg   [31:0] Layer1_Weights_CPU_load_23_reg_2033;
wire   [31:0] bitcast_ln40_3_fu_1282_p1;
reg   [31:0] mul27_5_reg_2043;
wire   [31:0] bitcast_ln39_3_fu_1287_p1;
reg   [31:0] Layer1_Weights_CPU_load_24_reg_2053;
reg   [31:0] Layer1_Weights_CPU_load_25_reg_2058;
wire   [31:0] bitcast_ln40_4_fu_1291_p1;
reg   [31:0] mul27_6_reg_2068;
wire   [31:0] bitcast_ln39_4_fu_1296_p1;
wire   [31:0] bitcast_ln39_5_fu_1316_p1;
wire   [31:0] bitcast_ln40_5_fu_1320_p1;
reg   [63:0] gmem_addr_3_reg_2088;
wire   [31:0] bitcast_ln40_6_fu_1345_p1;
reg   [31:0] mul27_1_reg_2099;
wire   [31:0] bitcast_ln39_6_fu_1350_p1;
wire   [31:0] bitcast_ln40_7_fu_1354_p1;
reg   [31:0] mul27_1_1_reg_2114;
wire   [31:0] bitcast_ln39_7_fu_1359_p1;
wire   [31:0] bitcast_ln40_8_fu_1363_p1;
reg   [31:0] mul27_1_2_reg_2129;
wire   [31:0] bitcast_ln39_8_fu_1368_p1;
wire   [31:0] bitcast_ln40_9_fu_1372_p1;
reg   [31:0] mul27_1_3_reg_2144;
wire   [31:0] bitcast_ln39_9_fu_1377_p1;
reg   [31:0] mul27_1_4_reg_2154;
reg   [31:0] mul27_1_4_reg_2154_pp0_iter1_reg;
wire   [31:0] bitcast_ln39_10_fu_1397_p1;
wire   [31:0] bitcast_ln40_10_fu_1401_p1;
reg   [63:0] gmem_addr_4_reg_2169;
wire   [31:0] bitcast_ln40_11_fu_1426_p1;
reg   [31:0] mul27_2_reg_2180;
reg   [31:0] mul27_2_reg_2180_pp0_iter1_reg;
wire   [31:0] bitcast_ln39_11_fu_1431_p1;
wire   [31:0] bitcast_ln40_12_fu_1435_p1;
reg   [31:0] mul27_2_1_reg_2195;
reg   [31:0] mul27_2_1_reg_2195_pp0_iter1_reg;
wire   [31:0] bitcast_ln39_12_fu_1440_p1;
wire   [31:0] bitcast_ln40_13_fu_1444_p1;
reg   [31:0] mul27_2_2_reg_2210;
reg   [31:0] mul27_2_2_reg_2210_pp0_iter1_reg;
wire   [31:0] bitcast_ln39_13_fu_1449_p1;
wire   [31:0] bitcast_ln40_14_fu_1453_p1;
reg   [31:0] mul27_2_3_reg_2225;
reg   [31:0] mul27_2_3_reg_2225_pp0_iter2_reg;
wire   [31:0] bitcast_ln39_14_fu_1458_p1;
reg   [31:0] mul27_2_4_reg_2235;
reg   [31:0] mul27_2_4_reg_2235_pp0_iter2_reg;
wire   [31:0] bitcast_ln39_15_fu_1462_p1;
wire   [31:0] bitcast_ln40_15_fu_1466_p1;
wire   [31:0] bitcast_ln40_16_fu_1471_p1;
reg   [31:0] mul27_3_reg_2255;
reg   [31:0] mul27_3_reg_2255_pp0_iter2_reg;
wire   [31:0] bitcast_ln39_16_fu_1476_p1;
wire   [31:0] bitcast_ln40_17_fu_1480_p1;
reg   [31:0] mul27_3_1_reg_2270;
reg   [31:0] mul27_3_1_reg_2270_pp0_iter2_reg;
wire   [31:0] bitcast_ln39_17_fu_1485_p1;
wire   [31:0] bitcast_ln40_18_fu_1489_p1;
reg   [31:0] mul27_3_2_reg_2285;
reg   [31:0] mul27_3_2_reg_2285_pp0_iter2_reg;
reg   [31:0] mul27_3_2_reg_2285_pp0_iter3_reg;
wire   [31:0] bitcast_ln39_18_fu_1494_p1;
wire   [31:0] bitcast_ln40_19_fu_1498_p1;
reg   [31:0] mul27_3_3_reg_2300;
reg   [31:0] mul27_3_3_reg_2300_pp0_iter2_reg;
reg   [31:0] mul27_3_3_reg_2300_pp0_iter3_reg;
wire   [31:0] bitcast_ln39_19_fu_1503_p1;
reg   [31:0] mul27_3_4_reg_2310;
reg   [31:0] mul27_3_4_reg_2310_pp0_iter2_reg;
reg   [31:0] mul27_3_4_reg_2310_pp0_iter3_reg;
wire   [31:0] bitcast_ln39_20_fu_1507_p1;
wire   [31:0] bitcast_ln40_20_fu_1511_p1;
wire   [31:0] bitcast_ln40_21_fu_1516_p1;
reg   [31:0] mul27_4_reg_2330;
reg   [31:0] mul27_4_reg_2330_pp0_iter2_reg;
reg   [31:0] mul27_4_reg_2330_pp0_iter3_reg;
wire   [31:0] bitcast_ln39_21_fu_1521_p1;
wire   [31:0] bitcast_ln40_22_fu_1525_p1;
reg   [31:0] mul27_4_1_reg_2345;
reg   [31:0] mul27_4_1_reg_2345_pp0_iter2_reg;
reg   [31:0] mul27_4_1_reg_2345_pp0_iter3_reg;
wire   [31:0] bitcast_ln39_22_fu_1530_p1;
wire   [31:0] bitcast_ln40_23_fu_1534_p1;
reg   [31:0] mul27_4_2_reg_2360;
reg   [31:0] mul27_4_2_reg_2360_pp0_iter2_reg;
reg   [31:0] mul27_4_2_reg_2360_pp0_iter3_reg;
wire   [31:0] bitcast_ln39_23_fu_1539_p1;
wire   [31:0] bitcast_ln40_24_fu_1543_p1;
reg   [31:0] mul27_4_3_reg_2375;
reg   [31:0] mul27_4_3_reg_2375_pp0_iter2_reg;
reg   [31:0] mul27_4_3_reg_2375_pp0_iter3_reg;
wire   [31:0] bitcast_ln39_24_fu_1548_p1;
reg   [31:0] mul27_4_4_reg_2385;
reg   [31:0] mul27_4_4_reg_2385_pp0_iter2_reg;
reg   [31:0] mul27_4_4_reg_2385_pp0_iter3_reg;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage22_subdone;
wire    grp_SIGMOID_fu_499_ap_ready;
reg    grp_SIGMOID_fu_499_ap_ce;
reg    ap_block_state14_pp0_stage13_iter0_ignore_call289;
reg    ap_block_pp0_stage13_11001_ignoreCallOp646;
reg    ap_block_state15_pp0_stage14_iter0_ignore_call289;
reg    ap_block_pp0_stage14_11001_ignoreCallOp647;
reg    ap_block_state16_pp0_stage15_iter0_ignore_call289;
reg    ap_block_pp0_stage15_11001_ignoreCallOp648;
reg    ap_block_state17_pp0_stage16_iter0_ignore_call289;
reg    ap_block_pp0_stage16_11001_ignoreCallOp649;
reg    ap_block_state18_pp0_stage17_iter0_ignore_call289;
reg    ap_block_pp0_stage17_11001_ignoreCallOp650;
reg    ap_block_state19_pp0_stage18_iter0_ignore_call289;
reg    ap_block_pp0_stage18_11001_ignoreCallOp651;
reg    ap_block_state20_pp0_stage19_iter0_ignore_call289;
reg    ap_block_pp0_stage19_11001_ignoreCallOp652;
reg    ap_block_state21_pp0_stage20_iter0_ignore_call289;
reg    ap_block_pp0_stage20_11001_ignoreCallOp653;
reg    ap_block_state22_pp0_stage21_iter0_ignore_call289;
reg    ap_block_pp0_stage21_11001_ignoreCallOp654;
reg    ap_block_state23_pp0_stage22_iter0_ignore_call289;
reg    ap_block_pp0_stage22_11001_ignoreCallOp656;
reg   [0:0] ap_phi_mux_first_iter_1_phi_fu_481_p4;
wire    ap_loop_init;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_first_iter_0_phi_fu_491_p4;
reg    grp_SIGMOID_fu_499_ap_start_reg;
wire   [63:0] p_cast46_fu_784_p1;
wire   [63:0] p_cast48_fu_795_p1;
wire   [63:0] p_cast49_fu_866_p1;
wire   [63:0] p_cast50_fu_876_p1;
wire   [63:0] p_cast51_fu_889_p1;
wire   [63:0] p_cast52_fu_899_p1;
wire   [63:0] p_cast53_fu_909_p1;
wire   [63:0] p_cast54_fu_919_p1;
wire   [63:0] p_cast55_fu_929_p1;
wire   [63:0] p_cast56_fu_939_p1;
wire   [63:0] p_cast57_fu_949_p1;
wire   [63:0] p_cast58_fu_959_p1;
wire   [63:0] p_cast59_fu_1024_p1;
wire   [63:0] p_cast60_fu_1034_p1;
wire   [63:0] p_cast61_fu_1044_p1;
wire   [63:0] p_cast62_fu_1054_p1;
wire   [63:0] p_cast63_fu_1064_p1;
wire   [63:0] p_cast64_fu_1074_p1;
wire   [63:0] p_cast65_fu_1084_p1;
wire   [63:0] p_cast66_fu_1094_p1;
wire   [63:0] p_cast67_fu_1114_p1;
wire   [63:0] p_cast47_fu_1104_p1;
wire   [63:0] p_cast68_fu_1221_p1;
wire   [63:0] p_cast69_fu_1231_p1;
wire   [63:0] p_cast70_fu_1258_p1;
wire   [63:0] zext_ln39_fu_1268_p1;
wire   [63:0] zext_ln43_fu_1552_p1;
wire  signed [63:0] sext_ln40_fu_846_p1;
wire  signed [63:0] sext_ln40_1_fu_1009_p1;
wire  signed [63:0] sext_ln40_2_fu_1206_p1;
wire  signed [63:0] sext_ln40_3_fu_1335_p1;
wire  signed [63:0] sext_ln40_4_fu_1416_p1;
reg   [3:0] k_fu_158;
wire   [3:0] add_ln33_fu_730_p2;
reg   [3:0] ap_sig_allocacmp_k_load;
reg   [3:0] j_fu_162;
reg   [3:0] ap_sig_allocacmp_j_load;
reg   [7:0] indvar_flatten_fu_166;
wire   [7:0] select_ln32_1_fu_742_p3;
reg   [7:0] ap_sig_allocacmp_indvar_flatten_load;
reg   [2:0] i_fu_170;
reg   [2:0] ap_sig_allocacmp_i_load;
reg   [9:0] indvar_flatten18_fu_174;
wire   [9:0] add_ln31_fu_597_p2;
reg   [9:0] ap_sig_allocacmp_indvar_flatten18_load;
reg   [31:0] Layer1_Weights_CPU_load2_fu_178;
reg   [31:0] Layer1_Weights_CPU_Addr_B_orig;
reg   [31:0] Layer1_Weights_CPU_Addr_A_orig;
reg   [31:0] grp_fu_506_p0;
reg   [31:0] grp_fu_506_p1;
reg   [31:0] grp_fu_510_p0;
reg   [31:0] grp_fu_510_p1;
wire   [0:0] icmp_ln32_fu_612_p2;
wire   [0:0] icmp_ln33_fu_638_p2;
wire   [0:0] xor_ln28_fu_632_p2;
wire   [2:0] add_ln31_1_fu_650_p2;
wire   [3:0] select_ln28_fu_618_p3;
wire   [0:0] and_ln28_fu_644_p2;
wire   [0:0] or_ln28_fu_626_p2;
wire   [0:0] or_ln28_2_fu_676_p2;
wire   [0:0] xor_ln32_fu_690_p2;
wire   [0:0] and_ln32_fu_696_p2;
wire   [3:0] add_ln32_fu_664_p2;
wire   [3:0] empty_230_fu_724_p0;
wire   [6:0] empty_230_fu_724_p1;
wire   [7:0] add_ln32_1_fu_736_p2;
wire   [2:0] empty_247_fu_778_p0;
wire   [5:0] empty_247_fu_778_p1;
wire   [7:0] empty_206_fu_789_p2;
wire   [9:0] p_cast23_fu_810_p1;
wire   [9:0] empty_240_fu_814_p2;
wire   [11:0] tmp_9_fu_819_p3;
wire   [63:0] p_cast228_fu_827_p1;
wire   [63:0] empty_241_fu_831_p2;
wire   [61:0] trunc_ln1_fu_836_p4;
wire   [7:0] empty_207_fu_861_p2;
wire   [7:0] empty_208_fu_871_p2;
wire   [7:0] empty_209_fu_884_p2;
wire   [7:0] empty_210_fu_894_p2;
wire   [7:0] empty_211_fu_904_p2;
wire   [7:0] empty_212_fu_914_p2;
wire   [7:0] empty_213_fu_924_p2;
wire   [7:0] empty_214_fu_934_p2;
wire   [7:0] empty_215_fu_944_p2;
wire   [7:0] empty_216_fu_954_p2;
wire   [5:0] p_cast21_fu_964_p1;
wire   [5:0] tmp4_fu_967_p2;
wire   [9:0] tmp4_cast_fu_973_p1;
wire   [9:0] empty_238_fu_977_p2;
wire   [11:0] tmp_8_fu_982_p3;
wire   [63:0] p_cast227_fu_990_p1;
wire   [63:0] empty_239_fu_994_p2;
wire   [61:0] trunc_ln40_1_fu_999_p4;
wire   [7:0] empty_217_fu_1019_p2;
wire   [7:0] empty_218_fu_1029_p2;
wire   [7:0] empty_219_fu_1039_p2;
wire   [7:0] empty_220_fu_1049_p2;
wire   [7:0] empty_221_fu_1059_p2;
wire   [7:0] empty_222_fu_1069_p2;
wire   [7:0] empty_223_fu_1079_p2;
wire   [7:0] empty_224_fu_1089_p2;
wire   [7:0] empty_205_fu_1099_p2;
wire   [7:0] empty_225_fu_1109_p2;
wire   [7:0] p_cast16_fu_1122_p1;
wire   [7:0] tmp1_fu_1125_p2;
wire   [9:0] tmp1_cast_fu_1131_p1;
wire   [6:0] p_cast18_fu_1119_p1;
wire   [6:0] tmp2_fu_1140_p2;
wire   [9:0] tmp2_cast_fu_1146_p1;
wire   [6:0] tmp3_fu_1155_p2;
wire   [9:0] tmp3_cast_fu_1161_p1;
wire   [9:0] empty_236_fu_1165_p2;
wire   [11:0] tmp_7_fu_1170_p3;
wire   [63:0] p_cast226_fu_1178_p1;
wire   [63:0] empty_237_fu_1182_p2;
wire   [61:0] trunc_ln40_2_fu_1196_p4;
wire   [7:0] empty_226_fu_1216_p2;
wire   [7:0] empty_227_fu_1226_p2;
wire   [7:0] empty_228_fu_1253_p2;
wire   [7:0] empty_229_fu_1263_p2;
wire   [11:0] tmp_6_fu_1300_p3;
wire   [63:0] p_cast225_fu_1307_p1;
wire   [63:0] empty_235_fu_1311_p2;
wire   [61:0] trunc_ln40_3_fu_1325_p4;
wire   [11:0] tmp_5_fu_1381_p3;
wire   [63:0] p_cast224_fu_1388_p1;
wire   [63:0] empty_233_fu_1392_p2;
wire   [61:0] trunc_ln40_4_fu_1406_p4;
wire   [2:0] grp_fu_1561_p0;
wire   [7:0] grp_fu_1561_p1;
wire   [3:0] grp_fu_1561_p2;
wire   [3:0] grp_fu_1569_p0;
wire   [3:0] grp_fu_1569_p1;
reg    grp_fu_506_ce;
reg    grp_fu_510_ce;
reg    grp_fu_1561_ce;
reg    grp_fu_1569_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter3_stage22;
reg    ap_idle_pp0_0to2;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [24:0] ap_NS_fsm;
reg    ap_idle_pp0_1to4;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage11_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage16_subdone;
reg    ap_block_pp0_stage17_subdone;
reg    ap_block_pp0_stage18_subdone;
reg    ap_block_pp0_stage19_subdone;
reg    ap_block_pp0_stage20_subdone;
reg    ap_block_pp0_stage21_subdone;
reg    ap_block_pp0_stage23_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_block_pp0_stage13_00001;
reg    ap_block_pp0_stage17_00001;
reg    ap_block_pp0_stage21_00001;
reg    ap_block_pp0_stage0_00001;
reg    ap_block_pp0_stage4_00001;
reg    ap_block_pp0_stage8_00001;
reg    ap_block_pp0_stage12_00001;
reg    ap_block_pp0_stage16_00001;
reg    ap_block_pp0_stage20_00001;
reg    ap_block_pp0_stage24_00001;
reg    ap_block_pp0_stage3_00001;
reg    ap_block_pp0_stage7_00001;
reg    ap_block_pp0_stage11_00001;
reg    ap_block_pp0_stage15_00001;
reg    ap_block_pp0_stage19_00001;
reg    ap_block_pp0_stage23_00001;
reg    ap_block_pp0_stage2_00001;
reg    ap_block_pp0_stage6_00001;
reg    ap_block_pp0_stage10_00001;
reg    ap_block_pp0_stage14_00001;
reg    ap_block_pp0_stage18_00001;
reg    ap_block_pp0_stage22_00001;
reg    ap_block_pp0_stage1_00001;
reg    ap_block_pp0_stage5_00001;
reg    ap_block_pp0_stage9_00001;
wire   [9:0] empty_230_fu_724_p00;
wire   [7:0] empty_247_fu_778_p00;
wire   [9:0] grp_fu_1561_p00;
wire   [9:0] grp_fu_1561_p20;
wire   [7:0] grp_fu_1569_p00;
reg    ap_condition_2525;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 25'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 grp_SIGMOID_fu_499_ap_start_reg = 1'b0;
#0 k_fu_158 = 4'd0;
#0 j_fu_162 = 4'd0;
#0 indvar_flatten_fu_166 = 8'd0;
#0 i_fu_170 = 3'd0;
#0 indvar_flatten18_fu_174 = 10'd0;
#0 Layer1_Weights_CPU_load2_fu_178 = 32'd0;
#0 ap_done_reg = 1'b0;
end

cnn_lenet_mul_4ns_7ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 10 ))
mul_4ns_7ns_10_1_1_U13(
    .din0(empty_230_fu_724_p0),
    .din1(empty_230_fu_724_p1),
    .dout(empty_230_fu_724_p2)
);

cnn_lenet_mul_3ns_6ns_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 8 ))
mul_3ns_6ns_8_1_1_U14(
    .din0(empty_247_fu_778_p0),
    .din1(empty_247_fu_778_p1),
    .dout(empty_247_fu_778_p2)
);

cnn_lenet_mac_muladd_3ns_8ns_4ns_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 4 ),
    .dout_WIDTH( 10 ))
mac_muladd_3ns_8ns_4ns_10_4_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1561_p0),
    .din1(grp_fu_1561_p1),
    .din2(grp_fu_1561_p2),
    .ce(grp_fu_1561_ce),
    .dout(grp_fu_1561_p3)
);

cnn_lenet_mac_muladd_4ns_4ns_10ns_10_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mac_muladd_4ns_4ns_10ns_10_4_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1569_p0),
    .din1(grp_fu_1569_p1),
    .din2(grp_fu_1561_p3),
    .ce(grp_fu_1569_ce),
    .dout(grp_fu_1569_p3)
);

cnn_lenet_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage24),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage24)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_subdone))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_subdone))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_subdone))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_subdone))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_SIGMOID_fu_499_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln31_reg_1627_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001))) begin
            grp_SIGMOID_fu_499_ap_start_reg <= 1'b1;
        end else if ((grp_SIGMOID_fu_499_ap_ready == 1'b1)) begin
            grp_SIGMOID_fu_499_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to2 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter3_stage22))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to2 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter3_stage22))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to2 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter3_stage22))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln31_fu_591_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_170 <= select_ln31_fu_656_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_170 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln31_fu_591_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten18_fu_174 <= add_ln31_fu_597_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten18_fu_174 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln31_fu_591_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_166 <= select_ln32_1_fu_742_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_166 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln31_fu_591_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_162 <= select_ln32_fu_708_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_162 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln31_fu_591_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            k_fu_158 <= add_ln33_fu_730_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            k_fu_158 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln32_reg_1646 == 1'd1) & (or_ln28_1_reg_1636 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln31_reg_1627 == 1'd0))) begin
        Layer1_Weights_CPU_load2_fu_178 <= Layer1_Weights_CPU_Dout_B;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        Layer1_Weights_CPU_load_10_reg_1852 <= Layer1_Weights_CPU_Dout_B;
        Layer1_Weights_CPU_load_11_reg_1857 <= Layer1_Weights_CPU_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        Layer1_Weights_CPU_load_12_reg_1872 <= Layer1_Weights_CPU_Dout_B;
        Layer1_Weights_CPU_load_13_reg_1877 <= Layer1_Weights_CPU_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        Layer1_Weights_CPU_load_14_reg_1892 <= Layer1_Weights_CPU_Dout_B;
        Layer1_Weights_CPU_load_15_reg_1897 <= Layer1_Weights_CPU_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        Layer1_Weights_CPU_load_16_reg_1912 <= Layer1_Weights_CPU_Dout_B;
        Layer1_Weights_CPU_load_17_reg_1917 <= Layer1_Weights_CPU_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001))) begin
        Layer1_Weights_CPU_load_18_reg_1958 <= Layer1_Weights_CPU_Dout_B;
        Layer1_Weights_CPU_load_19_reg_1963 <= Layer1_Weights_CPU_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        Layer1_Weights_CPU_load_1_reg_1741 <= Layer1_Weights_CPU_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001))) begin
        Layer1_Weights_CPU_load_20_reg_1988 <= Layer1_Weights_CPU_Dout_B;
        Layer1_Weights_CPU_load_21_reg_1993 <= Layer1_Weights_CPU_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001))) begin
        Layer1_Weights_CPU_load_22_reg_2028 <= Layer1_Weights_CPU_Dout_B;
        Layer1_Weights_CPU_load_23_reg_2033 <= Layer1_Weights_CPU_Dout_A;
        mul27_s_reg_2018 <= grp_fu_180_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001))) begin
        Layer1_Weights_CPU_load_24_reg_2053 <= Layer1_Weights_CPU_Dout_B;
        Layer1_Weights_CPU_load_25_reg_2058 <= Layer1_Weights_CPU_Dout_A;
        mul27_5_reg_2043 <= grp_fu_180_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        Layer1_Weights_CPU_load_2_reg_1756 <= Layer1_Weights_CPU_Dout_B;
        Layer1_Weights_CPU_load_3_reg_1761 <= Layer1_Weights_CPU_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        Layer1_Weights_CPU_load_4_reg_1781 <= Layer1_Weights_CPU_Dout_B;
        Layer1_Weights_CPU_load_5_reg_1786 <= Layer1_Weights_CPU_Dout_A;
        add_ln43_reg_1791 <= grp_fu_1569_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        Layer1_Weights_CPU_load_6_reg_1806 <= Layer1_Weights_CPU_Dout_B;
        Layer1_Weights_CPU_load_7_reg_1811 <= Layer1_Weights_CPU_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        Layer1_Weights_CPU_load_8_reg_1832 <= Layer1_Weights_CPU_Dout_B;
        Layer1_Weights_CPU_load_9_reg_1837 <= Layer1_Weights_CPU_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        add_ln43_reg_1791_pp0_iter1_reg <= add_ln43_reg_1791;
        add_ln43_reg_1791_pp0_iter2_reg <= add_ln43_reg_1791_pp0_iter1_reg;
        add_ln43_reg_1791_pp0_iter3_reg <= add_ln43_reg_1791_pp0_iter2_reg;
        add_ln43_reg_1791_pp0_iter4_reg <= add_ln43_reg_1791_pp0_iter3_reg;
        mul27_3_2_reg_2285_pp0_iter2_reg <= mul27_3_2_reg_2285;
        mul27_3_2_reg_2285_pp0_iter3_reg <= mul27_3_2_reg_2285_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_230_reg_1661 <= empty_230_fu_724_p2;
        icmp_ln31_reg_1627 <= icmp_ln31_fu_591_p2;
        icmp_ln31_reg_1627_pp0_iter1_reg <= icmp_ln31_reg_1627;
        icmp_ln31_reg_1627_pp0_iter2_reg <= icmp_ln31_reg_1627_pp0_iter1_reg;
        icmp_ln31_reg_1627_pp0_iter3_reg <= icmp_ln31_reg_1627_pp0_iter2_reg;
        icmp_ln31_reg_1627_pp0_iter4_reg <= icmp_ln31_reg_1627_pp0_iter3_reg;
        mul27_2_3_reg_2225_pp0_iter2_reg <= mul27_2_3_reg_2225;
        or_ln28_1_reg_1636 <= or_ln28_1_fu_670_p2;
        select_ln28_1_reg_1640 <= select_ln28_1_fu_682_p3;
        select_ln31_reg_1631 <= select_ln31_fu_656_p3;
        select_ln32_reg_1651 <= select_ln32_fu_708_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001))) begin
        empty_232_reg_1932 <= empty_232_fu_1135_p2;
        empty_234_reg_1937 <= empty_234_fu_1150_p2;
        gmem_addr_2_reg_1952 <= sext_ln40_2_fu_1206_p1;
        mul27_4_4_reg_2385_pp0_iter2_reg <= mul27_4_4_reg_2385;
        mul27_4_4_reg_2385_pp0_iter3_reg <= mul27_4_4_reg_2385_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        empty_247_reg_1670 <= empty_247_fu_778_p2;
        gmem_addr_reg_1720 <= sext_ln40_fu_846_p1;
        mul27_2_4_reg_2235_pp0_iter2_reg <= mul27_2_4_reg_2235;
        tmp_4_reg_1713[4 : 1] <= tmp_4_fu_803_p3[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        gmem_addr_1_reg_1826 <= sext_ln40_1_fu_1009_p1;
        mul27_3_4_reg_2310_pp0_iter2_reg <= mul27_3_4_reg_2310;
        mul27_3_4_reg_2310_pp0_iter3_reg <= mul27_3_4_reg_2310_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001))) begin
        gmem_addr_3_reg_2088 <= sext_ln40_3_fu_1335_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001))) begin
        gmem_addr_4_reg_2169 <= sext_ln40_4_fu_1416_p1;
        mul27_1_4_reg_2154_pp0_iter1_reg <= mul27_1_4_reg_2154;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001))) begin
        mul27_1_1_reg_2114 <= grp_fu_180_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001))) begin
        mul27_1_2_reg_2129 <= grp_fu_180_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001))) begin
        mul27_1_3_reg_2144 <= grp_fu_180_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001))) begin
        mul27_1_4_reg_2154 <= grp_fu_180_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
        mul27_1_reg_2099 <= grp_fu_180_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001))) begin
        mul27_2_1_reg_2195 <= grp_fu_180_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001))) begin
        mul27_2_1_reg_2195_pp0_iter1_reg <= mul27_2_1_reg_2195;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001))) begin
        mul27_2_2_reg_2210 <= grp_fu_180_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001))) begin
        mul27_2_2_reg_2210_pp0_iter1_reg <= mul27_2_2_reg_2210;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul27_2_3_reg_2225 <= grp_fu_180_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        mul27_2_4_reg_2235 <= grp_fu_180_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001))) begin
        mul27_2_reg_2180 <= grp_fu_180_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001))) begin
        mul27_2_reg_2180_pp0_iter1_reg <= mul27_2_reg_2180;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        mul27_3_1_reg_2270 <= grp_fu_180_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        mul27_3_1_reg_2270_pp0_iter2_reg <= mul27_3_1_reg_2270;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        mul27_3_2_reg_2285 <= grp_fu_180_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        mul27_3_3_reg_2300 <= grp_fu_180_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        mul27_3_3_reg_2300_pp0_iter2_reg <= mul27_3_3_reg_2300;
        mul27_3_3_reg_2300_pp0_iter3_reg <= mul27_3_3_reg_2300_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001))) begin
        mul27_3_4_reg_2310 <= grp_fu_180_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        mul27_3_reg_2255 <= grp_fu_180_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        mul27_3_reg_2255_pp0_iter2_reg <= mul27_3_reg_2255;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        mul27_4_1_reg_2345 <= grp_fu_180_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001))) begin
        mul27_4_1_reg_2345_pp0_iter2_reg <= mul27_4_1_reg_2345;
        mul27_4_1_reg_2345_pp0_iter3_reg <= mul27_4_1_reg_2345_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        mul27_4_2_reg_2360 <= grp_fu_180_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001))) begin
        mul27_4_2_reg_2360_pp0_iter2_reg <= mul27_4_2_reg_2360;
        mul27_4_2_reg_2360_pp0_iter3_reg <= mul27_4_2_reg_2360_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        mul27_4_3_reg_2375 <= grp_fu_180_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001))) begin
        mul27_4_3_reg_2375_pp0_iter2_reg <= mul27_4_3_reg_2375;
        mul27_4_3_reg_2375_pp0_iter3_reg <= mul27_4_3_reg_2375_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001))) begin
        mul27_4_4_reg_2385 <= grp_fu_180_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        mul27_4_reg_2330 <= grp_fu_180_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
        mul27_4_reg_2330_pp0_iter2_reg <= mul27_4_reg_2330;
        mul27_4_reg_2330_pp0_iter3_reg <= mul27_4_reg_2330_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001))) begin
        mul27_6_reg_2068 <= grp_fu_180_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln32_reg_1646 <= or_ln32_fu_702_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)))) begin
        reg_514 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)))) begin
        reg_518 <= grp_fu_180_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        reg_523 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)))) begin
        reg_527 <= grp_fu_176_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)))) begin
        reg_532 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        reg_536 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)))) begin
        reg_540 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)))) begin
        reg_544 <= grp_fu_176_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)))) begin
        reg_549 <= grp_fu_176_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)))) begin
        reg_554 <= grp_fu_176_p_dout0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
            Layer1_Weights_CPU_Addr_A_orig = zext_ln39_fu_1268_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
            Layer1_Weights_CPU_Addr_A_orig = p_cast69_fu_1231_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
            Layer1_Weights_CPU_Addr_A_orig = p_cast47_fu_1104_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            Layer1_Weights_CPU_Addr_A_orig = p_cast66_fu_1094_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            Layer1_Weights_CPU_Addr_A_orig = p_cast64_fu_1074_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            Layer1_Weights_CPU_Addr_A_orig = p_cast62_fu_1054_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            Layer1_Weights_CPU_Addr_A_orig = p_cast60_fu_1034_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            Layer1_Weights_CPU_Addr_A_orig = p_cast58_fu_959_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            Layer1_Weights_CPU_Addr_A_orig = p_cast56_fu_939_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            Layer1_Weights_CPU_Addr_A_orig = p_cast54_fu_919_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            Layer1_Weights_CPU_Addr_A_orig = p_cast52_fu_899_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            Layer1_Weights_CPU_Addr_A_orig = p_cast50_fu_876_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            Layer1_Weights_CPU_Addr_A_orig = p_cast48_fu_795_p1;
        end else begin
            Layer1_Weights_CPU_Addr_A_orig = 'bx;
        end
    end else begin
        Layer1_Weights_CPU_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
            Layer1_Weights_CPU_Addr_B_orig = p_cast70_fu_1258_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
            Layer1_Weights_CPU_Addr_B_orig = p_cast68_fu_1221_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
            Layer1_Weights_CPU_Addr_B_orig = p_cast67_fu_1114_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
            Layer1_Weights_CPU_Addr_B_orig = p_cast65_fu_1084_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
            Layer1_Weights_CPU_Addr_B_orig = p_cast63_fu_1064_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
            Layer1_Weights_CPU_Addr_B_orig = p_cast61_fu_1044_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
            Layer1_Weights_CPU_Addr_B_orig = p_cast59_fu_1024_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
            Layer1_Weights_CPU_Addr_B_orig = p_cast57_fu_949_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
            Layer1_Weights_CPU_Addr_B_orig = p_cast55_fu_929_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
            Layer1_Weights_CPU_Addr_B_orig = p_cast53_fu_909_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
            Layer1_Weights_CPU_Addr_B_orig = p_cast51_fu_889_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
            Layer1_Weights_CPU_Addr_B_orig = p_cast49_fu_866_p1;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
            Layer1_Weights_CPU_Addr_B_orig = p_cast46_fu_784_p1;
        end else begin
            Layer1_Weights_CPU_Addr_B_orig = 'bx;
        end
    end else begin
        Layer1_Weights_CPU_Addr_B_orig = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        Layer1_Weights_CPU_EN_A = 1'b1;
    end else begin
        Layer1_Weights_CPU_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        Layer1_Weights_CPU_EN_B = 1'b1;
    end else begin
        Layer1_Weights_CPU_EN_B = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001))) begin
        Layer2_Neurons_CPU_ce0 = 1'b1;
    end else begin
        Layer2_Neurons_CPU_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln31_reg_1627_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001))) begin
        Layer2_Neurons_CPU_we0 = 1'b1;
    end else begin
        Layer2_Neurons_CPU_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_subdone) & (icmp_ln31_reg_1627 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage24 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage24 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln31_reg_1627_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_subdone))) begin
        ap_condition_exit_pp0_iter3_stage22 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter3_stage22 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to4 = 1'b1;
    end else begin
        ap_idle_pp0_1to4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_2525)) begin
            ap_phi_mux_first_iter_0_phi_fu_491_p4 = 1'd0;
        end else if ((ap_loop_init == 1'b1)) begin
            ap_phi_mux_first_iter_0_phi_fu_491_p4 = 1'd1;
        end else begin
            ap_phi_mux_first_iter_0_phi_fu_491_p4 = 1'd0;
        end
    end else begin
        ap_phi_mux_first_iter_0_phi_fu_491_p4 = 1'd0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if ((1'b1 == ap_condition_2525)) begin
            ap_phi_mux_first_iter_1_phi_fu_481_p4 = or_ln32_reg_1646;
        end else if ((ap_loop_init == 1'b1)) begin
            ap_phi_mux_first_iter_1_phi_fu_481_p4 = 1'd1;
        end else begin
            ap_phi_mux_first_iter_1_phi_fu_481_p4 = or_ln32_reg_1646;
        end
    end else begin
        ap_phi_mux_first_iter_1_phi_fu_481_p4 = or_ln32_reg_1646;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_load = 3'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_170;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten18_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten18_load = indvar_flatten18_fu_174;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten_load = 8'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_166;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_load = 4'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_162;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_k_load = 4'd0;
    end else begin
        ap_sig_allocacmp_k_load = k_fu_158;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2) & (icmp_ln31_reg_1627 == 1'd0)))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln31_reg_1627_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln31_reg_1627_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln31_reg_1627_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln31_reg_1627_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln31_reg_1627_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln31_reg_1627_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 
    == 1'b1) & (icmp_ln31_reg_1627_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln31_reg_1627_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln31_reg_1627_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) 
    & (1'b0 == ap_block_pp0_stage20) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10) & (icmp_ln31_reg_1627 == 1'd0)))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001_ignoreCallOp656)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001_ignoreCallOp654)) | ((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp653)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp652)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp651)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp650)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp649)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp648)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp647)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp646)))) begin
        grp_SIGMOID_fu_499_ap_ce = 1'b1;
    end else begin
        grp_SIGMOID_fu_499_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        grp_fu_1561_ce = 1'b1;
    end else begin
        grp_fu_1561_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        grp_fu_1569_ce = 1'b1;
    end else begin
        grp_fu_1569_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        grp_fu_506_ce = 1'b1;
    end else begin
        grp_fu_506_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14)))) begin
        grp_fu_506_p0 = reg_554;
    end else if ((((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15)))) begin
        grp_fu_506_p0 = reg_549;
    end else if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16)))) begin
        grp_fu_506_p0 = reg_544;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17)))) begin
        grp_fu_506_p0 = reg_527;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_506_p0 = somme_26_fu_1248_p1;
    end else begin
        grp_fu_506_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_506_p1 = mul27_4_4_reg_2385_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_506_p1 = mul27_4_3_reg_2375_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_506_p1 = mul27_4_2_reg_2360_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22))) begin
        grp_fu_506_p1 = mul27_4_1_reg_2345_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18))) begin
        grp_fu_506_p1 = mul27_4_reg_2330_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_506_p1 = mul27_3_4_reg_2310_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_506_p1 = mul27_3_3_reg_2300_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_506_p1 = mul27_3_2_reg_2285_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_506_p1 = mul27_3_1_reg_2270_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23))) begin
        grp_fu_506_p1 = mul27_3_reg_2255_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19))) begin
        grp_fu_506_p1 = mul27_2_4_reg_2235_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_506_p1 = mul27_2_3_reg_2225_pp0_iter2_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_506_p1 = mul27_2_2_reg_2210_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_506_p1 = mul27_2_1_reg_2195_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_506_p1 = mul27_2_reg_2180_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24))) begin
        grp_fu_506_p1 = mul27_1_4_reg_2154_pp0_iter1_reg;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20))) begin
        grp_fu_506_p1 = mul27_1_3_reg_2144;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16))) begin
        grp_fu_506_p1 = mul27_1_2_reg_2129;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_506_p1 = mul27_1_1_reg_2114;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_506_p1 = mul27_1_reg_2099;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_506_p1 = mul27_6_reg_2068;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21))) begin
        grp_fu_506_p1 = mul27_5_reg_2043;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17))) begin
        grp_fu_506_p1 = mul27_s_reg_2018;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13)))) begin
        grp_fu_506_p1 = reg_518;
    end else begin
        grp_fu_506_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001)) 
    | ((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        grp_fu_510_ce = 1'b1;
    end else begin
        grp_fu_510_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_510_p0 = bitcast_ln39_24_fu_1548_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_510_p0 = bitcast_ln39_23_fu_1539_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_510_p0 = bitcast_ln39_22_fu_1530_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_510_p0 = bitcast_ln39_21_fu_1521_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_510_p0 = bitcast_ln39_20_fu_1507_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_510_p0 = bitcast_ln39_19_fu_1503_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_510_p0 = bitcast_ln39_18_fu_1494_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_510_p0 = bitcast_ln39_17_fu_1485_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_510_p0 = bitcast_ln39_16_fu_1476_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_510_p0 = bitcast_ln39_15_fu_1462_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_510_p0 = bitcast_ln39_14_fu_1458_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24))) begin
        grp_fu_510_p0 = bitcast_ln39_13_fu_1449_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23))) begin
        grp_fu_510_p0 = bitcast_ln39_12_fu_1440_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22))) begin
        grp_fu_510_p0 = bitcast_ln39_11_fu_1431_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21))) begin
        grp_fu_510_p0 = bitcast_ln39_10_fu_1397_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20))) begin
        grp_fu_510_p0 = bitcast_ln39_9_fu_1377_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19))) begin
        grp_fu_510_p0 = bitcast_ln39_8_fu_1368_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18))) begin
        grp_fu_510_p0 = bitcast_ln39_7_fu_1359_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17))) begin
        grp_fu_510_p0 = bitcast_ln39_6_fu_1350_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16))) begin
        grp_fu_510_p0 = bitcast_ln39_5_fu_1316_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_510_p0 = bitcast_ln39_4_fu_1296_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_510_p0 = bitcast_ln39_3_fu_1287_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_510_p0 = bitcast_ln39_2_fu_1278_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_510_p0 = bitcast_ln39_1_fu_1241_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_510_p0 = bitcast_ln39_fu_1187_p1;
    end else begin
        grp_fu_510_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10))) begin
        grp_fu_510_p1 = bitcast_ln40_24_fu_1543_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9))) begin
        grp_fu_510_p1 = bitcast_ln40_23_fu_1534_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8))) begin
        grp_fu_510_p1 = bitcast_ln40_22_fu_1525_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7))) begin
        grp_fu_510_p1 = bitcast_ln40_21_fu_1516_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6))) begin
        grp_fu_510_p1 = bitcast_ln40_20_fu_1511_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5))) begin
        grp_fu_510_p1 = bitcast_ln40_19_fu_1498_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4))) begin
        grp_fu_510_p1 = bitcast_ln40_18_fu_1489_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3))) begin
        grp_fu_510_p1 = bitcast_ln40_17_fu_1480_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2))) begin
        grp_fu_510_p1 = bitcast_ln40_16_fu_1471_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1))) begin
        grp_fu_510_p1 = bitcast_ln40_15_fu_1466_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        grp_fu_510_p1 = bitcast_ln40_14_fu_1453_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24))) begin
        grp_fu_510_p1 = bitcast_ln40_13_fu_1444_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23))) begin
        grp_fu_510_p1 = bitcast_ln40_12_fu_1435_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22))) begin
        grp_fu_510_p1 = bitcast_ln40_11_fu_1426_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21))) begin
        grp_fu_510_p1 = bitcast_ln40_10_fu_1401_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20))) begin
        grp_fu_510_p1 = bitcast_ln40_9_fu_1372_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19))) begin
        grp_fu_510_p1 = bitcast_ln40_8_fu_1363_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18))) begin
        grp_fu_510_p1 = bitcast_ln40_7_fu_1354_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17))) begin
        grp_fu_510_p1 = bitcast_ln40_6_fu_1345_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16))) begin
        grp_fu_510_p1 = bitcast_ln40_5_fu_1320_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15))) begin
        grp_fu_510_p1 = bitcast_ln40_4_fu_1291_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14))) begin
        grp_fu_510_p1 = bitcast_ln40_3_fu_1282_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13))) begin
        grp_fu_510_p1 = bitcast_ln40_2_fu_1273_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12))) begin
        grp_fu_510_p1 = bitcast_ln40_1_fu_1236_p1;
    end else if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11))) begin
        grp_fu_510_p1 = bitcast_ln40_fu_1191_p1;
    end else begin
        grp_fu_510_p1 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln31_reg_1627 == 1'd0))) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001))) begin
            m_axi_gmem_ARADDR = gmem_addr_4_reg_2169;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001))) begin
            m_axi_gmem_ARADDR = gmem_addr_3_reg_2088;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001))) begin
            m_axi_gmem_ARADDR = gmem_addr_2_reg_1952;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001))) begin
            m_axi_gmem_ARADDR = gmem_addr_1_reg_1826;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
            m_axi_gmem_ARADDR = gmem_addr_reg_1720;
        end else begin
            m_axi_gmem_ARADDR = 'bx;
        end
    end else begin
        m_axi_gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln31_reg_1627 == 1'd0)))) begin
        m_axi_gmem_ARVALID = 1'b1;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln31_reg_1627_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln31_reg_1627_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln31_reg_1627_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln31_reg_1627_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln31_reg_1627_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln31_reg_1627_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage3) & 
    (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln31_reg_1627_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln31_reg_1627_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln31_reg_1627_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001) 
    & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001) & (icmp_ln31_reg_1627 == 1'd0)) 
    | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001) & (icmp_ln31_reg_1627 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001) & (icmp_ln31_reg_1627 == 1'd0)))) begin
        m_axi_gmem_RREADY = 1'b1;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to4 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if (((ap_idle_pp0_0to2 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter3_stage22))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Layer1_Weights_CPU_Addr_A = Layer1_Weights_CPU_Addr_A_orig << 32'd2;

assign Layer1_Weights_CPU_Addr_B = Layer1_Weights_CPU_Addr_B_orig << 32'd2;

assign Layer1_Weights_CPU_Din_A = 32'd0;

assign Layer1_Weights_CPU_Din_B = 32'd0;

assign Layer1_Weights_CPU_WEN_A = 4'd0;

assign Layer1_Weights_CPU_WEN_B = 4'd0;

assign Layer2_Neurons_CPU_address0 = zext_ln43_fu_1552_p1;

assign Layer2_Neurons_CPU_d0 = grp_SIGMOID_fu_171_p_dout0;

assign add_ln31_1_fu_650_p2 = (ap_sig_allocacmp_i_load + 3'd1);

assign add_ln31_fu_597_p2 = (ap_sig_allocacmp_indvar_flatten18_load + 10'd1);

assign add_ln32_1_fu_736_p2 = (ap_sig_allocacmp_indvar_flatten_load + 8'd1);

assign add_ln32_fu_664_p2 = (select_ln28_fu_618_p3 + 4'd1);

assign add_ln33_fu_730_p2 = (select_ln28_1_fu_682_p3 + 4'd1);

assign and_ln28_fu_644_p2 = (xor_ln28_fu_632_p2 & icmp_ln33_fu_638_p2);

assign and_ln32_fu_696_p2 = (xor_ln32_fu_690_p2 & ap_phi_mux_first_iter_1_phi_fu_481_p4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_00001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state26_pp0_stage0_iter1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage10_iter0));
end

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage10_iter0));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage10_iter0));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage11_iter0));
end

always @ (*) begin
    ap_block_pp0_stage11_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage11_iter0));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage11_iter0));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state13_pp0_stage12_iter0));
end

always @ (*) begin
    ap_block_pp0_stage12_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state13_io) | (1'b1 == ap_block_state13_pp0_stage12_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state13_io) | (1'b1 == ap_block_state13_pp0_stage12_iter0)));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage13_iter0));
end

always @ (*) begin
    ap_block_pp0_stage13_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage13_iter0));
end

always @ (*) begin
    ap_block_pp0_stage13_11001_ignoreCallOp646 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage13_iter0_ignore_call289));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state14_pp0_stage13_iter0));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage14_iter0));
end

always @ (*) begin
    ap_block_pp0_stage14_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage14_iter0));
end

always @ (*) begin
    ap_block_pp0_stage14_11001_ignoreCallOp647 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage14_iter0_ignore_call289));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state15_pp0_stage14_iter0));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state16_pp0_stage15_iter0));
end

always @ (*) begin
    ap_block_pp0_stage15_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state16_pp0_stage15_iter0));
end

always @ (*) begin
    ap_block_pp0_stage15_11001_ignoreCallOp648 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state16_pp0_stage15_iter0_ignore_call289));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state16_pp0_stage15_iter0));
end

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage16_iter0));
end

always @ (*) begin
    ap_block_pp0_stage16_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage16_iter0));
end

always @ (*) begin
    ap_block_pp0_stage16_11001_ignoreCallOp649 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage16_iter0_ignore_call289));
end

always @ (*) begin
    ap_block_pp0_stage16_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state17_pp0_stage16_iter0));
end

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage17_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state18_pp0_stage17_iter0));
end

always @ (*) begin
    ap_block_pp0_stage17_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state18_io) | (1'b1 == ap_block_state18_pp0_stage17_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage17_11001_ignoreCallOp650 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state18_io) | (1'b1 == ap_block_state18_pp0_stage17_iter0_ignore_call289)));
end

always @ (*) begin
    ap_block_pp0_stage17_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state18_io) | (1'b1 == ap_block_state18_pp0_stage17_iter0)));
end

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage18_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage18_iter0));
end

always @ (*) begin
    ap_block_pp0_stage18_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage18_iter0));
end

always @ (*) begin
    ap_block_pp0_stage18_11001_ignoreCallOp651 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage18_iter0_ignore_call289));
end

always @ (*) begin
    ap_block_pp0_stage18_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state19_pp0_stage18_iter0));
end

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage19_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage19_iter0));
end

always @ (*) begin
    ap_block_pp0_stage19_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage19_iter0));
end

always @ (*) begin
    ap_block_pp0_stage19_11001_ignoreCallOp652 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage19_iter0_ignore_call289));
end

always @ (*) begin
    ap_block_pp0_stage19_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage19_iter0));
end

always @ (*) begin
    ap_block_pp0_stage1_00001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage1_iter1));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage1_iter1));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state27_pp0_stage1_iter1));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage20_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage20_iter0));
end

always @ (*) begin
    ap_block_pp0_stage20_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage20_iter0));
end

always @ (*) begin
    ap_block_pp0_stage20_11001_ignoreCallOp653 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage20_iter0_ignore_call289));
end

always @ (*) begin
    ap_block_pp0_stage20_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage20_iter0));
end

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage21_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage21_iter0));
end

always @ (*) begin
    ap_block_pp0_stage21_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage21_iter0));
end

always @ (*) begin
    ap_block_pp0_stage21_11001_ignoreCallOp654 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage21_iter0_ignore_call289));
end

always @ (*) begin
    ap_block_pp0_stage21_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage21_iter0));
end

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage22_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state23_pp0_stage22_iter0));
end

always @ (*) begin
    ap_block_pp0_stage22_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state23_io) | (1'b1 == ap_block_state23_pp0_stage22_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage22_11001_ignoreCallOp656 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state23_io) | (1'b1 == ap_block_state23_pp0_stage22_iter0_ignore_call289)));
end

always @ (*) begin
    ap_block_pp0_stage22_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state23_io) | (1'b1 == ap_block_state23_pp0_stage22_iter0)));
end

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage23_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage23_iter0));
end

always @ (*) begin
    ap_block_pp0_stage23_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage23_iter0));
end

always @ (*) begin
    ap_block_pp0_stage23_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state24_pp0_stage23_iter0));
end

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage24_00001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage24_iter0));
end

always @ (*) begin
    ap_block_pp0_stage24_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage24_iter0));
end

always @ (*) begin
    ap_block_pp0_stage24_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state25_pp0_stage24_iter0));
end

always @ (*) begin
    ap_block_pp0_stage2_00001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state28_pp0_stage2_iter1));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state28_pp0_stage2_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_io)));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state28_pp0_stage2_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_io)));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_00001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state29_pp0_stage3_iter1));
end

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state29_pp0_stage3_iter1));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state29_pp0_stage3_iter1));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_00001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state30_pp0_stage4_iter1));
end

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state30_pp0_stage4_iter1));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state30_pp0_stage4_iter1));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_00001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state31_pp0_stage5_iter1));
end

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state31_pp0_stage5_iter1));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state31_pp0_stage5_iter1));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_00001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state32_pp0_stage6_iter1));
end

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state32_pp0_stage6_iter1));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state32_pp0_stage6_iter1));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_00001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state33_pp0_stage7_iter1));
end

always @ (*) begin
    ap_block_pp0_stage7_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state33_pp0_stage7_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state8_io)));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state33_pp0_stage7_iter1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state8_io)));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_00001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state34_pp0_stage8_iter1));
end

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state34_pp0_stage8_iter1));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state34_pp0_stage8_iter1));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_00001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state35_pp0_stage9_iter1));
end

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state35_pp0_stage9_iter1));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state35_pp0_stage9_iter1));
end

always @ (*) begin
    ap_block_state11_pp0_stage10_iter0 = ((icmp_ln31_reg_1627 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state12_pp0_stage11_iter0 = ((icmp_ln31_reg_1627 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state13_io = ((m_axi_gmem_ARREADY == 1'b0) & (icmp_ln31_reg_1627 == 1'd0));
end

always @ (*) begin
    ap_block_state13_pp0_stage12_iter0 = ((icmp_ln31_reg_1627 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0 = ((icmp_ln31_reg_1627 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage13_iter0_ignore_call289 = ((icmp_ln31_reg_1627 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0 = ((icmp_ln31_reg_1627 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state15_pp0_stage14_iter0_ignore_call289 = ((icmp_ln31_reg_1627 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0 = ((icmp_ln31_reg_1627 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state16_pp0_stage15_iter0_ignore_call289 = ((icmp_ln31_reg_1627 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state17_pp0_stage16_iter0 = ((icmp_ln31_reg_1627 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state17_pp0_stage16_iter0_ignore_call289 = ((icmp_ln31_reg_1627 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state18_io = ((m_axi_gmem_ARREADY == 1'b0) & (icmp_ln31_reg_1627 == 1'd0));
end

always @ (*) begin
    ap_block_state18_pp0_stage17_iter0 = ((icmp_ln31_reg_1627 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state18_pp0_stage17_iter0_ignore_call289 = ((icmp_ln31_reg_1627 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state19_pp0_stage18_iter0 = ((icmp_ln31_reg_1627 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state19_pp0_stage18_iter0_ignore_call289 = ((icmp_ln31_reg_1627 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state20_pp0_stage19_iter0 = ((icmp_ln31_reg_1627 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state20_pp0_stage19_iter0_ignore_call289 = ((icmp_ln31_reg_1627 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state21_pp0_stage20_iter0 = ((icmp_ln31_reg_1627 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state21_pp0_stage20_iter0_ignore_call289 = ((icmp_ln31_reg_1627 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state22_pp0_stage21_iter0 = ((icmp_ln31_reg_1627 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state22_pp0_stage21_iter0_ignore_call289 = ((icmp_ln31_reg_1627 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state23_io = ((m_axi_gmem_ARREADY == 1'b0) & (icmp_ln31_reg_1627 == 1'd0));
end

always @ (*) begin
    ap_block_state23_pp0_stage22_iter0 = ((icmp_ln31_reg_1627 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state23_pp0_stage22_iter0_ignore_call289 = ((icmp_ln31_reg_1627 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state24_pp0_stage23_iter0 = ((icmp_ln31_reg_1627 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state25_pp0_stage24_iter0 = ((icmp_ln31_reg_1627 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state26_pp0_stage0_iter1 = ((icmp_ln31_reg_1627 == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state27_pp0_stage1_iter1 = ((icmp_ln31_reg_1627_pp0_iter1_reg == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state28_pp0_stage2_iter1 = ((icmp_ln31_reg_1627_pp0_iter1_reg == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state29_pp0_stage3_iter1 = ((icmp_ln31_reg_1627_pp0_iter1_reg == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state30_pp0_stage4_iter1 = ((icmp_ln31_reg_1627_pp0_iter1_reg == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state31_pp0_stage5_iter1 = ((icmp_ln31_reg_1627_pp0_iter1_reg == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state32_pp0_stage6_iter1 = ((icmp_ln31_reg_1627_pp0_iter1_reg == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state33_pp0_stage7_iter1 = ((icmp_ln31_reg_1627_pp0_iter1_reg == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state34_pp0_stage8_iter1 = ((icmp_ln31_reg_1627_pp0_iter1_reg == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state35_pp0_stage9_iter1 = ((icmp_ln31_reg_1627_pp0_iter1_reg == 1'd0) & (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state3_io = ((m_axi_gmem_ARREADY == 1'b0) & (icmp_ln31_reg_1627 == 1'd0));
end

always @ (*) begin
    ap_block_state8_io = ((m_axi_gmem_ARREADY == 1'b0) & (icmp_ln31_reg_1627 == 1'd0));
end

always @ (*) begin
    ap_condition_2525 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (icmp_ln31_reg_1627 == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage24;

assign bitcast_ln39_10_fu_1397_p1 = Layer1_Weights_CPU_load_11_reg_1857;

assign bitcast_ln39_11_fu_1431_p1 = Layer1_Weights_CPU_load_12_reg_1872;

assign bitcast_ln39_12_fu_1440_p1 = Layer1_Weights_CPU_load_13_reg_1877;

assign bitcast_ln39_13_fu_1449_p1 = Layer1_Weights_CPU_load_14_reg_1892;

assign bitcast_ln39_14_fu_1458_p1 = Layer1_Weights_CPU_load_15_reg_1897;

assign bitcast_ln39_15_fu_1462_p1 = Layer1_Weights_CPU_load_16_reg_1912;

assign bitcast_ln39_16_fu_1476_p1 = Layer1_Weights_CPU_load_17_reg_1917;

assign bitcast_ln39_17_fu_1485_p1 = Layer1_Weights_CPU_load_18_reg_1958;

assign bitcast_ln39_18_fu_1494_p1 = Layer1_Weights_CPU_load_19_reg_1963;

assign bitcast_ln39_19_fu_1503_p1 = Layer1_Weights_CPU_load_20_reg_1988;

assign bitcast_ln39_1_fu_1241_p1 = Layer1_Weights_CPU_load_2_reg_1756;

assign bitcast_ln39_20_fu_1507_p1 = Layer1_Weights_CPU_load_21_reg_1993;

assign bitcast_ln39_21_fu_1521_p1 = Layer1_Weights_CPU_load_22_reg_2028;

assign bitcast_ln39_22_fu_1530_p1 = Layer1_Weights_CPU_load_23_reg_2033;

assign bitcast_ln39_23_fu_1539_p1 = Layer1_Weights_CPU_load_24_reg_2053;

assign bitcast_ln39_24_fu_1548_p1 = Layer1_Weights_CPU_load_25_reg_2058;

assign bitcast_ln39_2_fu_1278_p1 = Layer1_Weights_CPU_load_3_reg_1761;

assign bitcast_ln39_3_fu_1287_p1 = Layer1_Weights_CPU_load_4_reg_1781;

assign bitcast_ln39_4_fu_1296_p1 = Layer1_Weights_CPU_load_5_reg_1786;

assign bitcast_ln39_5_fu_1316_p1 = Layer1_Weights_CPU_load_6_reg_1806;

assign bitcast_ln39_6_fu_1350_p1 = Layer1_Weights_CPU_load_7_reg_1811;

assign bitcast_ln39_7_fu_1359_p1 = Layer1_Weights_CPU_load_8_reg_1832;

assign bitcast_ln39_8_fu_1368_p1 = Layer1_Weights_CPU_load_9_reg_1837;

assign bitcast_ln39_9_fu_1377_p1 = Layer1_Weights_CPU_load_10_reg_1852;

assign bitcast_ln39_fu_1187_p1 = Layer1_Weights_CPU_load_1_reg_1741;

assign bitcast_ln40_10_fu_1401_p1 = reg_532;

assign bitcast_ln40_11_fu_1426_p1 = reg_532;

assign bitcast_ln40_12_fu_1435_p1 = reg_532;

assign bitcast_ln40_13_fu_1444_p1 = reg_532;

assign bitcast_ln40_14_fu_1453_p1 = reg_532;

assign bitcast_ln40_15_fu_1466_p1 = reg_536;

assign bitcast_ln40_16_fu_1471_p1 = reg_536;

assign bitcast_ln40_17_fu_1480_p1 = reg_536;

assign bitcast_ln40_18_fu_1489_p1 = reg_536;

assign bitcast_ln40_19_fu_1498_p1 = reg_536;

assign bitcast_ln40_1_fu_1236_p1 = reg_514;

assign bitcast_ln40_20_fu_1511_p1 = reg_540;

assign bitcast_ln40_21_fu_1516_p1 = reg_540;

assign bitcast_ln40_22_fu_1525_p1 = reg_540;

assign bitcast_ln40_23_fu_1534_p1 = reg_540;

assign bitcast_ln40_24_fu_1543_p1 = reg_540;

assign bitcast_ln40_2_fu_1273_p1 = reg_514;

assign bitcast_ln40_3_fu_1282_p1 = reg_514;

assign bitcast_ln40_4_fu_1291_p1 = reg_514;

assign bitcast_ln40_5_fu_1320_p1 = reg_523;

assign bitcast_ln40_6_fu_1345_p1 = reg_523;

assign bitcast_ln40_7_fu_1354_p1 = reg_523;

assign bitcast_ln40_8_fu_1363_p1 = reg_523;

assign bitcast_ln40_9_fu_1372_p1 = reg_523;

assign bitcast_ln40_fu_1191_p1 = reg_514;

assign empty_205_fu_1099_p2 = (empty_247_reg_1670 + 8'd21);

assign empty_206_fu_789_p2 = (empty_247_fu_778_p2 | 8'd1);

assign empty_207_fu_861_p2 = (empty_247_reg_1670 + 8'd2);

assign empty_208_fu_871_p2 = (empty_247_reg_1670 + 8'd3);

assign empty_209_fu_884_p2 = (empty_247_reg_1670 + 8'd4);

assign empty_210_fu_894_p2 = (empty_247_reg_1670 + 8'd5);

assign empty_211_fu_904_p2 = (empty_247_reg_1670 + 8'd6);

assign empty_212_fu_914_p2 = (empty_247_reg_1670 + 8'd7);

assign empty_213_fu_924_p2 = (empty_247_reg_1670 + 8'd8);

assign empty_214_fu_934_p2 = (empty_247_reg_1670 + 8'd9);

assign empty_215_fu_944_p2 = (empty_247_reg_1670 + 8'd10);

assign empty_216_fu_954_p2 = (empty_247_reg_1670 + 8'd11);

assign empty_217_fu_1019_p2 = (empty_247_reg_1670 + 8'd12);

assign empty_218_fu_1029_p2 = (empty_247_reg_1670 + 8'd13);

assign empty_219_fu_1039_p2 = (empty_247_reg_1670 + 8'd14);

assign empty_220_fu_1049_p2 = (empty_247_reg_1670 + 8'd15);

assign empty_221_fu_1059_p2 = (empty_247_reg_1670 + 8'd16);

assign empty_222_fu_1069_p2 = (empty_247_reg_1670 + 8'd17);

assign empty_223_fu_1079_p2 = (empty_247_reg_1670 + 8'd18);

assign empty_224_fu_1089_p2 = (empty_247_reg_1670 + 8'd19);

assign empty_225_fu_1109_p2 = (empty_247_reg_1670 + 8'd20);

assign empty_226_fu_1216_p2 = (empty_247_reg_1670 + 8'd22);

assign empty_227_fu_1226_p2 = (empty_247_reg_1670 + 8'd23);

assign empty_228_fu_1253_p2 = (empty_247_reg_1670 + 8'd24);

assign empty_229_fu_1263_p2 = (empty_247_reg_1670 + 8'd25);

assign empty_230_fu_724_p0 = empty_230_fu_724_p00;

assign empty_230_fu_724_p00 = select_ln32_fu_708_p3;

assign empty_230_fu_724_p1 = 10'd58;

assign empty_232_fu_1135_p2 = (tmp1_cast_fu_1131_p1 + empty_230_reg_1661);

assign empty_233_fu_1392_p2 = (p_cast224_fu_1388_p1 + Layer1_Neurons_CPU);

assign empty_234_fu_1150_p2 = (tmp2_cast_fu_1146_p1 + empty_230_reg_1661);

assign empty_235_fu_1311_p2 = (p_cast225_fu_1307_p1 + Layer1_Neurons_CPU);

assign empty_236_fu_1165_p2 = (tmp3_cast_fu_1161_p1 + empty_230_reg_1661);

assign empty_237_fu_1182_p2 = (p_cast226_fu_1178_p1 + Layer1_Neurons_CPU);

assign empty_238_fu_977_p2 = (tmp4_cast_fu_973_p1 + empty_230_reg_1661);

assign empty_239_fu_994_p2 = (p_cast227_fu_990_p1 + Layer1_Neurons_CPU);

assign empty_240_fu_814_p2 = (p_cast23_fu_810_p1 + empty_230_reg_1661);

assign empty_241_fu_831_p2 = (p_cast228_fu_827_p1 + Layer1_Neurons_CPU);

assign empty_247_fu_778_p0 = empty_247_fu_778_p00;

assign empty_247_fu_778_p00 = select_ln31_reg_1631;

assign empty_247_fu_778_p1 = 8'd26;

assign grp_SIGMOID_fu_171_p_ce = grp_SIGMOID_fu_499_ap_ce;

assign grp_SIGMOID_fu_171_p_din1 = reg_554;

assign grp_SIGMOID_fu_171_p_start = grp_SIGMOID_fu_499_ap_start_reg;

assign grp_SIGMOID_fu_499_ap_ready = grp_SIGMOID_fu_171_p_ready;

assign grp_fu_1561_p0 = grp_fu_1561_p00;

assign grp_fu_1561_p00 = select_ln31_fu_656_p3;

assign grp_fu_1561_p1 = 10'd169;

assign grp_fu_1561_p2 = grp_fu_1561_p20;

assign grp_fu_1561_p20 = select_ln28_1_reg_1640;

assign grp_fu_1569_p0 = grp_fu_1569_p00;

assign grp_fu_1569_p00 = select_ln32_reg_1651;

assign grp_fu_1569_p1 = 8'd13;

assign grp_fu_176_p_ce = grp_fu_506_ce;

assign grp_fu_176_p_din0 = grp_fu_506_p0;

assign grp_fu_176_p_din1 = grp_fu_506_p1;

assign grp_fu_176_p_opcode = 2'd0;

assign grp_fu_180_p_ce = grp_fu_510_ce;

assign grp_fu_180_p_din0 = grp_fu_510_p0;

assign grp_fu_180_p_din1 = grp_fu_510_p1;

assign icmp_ln31_fu_591_p2 = ((ap_sig_allocacmp_indvar_flatten18_load == 10'd1014) ? 1'b1 : 1'b0);

assign icmp_ln32_fu_612_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 8'd169) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_638_p2 = ((ap_sig_allocacmp_k_load == 4'd13) ? 1'b1 : 1'b0);

assign m_axi_gmem_ARBURST = 2'd0;

assign m_axi_gmem_ARCACHE = 4'd0;

assign m_axi_gmem_ARID = 1'd0;

assign m_axi_gmem_ARLEN = 32'd5;

assign m_axi_gmem_ARLOCK = 2'd0;

assign m_axi_gmem_ARPROT = 3'd0;

assign m_axi_gmem_ARQOS = 4'd0;

assign m_axi_gmem_ARREGION = 4'd0;

assign m_axi_gmem_ARSIZE = 3'd0;

assign m_axi_gmem_ARUSER = 1'd0;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 32'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 4'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign or_ln28_1_fu_670_p2 = (or_ln28_fu_626_p2 | and_ln28_fu_644_p2);

assign or_ln28_2_fu_676_p2 = (icmp_ln32_fu_612_p2 | and_ln28_fu_644_p2);

assign or_ln28_fu_626_p2 = (icmp_ln32_fu_612_p2 | ap_phi_mux_first_iter_0_phi_fu_491_p4);

assign or_ln32_fu_702_p2 = (icmp_ln32_fu_612_p2 | and_ln32_fu_696_p2);

assign p_cast16_fu_1122_p1 = tmp_4_reg_1713;

assign p_cast18_fu_1119_p1 = tmp_4_reg_1713;

assign p_cast21_fu_964_p1 = tmp_4_reg_1713;

assign p_cast224_fu_1388_p1 = tmp_5_fu_1381_p3;

assign p_cast225_fu_1307_p1 = tmp_6_fu_1300_p3;

assign p_cast226_fu_1178_p1 = tmp_7_fu_1170_p3;

assign p_cast227_fu_990_p1 = tmp_8_fu_982_p3;

assign p_cast228_fu_827_p1 = tmp_9_fu_819_p3;

assign p_cast23_fu_810_p1 = tmp_4_fu_803_p3;

assign p_cast46_fu_784_p1 = empty_247_fu_778_p2;

assign p_cast47_fu_1104_p1 = empty_205_fu_1099_p2;

assign p_cast48_fu_795_p1 = empty_206_fu_789_p2;

assign p_cast49_fu_866_p1 = empty_207_fu_861_p2;

assign p_cast50_fu_876_p1 = empty_208_fu_871_p2;

assign p_cast51_fu_889_p1 = empty_209_fu_884_p2;

assign p_cast52_fu_899_p1 = empty_210_fu_894_p2;

assign p_cast53_fu_909_p1 = empty_211_fu_904_p2;

assign p_cast54_fu_919_p1 = empty_212_fu_914_p2;

assign p_cast55_fu_929_p1 = empty_213_fu_924_p2;

assign p_cast56_fu_939_p1 = empty_214_fu_934_p2;

assign p_cast57_fu_949_p1 = empty_215_fu_944_p2;

assign p_cast58_fu_959_p1 = empty_216_fu_954_p2;

assign p_cast59_fu_1024_p1 = empty_217_fu_1019_p2;

assign p_cast60_fu_1034_p1 = empty_218_fu_1029_p2;

assign p_cast61_fu_1044_p1 = empty_219_fu_1039_p2;

assign p_cast62_fu_1054_p1 = empty_220_fu_1049_p2;

assign p_cast63_fu_1064_p1 = empty_221_fu_1059_p2;

assign p_cast64_fu_1074_p1 = empty_222_fu_1069_p2;

assign p_cast65_fu_1084_p1 = empty_223_fu_1079_p2;

assign p_cast66_fu_1094_p1 = empty_224_fu_1089_p2;

assign p_cast67_fu_1114_p1 = empty_225_fu_1109_p2;

assign p_cast68_fu_1221_p1 = empty_226_fu_1216_p2;

assign p_cast69_fu_1231_p1 = empty_227_fu_1226_p2;

assign p_cast70_fu_1258_p1 = empty_228_fu_1253_p2;

assign select_ln28_1_fu_682_p3 = ((or_ln28_2_fu_676_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_k_load);

assign select_ln28_fu_618_p3 = ((icmp_ln32_fu_612_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_j_load);

assign select_ln31_fu_656_p3 = ((icmp_ln32_fu_612_p2[0:0] == 1'b1) ? add_ln31_1_fu_650_p2 : ap_sig_allocacmp_i_load);

assign select_ln32_1_fu_742_p3 = ((icmp_ln32_fu_612_p2[0:0] == 1'b1) ? 8'd1 : add_ln32_1_fu_736_p2);

assign select_ln32_fu_708_p3 = ((and_ln28_fu_644_p2[0:0] == 1'b1) ? add_ln32_fu_664_p2 : select_ln28_fu_618_p3);

assign sext_ln40_1_fu_1009_p1 = $signed(trunc_ln40_1_fu_999_p4);

assign sext_ln40_2_fu_1206_p1 = $signed(trunc_ln40_2_fu_1196_p4);

assign sext_ln40_3_fu_1335_p1 = $signed(trunc_ln40_3_fu_1325_p4);

assign sext_ln40_4_fu_1416_p1 = $signed(trunc_ln40_4_fu_1406_p4);

assign sext_ln40_fu_846_p1 = $signed(trunc_ln1_fu_836_p4);

assign somme_26_fu_1248_p1 = Layer1_Weights_CPU_load2_fu_178;

assign tmp1_cast_fu_1131_p1 = tmp1_fu_1125_p2;

assign tmp1_fu_1125_p2 = (p_cast16_fu_1122_p1 + 8'd116);

assign tmp2_cast_fu_1146_p1 = tmp2_fu_1140_p2;

assign tmp2_fu_1140_p2 = ($signed(p_cast18_fu_1119_p1) + $signed(7'd87));

assign tmp3_cast_fu_1161_p1 = tmp3_fu_1155_p2;

assign tmp3_fu_1155_p2 = (p_cast18_fu_1119_p1 + 7'd58);

assign tmp4_cast_fu_973_p1 = tmp4_fu_967_p2;

assign tmp4_fu_967_p2 = (p_cast21_fu_964_p1 + 6'd29);

assign tmp_4_fu_803_p3 = {{select_ln28_1_reg_1640}, {1'd0}};

assign tmp_5_fu_1381_p3 = {{empty_232_reg_1932}, {2'd0}};

assign tmp_6_fu_1300_p3 = {{empty_234_reg_1937}, {2'd0}};

assign tmp_7_fu_1170_p3 = {{empty_236_fu_1165_p2}, {2'd0}};

assign tmp_8_fu_982_p3 = {{empty_238_fu_977_p2}, {2'd0}};

assign tmp_9_fu_819_p3 = {{empty_240_fu_814_p2}, {2'd0}};

assign trunc_ln1_fu_836_p4 = {{empty_241_fu_831_p2[63:2]}};

assign trunc_ln40_1_fu_999_p4 = {{empty_239_fu_994_p2[63:2]}};

assign trunc_ln40_2_fu_1196_p4 = {{empty_237_fu_1182_p2[63:2]}};

assign trunc_ln40_3_fu_1325_p4 = {{empty_235_fu_1311_p2[63:2]}};

assign trunc_ln40_4_fu_1406_p4 = {{empty_233_fu_1392_p2[63:2]}};

assign xor_ln28_fu_632_p2 = (icmp_ln32_fu_612_p2 ^ 1'd1);

assign xor_ln32_fu_690_p2 = (icmp_ln33_fu_638_p2 ^ 1'd1);

assign zext_ln39_fu_1268_p1 = empty_229_fu_1263_p2;

assign zext_ln43_fu_1552_p1 = add_ln43_reg_1791_pp0_iter4_reg;

always @ (posedge ap_clk) begin
    tmp_4_reg_1713[0] <= 1'b0;
end

endmodule //cnn_lenet_cnn_lenet_Pipeline_calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop
