#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Aug 29 14:59:49 2019
# Process ID: 8660
# Current directory: D:/youzq/Pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14920 D:\youzq\Pipeline\exp04.xpr
# Log file: D:/youzq/Pipeline/vivado.log
# Journal file: D:/youzq/Pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/youzq/Pipeline/exp04.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_simulation
open_wave_config D:/youzq/Pipeline/test_cpu_behav_sum.wcfg
source test_cpu.tcl
restart
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
relaunch_sim
restart
run 120 ns
run 10 ns
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
relaunch_sim
restart
run 120 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 200 ns
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
relaunch_sim
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
relaunch_sim
current_wave_config {test_cpu_behav_sum.wcfg}
add_wave {{/test_cpu/cpu1/Exception}} {{/test_cpu/cpu1/Interruption}} 
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
relaunch_sim
relaunch_sim
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
relaunch_sim
restart
run 200 ns
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
relaunch_sim
restart
run 200 ns
run 200 ns
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
relaunch_sim
restart
run 300 ns
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
relaunch_sim
restart
run 300 ns
close_sim
launch_simulation
open_wave_config D:/youzq/Pipeline/test_cpu_behav_sum.wcfg
source test_cpu.tcl
relaunch_sim
current_wave_config {test_cpu_behav_sum.wcfg}
add_wave {{/test_cpu/cpu1/MEMs/data_memory_inst/RAM_data}} 
relaunch_sim
restart
run 300 ns
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
relaunch_sim
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
relaunch_sim
create_bd_design "SortData"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:dist_mem_gen:8.0 dist_mem_gen_0
endgroup
set_property -dict [list CONFIG.depth {256} CONFIG.data_width {32} CONFIG.memory_type {rom} CONFIG.input_options {non_registered} CONFIG.output_options {non_registered} CONFIG.coefficient_file {D:/youzq/Pipeline/SortData_dist_mem_gen_0_0.coe} CONFIG.default_data_radix {16}] [get_bd_cells dist_mem_gen_0]
open_bd_design {D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd}
set_property screensize {325 302} [get_bd_cells dist_mem_gen_0]
open_bd_design {D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd}
open_bd_design {D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd}
open_bd_design {D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd}
open_bd_design {D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd}
set_property screensize {307 206} [get_bd_cells dist_mem_gen_0]
set_property screensize {279 176} [get_bd_cells dist_mem_gen_0]
set_property screensize {282 220} [get_bd_cells dist_mem_gen_0]
set_property screensize {279 210} [get_bd_cells dist_mem_gen_0]
open_bd_design {D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd}
make_wrapper -files [get_files D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd] -fileset [get_filesets sources_1] -inst_template
generate_target all [get_files  D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd]
catch { config_ip_cache -export [get_ips -all SortData_dist_mem_gen_0_0] }
export_ip_user_files -of_objects [get_files D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd]
launch_runs -jobs 6 SortData_dist_mem_gen_0_0_synth_1
export_simulation -of_objects [get_files D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd] -directory D:/youzq/Pipeline/exp04.ip_user_files/sim_scripts -ip_user_files_dir D:/youzq/Pipeline/exp04.ip_user_files -ipstatic_source_dir D:/youzq/Pipeline/exp04.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/youzq/Pipeline/exp04.cache/compile_simlib/modelsim} {questa=D:/youzq/Pipeline/exp04.cache/compile_simlib/questa} {riviera=D:/youzq/Pipeline/exp04.cache/compile_simlib/riviera} {activehdl=D:/youzq/Pipeline/exp04.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd] -fileset [get_filesets sources_1] -inst_template
delete_ip_run [get_files -of_objects [get_fileset sources_1] D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd]
set_property synth_checkpoint_mode None [get_files  D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd]
generate_target all [get_files  D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd]
export_ip_user_files -of_objects [get_files D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd] -directory D:/youzq/Pipeline/exp04.ip_user_files/sim_scripts -ip_user_files_dir D:/youzq/Pipeline/exp04.ip_user_files -ipstatic_source_dir D:/youzq/Pipeline/exp04.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/youzq/Pipeline/exp04.cache/compile_simlib/modelsim} {questa=D:/youzq/Pipeline/exp04.cache/compile_simlib/questa} {riviera=D:/youzq/Pipeline/exp04.cache/compile_simlib/riviera} {activehdl=D:/youzq/Pipeline/exp04.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0
endgroup
set_property location {0.5 -94 -311} [get_bd_cells vio_0]
delete_bd_objs [get_bd_cells vio_0]
create_bd_port -dir I -from 7 -to 0 Address
connect_bd_net [get_bd_ports Address] [get_bd_pins dist_mem_gen_0/a]
set_property location {0.5 -35 -248} [get_bd_cells dist_mem_gen_0]
create_bd_port -dir O -from 31 -to 0 -type data MemOut
connect_bd_net [get_bd_ports MemOut] [get_bd_pins dist_mem_gen_0/spo]
save_bd_design
generate_target all [get_files  D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd]
export_ip_user_files -of_objects [get_files D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd] -directory D:/youzq/Pipeline/exp04.ip_user_files/sim_scripts -ip_user_files_dir D:/youzq/Pipeline/exp04.ip_user_files -ipstatic_source_dir D:/youzq/Pipeline/exp04.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/youzq/Pipeline/exp04.cache/compile_simlib/modelsim} {questa=D:/youzq/Pipeline/exp04.cache/compile_simlib/questa} {riviera=D:/youzq/Pipeline/exp04.cache/compile_simlib/riviera} {activehdl=D:/youzq/Pipeline/exp04.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd] -fileset [get_filesets sources_1] -inst_template
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_bd_design {D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd}
set_property location {-313 -262} [get_bd_ports Address]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_bd_design {D:/youzq/Pipeline/exp04.srcs/sources_1/bd/SortData/SortData.bd}
relaunch_sim
current_wave_config {test_cpu_behav_sum.wcfg}
add_wave {{/test_cpu/cpu1/MEMs/SortData_inst}} 
relaunch_sim
restart
run 300 ns
restart
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
relaunch_sim
relaunch_sim
restart
run 200 ns
save_wave_config {D:/youzq/Pipeline/test_cpu_behav_sum.wcfg}
close_sim
