#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Dec 12 14:45:33 2018
# Process ID: 11428
# Current directory: C:/Users/Razer Blade/Downloads/Compressed/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11784 C:\Users\Razer Blade\Downloads\Compressed\vivado\Processor_FPGA.xpr
# Log file: C:/Users/Razer Blade/Downloads/Compressed/vivado/vivado.log
# Journal file: C:/Users/Razer Blade/Downloads/Compressed/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 900.074 ; gain = 171.160
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/InstructionMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionMemory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_FPGA_tb_behav -key {Behavioral:sim_1:Functional:Processor_FPGA_tb} -tclbatch {Processor_FPGA_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Processor_FPGA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_FPGA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 945.641 ; gain = 24.402
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 966.953 ; gain = 2.395
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 973.707 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/InstructionMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionMemory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 975.781 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 976.426 ; gain = 0.000
save_wave_config {C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA_tb_behav.wcfg}}
set_property xsim.view {{C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA_tb_behav.wcfg}} [get_filesets sim_1]
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd:222]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_fpga_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd:222]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_fpga_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd:222]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit processor_fpga_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_FPGA_tb_behav -key {Behavioral:sim_1:Functional:Processor_FPGA_tb} -tclbatch {Processor_FPGA_tb.tcl} -view {{C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA_tb_behav.wcfg}
source Processor_FPGA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_FPGA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 993.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_FPGA_tb_behav -key {Behavioral:sim_1:Functional:Processor_FPGA_tb} -tclbatch {Processor_FPGA_tb.tcl} -view {{C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA_tb_behav.wcfg}
source Processor_FPGA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_FPGA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 996.457 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
step
Stopped at time : 0 fs : File "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/SignExtend.vhd" Line 14
step
Stopped at time : 0 fs : File "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/InstructionMemory.vhd" Line 55
step
Stopped at time : 0 fs : File "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" Line 251
step
Stopped at time : 0 fs : File "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" Line 239
step
Stopped at time : 0 fs : File "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" Line 242
step
Stopped at time : 0 fs : File "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" Line 222
step
Stopped at time : 0 fs : File "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" Line 233
step
Stopped at time : 0 fs : File "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" Line 172
step
Stopped at time : 0 fs : File "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" Line 205
step
Stopped at time : 0 fs : File "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" Line 169
step
Stopped at time : 0 fs : File "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" Line 155
step
Stopped at time : 0 fs : File "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" Line 156
step
Stopped at time : 0 fs : File "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" Line 151
step
Stopped at time : 0 fs : File "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/ALU.vhd" Line 120
step
Stopped at time : 0 fs : File "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/ALU.vhd" Line 112
step
Stopped at time : 0 fs : File "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/ALU.vhd" Line 24
step
Stopped at time : 0 fs : File "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/ALU.vhd" Line 25
step
Stopped at time : 0 fs : File "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/ALU.vhd" Line 24
step
Stopped at time : 0 fs : File "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/ALU.vhd" Line 22
step
Stopped at time : 0 fs : File "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/ALU.vhd" Line 21
step
Stopped at time : 0 fs : File "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/RegisterFile.vhd" Line 73
step
Stopped at time : 0 fs : File "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/RegisterFile.vhd" Line 49
step
Stopped at time : 0 fs : File "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/RegisterFile.vhd" Line 66
step
Stopped at time : 0 fs : File "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/RegisterFile.vhd" Line 45
step
Stopped at time : 0 fs : File "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/RegisterFile.vhd" Line 44
step
Stopped at time : 0 fs : File "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/RegisterFile.vhd" Line 41
add_bp {C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd} 172
remove_bps -file {C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd} -line 172
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 997.879 ; gain = 0.000
save_wave_config {C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_FPGA_tb_behav -key {Behavioral:sim_1:Functional:Processor_FPGA_tb} -tclbatch {Processor_FPGA_tb.tcl} -view {{C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA_tb_behav.wcfg}
source Processor_FPGA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_FPGA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 997.879 ; gain = 0.000
run 5 ns
run 5 ms
run 5 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_FPGA_tb_behav -key {Behavioral:sim_1:Functional:Processor_FPGA_tb} -tclbatch {Processor_FPGA_tb.tcl} -view {{C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA_tb_behav.wcfg}
source Processor_FPGA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_FPGA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1005.234 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_FPGA_tb_behav -key {Behavioral:sim_1:Functional:Processor_FPGA_tb} -tclbatch {Processor_FPGA_tb.tcl} -view {{C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA_tb_behav.wcfg}
source Processor_FPGA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_FPGA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1005.234 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_FPGA_tb_behav -key {Behavioral:sim_1:Functional:Processor_FPGA_tb} -tclbatch {Processor_FPGA_tb.tcl} -view {{C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA_tb_behav.wcfg}
source Processor_FPGA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_FPGA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1005.234 ; gain = 0.000
save_wave_config {C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1005.234 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_FPGA_tb_behav -key {Behavioral:sim_1:Functional:Processor_FPGA_tb} -tclbatch {Processor_FPGA_tb.tcl} -view {{C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA_tb_behav.wcfg}
source Processor_FPGA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_FPGA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1009.188 ; gain = 0.000
run 5 ms
save_wave_config {C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/DataMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DataMemory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.414 ; gain = 0.000
run 5 ms
save_wave_config {C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/InstructionMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionMemory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1024.867 ; gain = 0.000
run 5 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/IMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/InstructionMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionMemory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Processor_FPGA_tb_behav -key {Behavioral:sim_1:Functional:Processor_FPGA_tb} -tclbatch {Processor_FPGA_tb.tcl} -view {{C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA_tb_behav.wcfg}
source Processor_FPGA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Processor_FPGA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1033.980 ; gain = 0.000
run 5 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sources_1/imports/Processor/InstructionMemory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InstructionMemory
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_FPGA_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1056.598 ; gain = 0.000
save_wave_config {C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA_tb_behav.wcfg}
run 5 ms
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Processor_FPGA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Processor_FPGA_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.srcs/sim_1/new/processor_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Processor_FPGA_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Razer Blade/Downloads/Compressed/vivado/Processor_FPGA.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9e4c0b46e3e244b2a641016132e97053 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Processor_FPGA_tb_behav xil_defaultlib.Processor_FPGA_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.dmem
Compiling package xil_defaultlib.imem
Compiling package xil_defaultlib.registers
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.DataMemory [datamemory_default]
Compiling architecture behavioral of entity xil_defaultlib.InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity xil_defaultlib.SignExtend [signextend_default]
Compiling architecture bench of entity xil_defaultlib.processor_fpga_tb
Built simulation snapshot Processor_FPGA_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1056.598 ; gain = 0.000
run 5 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 12 19:14:14 2018...
