--------------- Build Started: 09/21/2021 19:49:35 Project: CE220924_VDAC_Sine_DMA01, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\subra\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\Projects\NS\Neural-Stimulator-Firmware\new\PSOC6\dac_adc\CE220924_VDAC_Sine_DMA01.cydsn\CE220924_VDAC_Sine_DMA01.cyprj -d CY8C6347BZI-BLD53 -s D:\Projects\NS\Neural-Stimulator-Firmware\new\PSOC6\dac_adc\CE220924_VDAC_Sine_DMA01.cydsn\Generated_Source\PSoC6 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: prj.M0290: warning: There may be incompatibilities between the Peripheral Driver Library (PDL) driver and the VDAC12_PDL_v1_0 component, please install the latest PDL.
 * D:\Projects\NS\Neural-Stimulator-Firmware\new\PSOC6\dac_adc\CE220924_VDAC_Sine_DMA01.cydsn\TopDesign\TopDesign.cysch (Instance:VDAC_1)
HDL Generation...
Synthesis...
Tech Mapping...
Info: mpr.M0053: Information from the design wide resources Pin Editor has overridden the control file entry for "VDAC_Out_P9_6(0)". (App=cydsfit)
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 09/21/2021 19:49:58 ---------------
