Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr 12 19:38:46 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FIFO_control_sets_placed.rpt
| Design       : FIFO
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            2 |
|      8 |            9 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            5 |
| No           | No                    | Yes                    |              22 |            7 |
| No           | Yes                   | No                     |              44 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              64 |           18 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------+------------------+------------------+----------------+
|         Clock Signal         | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------------------+---------------+------------------+------------------+----------------+
|  clk1/inst/clk_out1          |               |                  |                1 |              2 |
|  clk_500                     |               |                  |                2 |              6 |
|  next_pos_reg[2]_i_2_n_0     |               |                  |                1 |              6 |
|  clk_IBUF_BUFG               | R/r0_7        | rst_IBUF         |                2 |              8 |
|  clk_IBUF_BUFG               | R/r3_2        | rst_IBUF         |                2 |              8 |
|  clk_IBUF_BUFG               | R/r5_4        | rst_IBUF         |                2 |              8 |
|  clk_IBUF_BUFG               | R/r6_1        | rst_IBUF         |                3 |              8 |
|  clk_IBUF_BUFG               | R/r1_6        | rst_IBUF         |                3 |              8 |
|  clk_IBUF_BUFG               | R/r7_0        | rst_IBUF         |                2 |              8 |
|  clk_IBUF_BUFG               | R/r4_5        | rst_IBUF         |                2 |              8 |
|  clk_IBUF_BUFG               | R/r2_3        | rst_IBUF         |                2 |              8 |
|  counter_next_reg[3]_i_2_n_0 |               |                  |                1 |              8 |
|  clk_IBUF_BUFG               |               | rst_IBUF         |                7 |             22 |
|  clk1/inst/clk_out1          |               | clear            |                6 |             44 |
+------------------------------+---------------+------------------+------------------+----------------+


