<stg><name>kernel6</name>


<trans_list>

<trans id="16" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="17" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @kernel6_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i32 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %mul_ln6 = mul nsw i32 %i_0, %i_0

]]></Node>
<StgValue><ssdm name="mul_ln6"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln6 = icmp slt i32 %mul_ln6, %x_read

]]></Node>
<StgValue><ssdm name="icmp_ln6"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %i = add nsw i32 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln6, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln6"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln7"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln7"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 %i_0

]]></Node>
<StgValue><ssdm name="ret_ln8"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="18" name="x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="20" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="19" toId="3">
</dataflow>
<dataflow id="21" from="x" to="specbitsmap_ln0" fromId="18" toId="3">
</dataflow>
<dataflow id="22" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="19" toId="4">
</dataflow>
<dataflow id="24" from="StgValue_23" to="specbitsmap_ln0" fromId="23" toId="4">
</dataflow>
<dataflow id="26" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="25" toId="5">
</dataflow>
<dataflow id="28" from="kernel6_str" to="spectopmodule_ln0" fromId="27" toId="5">
</dataflow>
<dataflow id="30" from="_ssdm_op_Read.ap_auto.i32" to="x_read" fromId="29" toId="6">
</dataflow>
<dataflow id="31" from="x" to="x_read" fromId="18" toId="6">
</dataflow>
<dataflow id="32" from="StgValue_23" to="i_0" fromId="23" toId="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="33" from="br_ln6" to="i_0" fromId="7" toId="8">
</dataflow>
<dataflow id="34" from="i" to="i_0" fromId="11" toId="8">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln6" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="35" from="br_ln7" to="i_0" fromId="14" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="36" from="i_0" to="mul_ln6" fromId="8" toId="9">
</dataflow>
<dataflow id="37" from="i_0" to="mul_ln6" fromId="8" toId="9">
</dataflow>
<dataflow id="38" from="mul_ln6" to="icmp_ln6" fromId="9" toId="10">
</dataflow>
<dataflow id="39" from="x_read" to="icmp_ln6" fromId="6" toId="10">
</dataflow>
<dataflow id="40" from="i_0" to="i" fromId="8" toId="11">
</dataflow>
<dataflow id="42" from="StgValue_41" to="i" fromId="41" toId="11">
</dataflow>
<dataflow id="43" from="icmp_ln6" to="br_ln6" fromId="10" toId="12">
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecLoopName" to="specloopname_ln7" fromId="44" toId="13">
</dataflow>
<dataflow id="47" from="p_str" to="specloopname_ln7" fromId="46" toId="13">
</dataflow>
<dataflow id="48" from="i_0" to="ret_ln8" fromId="8" toId="15">
</dataflow>
<dataflow id="49" from="icmp_ln6" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
