CMD:./cbp traces/infra/infra_15_trace.gz
Bimodal [bimodal::table] & Prediction: 2$^{16}$ 1-bit entries, hysteresis: 2$^{14}$ 1-bit entries & 10 KB \\
TAGE [gtable] & Low-history tables $\rightarrow$ Tag: 9 bits, conf: 3 bits, use: 1 bit, 2$^{11} \times$ 14 entries & 45.5 KB \\
TAGE [gtable] & High-history tables $\rightarrow$ Tag: 12 bits, conf: 3 bits, use: 1 bit, 2$^{11} \times$ 30 entries & 120 KB \\
TAGE [gtable] & Global history register: 3157, path history register: 27, decrease replacement counter: 11 & 0.390015 KB \\
Counter: 6 bits, 256 entries & 0.1875 KB \\
Loop 0.304688
Counter: 7 bits, 32 entries & 0.0273438 KB \\
Thresholds and sum weights & 0.081543 KB \\
Three bias tables & 1.125 KB \\
Global history table & 3.00488 KB \\
Path history table & 3 KB \\
Fist local history table & 3.69336 KB \\
Second local history table & 1.63086 KB \\
Third local history table & 1.54102 KB \\
IMLI table & 1.06836 KB \\
Counter: 7 bits, 16 entries & 0.0136719 KB \\
 (TOTAL 1572047 bits 1535.202148 Kbits 191.900269 KB) 5000000 instrs 
10000000 instrs 
15000000 instrs 
20000000 instrs 
25000000 instrs 
30000000 instrs 
35000000 instrs 
40000000 instrs 
45000000 instrs 
50000000 instrs 
EOF
WINDOW_SIZE = 1024
FETCH_WIDTH = 16
FETCH_NUM_BRANCH = 16
FETCH_STOP_AT_INDIRECT = 1
FETCH_STOP_AT_TAKEN = 1
FETCH_MODEL_ICACHE = 1
PERFECT_BRANCH_PRED = 0
PERFECT_INDIRECT_PRED = 1
PIPELINE_FILL_LATENCY = 10
NUM_LDST_LANES = 8
NUM_ALU_LANES = 16
MEMORY HIERARCHY CONFIGURATION---------------------
STRIDE Prefetcher = 1
PERFECT_CACHE = 0
WRITE_ALLOCATE = 1
Within-pipeline factors:
	AGEN latency = 1 cycle
	Store Queue (SQ): SQ size = window size, oracle memory disambiguation, store-load forwarding = 1 cycle after store's or load's agen.
	* Note: A store searches the L1$ at commit. The store is released
	* from the SQ and window, whether it hits or misses. Store misses
	* are buffered until the block is allocated and the store is
	* performed in the L1$. While buffered, conflicting loads get
	* the store's data as they would from the SQ.
I$: 128 KB, 8-way set-assoc., 64B block size
L1$: 128 KB, 8-way set-assoc., 64B block size, 3-cycle search latency
L2$: 4 MB, 8-way set-assoc., 64B block size, 12-cycle search latency
L3$: 32 MB, 16-way set-assoc., 128B block size, 50-cycle search latency
Main Memory: 150-cycle fixed search time
---------------------------STORE QUEUE MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)---------------------------
Number of loads: 13583555
Number of loads that miss in SQ: 10410507 (76.64%)
Number of PFs issued to the memory system 314290
---------------------------------------------------------------------------------------------------------------------------------------
------------------------MEMORY HIERARCHY MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------
I$:
	accesses   = 52860714
	misses     = 327
	miss ratio = 0.00%
	pf accesses   = 0
	pf misses     = 0
	pf miss ratio = nan%
L1$:
	accesses   = 20790186
	misses     = 646659
	miss ratio = 3.11%
	pf accesses   = 314290
	pf misses     = 13080
	pf miss ratio = 4.16%
L2$:
	accesses   = 646986
	misses     = 356929
	miss ratio = 55.17%
	pf accesses   = 13080
	pf misses     = 6128
	pf miss ratio = 46.85%
L3$:
	accesses   = 356929
	misses     = 178894
	miss ratio = 50.12%
	pf accesses   = 6128
	pf misses     = 1744
	pf miss ratio = 28.46%
---------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------Prefetcher (Full Simulation i.e. No Warmup)----------------------------------------------
Num Trainings :13583555
Num Prefetches generated :321669
Num Prefetches issued :546834
Num Prefetches filtered by PF queue :20866
Num untimely prefetches dropped from PF queue :7379
Num prefetches not issued LDST contention :232544
Num prefetches not issued stride 0 :7479325
---------------------------------------------------------------------------------------------------------------------------------------

-------------------------------ILP LIMIT STUDY (Full Simulation i.e. Counts Not Reset When Warmup Ends)--------------------------------
instructions = 50000052
cycles       = 34230927
CycWP        = 29704600
IPC          = 1.4607

---------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)----------------------------------------------
Type                   NumBr     MispBr        mr     mpki
CondDirect          6957507     415738   5.9754%   8.3148
JumpDirect           929473          0   0.0000%   0.0000
JumpIndirect             13          0   0.0000%   0.0000
JumpReturn           453906          0   0.0000%   0.0000
Not control        44519815          0   0.0000%   0.0000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 10M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    10000052      2054496   4.8674    1365242      45208   0.6645       0.0220   3.3114%   4.5208    1096336    24.2509   109.6330
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 25M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    25000052      6296595   3.9704    3466846     140846   0.5506       0.0224   4.0627%   5.6338    4015658    28.5110   160.6260
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (50 Perc instructions)---------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    25000052      6296595   3.9704    3466846     140846   0.5506       0.0224   4.0627%   5.6338    4015658    28.5110   160.6260
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    50000052     34230927   1.4607    6957507     415738   0.2033       0.0121   5.9754%   8.3148   29704600    71.4503   594.0914
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Read 50000052 instrs 

ExecTime = 400.20283699035645
