

================================================================
== Vitis HLS Report for 'rtl_kernel_wizard_0'
================================================================
* Date:           Wed Mar 27 22:51:17 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.880 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                         |                                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                        |                     Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1_fu_74   |rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11_fu_94  |rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        6|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     -|      148|     1226|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       61|    -|
|Register             |        -|     -|       12|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      160|     1293|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |                         Instance                        |                     Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                          |control_s_axi                                  |        0|   0|  144|  232|    0|
    |grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1_fu_74   |rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1   |        0|   0|    2|  341|    0|
    |grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11_fu_94  |rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11  |        0|   0|    2|  653|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                    |                                               |        0|   0|  148| 1226|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                               Variable Name                               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11_fu_94_axisDDRout_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1_fu_74_axisHBMout_TREADY   |       and|   0|  0|   2|           1|           1|
    |ap_block_state7                                                            |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                      |          |   0|  0|   6|           3|           3|
    +---------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  43|          8|    1|          8|
    |axisDDRin_TREADY_int_regslice  |   9|          2|    1|          2|
    |axisHBMin_TREADY_int_regslice  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  61|         12|    3|         12|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                 | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                             |  7|   0|    7|          0|
    |ap_rst_n_inv                                                          |  1|   0|    1|          0|
    |ap_rst_reg_1                                                          |  1|   0|    1|          0|
    |ap_rst_reg_2                                                          |  1|   0|    1|          0|
    |grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_11_fu_94_ap_start_reg  |  1|   0|    1|          0|
    |grp_rtl_kernel_wizard_0_Pipeline_VITIS_LOOP_96_1_fu_74_ap_start_reg   |  1|   0|    1|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                 | 12|   0|   12|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|              control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|              control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|              control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|              control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|              control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|              control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|              control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|              control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|              control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  rtl_kernel_wizard_0|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  rtl_kernel_wizard_0|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  rtl_kernel_wizard_0|  return value|
|axisHBMin_TDATA        |   in|  256|        axis|   axisHBMin_V_data_V|       pointer|
|axisHBMin_TVALID       |   in|    1|        axis|   axisHBMin_V_last_V|       pointer|
|axisHBMin_TREADY       |  out|    1|        axis|   axisHBMin_V_last_V|       pointer|
|axisHBMin_TLAST        |   in|    1|        axis|   axisHBMin_V_last_V|       pointer|
|axisHBMin_TKEEP        |   in|   32|        axis|   axisHBMin_V_keep_V|       pointer|
|axisHBMin_TSTRB        |   in|   32|        axis|   axisHBMin_V_strb_V|       pointer|
|axisDDRin_TDATA        |   in|  512|        axis|   axisDDRin_V_data_V|       pointer|
|axisDDRin_TVALID       |   in|    1|        axis|   axisDDRin_V_last_V|       pointer|
|axisDDRin_TREADY       |  out|    1|        axis|   axisDDRin_V_last_V|       pointer|
|axisDDRin_TLAST        |   in|    1|        axis|   axisDDRin_V_last_V|       pointer|
|axisDDRin_TKEEP        |   in|   64|        axis|   axisDDRin_V_keep_V|       pointer|
|axisDDRin_TSTRB        |   in|   64|        axis|   axisDDRin_V_strb_V|       pointer|
|axisHBMout_TDATA       |  out|  256|        axis|  axisHBMout_V_data_V|       pointer|
|axisHBMout_TVALID      |  out|    1|        axis|  axisHBMout_V_last_V|       pointer|
|axisHBMout_TREADY      |   in|    1|        axis|  axisHBMout_V_last_V|       pointer|
|axisHBMout_TLAST       |  out|    1|        axis|  axisHBMout_V_last_V|       pointer|
|axisHBMout_TKEEP       |  out|   32|        axis|  axisHBMout_V_keep_V|       pointer|
|axisHBMout_TSTRB       |  out|   32|        axis|  axisHBMout_V_strb_V|       pointer|
|axisDDRout_TDATA       |  out|  512|        axis|  axisDDRout_V_data_V|       pointer|
|axisDDRout_TVALID      |  out|    1|        axis|  axisDDRout_V_last_V|       pointer|
|axisDDRout_TREADY      |   in|    1|        axis|  axisDDRout_V_last_V|       pointer|
|axisDDRout_TLAST       |  out|    1|        axis|  axisDDRout_V_last_V|       pointer|
|axisDDRout_TKEEP       |  out|   64|        axis|  axisDDRout_V_keep_V|       pointer|
|axisDDRout_TSTRB       |  out|   64|        axis|  axisDDRout_V_strb_V|       pointer|
+-----------------------+-----+-----+------------+---------------------+--------------+

