{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1623981474264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1623981474264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 17 22:57:54 2021 " "Processing started: Thu Jun 17 22:57:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1623981474264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1623981474264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processadorNrisc -c processadorNrisc " "Command: quartus_map --read_settings_files=on --write_settings_files=off processadorNrisc -c processadorNrisc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1623981474265 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1623981474976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processadornrisc.v 1 1 " "Found 1 design units, including 1 entities, in source file processadornrisc.v" { { "Info" "ISGN_ENTITY_NAME" "1 processadorNrisc " "Found entity 1: processadorNrisc" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623981475065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1623981475065 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MemDados.v(20) " "Verilog HDL information at MemDados.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "MemDados.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/MemDados.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1623981475163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simula.v 3 3 " "Found 3 design units, including 3 entities, in source file simula.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemInstrucao " "Found entity 1: MemInstrucao" {  } { { "MemInstrucao.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/MemInstrucao.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623981475164 ""} { "Info" "ISGN_ENTITY_NAME" "2 MemDados " "Found entity 2: MemDados" {  } { { "MemDados.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/MemDados.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623981475164 ""} { "Info" "ISGN_ENTITY_NAME" "3 simula " "Found entity 3: simula" {  } { { "simula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/simula.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623981475164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1623981475164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset simula.v(19) " "Verilog HDL Implicit Net warning at simula.v(19): created implicit net for \"reset\"" {  } { { "simula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/simula.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623981475165 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processadorNrisc " "Elaborating entity \"processadorNrisc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1623981475520 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 processadorNrisc.v(64) " "Verilog HDL assignment warning at processadorNrisc.v(64): truncated value with size 32 to match size of target (8)" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1623981475543 "|processadorNrisc"}
{ "Warning" "WSGN_SEARCH_FILE" "controle.v 1 1 " "Using design file controle.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Found entity 1: Controle" {  } { { "controle.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/controle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623981475565 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1623981475565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controle Controle:controle " "Elaborating entity \"Controle\" for hierarchy \"Controle:controle\"" {  } { { "processadorNrisc.v" "controle" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623981475568 ""}
{ "Warning" "WSGN_SEARCH_FILE" "extensor.v 1 1 " "Using design file extensor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor " "Found entity 1: Extensor" {  } { { "extensor.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/extensor.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623981475641 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1623981475641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor Extensor:extensor " "Elaborating entity \"Extensor\" for hierarchy \"Extensor:extensor\"" {  } { { "processadorNrisc.v" "extensor" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623981475643 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX mux.v " "Entity \"MUX\" obtained from \"mux.v\" instead of from Quartus II megafunction library" {  } { { "mux.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/mux.v" 8 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1623981475705 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux.v 1 1 " "Using design file mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "mux.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/mux.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623981475705 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1623981475705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:muxPreULA " "Elaborating entity \"MUX\" for hierarchy \"MUX:muxPreULA\"" {  } { { "processadorNrisc.v" "muxPreULA" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623981475707 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula.v 1 1 " "Using design file ula.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623981475753 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1623981475753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:Ula " "Elaborating entity \"ULA\" for hierarchy \"ULA:Ula\"" {  } { { "processadorNrisc.v" "Ula" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623981475755 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ula.v(24) " "Verilog HDL Case Statement warning at ula.v(24): incomplete case statement has no default case item" {  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1623981475799 "|processadorNrisc|ULA:Ula"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Resultado_ULA ula.v(24) " "Verilog HDL Always Construct warning at ula.v(24): inferring latch(es) for variable \"Resultado_ULA\", which holds its previous value in one or more paths through the always construct" {  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1623981475800 "|processadorNrisc|ULA:Ula"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zerotmp ula.v(24) " "Verilog HDL Always Construct warning at ula.v(24): inferring latch(es) for variable \"zerotmp\", which holds its previous value in one or more paths through the always construct" {  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1623981475800 "|processadorNrisc|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zerotmp ula.v(24) " "Inferred latch for \"zerotmp\" at ula.v(24)" {  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623981475800 "|processadorNrisc|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado_ULA\[0\] ula.v(24) " "Inferred latch for \"Resultado_ULA\[0\]\" at ula.v(24)" {  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623981475800 "|processadorNrisc|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado_ULA\[1\] ula.v(24) " "Inferred latch for \"Resultado_ULA\[1\]\" at ula.v(24)" {  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623981475800 "|processadorNrisc|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado_ULA\[2\] ula.v(24) " "Inferred latch for \"Resultado_ULA\[2\]\" at ula.v(24)" {  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623981475800 "|processadorNrisc|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado_ULA\[3\] ula.v(24) " "Inferred latch for \"Resultado_ULA\[3\]\" at ula.v(24)" {  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623981475800 "|processadorNrisc|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado_ULA\[4\] ula.v(24) " "Inferred latch for \"Resultado_ULA\[4\]\" at ula.v(24)" {  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623981475800 "|processadorNrisc|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado_ULA\[5\] ula.v(24) " "Inferred latch for \"Resultado_ULA\[5\]\" at ula.v(24)" {  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623981475800 "|processadorNrisc|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado_ULA\[6\] ula.v(24) " "Inferred latch for \"Resultado_ULA\[6\]\" at ula.v(24)" {  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623981475800 "|processadorNrisc|ULA:Ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Resultado_ULA\[7\] ula.v(24) " "Inferred latch for \"Resultado_ULA\[7\]\" at ula.v(24)" {  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1623981475800 "|processadorNrisc|ULA:Ula"}
{ "Warning" "WSGN_SEARCH_FILE" "registradores.v 1 1 " "Using design file registradores.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 registradores " "Found entity 1: registradores" {  } { { "registradores.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/registradores.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623981475818 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1623981475818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradores registradores:banco_reg " "Elaborating entity \"registradores\" for hierarchy \"registradores:banco_reg\"" {  } { { "processadorNrisc.v" "banco_reg" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623981475820 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc.v 1 1 " "Using design file pc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/pc.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623981475873 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1623981475873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_module " "Elaborating entity \"PC\" for hierarchy \"PC:PC_module\"" {  } { { "processadorNrisc.v" "PC_module" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623981475875 ""}
{ "Warning" "WSGN_SEARCH_FILE" "extensor5to8.v 1 1 " "Using design file extensor5to8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor5to8 " "Found entity 1: Extensor5to8" {  } { { "extensor5to8.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/extensor5to8.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623981475931 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1623981475931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor5to8 Extensor5to8:extensorJump " "Elaborating entity \"Extensor5to8\" for hierarchy \"Extensor5to8:extensorJump\"" {  } { { "processadorNrisc.v" "extensorJump" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623981475932 ""}
{ "Warning" "WSGN_SEARCH_FILE" "extensor2to8.v 1 1 " "Using design file extensor2to8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Extensor2to8 " "Found entity 1: Extensor2to8" {  } { { "extensor2to8.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/extensor2to8.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623981475994 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1623981475994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor2to8 Extensor2to8:extensorBEQ " "Elaborating entity \"Extensor2to8\" for hierarchy \"Extensor2to8:extensorBEQ\"" {  } { { "processadorNrisc.v" "extensorBEQ" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1623981475996 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "registradores:banco_reg\|banco " "RAM logic \"registradores:banco_reg\|banco\" is uninferred due to inappropriate RAM size" {  } { { "registradores.v" "banco" { Text "F:/altera/projetos/Aula10/processadorNrisc/registradores.v" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1623981476279 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1623981476279 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Ula\|zerotmp " "Latch ULA:Ula\|zerotmp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instr\[7\] " "Ports D and ENA on the latch are fed by the same signal instr\[7\]" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623981476684 ""}  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623981476684 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Ula\|Resultado_ULA\[0\] " "Latch ULA:Ula\|Resultado_ULA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instr\[5\] " "Ports D and ENA on the latch are fed by the same signal instr\[5\]" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623981476685 ""}  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623981476685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Ula\|Resultado_ULA\[1\] " "Latch ULA:Ula\|Resultado_ULA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instr\[5\] " "Ports D and ENA on the latch are fed by the same signal instr\[5\]" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623981476685 ""}  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623981476685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Ula\|Resultado_ULA\[2\] " "Latch ULA:Ula\|Resultado_ULA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instr\[5\] " "Ports D and ENA on the latch are fed by the same signal instr\[5\]" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623981476685 ""}  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623981476685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Ula\|Resultado_ULA\[3\] " "Latch ULA:Ula\|Resultado_ULA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instr\[5\] " "Ports D and ENA on the latch are fed by the same signal instr\[5\]" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623981476685 ""}  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623981476685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Ula\|Resultado_ULA\[4\] " "Latch ULA:Ula\|Resultado_ULA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instr\[5\] " "Ports D and ENA on the latch are fed by the same signal instr\[5\]" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623981476685 ""}  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623981476685 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Ula\|Resultado_ULA\[5\] " "Latch ULA:Ula\|Resultado_ULA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instr\[5\] " "Ports D and ENA on the latch are fed by the same signal instr\[5\]" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623981476686 ""}  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623981476686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Ula\|Resultado_ULA\[6\] " "Latch ULA:Ula\|Resultado_ULA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instr\[5\] " "Ports D and ENA on the latch are fed by the same signal instr\[5\]" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623981476686 ""}  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623981476686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:Ula\|Resultado_ULA\[7\] " "Latch ULA:Ula\|Resultado_ULA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instr\[5\] " "Ports D and ENA on the latch are fed by the same signal instr\[5\]" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1623981476686 ""}  } { { "ula.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/ula.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1623981476686 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Endereco\[3\] GND " "Pin \"Endereco\[3\]\" is stuck at GND" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1623981476764 "|processadorNrisc|Endereco[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Endereco\[4\] GND " "Pin \"Endereco\[4\]\" is stuck at GND" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1623981476764 "|processadorNrisc|Endereco[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Endereco\[5\] GND " "Pin \"Endereco\[5\]\" is stuck at GND" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1623981476764 "|processadorNrisc|Endereco[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Endereco\[6\] GND " "Pin \"Endereco\[6\]\" is stuck at GND" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1623981476764 "|processadorNrisc|Endereco[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Endereco\[7\] GND " "Pin \"Endereco\[7\]\" is stuck at GND" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1623981476764 "|processadorNrisc|Endereco[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1623981476764 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/altera/projetos/Aula10/processadorNrisc/output_files/processadorNrisc.map.smsg " "Generated suppressed messages file F:/altera/projetos/Aula10/processadorNrisc/output_files/processadorNrisc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1623981477070 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1623981477258 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623981477258 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "processadorNrisc.v" "" { Text "F:/altera/projetos/Aula10/processadorNrisc/processadorNrisc.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623981477353 "|processadorNrisc|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1623981477353 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "193 " "Implemented 193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1623981477353 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1623981477353 ""} { "Info" "ICUT_CUT_TM_LCELLS" "149 " "Implemented 149 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1623981477353 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1623981477353 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1623981477398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 17 22:57:57 2021 " "Processing ended: Thu Jun 17 22:57:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1623981477398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1623981477398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1623981477398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1623981477398 ""}
