===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 31.8366 seconds

  ----Wall Time----  ----Name----
    3.8954 ( 12.2%)  FIR Parser
   15.1724 ( 47.7%)  'firrtl.circuit' Pipeline
    1.4090 (  4.4%)    'firrtl.module' Pipeline
    1.2895 (  4.1%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1195 (  0.4%)      LowerCHIRRTL
    0.0987 (  0.3%)    InferWidths
    0.7251 (  2.3%)    InferResets
    0.0217 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.7577 (  2.4%)    LowerFIRRTLTypes
    6.4839 ( 20.4%)    'firrtl.module' Pipeline
    0.9648 (  3.0%)      ExpandWhens
    5.5191 ( 17.3%)      Canonicalizer
    0.4155 (  1.3%)    Inliner
    1.1580 (  3.6%)    IMConstProp
    0.0364 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.1243 ( 13.0%)    'firrtl.module' Pipeline
    4.1243 ( 13.0%)      Canonicalizer
    2.4581 (  7.7%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    7.2332 ( 22.7%)  'hw.module' Pipeline
    0.0877 (  0.3%)    HWCleanup
    1.0892 (  3.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    5.9794 ( 18.8%)    Canonicalizer
    0.0769 (  0.2%)    HWLegalizeModules
    0.3081 (  1.0%)  HWLegalizeNames
    0.8580 (  2.7%)  'hw.module' Pipeline
    0.8580 (  2.7%)    PrettifyVerilog
    1.9095 (  6.0%)  ExportVerilog emission
    0.0017 (  0.0%)  Rest
   31.8366 (100.0%)  Total

{
  totalTime: 31.863,
  maxMemory: 596111360
}
