config FSL_CAAM
	bool "Freescale Crypto Driver Support"
	select SHA_HW_ACCEL
	# hw_sha1() under drivers/crypto, and needed with SHA_HW_ACCEL
	select MISC if DM
	imply SPL_CRYPTO if (ARM && SPL)
	imply CMD_HASH
	help
	  Enables the Freescale's Cryptographic Accelerator and Assurance
	  Module (CAAM), also known as the SEC version 4 (SEC4). The driver uses
	  Job Ring as interface to communicate with CAAM.

config CAAM_64BIT
	bool
	default y if PHYS_64BIT && !ARCH_IMX8M && !ARCH_IMX8 && !ARCH_IMX8ULP
	help
	  Select Crypto driver for 64 bits CAAM version

config SYS_FSL_HAS_SEC
	bool
	help
		Enable Freescale Secure Boot and Trusted Architecture

config SYS_FSL_SEC_COMPAT_2
	bool
	help
		Secure boot and trust architecture compatible version 2

config SYS_FSL_SEC_COMPAT_4
	bool
	help
		Secure boot and trust architecture compatible version 4

config SYS_FSL_SEC_COMPAT_5
	bool
	help
		Secure boot and trust architecture compatible version 5

config SYS_FSL_SEC_COMPAT_6
	bool
	help
		Secure boot and trust architecture compatible version 6

config SYS_FSL_SEC_BE
	bool "Big-endian access to Freescale Secure Boot"

config SYS_FSL_SEC_COMPAT
	int "Freescale Secure Boot compatibility"
	depends on SYS_FSL_HAS_SEC
	default 2 if SYS_FSL_SEC_COMPAT_2
	default 4 if SYS_FSL_SEC_COMPAT_4
	default 5 if SYS_FSL_SEC_COMPAT_5
	default 6 if SYS_FSL_SEC_COMPAT_6

config SYS_FSL_SEC_LE
	bool "Little-endian access to Freescale Secure Boot"

if FSL_CAAM

config FSL_CAAM_RNG
	bool "Enable Random Number Generator support"
	depends on DM_RNG
	default y
	help
	  Enable support for the hardware based random number generator
	  module of the CAAM. The random data is fetched from the DRGB
	  using the prediction resistance flag which means the DRGB is
	  reseeded from the TRNG every time random data is generated.

config FSL_BLOB
	bool "Enable Blob Encap/Decap, Blob KEK support"

config RNG_SELF_TEST
	bool "RNG self test"
	help
	 Enable RNG self test.
	 Following is the typical warning message when ROM/HAB fails rng self test
	 ------------+----+------+----+----------------------------------------
	 Persistent  | T  |  L   | P  | Contents
	 Memory      | a  |  e   | a  |
	 Record      | g  |  n   | r  |
	 Type        |    |  g   |    |
	             |    |  t   |    |
	             |    |  h   |    |
	 ------------+----+------+----+-------------------------------------------------
	 Event       |0xdb|0x0024|0x42| SRCE Field: 69 30 e1 1d
	             |    |      |    |             STS = HAB_WARNING (0x69)
	             |    |      |    |             RSN = HAB_ENG_FAIL (0x30)
	             |    |      |    |             CTX = HAB_CTX_ENTRY (0xE1)
	             |    |      |    |             ENG = HAB_ENG_CAAM (0x1d)
	             |    |      |    | Evt Data (hex):
	             |    |      |    |  00 04 00 02 40 00 36 06 55 55 00 03 00 00 00 00
	             |    |      |    |  00 00 00 00 00 00 00 00 00 00 00 01
	 ------------+----+------+----+-------------------------------------------------
	 In this scenario RNG self test needs to be run explicitly and
	 must be run before running any RNG based crypto implementation.

endif
