--------------------------------------------------------------------------------
Release 14.4 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/home/kentaro/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v
3 -s 1 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc5vlx50t,ff1136,-1 (PRODUCTION 1.73 2012-12-04, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 14.52 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4440 paths analyzed, 1244 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.537ns.
--------------------------------------------------------------------------------

Paths for end point myio/recv/recv_mino/countdown_12 (SLICE_X27Y98.A4), 34 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myio/recv/recv_mino/rx_buf (FF)
  Destination:          myio/recv/recv_mino/countdown_12 (FF)
  Requirement:          14.520ns
  Data Path Delay:      4.364ns (Levels of Logic = 3)
  Clock Path Skew:      -0.138ns (1.215 - 1.353)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: myio/recv/recv_mino/rx_buf to myio/recv/recv_mino/countdown_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y114.AQ     Tcko                  0.450   myio/recv/recv_mino/rx_buf
                                                       myio/recv/recv_mino/rx_buf
    SLICE_X28Y98.C5      net (fanout=30)       2.033   myio/recv/recv_mino/rx_buf
    SLICE_X28Y98.C       Tilo                  0.094   myio/recv/recv_mino/countdown_cmp_eq000235
                                                       myio/recv/recv_mino/countdown_mux0000<11>2_SW0
    SLICE_X27Y97.B3      net (fanout=5)        1.167   N32
    SLICE_X27Y97.B       Tilo                  0.094   myio/recv/recv_mino/countdown<11>
                                                       myio/recv/recv_mino/countdown_mux0000<11>2
    SLICE_X27Y98.A4      net (fanout=3)        0.500   myio/recv/recv_mino/N6
    SLICE_X27Y98.CLK     Tas                   0.026   myio/recv/recv_mino/countdown<15>
                                                       myio/recv/recv_mino/countdown_12_rstpot
                                                       myio/recv/recv_mino/countdown_12
    -------------------------------------------------  ---------------------------
    Total                                      4.364ns (0.664ns logic, 3.700ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myio/recv/recv_mino/hf_count_9 (FF)
  Destination:          myio/recv/recv_mino/countdown_12 (FF)
  Requirement:          14.520ns
  Data Path Delay:      4.080ns (Levels of Logic = 4)
  Clock Path Skew:      -0.078ns (1.215 - 1.293)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: myio/recv/recv_mino/hf_count_9 to myio/recv/recv_mino/countdown_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y101.BQ     Tcko                  0.450   myio/recv/recv_mino/hf_count<10>
                                                       myio/recv/recv_mino/hf_count_9
    SLICE_X29Y98.D1      net (fanout=3)        1.004   myio/recv/recv_mino/hf_count<9>
    SLICE_X29Y98.D       Tilo                  0.094   myio/recv/recv_mino/countdown_cmp_eq000271
                                                       myio/recv/recv_mino/countdown_cmp_eq000271
    SLICE_X28Y98.C3      net (fanout=11)       0.651   myio/recv/recv_mino/countdown_cmp_eq000271
    SLICE_X28Y98.C       Tilo                  0.094   myio/recv/recv_mino/countdown_cmp_eq000235
                                                       myio/recv/recv_mino/countdown_mux0000<11>2_SW0
    SLICE_X27Y97.B3      net (fanout=5)        1.167   N32
    SLICE_X27Y97.B       Tilo                  0.094   myio/recv/recv_mino/countdown<11>
                                                       myio/recv/recv_mino/countdown_mux0000<11>2
    SLICE_X27Y98.A4      net (fanout=3)        0.500   myio/recv/recv_mino/N6
    SLICE_X27Y98.CLK     Tas                   0.026   myio/recv/recv_mino/countdown<15>
                                                       myio/recv/recv_mino/countdown_12_rstpot
                                                       myio/recv/recv_mino/countdown_12
    -------------------------------------------------  ---------------------------
    Total                                      4.080ns (0.758ns logic, 3.322ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myio/recv/recv_mino/hf_count_8 (FF)
  Destination:          myio/recv/recv_mino/countdown_12 (FF)
  Requirement:          14.520ns
  Data Path Delay:      4.001ns (Levels of Logic = 4)
  Clock Path Skew:      -0.078ns (1.215 - 1.293)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: myio/recv/recv_mino/hf_count_8 to myio/recv/recv_mino/countdown_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y101.AQ     Tcko                  0.450   myio/recv/recv_mino/hf_count<10>
                                                       myio/recv/recv_mino/hf_count_8
    SLICE_X29Y98.D2      net (fanout=3)        0.925   myio/recv/recv_mino/hf_count<8>
    SLICE_X29Y98.D       Tilo                  0.094   myio/recv/recv_mino/countdown_cmp_eq000271
                                                       myio/recv/recv_mino/countdown_cmp_eq000271
    SLICE_X28Y98.C3      net (fanout=11)       0.651   myio/recv/recv_mino/countdown_cmp_eq000271
    SLICE_X28Y98.C       Tilo                  0.094   myio/recv/recv_mino/countdown_cmp_eq000235
                                                       myio/recv/recv_mino/countdown_mux0000<11>2_SW0
    SLICE_X27Y97.B3      net (fanout=5)        1.167   N32
    SLICE_X27Y97.B       Tilo                  0.094   myio/recv/recv_mino/countdown<11>
                                                       myio/recv/recv_mino/countdown_mux0000<11>2
    SLICE_X27Y98.A4      net (fanout=3)        0.500   myio/recv/recv_mino/N6
    SLICE_X27Y98.CLK     Tas                   0.026   myio/recv/recv_mino/countdown<15>
                                                       myio/recv/recv_mino/countdown_12_rstpot
                                                       myio/recv/recv_mino/countdown_12
    -------------------------------------------------  ---------------------------
    Total                                      4.001ns (0.758ns logic, 3.243ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point myio/send/rs232c/sendbuf_0 (SLICE_X42Y76.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myio/send/rs232c/countdown_15 (FF)
  Destination:          myio/send/rs232c/sendbuf_0 (FF)
  Requirement:          14.520ns
  Data Path Delay:      4.327ns (Levels of Logic = 3)
  Clock Path Skew:      -0.171ns (1.140 - 1.311)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: myio/send/rs232c/countdown_15 to myio/send/rs232c/sendbuf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y87.AQ      Tcko                  0.450   myio/send/rs232c/countdown<15>
                                                       myio/send/rs232c/countdown_15
    SLICE_X49Y89.D2      net (fanout=2)        0.908   myio/send/rs232c/countdown<15>
    SLICE_X49Y89.D       Tilo                  0.094   myio/send/rs232c/countdown<14>
                                                       myio/send/rs232c/countdown_cmp_eq0000104
    SLICE_X46Y87.B1      net (fanout=1)        1.015   myio/send/rs232c/countdown_cmp_eq0000104
    SLICE_X46Y87.B       Tilo                  0.094   myio/send/rs232c/countdown<15>
                                                       myio/send/rs232c/countdown_cmp_eq0000108
    SLICE_X45Y86.D3      net (fanout=17)       0.637   myio/send/rs232c/countdown_cmp_eq0000
    SLICE_X45Y86.D       Tilo                  0.094   myio/send/rs232c/state_not0003
                                                       myio/send/rs232c/state_not00031
    SLICE_X42Y76.CE      net (fanout=4)        0.806   myio/send/rs232c/state_not0003
    SLICE_X42Y76.CLK     Tceck                 0.229   myio/send/rs232c/sendbuf<3>
                                                       myio/send/rs232c/sendbuf_0
    -------------------------------------------------  ---------------------------
    Total                                      4.327ns (0.961ns logic, 3.366ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myio/send/rs232c/countdown_11 (FF)
  Destination:          myio/send/rs232c/sendbuf_0 (FF)
  Requirement:          14.520ns
  Data Path Delay:      4.275ns (Levels of Logic = 3)
  Clock Path Skew:      -0.147ns (1.140 - 1.287)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: myio/send/rs232c/countdown_11 to myio/send/rs232c/sendbuf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y88.DQ      Tcko                  0.450   myio/send/rs232c/countdown<11>
                                                       myio/send/rs232c/countdown_11
    SLICE_X49Y89.D1      net (fanout=2)        0.856   myio/send/rs232c/countdown<11>
    SLICE_X49Y89.D       Tilo                  0.094   myio/send/rs232c/countdown<14>
                                                       myio/send/rs232c/countdown_cmp_eq0000104
    SLICE_X46Y87.B1      net (fanout=1)        1.015   myio/send/rs232c/countdown_cmp_eq0000104
    SLICE_X46Y87.B       Tilo                  0.094   myio/send/rs232c/countdown<15>
                                                       myio/send/rs232c/countdown_cmp_eq0000108
    SLICE_X45Y86.D3      net (fanout=17)       0.637   myio/send/rs232c/countdown_cmp_eq0000
    SLICE_X45Y86.D       Tilo                  0.094   myio/send/rs232c/state_not0003
                                                       myio/send/rs232c/state_not00031
    SLICE_X42Y76.CE      net (fanout=4)        0.806   myio/send/rs232c/state_not0003
    SLICE_X42Y76.CLK     Tceck                 0.229   myio/send/rs232c/sendbuf<3>
                                                       myio/send/rs232c/sendbuf_0
    -------------------------------------------------  ---------------------------
    Total                                      4.275ns (0.961ns logic, 3.314ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myio/send/rs232c/countdown_14 (FF)
  Destination:          myio/send/rs232c/sendbuf_0 (FF)
  Requirement:          14.520ns
  Data Path Delay:      4.022ns (Levels of Logic = 3)
  Clock Path Skew:      -0.140ns (1.140 - 1.280)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: myio/send/rs232c/countdown_14 to myio/send/rs232c/sendbuf_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y89.CQ      Tcko                  0.450   myio/send/rs232c/countdown<14>
                                                       myio/send/rs232c/countdown_14
    SLICE_X49Y89.D3      net (fanout=2)        0.603   myio/send/rs232c/countdown<14>
    SLICE_X49Y89.D       Tilo                  0.094   myio/send/rs232c/countdown<14>
                                                       myio/send/rs232c/countdown_cmp_eq0000104
    SLICE_X46Y87.B1      net (fanout=1)        1.015   myio/send/rs232c/countdown_cmp_eq0000104
    SLICE_X46Y87.B       Tilo                  0.094   myio/send/rs232c/countdown<15>
                                                       myio/send/rs232c/countdown_cmp_eq0000108
    SLICE_X45Y86.D3      net (fanout=17)       0.637   myio/send/rs232c/countdown_cmp_eq0000
    SLICE_X45Y86.D       Tilo                  0.094   myio/send/rs232c/state_not0003
                                                       myio/send/rs232c/state_not00031
    SLICE_X42Y76.CE      net (fanout=4)        0.806   myio/send/rs232c/state_not0003
    SLICE_X42Y76.CLK     Tceck                 0.229   myio/send/rs232c/sendbuf<3>
                                                       myio/send/rs232c/sendbuf_0
    -------------------------------------------------  ---------------------------
    Total                                      4.022ns (0.961ns logic, 3.061ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point myio/send/rs232c/sendbuf_1 (SLICE_X42Y76.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myio/send/rs232c/countdown_15 (FF)
  Destination:          myio/send/rs232c/sendbuf_1 (FF)
  Requirement:          14.520ns
  Data Path Delay:      4.327ns (Levels of Logic = 3)
  Clock Path Skew:      -0.171ns (1.140 - 1.311)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: myio/send/rs232c/countdown_15 to myio/send/rs232c/sendbuf_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y87.AQ      Tcko                  0.450   myio/send/rs232c/countdown<15>
                                                       myio/send/rs232c/countdown_15
    SLICE_X49Y89.D2      net (fanout=2)        0.908   myio/send/rs232c/countdown<15>
    SLICE_X49Y89.D       Tilo                  0.094   myio/send/rs232c/countdown<14>
                                                       myio/send/rs232c/countdown_cmp_eq0000104
    SLICE_X46Y87.B1      net (fanout=1)        1.015   myio/send/rs232c/countdown_cmp_eq0000104
    SLICE_X46Y87.B       Tilo                  0.094   myio/send/rs232c/countdown<15>
                                                       myio/send/rs232c/countdown_cmp_eq0000108
    SLICE_X45Y86.D3      net (fanout=17)       0.637   myio/send/rs232c/countdown_cmp_eq0000
    SLICE_X45Y86.D       Tilo                  0.094   myio/send/rs232c/state_not0003
                                                       myio/send/rs232c/state_not00031
    SLICE_X42Y76.CE      net (fanout=4)        0.806   myio/send/rs232c/state_not0003
    SLICE_X42Y76.CLK     Tceck                 0.229   myio/send/rs232c/sendbuf<3>
                                                       myio/send/rs232c/sendbuf_1
    -------------------------------------------------  ---------------------------
    Total                                      4.327ns (0.961ns logic, 3.366ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myio/send/rs232c/countdown_11 (FF)
  Destination:          myio/send/rs232c/sendbuf_1 (FF)
  Requirement:          14.520ns
  Data Path Delay:      4.275ns (Levels of Logic = 3)
  Clock Path Skew:      -0.147ns (1.140 - 1.287)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: myio/send/rs232c/countdown_11 to myio/send/rs232c/sendbuf_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y88.DQ      Tcko                  0.450   myio/send/rs232c/countdown<11>
                                                       myio/send/rs232c/countdown_11
    SLICE_X49Y89.D1      net (fanout=2)        0.856   myio/send/rs232c/countdown<11>
    SLICE_X49Y89.D       Tilo                  0.094   myio/send/rs232c/countdown<14>
                                                       myio/send/rs232c/countdown_cmp_eq0000104
    SLICE_X46Y87.B1      net (fanout=1)        1.015   myio/send/rs232c/countdown_cmp_eq0000104
    SLICE_X46Y87.B       Tilo                  0.094   myio/send/rs232c/countdown<15>
                                                       myio/send/rs232c/countdown_cmp_eq0000108
    SLICE_X45Y86.D3      net (fanout=17)       0.637   myio/send/rs232c/countdown_cmp_eq0000
    SLICE_X45Y86.D       Tilo                  0.094   myio/send/rs232c/state_not0003
                                                       myio/send/rs232c/state_not00031
    SLICE_X42Y76.CE      net (fanout=4)        0.806   myio/send/rs232c/state_not0003
    SLICE_X42Y76.CLK     Tceck                 0.229   myio/send/rs232c/sendbuf<3>
                                                       myio/send/rs232c/sendbuf_1
    -------------------------------------------------  ---------------------------
    Total                                      4.275ns (0.961ns logic, 3.314ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myio/send/rs232c/countdown_14 (FF)
  Destination:          myio/send/rs232c/sendbuf_1 (FF)
  Requirement:          14.520ns
  Data Path Delay:      4.022ns (Levels of Logic = 3)
  Clock Path Skew:      -0.140ns (1.140 - 1.280)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 14.520ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: myio/send/rs232c/countdown_14 to myio/send/rs232c/sendbuf_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y89.CQ      Tcko                  0.450   myio/send/rs232c/countdown<14>
                                                       myio/send/rs232c/countdown_14
    SLICE_X49Y89.D3      net (fanout=2)        0.603   myio/send/rs232c/countdown<14>
    SLICE_X49Y89.D       Tilo                  0.094   myio/send/rs232c/countdown<14>
                                                       myio/send/rs232c/countdown_cmp_eq0000104
    SLICE_X46Y87.B1      net (fanout=1)        1.015   myio/send/rs232c/countdown_cmp_eq0000104
    SLICE_X46Y87.B       Tilo                  0.094   myio/send/rs232c/countdown<15>
                                                       myio/send/rs232c/countdown_cmp_eq0000108
    SLICE_X45Y86.D3      net (fanout=17)       0.637   myio/send/rs232c/countdown_cmp_eq0000
    SLICE_X45Y86.D       Tilo                  0.094   myio/send/rs232c/state_not0003
                                                       myio/send/rs232c/state_not00031
    SLICE_X42Y76.CE      net (fanout=4)        0.806   myio/send/rs232c/state_not0003
    SLICE_X42Y76.CLK     Tceck                 0.229   myio/send/rs232c/sendbuf<3>
                                                       myio/send/rs232c/sendbuf_1
    -------------------------------------------------  ---------------------------
    Total                                      4.022ns (0.961ns logic, 3.061ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 14.52 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point myio/send/dbuf_18 (SLICE_X30Y75.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myio/send/sendf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18 (FF)
  Destination:          myio/send/dbuf_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.478ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.178 - 0.136)
  Source Clock:         clk rising at 14.520ns
  Destination Clock:    clk rising at 14.520ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: myio/send/sendf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18 to myio/send/dbuf_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y74.CQ      Tcko                  0.414   myio/send/dout<19>
                                                       myio/send/sendf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18
    SLICE_X30Y75.CX      net (fanout=1)        0.282   myio/send/dout<18>
    SLICE_X30Y75.CLK     Tckdi       (-Th)     0.218   myio/send/dbuf<19>
                                                       myio/send/dbuf_18
    -------------------------------------------------  ---------------------------
    Total                                      0.478ns (0.196ns logic, 0.282ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point myio/send/dbuf_26 (SLICE_X30Y76.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myio/send/sendf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26 (FF)
  Destination:          myio/send/dbuf_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.478ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.181 - 0.140)
  Source Clock:         clk rising at 14.520ns
  Destination Clock:    clk rising at 14.520ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: myio/send/sendf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26 to myio/send/dbuf_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y75.CQ      Tcko                  0.414   myio/send/dout<27>
                                                       myio/send/sendf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26
    SLICE_X30Y76.CX      net (fanout=1)        0.282   myio/send/dout<26>
    SLICE_X30Y76.CLK     Tckdi       (-Th)     0.218   myio/send/dbuf<27>
                                                       myio/send/dbuf_26
    -------------------------------------------------  ---------------------------
    Total                                      0.478ns (0.196ns logic, 0.282ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point myio/recv/recvbuf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_4 (SLICE_X15Y78.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myio/recv/recvbuf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_4 (FF)
  Destination:          myio/recv/recvbuf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.553 - 0.512)
  Source Clock:         clk rising at 14.520ns
  Destination Clock:    clk rising at 14.520ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: myio/recv/recvbuf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_4 to myio/recv/recvbuf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y77.AQ      Tcko                  0.414   myio/recv/recvbuf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<7>
                                                       myio/recv/recvbuf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_4
    SLICE_X15Y78.AX      net (fanout=3)        0.296   myio/recv/recvbuf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count<4>
    SLICE_X15Y78.CLK     Tckdi       (-Th)     0.229   myio/recv/recvbuf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1<7>
                                                       myio/recv/recvbuf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/count_d1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.185ns logic, 0.296ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP "SYS_CLK" 14.52 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.298ns (period - min period limit)
  Period: 14.520ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: myio/send/sendf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Logical resource: myio/send/sendf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL
  Location pin: RAMB36_X1Y14.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 12.298ns (period - min period limit)
  Period: 14.520ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: myio/send/sendf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU
  Logical resource: myio/send/sendf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU
  Location pin: RAMB36_X1Y14.CLKARDCLKU
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 12.298ns (period - min period limit)
  Period: 14.520ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: myio/send/sendf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKBL
  Logical resource: myio/send/sendf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKBL
  Location pin: RAMB36_X1Y14.CLKBWRCLKL
  Clock network: clk
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock MCLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MCLK1          |    4.537|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4440 paths, 0 nets, and 1692 connections

Design statistics:
   Minimum period:   4.537ns{1}   (Maximum frequency: 220.410MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 23 01:53:54 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 536 MB



