// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "arcsinh.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic arcsinh::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic arcsinh::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<1> arcsinh::ap_ST_fsm_pp0_stage0 = "1";
const sc_lv<32> arcsinh::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<1> arcsinh::ap_const_lv1_1 = "1";
const sc_lv<1> arcsinh::ap_const_lv1_0 = "0";
const sc_lv<13> arcsinh::ap_const_lv13_0 = "0000000000000";
const sc_lv<55> arcsinh::ap_const_lv55_AAAAAAB = "1010101010101010101010101011";
const sc_lv<32> arcsinh::ap_const_lv32_D = "1101";
const sc_lv<55> arcsinh::ap_const_lv55_0 = "0000000000000000000000000000000000000000000000000000000";
const sc_lv<32> arcsinh::ap_const_lv32_1E = "11110";
const sc_lv<32> arcsinh::ap_const_lv32_36 = "110110";
const sc_lv<26> arcsinh::ap_const_lv26_0 = "00000000000000000000000000";
const sc_lv<26> arcsinh::ap_const_lv26_800000 = "100000000000000000000000";
const sc_lv<32> arcsinh::ap_const_lv32_A = "1010";
const sc_lv<32> arcsinh::ap_const_lv32_19 = "11001";
const sc_lv<10> arcsinh::ap_const_lv10_0 = "0000000000";
const sc_lv<17> arcsinh::ap_const_lv17_1 = "1";
const sc_lv<32> arcsinh::ap_const_lv32_1F = "11111";
const sc_lv<19> arcsinh::ap_const_lv19_0 = "0000000000000000000";
const sc_lv<12> arcsinh::ap_const_lv12_0 = "000000000000";
const sc_lv<12> arcsinh::ap_const_lv12_9F7 = "100111110111";

arcsinh::arcsinh(sc_module_name name) : sc_module(name), mVcdFile(0) {
    arcsinh_table9_U = new arcsinh_arcsinh_tbkb("arcsinh_table9_U");
    arcsinh_table9_U->clk(ap_clk);
    arcsinh_table9_U->reset(ap_rst);
    arcsinh_table9_U->address0(arcsinh_table9_address0);
    arcsinh_table9_U->ce0(arcsinh_table9_ce0);
    arcsinh_table9_U->q0(arcsinh_table9_q0);
    tkmu_simple_hw_mucud_U1 = new tkmu_simple_hw_mucud<1,7,29,27,55>("tkmu_simple_hw_mucud_U1");
    tkmu_simple_hw_mucud_U1->clk(ap_clk);
    tkmu_simple_hw_mucud_U1->reset(ap_rst);
    tkmu_simple_hw_mucud_U1->din0(grp_fu_96_p0);
    tkmu_simple_hw_mucud_U1->din1(r_V_fu_84_p3);
    tkmu_simple_hw_mucud_U1->ce(ap_var_for_const0);
    tkmu_simple_hw_mucud_U1->dout(grp_fu_96_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter10 );

    SC_METHOD(thread_ap_enable_reg_pp0_iter0);
    sensitive << ( ap_start );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_enable_reg_pp0_iter8 );
    sensitive << ( ap_enable_reg_pp0_iter9 );
    sensitive << ( ap_enable_reg_pp0_iter10 );

    SC_METHOD(thread_ap_pipeline_idle_pp0);
    sensitive << ( ap_start );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter5 );
    sensitive << ( ap_enable_reg_pp0_iter6 );
    sensitive << ( ap_enable_reg_pp0_iter7 );
    sensitive << ( ap_enable_reg_pp0_iter8 );
    sensitive << ( ap_enable_reg_pp0_iter9 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_return);
    sensitive << ( ap_start );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter10 );
    sensitive << ( arcsinh_table9_q0 );
    sensitive << ( tmp_215_fu_274_p2 );
    sensitive << ( sel_tmp_fu_266_p3 );

    SC_METHOD(thread_arcsinh_table9_address0);
    sensitive << ( ap_enable_reg_pp0_iter9 );
    sensitive << ( tmp_211_fu_252_p1 );

    SC_METHOD(thread_arcsinh_table9_ce0);
    sensitive << ( ap_start );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter9 );

    SC_METHOD(thread_grp_fu_96_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_fu_247_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter9 );
    sensitive << ( tmp_284_reg_320 );

    SC_METHOD(thread_index_fu_221_p3);
    sensitive << ( tmp_226_fu_205_p1 );
    sensitive << ( tmp_281_fu_181_p3 );
    sensitive << ( tmp_228_fu_213_p3 );

    SC_METHOD(thread_neg_mul_fu_110_p2);
    sensitive << ( grp_fu_96_p2 );

    SC_METHOD(thread_neg_ti_fu_146_p2);
    sensitive << ( trunc_fu_143_p1 );

    SC_METHOD(thread_p_v_v_fu_136_p3);
    sensitive << ( ap_pipeline_reg_pp0_iter5_tmp_reg_292 );
    sensitive << ( tmp_279_fu_116_p4 );
    sensitive << ( tmp_280_fu_126_p4 );

    SC_METHOD(thread_r_V_21_fu_161_p2);
    sensitive << ( tmp_225_fu_155_p3 );

    SC_METHOD(thread_r_V_fu_84_p3);
    sensitive << ( data_V_read );

    SC_METHOD(thread_ret_V_cast_fu_177_p1);
    sensitive << ( tmp_213_fu_167_p4 );

    SC_METHOD(thread_ret_V_fu_199_p2);
    sensitive << ( ret_V_cast_fu_177_p1 );

    SC_METHOD(thread_sel_tmp1_fu_256_p2);
    sensitive << ( ap_pipeline_reg_pp0_iter9_tmp_283_reg_314 );

    SC_METHOD(thread_sel_tmp2_fu_261_p2);
    sensitive << ( icmp_reg_325 );
    sensitive << ( sel_tmp1_fu_256_p2 );

    SC_METHOD(thread_sel_tmp_fu_266_p3);
    sensitive << ( sel_tmp2_fu_261_p2 );

    SC_METHOD(thread_tmp_211_fu_252_p1);
    sensitive << ( index_reg_309 );

    SC_METHOD(thread_tmp_213_fu_167_p4);
    sensitive << ( r_V_21_fu_161_p2 );

    SC_METHOD(thread_tmp_215_fu_274_p2);
    sensitive << ( ap_pipeline_reg_pp0_iter9_tmp_283_reg_314 );
    sensitive << ( sel_tmp2_fu_261_p2 );

    SC_METHOD(thread_tmp_224_fu_152_p1);
    sensitive << ( ap_pipeline_reg_pp0_iter7_p_v_v_reg_298 );

    SC_METHOD(thread_tmp_225_fu_155_p3);
    sensitive << ( ap_pipeline_reg_pp0_iter7_tmp_reg_292 );
    sensitive << ( neg_ti_reg_304 );
    sensitive << ( tmp_224_fu_152_p1 );

    SC_METHOD(thread_tmp_226_fu_205_p1);
    sensitive << ( tmp_213_fu_167_p4 );

    SC_METHOD(thread_tmp_227_fu_209_p1);
    sensitive << ( ret_V_fu_199_p2 );

    SC_METHOD(thread_tmp_228_fu_213_p3);
    sensitive << ( tmp_s_fu_193_p2 );
    sensitive << ( tmp_226_fu_205_p1 );
    sensitive << ( tmp_227_fu_209_p1 );

    SC_METHOD(thread_tmp_279_fu_116_p4);
    sensitive << ( neg_mul_fu_110_p2 );

    SC_METHOD(thread_tmp_280_fu_126_p4);
    sensitive << ( grp_fu_96_p2 );

    SC_METHOD(thread_tmp_281_fu_181_p3);
    sensitive << ( r_V_21_fu_161_p2 );

    SC_METHOD(thread_tmp_282_fu_189_p1);
    sensitive << ( r_V_21_fu_161_p2 );

    SC_METHOD(thread_tmp_s_fu_193_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter8 );
    sensitive << ( tmp_282_fu_189_p1 );

    SC_METHOD(thread_trunc_fu_143_p1);
    sensitive << ( p_v_v_reg_298 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_pipeline_idle_pp0 );

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "1";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter5 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter6 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter7 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter8 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter9 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter10 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "arcsinh_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, data_V_read, "(port)data_V_read");
    sc_trace(mVcdFile, ap_return, "(port)ap_return");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter5, "ap_enable_reg_pp0_iter5");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter6, "ap_enable_reg_pp0_iter6");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter7, "ap_enable_reg_pp0_iter7");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter8, "ap_enable_reg_pp0_iter8");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter9, "ap_enable_reg_pp0_iter9");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter10, "ap_enable_reg_pp0_iter10");
    sc_trace(mVcdFile, arcsinh_table9_address0, "arcsinh_table9_address0");
    sc_trace(mVcdFile, arcsinh_table9_ce0, "arcsinh_table9_ce0");
    sc_trace(mVcdFile, arcsinh_table9_q0, "arcsinh_table9_q0");
    sc_trace(mVcdFile, tmp_reg_292, "tmp_reg_292");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter1_tmp_reg_292, "ap_pipeline_reg_pp0_iter1_tmp_reg_292");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter2_tmp_reg_292, "ap_pipeline_reg_pp0_iter2_tmp_reg_292");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter3_tmp_reg_292, "ap_pipeline_reg_pp0_iter3_tmp_reg_292");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter4_tmp_reg_292, "ap_pipeline_reg_pp0_iter4_tmp_reg_292");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter5_tmp_reg_292, "ap_pipeline_reg_pp0_iter5_tmp_reg_292");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter6_tmp_reg_292, "ap_pipeline_reg_pp0_iter6_tmp_reg_292");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter7_tmp_reg_292, "ap_pipeline_reg_pp0_iter7_tmp_reg_292");
    sc_trace(mVcdFile, p_v_v_fu_136_p3, "p_v_v_fu_136_p3");
    sc_trace(mVcdFile, p_v_v_reg_298, "p_v_v_reg_298");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter7_p_v_v_reg_298, "ap_pipeline_reg_pp0_iter7_p_v_v_reg_298");
    sc_trace(mVcdFile, neg_ti_fu_146_p2, "neg_ti_fu_146_p2");
    sc_trace(mVcdFile, neg_ti_reg_304, "neg_ti_reg_304");
    sc_trace(mVcdFile, index_fu_221_p3, "index_fu_221_p3");
    sc_trace(mVcdFile, index_reg_309, "index_reg_309");
    sc_trace(mVcdFile, tmp_283_reg_314, "tmp_283_reg_314");
    sc_trace(mVcdFile, ap_pipeline_reg_pp0_iter9_tmp_283_reg_314, "ap_pipeline_reg_pp0_iter9_tmp_283_reg_314");
    sc_trace(mVcdFile, tmp_284_reg_320, "tmp_284_reg_320");
    sc_trace(mVcdFile, icmp_fu_247_p2, "icmp_fu_247_p2");
    sc_trace(mVcdFile, icmp_reg_325, "icmp_reg_325");
    sc_trace(mVcdFile, tmp_211_fu_252_p1, "tmp_211_fu_252_p1");
    sc_trace(mVcdFile, r_V_fu_84_p3, "r_V_fu_84_p3");
    sc_trace(mVcdFile, grp_fu_96_p0, "grp_fu_96_p0");
    sc_trace(mVcdFile, grp_fu_96_p2, "grp_fu_96_p2");
    sc_trace(mVcdFile, neg_mul_fu_110_p2, "neg_mul_fu_110_p2");
    sc_trace(mVcdFile, tmp_279_fu_116_p4, "tmp_279_fu_116_p4");
    sc_trace(mVcdFile, tmp_280_fu_126_p4, "tmp_280_fu_126_p4");
    sc_trace(mVcdFile, trunc_fu_143_p1, "trunc_fu_143_p1");
    sc_trace(mVcdFile, tmp_224_fu_152_p1, "tmp_224_fu_152_p1");
    sc_trace(mVcdFile, tmp_225_fu_155_p3, "tmp_225_fu_155_p3");
    sc_trace(mVcdFile, r_V_21_fu_161_p2, "r_V_21_fu_161_p2");
    sc_trace(mVcdFile, tmp_213_fu_167_p4, "tmp_213_fu_167_p4");
    sc_trace(mVcdFile, tmp_282_fu_189_p1, "tmp_282_fu_189_p1");
    sc_trace(mVcdFile, ret_V_cast_fu_177_p1, "ret_V_cast_fu_177_p1");
    sc_trace(mVcdFile, ret_V_fu_199_p2, "ret_V_fu_199_p2");
    sc_trace(mVcdFile, tmp_s_fu_193_p2, "tmp_s_fu_193_p2");
    sc_trace(mVcdFile, tmp_226_fu_205_p1, "tmp_226_fu_205_p1");
    sc_trace(mVcdFile, tmp_227_fu_209_p1, "tmp_227_fu_209_p1");
    sc_trace(mVcdFile, tmp_281_fu_181_p3, "tmp_281_fu_181_p3");
    sc_trace(mVcdFile, tmp_228_fu_213_p3, "tmp_228_fu_213_p3");
    sc_trace(mVcdFile, sel_tmp1_fu_256_p2, "sel_tmp1_fu_256_p2");
    sc_trace(mVcdFile, sel_tmp2_fu_261_p2, "sel_tmp2_fu_261_p2");
    sc_trace(mVcdFile, tmp_215_fu_274_p2, "tmp_215_fu_274_p2");
    sc_trace(mVcdFile, sel_tmp_fu_266_p3, "sel_tmp_fu_266_p3");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_pipeline_idle_pp0, "ap_pipeline_idle_pp0");
#endif

    }
}

arcsinh::~arcsinh() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete arcsinh_table9_U;
    delete tkmu_simple_hw_mucud_U1;
}

void arcsinh::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void arcsinh::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_pp0_stage0;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_CS_fsm_pp0_stage0.read(), ap_const_lv1_1) && 
             !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)))) {
            ap_enable_reg_pp0_iter1 = ap_start.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter10 = ap_const_logic_0;
    } else {
        if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
            ap_enable_reg_pp0_iter10 = ap_enable_reg_pp0_iter9.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter5 = ap_const_logic_0;
    } else {
        if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
            ap_enable_reg_pp0_iter5 = ap_enable_reg_pp0_iter4.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter6 = ap_const_logic_0;
    } else {
        if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
            ap_enable_reg_pp0_iter6 = ap_enable_reg_pp0_iter5.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter7 = ap_const_logic_0;
    } else {
        if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
            ap_enable_reg_pp0_iter7 = ap_enable_reg_pp0_iter6.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter8 = ap_const_logic_0;
    } else {
        if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
            ap_enable_reg_pp0_iter8 = ap_enable_reg_pp0_iter7.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter9 = ap_const_logic_0;
    } else {
        if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
            ap_enable_reg_pp0_iter9 = ap_enable_reg_pp0_iter8.read();
        }
    }
    if ((esl_seteq<1,1,1>(ap_CS_fsm_pp0_stage0.read(), ap_const_lv1_1) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)))) {
        ap_pipeline_reg_pp0_iter1_tmp_reg_292 = tmp_reg_292.read();
        tmp_reg_292 = data_V_read.read().range(13, 13);
    }
    if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0))) {
        ap_pipeline_reg_pp0_iter2_tmp_reg_292 = ap_pipeline_reg_pp0_iter1_tmp_reg_292.read();
        ap_pipeline_reg_pp0_iter3_tmp_reg_292 = ap_pipeline_reg_pp0_iter2_tmp_reg_292.read();
        ap_pipeline_reg_pp0_iter4_tmp_reg_292 = ap_pipeline_reg_pp0_iter3_tmp_reg_292.read();
        ap_pipeline_reg_pp0_iter5_tmp_reg_292 = ap_pipeline_reg_pp0_iter4_tmp_reg_292.read();
        ap_pipeline_reg_pp0_iter6_tmp_reg_292 = ap_pipeline_reg_pp0_iter5_tmp_reg_292.read();
        ap_pipeline_reg_pp0_iter7_p_v_v_reg_298 = p_v_v_reg_298.read();
        ap_pipeline_reg_pp0_iter7_tmp_reg_292 = ap_pipeline_reg_pp0_iter6_tmp_reg_292.read();
        ap_pipeline_reg_pp0_iter9_tmp_283_reg_314 = tmp_283_reg_314.read();
        icmp_reg_325 = icmp_fu_247_p2.read();
        index_reg_309 = index_fu_221_p3.read();
        p_v_v_reg_298 = p_v_v_fu_136_p3.read();
        tmp_283_reg_314 = index_fu_221_p3.read().range(31, 31);
        tmp_284_reg_320 = index_fu_221_p3.read().range(31, 13);
    }
    if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)) && !esl_seteq<1,1,1>(ap_pipeline_reg_pp0_iter6_tmp_reg_292.read(), ap_const_lv1_0))) {
        neg_ti_reg_304 = neg_ti_fu_146_p2.read();
    }
}

void arcsinh::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read().range(0, 0);
}

void arcsinh::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_CS_fsm_pp0_stage0.read(), ap_const_lv1_1) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read())) || 
         (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter10.read())))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void arcsinh::thread_ap_enable_reg_pp0_iter0() {
    ap_enable_reg_pp0_iter0 = ap_start.read();
}

void arcsinh::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_CS_fsm_pp0_stage0.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter6.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter8.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter9.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter10.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void arcsinh::thread_ap_pipeline_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter5.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter6.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter7.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter8.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter9.read()))) {
        ap_pipeline_idle_pp0 = ap_const_logic_1;
    } else {
        ap_pipeline_idle_pp0 = ap_const_logic_0;
    }
}

void arcsinh::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_CS_fsm_pp0_stage0.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void arcsinh::thread_ap_return() {
    ap_return = (!tmp_215_fu_274_p2.read()[0].is_01())? sc_lv<12>(): ((tmp_215_fu_274_p2.read()[0].to_bool())? sel_tmp_fu_266_p3.read(): arcsinh_table9_q0.read());
}

void arcsinh::thread_arcsinh_table9_address0() {
    arcsinh_table9_address0 =  (sc_lv<13>) (tmp_211_fu_252_p1.read());
}

void arcsinh::thread_arcsinh_table9_ce0() {
    if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_0)) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter9.read()))) {
        arcsinh_table9_ce0 = ap_const_logic_1;
    } else {
        arcsinh_table9_ce0 = ap_const_logic_0;
    }
}

void arcsinh::thread_grp_fu_96_p0() {
    grp_fu_96_p0 =  (sc_lv<29>) (ap_const_lv55_AAAAAAB);
}

void arcsinh::thread_icmp_fu_247_p2() {
    icmp_fu_247_p2 = (!tmp_284_reg_320.read().is_01() || !ap_const_lv19_0.is_01())? sc_lv<1>(): (sc_bigint<19>(tmp_284_reg_320.read()) > sc_bigint<19>(ap_const_lv19_0));
}

void arcsinh::thread_index_fu_221_p3() {
    index_fu_221_p3 = (!tmp_281_fu_181_p3.read()[0].is_01())? sc_lv<32>(): ((tmp_281_fu_181_p3.read()[0].to_bool())? tmp_228_fu_213_p3.read(): tmp_226_fu_205_p1.read());
}

void arcsinh::thread_neg_mul_fu_110_p2() {
    neg_mul_fu_110_p2 = (!ap_const_lv55_0.is_01() || !grp_fu_96_p2.read().is_01())? sc_lv<55>(): (sc_biguint<55>(ap_const_lv55_0) - sc_biguint<55>(grp_fu_96_p2.read()));
}

void arcsinh::thread_neg_ti_fu_146_p2() {
    neg_ti_fu_146_p2 = (!ap_const_lv26_0.is_01() || !trunc_fu_143_p1.read().is_01())? sc_lv<26>(): (sc_biguint<26>(ap_const_lv26_0) - sc_bigint<26>(trunc_fu_143_p1.read()));
}

void arcsinh::thread_p_v_v_fu_136_p3() {
    p_v_v_fu_136_p3 = (!ap_pipeline_reg_pp0_iter5_tmp_reg_292.read()[0].is_01())? sc_lv<25>(): ((ap_pipeline_reg_pp0_iter5_tmp_reg_292.read()[0].to_bool())? tmp_279_fu_116_p4.read(): tmp_280_fu_126_p4.read());
}

void arcsinh::thread_r_V_21_fu_161_p2() {
    r_V_21_fu_161_p2 = (!ap_const_lv26_800000.is_01() || !tmp_225_fu_155_p3.read().is_01())? sc_lv<26>(): (sc_biguint<26>(ap_const_lv26_800000) - sc_biguint<26>(tmp_225_fu_155_p3.read()));
}

void arcsinh::thread_r_V_fu_84_p3() {
    r_V_fu_84_p3 = esl_concat<14,13>(data_V_read.read(), ap_const_lv13_0);
}

void arcsinh::thread_ret_V_cast_fu_177_p1() {
    ret_V_cast_fu_177_p1 = esl_sext<17,16>(tmp_213_fu_167_p4.read());
}

void arcsinh::thread_ret_V_fu_199_p2() {
    ret_V_fu_199_p2 = (!ap_const_lv17_1.is_01() || !ret_V_cast_fu_177_p1.read().is_01())? sc_lv<17>(): (sc_biguint<17>(ap_const_lv17_1) + sc_bigint<17>(ret_V_cast_fu_177_p1.read()));
}

void arcsinh::thread_sel_tmp1_fu_256_p2() {
    sel_tmp1_fu_256_p2 = (ap_pipeline_reg_pp0_iter9_tmp_283_reg_314.read() ^ ap_const_lv1_1);
}

void arcsinh::thread_sel_tmp2_fu_261_p2() {
    sel_tmp2_fu_261_p2 = (icmp_reg_325.read() & sel_tmp1_fu_256_p2.read());
}

void arcsinh::thread_sel_tmp_fu_266_p3() {
    sel_tmp_fu_266_p3 = (!sel_tmp2_fu_261_p2.read()[0].is_01())? sc_lv<12>(): ((sel_tmp2_fu_261_p2.read()[0].to_bool())? ap_const_lv12_0: ap_const_lv12_9F7);
}

void arcsinh::thread_tmp_211_fu_252_p1() {
    tmp_211_fu_252_p1 = esl_zext<64,32>(index_reg_309.read());
}

void arcsinh::thread_tmp_213_fu_167_p4() {
    tmp_213_fu_167_p4 = r_V_21_fu_161_p2.read().range(25, 10);
}

void arcsinh::thread_tmp_215_fu_274_p2() {
    tmp_215_fu_274_p2 = (sel_tmp2_fu_261_p2.read() | ap_pipeline_reg_pp0_iter9_tmp_283_reg_314.read());
}

void arcsinh::thread_tmp_224_fu_152_p1() {
    tmp_224_fu_152_p1 = esl_sext<26,25>(ap_pipeline_reg_pp0_iter7_p_v_v_reg_298.read());
}

void arcsinh::thread_tmp_225_fu_155_p3() {
    tmp_225_fu_155_p3 = (!ap_pipeline_reg_pp0_iter7_tmp_reg_292.read()[0].is_01())? sc_lv<26>(): ((ap_pipeline_reg_pp0_iter7_tmp_reg_292.read()[0].to_bool())? neg_ti_reg_304.read(): tmp_224_fu_152_p1.read());
}

void arcsinh::thread_tmp_226_fu_205_p1() {
    tmp_226_fu_205_p1 = esl_sext<32,16>(tmp_213_fu_167_p4.read());
}

void arcsinh::thread_tmp_227_fu_209_p1() {
    tmp_227_fu_209_p1 = esl_sext<32,17>(ret_V_fu_199_p2.read());
}

void arcsinh::thread_tmp_228_fu_213_p3() {
    tmp_228_fu_213_p3 = (!tmp_s_fu_193_p2.read()[0].is_01())? sc_lv<32>(): ((tmp_s_fu_193_p2.read()[0].to_bool())? tmp_226_fu_205_p1.read(): tmp_227_fu_209_p1.read());
}

void arcsinh::thread_tmp_279_fu_116_p4() {
    tmp_279_fu_116_p4 = neg_mul_fu_110_p2.read().range(54, 30);
}

void arcsinh::thread_tmp_280_fu_126_p4() {
    tmp_280_fu_126_p4 = grp_fu_96_p2.read().range(54, 30);
}

void arcsinh::thread_tmp_281_fu_181_p3() {
    tmp_281_fu_181_p3 = r_V_21_fu_161_p2.read().range(25, 25);
}

void arcsinh::thread_tmp_282_fu_189_p1() {
    tmp_282_fu_189_p1 = r_V_21_fu_161_p2.read().range(10-1, 0);
}

void arcsinh::thread_tmp_s_fu_193_p2() {
    tmp_s_fu_193_p2 = (!tmp_282_fu_189_p1.read().is_01() || !ap_const_lv10_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_282_fu_189_p1.read() == ap_const_lv10_0);
}

void arcsinh::thread_trunc_fu_143_p1() {
    trunc_fu_143_p1 = esl_sext<26,25>(p_v_v_reg_298.read());
}

void arcsinh::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
break;
        default : 
            ap_NS_fsm = "X";
            break;
    }
}

}

