#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001affb0b8500 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001affb0fe6b0_0 .net "PC", 31 0, v000001affb0f8540_0;  1 drivers
v000001affb0fcef0_0 .var "clk", 0 0;
v000001affb0fe430_0 .net "clkout", 0 0, L_000001affb1435a0;  1 drivers
v000001affb0fdfd0_0 .net "cycles_consumed", 31 0, v000001affb0fdb70_0;  1 drivers
v000001affb0fe750_0 .var "rst", 0 0;
S_000001affb063560 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001affb0b8500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001affb0d2680 .param/l "RType" 0 4 2, C4<000000>;
P_000001affb0d26b8 .param/l "add" 0 4 5, C4<100000>;
P_000001affb0d26f0 .param/l "addi" 0 4 8, C4<001000>;
P_000001affb0d2728 .param/l "addu" 0 4 5, C4<100001>;
P_000001affb0d2760 .param/l "and_" 0 4 5, C4<100100>;
P_000001affb0d2798 .param/l "andi" 0 4 8, C4<001100>;
P_000001affb0d27d0 .param/l "beq" 0 4 10, C4<000100>;
P_000001affb0d2808 .param/l "bne" 0 4 10, C4<000101>;
P_000001affb0d2840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001affb0d2878 .param/l "j" 0 4 12, C4<000010>;
P_000001affb0d28b0 .param/l "jal" 0 4 12, C4<000011>;
P_000001affb0d28e8 .param/l "jr" 0 4 6, C4<001000>;
P_000001affb0d2920 .param/l "lw" 0 4 8, C4<100011>;
P_000001affb0d2958 .param/l "nor_" 0 4 5, C4<100111>;
P_000001affb0d2990 .param/l "or_" 0 4 5, C4<100101>;
P_000001affb0d29c8 .param/l "ori" 0 4 8, C4<001101>;
P_000001affb0d2a00 .param/l "sgt" 0 4 6, C4<101011>;
P_000001affb0d2a38 .param/l "sll" 0 4 6, C4<000000>;
P_000001affb0d2a70 .param/l "slt" 0 4 5, C4<101010>;
P_000001affb0d2aa8 .param/l "slti" 0 4 8, C4<101010>;
P_000001affb0d2ae0 .param/l "srl" 0 4 6, C4<000010>;
P_000001affb0d2b18 .param/l "sub" 0 4 5, C4<100010>;
P_000001affb0d2b50 .param/l "subu" 0 4 5, C4<100011>;
P_000001affb0d2b88 .param/l "sw" 0 4 8, C4<101011>;
P_000001affb0d2bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001affb0d2bf8 .param/l "xori" 0 4 8, C4<001110>;
L_000001affb142c70 .functor NOT 1, v000001affb0fe750_0, C4<0>, C4<0>, C4<0>;
L_000001affb142b20 .functor NOT 1, v000001affb0fe750_0, C4<0>, C4<0>, C4<0>;
L_000001affb142ce0 .functor NOT 1, v000001affb0fe750_0, C4<0>, C4<0>, C4<0>;
L_000001affb1433e0 .functor NOT 1, v000001affb0fe750_0, C4<0>, C4<0>, C4<0>;
L_000001affb142c00 .functor NOT 1, v000001affb0fe750_0, C4<0>, C4<0>, C4<0>;
L_000001affb142ff0 .functor NOT 1, v000001affb0fe750_0, C4<0>, C4<0>, C4<0>;
L_000001affb142d50 .functor NOT 1, v000001affb0fe750_0, C4<0>, C4<0>, C4<0>;
L_000001affb142ab0 .functor NOT 1, v000001affb0fe750_0, C4<0>, C4<0>, C4<0>;
L_000001affb1435a0 .functor OR 1, v000001affb0fcef0_0, v000001affb0c2180_0, C4<0>, C4<0>;
L_000001affb142a40 .functor OR 1, L_000001affb18faf0, L_000001affb190130, C4<0>, C4<0>;
L_000001affb142f10 .functor AND 1, L_000001affb1903b0, L_000001affb191350, C4<1>, C4<1>;
L_000001affb143610 .functor NOT 1, v000001affb0fe750_0, C4<0>, C4<0>, C4<0>;
L_000001affb142dc0 .functor OR 1, L_000001affb18feb0, L_000001affb18ff50, C4<0>, C4<0>;
L_000001affb143300 .functor OR 1, L_000001affb142dc0, L_000001affb18fff0, C4<0>, C4<0>;
L_000001affb142e30 .functor OR 1, L_000001affb1913f0, L_000001affb1a2290, C4<0>, C4<0>;
L_000001affb1434c0 .functor AND 1, L_000001affb191210, L_000001affb142e30, C4<1>, C4<1>;
L_000001affb143680 .functor OR 1, L_000001affb1a1e30, L_000001affb1a2150, C4<0>, C4<0>;
L_000001affb1429d0 .functor AND 1, L_000001affb1a2c90, L_000001affb143680, C4<1>, C4<1>;
L_000001affb142ea0 .functor NOT 1, L_000001affb1435a0, C4<0>, C4<0>, C4<0>;
v000001affb0f87c0_0 .net "ALUOp", 3 0, v000001affb0c2ae0_0;  1 drivers
v000001affb0f89a0_0 .net "ALUResult", 31 0, v000001affb0f8d60_0;  1 drivers
v000001affb0f6ec0_0 .net "ALUSrc", 0 0, v000001affb0c1fa0_0;  1 drivers
v000001affb0f9150_0 .net "ALUin2", 31 0, L_000001affb1a2010;  1 drivers
v000001affb0fa7d0_0 .net "MemReadEn", 0 0, v000001affb0c31c0_0;  1 drivers
v000001affb0fa410_0 .net "MemWriteEn", 0 0, v000001affb0c2040_0;  1 drivers
v000001affb0f9970_0 .net "MemtoReg", 0 0, v000001affb0c2720_0;  1 drivers
v000001affb0f95b0_0 .net "PC", 31 0, v000001affb0f8540_0;  alias, 1 drivers
v000001affb0fa9b0_0 .net "PCPlus1", 31 0, L_000001affb190bd0;  1 drivers
v000001affb0faaf0_0 .net "PCsrc", 0 0, v000001affb0f8cc0_0;  1 drivers
v000001affb0f9650_0 .net "RegDst", 0 0, v000001affb0c16e0_0;  1 drivers
v000001affb0facd0_0 .net "RegWriteEn", 0 0, v000001affb0c20e0_0;  1 drivers
v000001affb0f9330_0 .net "WriteRegister", 4 0, L_000001affb191170;  1 drivers
v000001affb0f9510_0 .net *"_ivl_0", 0 0, L_000001affb142c70;  1 drivers
L_000001affb1437b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001affb0f8ed0_0 .net/2u *"_ivl_10", 4 0, L_000001affb1437b0;  1 drivers
L_000001affb143ba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001affb0fa5f0_0 .net *"_ivl_101", 15 0, L_000001affb143ba0;  1 drivers
v000001affb0fa870_0 .net *"_ivl_102", 31 0, L_000001affb190310;  1 drivers
L_000001affb143be8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001affb0fa370_0 .net *"_ivl_105", 25 0, L_000001affb143be8;  1 drivers
L_000001affb143c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001affb0f96f0_0 .net/2u *"_ivl_106", 31 0, L_000001affb143c30;  1 drivers
v000001affb0f9c90_0 .net *"_ivl_108", 0 0, L_000001affb1903b0;  1 drivers
L_000001affb143c78 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001affb0f9f10_0 .net/2u *"_ivl_110", 5 0, L_000001affb143c78;  1 drivers
v000001affb0fa910_0 .net *"_ivl_112", 0 0, L_000001affb191350;  1 drivers
v000001affb0f9830_0 .net *"_ivl_115", 0 0, L_000001affb142f10;  1 drivers
v000001affb0f9ab0_0 .net *"_ivl_116", 47 0, L_000001affb18fcd0;  1 drivers
L_000001affb143cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001affb0f9a10_0 .net *"_ivl_119", 15 0, L_000001affb143cc0;  1 drivers
L_000001affb1437f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001affb0fad70_0 .net/2u *"_ivl_12", 5 0, L_000001affb1437f8;  1 drivers
v000001affb0f8f70_0 .net *"_ivl_120", 47 0, L_000001affb190270;  1 drivers
L_000001affb143d08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001affb0faa50_0 .net *"_ivl_123", 15 0, L_000001affb143d08;  1 drivers
v000001affb0f9790_0 .net *"_ivl_125", 0 0, L_000001affb190090;  1 drivers
v000001affb0fab90_0 .net *"_ivl_126", 31 0, L_000001affb1909f0;  1 drivers
v000001affb0f91f0_0 .net *"_ivl_128", 47 0, L_000001affb1901d0;  1 drivers
v000001affb0f9010_0 .net *"_ivl_130", 47 0, L_000001affb1904f0;  1 drivers
v000001affb0f9290_0 .net *"_ivl_132", 47 0, L_000001affb18f910;  1 drivers
v000001affb0fa4b0_0 .net *"_ivl_134", 47 0, L_000001affb1915d0;  1 drivers
v000001affb0f98d0_0 .net *"_ivl_14", 0 0, L_000001affb0fd3f0;  1 drivers
v000001affb0fac30_0 .net *"_ivl_140", 0 0, L_000001affb143610;  1 drivers
L_000001affb143d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001affb0f90b0_0 .net/2u *"_ivl_142", 31 0, L_000001affb143d98;  1 drivers
L_000001affb143e70 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001affb0f93d0_0 .net/2u *"_ivl_146", 5 0, L_000001affb143e70;  1 drivers
v000001affb0f9470_0 .net *"_ivl_148", 0 0, L_000001affb18feb0;  1 drivers
L_000001affb143eb8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001affb0fa230_0 .net/2u *"_ivl_150", 5 0, L_000001affb143eb8;  1 drivers
v000001affb0f9b50_0 .net *"_ivl_152", 0 0, L_000001affb18ff50;  1 drivers
v000001affb0f9bf0_0 .net *"_ivl_155", 0 0, L_000001affb142dc0;  1 drivers
L_000001affb143f00 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001affb0f9d30_0 .net/2u *"_ivl_156", 5 0, L_000001affb143f00;  1 drivers
v000001affb0f9dd0_0 .net *"_ivl_158", 0 0, L_000001affb18fff0;  1 drivers
L_000001affb143840 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001affb0f9e70_0 .net/2u *"_ivl_16", 4 0, L_000001affb143840;  1 drivers
v000001affb0f9fb0_0 .net *"_ivl_161", 0 0, L_000001affb143300;  1 drivers
L_000001affb143f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001affb0fa050_0 .net/2u *"_ivl_162", 15 0, L_000001affb143f48;  1 drivers
v000001affb0fa0f0_0 .net *"_ivl_164", 31 0, L_000001affb1906d0;  1 drivers
v000001affb0fa190_0 .net *"_ivl_167", 0 0, L_000001affb191490;  1 drivers
v000001affb0fa2d0_0 .net *"_ivl_168", 15 0, L_000001affb190770;  1 drivers
v000001affb0fa550_0 .net *"_ivl_170", 31 0, L_000001affb190810;  1 drivers
v000001affb0fa690_0 .net *"_ivl_174", 31 0, L_000001affb1910d0;  1 drivers
L_000001affb143f90 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001affb0fa730_0 .net *"_ivl_177", 25 0, L_000001affb143f90;  1 drivers
L_000001affb143fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001affb0fcc40_0 .net/2u *"_ivl_178", 31 0, L_000001affb143fd8;  1 drivers
v000001affb0fb020_0 .net *"_ivl_180", 0 0, L_000001affb191210;  1 drivers
L_000001affb144020 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001affb0fb520_0 .net/2u *"_ivl_182", 5 0, L_000001affb144020;  1 drivers
v000001affb0fc7e0_0 .net *"_ivl_184", 0 0, L_000001affb1913f0;  1 drivers
L_000001affb144068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001affb0faee0_0 .net/2u *"_ivl_186", 5 0, L_000001affb144068;  1 drivers
v000001affb0fc4c0_0 .net *"_ivl_188", 0 0, L_000001affb1a2290;  1 drivers
v000001affb0fb7a0_0 .net *"_ivl_19", 4 0, L_000001affb0fe930;  1 drivers
v000001affb0fb0c0_0 .net *"_ivl_191", 0 0, L_000001affb142e30;  1 drivers
v000001affb0fbac0_0 .net *"_ivl_193", 0 0, L_000001affb1434c0;  1 drivers
L_000001affb1440b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001affb0fb160_0 .net/2u *"_ivl_194", 5 0, L_000001affb1440b0;  1 drivers
v000001affb0fc920_0 .net *"_ivl_196", 0 0, L_000001affb1a3230;  1 drivers
L_000001affb1440f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001affb0fc560_0 .net/2u *"_ivl_198", 31 0, L_000001affb1440f8;  1 drivers
L_000001affb143768 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001affb0fc060_0 .net/2u *"_ivl_2", 5 0, L_000001affb143768;  1 drivers
v000001affb0fcb00_0 .net *"_ivl_20", 4 0, L_000001affb0fe9d0;  1 drivers
v000001affb0fc240_0 .net *"_ivl_200", 31 0, L_000001affb1a3550;  1 drivers
v000001affb0fb840_0 .net *"_ivl_204", 31 0, L_000001affb1a32d0;  1 drivers
L_000001affb144140 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001affb0fbb60_0 .net *"_ivl_207", 25 0, L_000001affb144140;  1 drivers
L_000001affb144188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001affb0fb480_0 .net/2u *"_ivl_208", 31 0, L_000001affb144188;  1 drivers
v000001affb0fc6a0_0 .net *"_ivl_210", 0 0, L_000001affb1a2c90;  1 drivers
L_000001affb1441d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001affb0fb340_0 .net/2u *"_ivl_212", 5 0, L_000001affb1441d0;  1 drivers
v000001affb0fcd80_0 .net *"_ivl_214", 0 0, L_000001affb1a1e30;  1 drivers
L_000001affb144218 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001affb0fcba0_0 .net/2u *"_ivl_216", 5 0, L_000001affb144218;  1 drivers
v000001affb0fc600_0 .net *"_ivl_218", 0 0, L_000001affb1a2150;  1 drivers
v000001affb0fb3e0_0 .net *"_ivl_221", 0 0, L_000001affb143680;  1 drivers
v000001affb0fc880_0 .net *"_ivl_223", 0 0, L_000001affb1429d0;  1 drivers
L_000001affb144260 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001affb0fc740_0 .net/2u *"_ivl_224", 5 0, L_000001affb144260;  1 drivers
v000001affb0fbde0_0 .net *"_ivl_226", 0 0, L_000001affb1a2d30;  1 drivers
v000001affb0fc380_0 .net *"_ivl_228", 31 0, L_000001affb1a2f10;  1 drivers
v000001affb0fc1a0_0 .net *"_ivl_24", 0 0, L_000001affb142ce0;  1 drivers
L_000001affb143888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001affb0fbd40_0 .net/2u *"_ivl_26", 4 0, L_000001affb143888;  1 drivers
v000001affb0fb8e0_0 .net *"_ivl_29", 4 0, L_000001affb0fd5d0;  1 drivers
v000001affb0fc9c0_0 .net *"_ivl_32", 0 0, L_000001affb1433e0;  1 drivers
L_000001affb1438d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001affb0fb200_0 .net/2u *"_ivl_34", 4 0, L_000001affb1438d0;  1 drivers
v000001affb0fbc00_0 .net *"_ivl_37", 4 0, L_000001affb0fe070;  1 drivers
v000001affb0fb980_0 .net *"_ivl_40", 0 0, L_000001affb142c00;  1 drivers
L_000001affb143918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001affb0fba20_0 .net/2u *"_ivl_42", 15 0, L_000001affb143918;  1 drivers
v000001affb0fbca0_0 .net *"_ivl_45", 15 0, L_000001affb191670;  1 drivers
v000001affb0fb5c0_0 .net *"_ivl_48", 0 0, L_000001affb142ff0;  1 drivers
v000001affb0fbe80_0 .net *"_ivl_5", 5 0, L_000001affb0fe7f0;  1 drivers
L_000001affb143960 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001affb0faf80_0 .net/2u *"_ivl_50", 36 0, L_000001affb143960;  1 drivers
L_000001affb1439a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001affb0fc2e0_0 .net/2u *"_ivl_52", 31 0, L_000001affb1439a8;  1 drivers
v000001affb0fb2a0_0 .net *"_ivl_55", 4 0, L_000001affb190950;  1 drivers
v000001affb0fb660_0 .net *"_ivl_56", 36 0, L_000001affb190f90;  1 drivers
v000001affb0fc100_0 .net *"_ivl_58", 36 0, L_000001affb18f7d0;  1 drivers
v000001affb0fcce0_0 .net *"_ivl_62", 0 0, L_000001affb142d50;  1 drivers
L_000001affb1439f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001affb0fca60_0 .net/2u *"_ivl_64", 5 0, L_000001affb1439f0;  1 drivers
v000001affb0fbf20_0 .net *"_ivl_67", 5 0, L_000001affb190a90;  1 drivers
v000001affb0fc420_0 .net *"_ivl_70", 0 0, L_000001affb142ab0;  1 drivers
L_000001affb143a38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001affb0fb700_0 .net/2u *"_ivl_72", 57 0, L_000001affb143a38;  1 drivers
L_000001affb143a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001affb0fbfc0_0 .net/2u *"_ivl_74", 31 0, L_000001affb143a80;  1 drivers
v000001affb0fd2b0_0 .net *"_ivl_77", 25 0, L_000001affb18f870;  1 drivers
v000001affb0fd710_0 .net *"_ivl_78", 57 0, L_000001affb18fb90;  1 drivers
v000001affb0fd990_0 .net *"_ivl_8", 0 0, L_000001affb142b20;  1 drivers
v000001affb0fd7b0_0 .net *"_ivl_80", 57 0, L_000001affb190c70;  1 drivers
L_000001affb143ac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001affb0fcf90_0 .net/2u *"_ivl_84", 31 0, L_000001affb143ac8;  1 drivers
L_000001affb143b10 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001affb0fed90_0 .net/2u *"_ivl_88", 5 0, L_000001affb143b10;  1 drivers
v000001affb0fd0d0_0 .net *"_ivl_90", 0 0, L_000001affb18faf0;  1 drivers
L_000001affb143b58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001affb0fd170_0 .net/2u *"_ivl_92", 5 0, L_000001affb143b58;  1 drivers
v000001affb0fda30_0 .net *"_ivl_94", 0 0, L_000001affb190130;  1 drivers
v000001affb0fd850_0 .net *"_ivl_97", 0 0, L_000001affb142a40;  1 drivers
v000001affb0fea70_0 .net *"_ivl_98", 47 0, L_000001affb190590;  1 drivers
v000001affb0fe1b0_0 .net "adderResult", 31 0, L_000001affb18f9b0;  1 drivers
v000001affb0fd8f0_0 .net "address", 31 0, L_000001affb190d10;  1 drivers
v000001affb0fdad0_0 .net "clk", 0 0, L_000001affb1435a0;  alias, 1 drivers
v000001affb0fdb70_0 .var "cycles_consumed", 31 0;
v000001affb0fd530_0 .net "extImm", 31 0, L_000001affb191030;  1 drivers
v000001affb0fd350_0 .net "funct", 5 0, L_000001affb190b30;  1 drivers
v000001affb0fecf0_0 .net "hlt", 0 0, v000001affb0c2180_0;  1 drivers
v000001affb0feb10_0 .net "imm", 15 0, L_000001affb191530;  1 drivers
v000001affb0fe4d0_0 .net "immediate", 31 0, L_000001affb1a3370;  1 drivers
v000001affb0febb0_0 .net "input_clk", 0 0, v000001affb0fcef0_0;  1 drivers
v000001affb0fe610_0 .net "instruction", 31 0, L_000001affb190ef0;  1 drivers
v000001affb0fe250_0 .net "memoryReadData", 31 0, v000001affb0f80e0_0;  1 drivers
v000001affb0fe2f0_0 .net "nextPC", 31 0, L_000001affb190db0;  1 drivers
v000001affb0fe110_0 .net "opcode", 5 0, L_000001affb0fe890;  1 drivers
v000001affb0fdcb0_0 .net "rd", 4 0, L_000001affb0fd490;  1 drivers
v000001affb0fdc10_0 .net "readData1", 31 0, L_000001affb143450;  1 drivers
v000001affb0fe570_0 .net "readData1_w", 31 0, L_000001affb1a2330;  1 drivers
v000001affb0fd210_0 .net "readData2", 31 0, L_000001affb143060;  1 drivers
v000001affb0fd030_0 .net "rs", 4 0, L_000001affb0fd670;  1 drivers
v000001affb0fdd50_0 .net "rst", 0 0, v000001affb0fe750_0;  1 drivers
v000001affb0fddf0_0 .net "rt", 4 0, L_000001affb1908b0;  1 drivers
v000001affb0fde90_0 .net "shamt", 31 0, L_000001affb190450;  1 drivers
v000001affb0fec50_0 .net "wire_instruction", 31 0, L_000001affb143370;  1 drivers
v000001affb0fe390_0 .net "writeData", 31 0, L_000001affb1a20b0;  1 drivers
v000001affb0fdf30_0 .net "zero", 0 0, L_000001affb1a1a70;  1 drivers
L_000001affb0fe7f0 .part L_000001affb190ef0, 26, 6;
L_000001affb0fe890 .functor MUXZ 6, L_000001affb0fe7f0, L_000001affb143768, L_000001affb142c70, C4<>;
L_000001affb0fd3f0 .cmp/eq 6, L_000001affb0fe890, L_000001affb1437f8;
L_000001affb0fe930 .part L_000001affb190ef0, 11, 5;
L_000001affb0fe9d0 .functor MUXZ 5, L_000001affb0fe930, L_000001affb143840, L_000001affb0fd3f0, C4<>;
L_000001affb0fd490 .functor MUXZ 5, L_000001affb0fe9d0, L_000001affb1437b0, L_000001affb142b20, C4<>;
L_000001affb0fd5d0 .part L_000001affb190ef0, 21, 5;
L_000001affb0fd670 .functor MUXZ 5, L_000001affb0fd5d0, L_000001affb143888, L_000001affb142ce0, C4<>;
L_000001affb0fe070 .part L_000001affb190ef0, 16, 5;
L_000001affb1908b0 .functor MUXZ 5, L_000001affb0fe070, L_000001affb1438d0, L_000001affb1433e0, C4<>;
L_000001affb191670 .part L_000001affb190ef0, 0, 16;
L_000001affb191530 .functor MUXZ 16, L_000001affb191670, L_000001affb143918, L_000001affb142c00, C4<>;
L_000001affb190950 .part L_000001affb190ef0, 6, 5;
L_000001affb190f90 .concat [ 5 32 0 0], L_000001affb190950, L_000001affb1439a8;
L_000001affb18f7d0 .functor MUXZ 37, L_000001affb190f90, L_000001affb143960, L_000001affb142ff0, C4<>;
L_000001affb190450 .part L_000001affb18f7d0, 0, 32;
L_000001affb190a90 .part L_000001affb190ef0, 0, 6;
L_000001affb190b30 .functor MUXZ 6, L_000001affb190a90, L_000001affb1439f0, L_000001affb142d50, C4<>;
L_000001affb18f870 .part L_000001affb190ef0, 0, 26;
L_000001affb18fb90 .concat [ 26 32 0 0], L_000001affb18f870, L_000001affb143a80;
L_000001affb190c70 .functor MUXZ 58, L_000001affb18fb90, L_000001affb143a38, L_000001affb142ab0, C4<>;
L_000001affb190d10 .part L_000001affb190c70, 0, 32;
L_000001affb190bd0 .arith/sum 32, v000001affb0f8540_0, L_000001affb143ac8;
L_000001affb18faf0 .cmp/eq 6, L_000001affb0fe890, L_000001affb143b10;
L_000001affb190130 .cmp/eq 6, L_000001affb0fe890, L_000001affb143b58;
L_000001affb190590 .concat [ 32 16 0 0], L_000001affb190d10, L_000001affb143ba0;
L_000001affb190310 .concat [ 6 26 0 0], L_000001affb0fe890, L_000001affb143be8;
L_000001affb1903b0 .cmp/eq 32, L_000001affb190310, L_000001affb143c30;
L_000001affb191350 .cmp/eq 6, L_000001affb190b30, L_000001affb143c78;
L_000001affb18fcd0 .concat [ 32 16 0 0], L_000001affb143450, L_000001affb143cc0;
L_000001affb190270 .concat [ 32 16 0 0], v000001affb0f8540_0, L_000001affb143d08;
L_000001affb190090 .part L_000001affb191530, 15, 1;
LS_000001affb1909f0_0_0 .concat [ 1 1 1 1], L_000001affb190090, L_000001affb190090, L_000001affb190090, L_000001affb190090;
LS_000001affb1909f0_0_4 .concat [ 1 1 1 1], L_000001affb190090, L_000001affb190090, L_000001affb190090, L_000001affb190090;
LS_000001affb1909f0_0_8 .concat [ 1 1 1 1], L_000001affb190090, L_000001affb190090, L_000001affb190090, L_000001affb190090;
LS_000001affb1909f0_0_12 .concat [ 1 1 1 1], L_000001affb190090, L_000001affb190090, L_000001affb190090, L_000001affb190090;
LS_000001affb1909f0_0_16 .concat [ 1 1 1 1], L_000001affb190090, L_000001affb190090, L_000001affb190090, L_000001affb190090;
LS_000001affb1909f0_0_20 .concat [ 1 1 1 1], L_000001affb190090, L_000001affb190090, L_000001affb190090, L_000001affb190090;
LS_000001affb1909f0_0_24 .concat [ 1 1 1 1], L_000001affb190090, L_000001affb190090, L_000001affb190090, L_000001affb190090;
LS_000001affb1909f0_0_28 .concat [ 1 1 1 1], L_000001affb190090, L_000001affb190090, L_000001affb190090, L_000001affb190090;
LS_000001affb1909f0_1_0 .concat [ 4 4 4 4], LS_000001affb1909f0_0_0, LS_000001affb1909f0_0_4, LS_000001affb1909f0_0_8, LS_000001affb1909f0_0_12;
LS_000001affb1909f0_1_4 .concat [ 4 4 4 4], LS_000001affb1909f0_0_16, LS_000001affb1909f0_0_20, LS_000001affb1909f0_0_24, LS_000001affb1909f0_0_28;
L_000001affb1909f0 .concat [ 16 16 0 0], LS_000001affb1909f0_1_0, LS_000001affb1909f0_1_4;
L_000001affb1901d0 .concat [ 16 32 0 0], L_000001affb191530, L_000001affb1909f0;
L_000001affb1904f0 .arith/sum 48, L_000001affb190270, L_000001affb1901d0;
L_000001affb18f910 .functor MUXZ 48, L_000001affb1904f0, L_000001affb18fcd0, L_000001affb142f10, C4<>;
L_000001affb1915d0 .functor MUXZ 48, L_000001affb18f910, L_000001affb190590, L_000001affb142a40, C4<>;
L_000001affb18f9b0 .part L_000001affb1915d0, 0, 32;
L_000001affb190db0 .functor MUXZ 32, L_000001affb190bd0, L_000001affb18f9b0, v000001affb0f8cc0_0, C4<>;
L_000001affb190ef0 .functor MUXZ 32, L_000001affb143370, L_000001affb143d98, L_000001affb143610, C4<>;
L_000001affb18feb0 .cmp/eq 6, L_000001affb0fe890, L_000001affb143e70;
L_000001affb18ff50 .cmp/eq 6, L_000001affb0fe890, L_000001affb143eb8;
L_000001affb18fff0 .cmp/eq 6, L_000001affb0fe890, L_000001affb143f00;
L_000001affb1906d0 .concat [ 16 16 0 0], L_000001affb191530, L_000001affb143f48;
L_000001affb191490 .part L_000001affb191530, 15, 1;
LS_000001affb190770_0_0 .concat [ 1 1 1 1], L_000001affb191490, L_000001affb191490, L_000001affb191490, L_000001affb191490;
LS_000001affb190770_0_4 .concat [ 1 1 1 1], L_000001affb191490, L_000001affb191490, L_000001affb191490, L_000001affb191490;
LS_000001affb190770_0_8 .concat [ 1 1 1 1], L_000001affb191490, L_000001affb191490, L_000001affb191490, L_000001affb191490;
LS_000001affb190770_0_12 .concat [ 1 1 1 1], L_000001affb191490, L_000001affb191490, L_000001affb191490, L_000001affb191490;
L_000001affb190770 .concat [ 4 4 4 4], LS_000001affb190770_0_0, LS_000001affb190770_0_4, LS_000001affb190770_0_8, LS_000001affb190770_0_12;
L_000001affb190810 .concat [ 16 16 0 0], L_000001affb191530, L_000001affb190770;
L_000001affb191030 .functor MUXZ 32, L_000001affb190810, L_000001affb1906d0, L_000001affb143300, C4<>;
L_000001affb1910d0 .concat [ 6 26 0 0], L_000001affb0fe890, L_000001affb143f90;
L_000001affb191210 .cmp/eq 32, L_000001affb1910d0, L_000001affb143fd8;
L_000001affb1913f0 .cmp/eq 6, L_000001affb190b30, L_000001affb144020;
L_000001affb1a2290 .cmp/eq 6, L_000001affb190b30, L_000001affb144068;
L_000001affb1a3230 .cmp/eq 6, L_000001affb0fe890, L_000001affb1440b0;
L_000001affb1a3550 .functor MUXZ 32, L_000001affb191030, L_000001affb1440f8, L_000001affb1a3230, C4<>;
L_000001affb1a3370 .functor MUXZ 32, L_000001affb1a3550, L_000001affb190450, L_000001affb1434c0, C4<>;
L_000001affb1a32d0 .concat [ 6 26 0 0], L_000001affb0fe890, L_000001affb144140;
L_000001affb1a2c90 .cmp/eq 32, L_000001affb1a32d0, L_000001affb144188;
L_000001affb1a1e30 .cmp/eq 6, L_000001affb190b30, L_000001affb1441d0;
L_000001affb1a2150 .cmp/eq 6, L_000001affb190b30, L_000001affb144218;
L_000001affb1a2d30 .cmp/eq 6, L_000001affb0fe890, L_000001affb144260;
L_000001affb1a2f10 .functor MUXZ 32, L_000001affb143450, v000001affb0f8540_0, L_000001affb1a2d30, C4<>;
L_000001affb1a2330 .functor MUXZ 32, L_000001affb1a2f10, L_000001affb143060, L_000001affb1429d0, C4<>;
S_000001affb0636f0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001affb063560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001affb0ce4b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001affb1427a0 .functor NOT 1, v000001affb0c1fa0_0, C4<0>, C4<0>, C4<0>;
v000001affb0c1640_0 .net *"_ivl_0", 0 0, L_000001affb1427a0;  1 drivers
v000001affb0c1b40_0 .net "in1", 31 0, L_000001affb143060;  alias, 1 drivers
v000001affb0c1dc0_0 .net "in2", 31 0, L_000001affb1a3370;  alias, 1 drivers
v000001affb0c2900_0 .net "out", 31 0, L_000001affb1a2010;  alias, 1 drivers
v000001affb0c29a0_0 .net "s", 0 0, v000001affb0c1fa0_0;  alias, 1 drivers
L_000001affb1a2010 .functor MUXZ 32, L_000001affb1a3370, L_000001affb143060, L_000001affb1427a0, C4<>;
S_000001affb1069c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001affb063560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001affb140090 .param/l "RType" 0 4 2, C4<000000>;
P_000001affb1400c8 .param/l "add" 0 4 5, C4<100000>;
P_000001affb140100 .param/l "addi" 0 4 8, C4<001000>;
P_000001affb140138 .param/l "addu" 0 4 5, C4<100001>;
P_000001affb140170 .param/l "and_" 0 4 5, C4<100100>;
P_000001affb1401a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001affb1401e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001affb140218 .param/l "bne" 0 4 10, C4<000101>;
P_000001affb140250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001affb140288 .param/l "j" 0 4 12, C4<000010>;
P_000001affb1402c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001affb1402f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001affb140330 .param/l "lw" 0 4 8, C4<100011>;
P_000001affb140368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001affb1403a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001affb1403d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001affb140410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001affb140448 .param/l "sll" 0 4 6, C4<000000>;
P_000001affb140480 .param/l "slt" 0 4 5, C4<101010>;
P_000001affb1404b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001affb1404f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001affb140528 .param/l "sub" 0 4 5, C4<100010>;
P_000001affb140560 .param/l "subu" 0 4 5, C4<100011>;
P_000001affb140598 .param/l "sw" 0 4 8, C4<101011>;
P_000001affb1405d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001affb140608 .param/l "xori" 0 4 8, C4<001110>;
v000001affb0c2ae0_0 .var "ALUOp", 3 0;
v000001affb0c1fa0_0 .var "ALUSrc", 0 0;
v000001affb0c31c0_0 .var "MemReadEn", 0 0;
v000001affb0c2040_0 .var "MemWriteEn", 0 0;
v000001affb0c2720_0 .var "MemtoReg", 0 0;
v000001affb0c16e0_0 .var "RegDst", 0 0;
v000001affb0c20e0_0 .var "RegWriteEn", 0 0;
v000001affb0c25e0_0 .net "funct", 5 0, L_000001affb190b30;  alias, 1 drivers
v000001affb0c2180_0 .var "hlt", 0 0;
v000001affb0c2680_0 .net "opcode", 5 0, L_000001affb0fe890;  alias, 1 drivers
v000001affb0c22c0_0 .net "rst", 0 0, v000001affb0fe750_0;  alias, 1 drivers
E_000001affb0ce530 .event anyedge, v000001affb0c22c0_0, v000001affb0c2680_0, v000001affb0c25e0_0;
S_000001affb0f6ce0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001affb063560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001affb0ce370 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001affb143370 .functor BUFZ 32, L_000001affb18fa50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001affb0c2360_0 .net "Data_Out", 31 0, L_000001affb143370;  alias, 1 drivers
v000001affb0c1780 .array "InstMem", 0 1023, 31 0;
v000001affb0c2400_0 .net *"_ivl_0", 31 0, L_000001affb18fa50;  1 drivers
v000001affb0c24a0_0 .net *"_ivl_3", 9 0, L_000001affb190630;  1 drivers
v000001affb0c2b80_0 .net *"_ivl_4", 11 0, L_000001affb190e50;  1 drivers
L_000001affb143d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001affb0c27c0_0 .net *"_ivl_7", 1 0, L_000001affb143d50;  1 drivers
v000001affb0c2c20_0 .net "addr", 31 0, v000001affb0f8540_0;  alias, 1 drivers
v000001affb0c2ea0_0 .var/i "i", 31 0;
L_000001affb18fa50 .array/port v000001affb0c1780, L_000001affb190e50;
L_000001affb190630 .part v000001affb0f8540_0, 0, 10;
L_000001affb190e50 .concat [ 10 2 0 0], L_000001affb190630, L_000001affb143d50;
S_000001affb106b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001affb063560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001affb143450 .functor BUFZ 32, L_000001affb18fd70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001affb143060 .functor BUFZ 32, L_000001affb18fc30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001affb0c3120_0 .net *"_ivl_0", 31 0, L_000001affb18fd70;  1 drivers
v000001affb0c3300_0 .net *"_ivl_10", 6 0, L_000001affb1912b0;  1 drivers
L_000001affb143e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001affb0a4e70_0 .net *"_ivl_13", 1 0, L_000001affb143e28;  1 drivers
v000001affb0a3890_0 .net *"_ivl_2", 6 0, L_000001affb18fe10;  1 drivers
L_000001affb143de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001affb0f7dc0_0 .net *"_ivl_5", 1 0, L_000001affb143de0;  1 drivers
v000001affb0f78c0_0 .net *"_ivl_8", 31 0, L_000001affb18fc30;  1 drivers
v000001affb0f7960_0 .net "clk", 0 0, L_000001affb1435a0;  alias, 1 drivers
v000001affb0f7820_0 .var/i "i", 31 0;
v000001affb0f8360_0 .net "readData1", 31 0, L_000001affb143450;  alias, 1 drivers
v000001affb0f8400_0 .net "readData2", 31 0, L_000001affb143060;  alias, 1 drivers
v000001affb0f7500_0 .net "readRegister1", 4 0, L_000001affb0fd670;  alias, 1 drivers
v000001affb0f75a0_0 .net "readRegister2", 4 0, L_000001affb1908b0;  alias, 1 drivers
v000001affb0f7be0 .array "registers", 31 0, 31 0;
v000001affb0f7a00_0 .net "rst", 0 0, v000001affb0fe750_0;  alias, 1 drivers
v000001affb0f7000_0 .net "we", 0 0, v000001affb0c20e0_0;  alias, 1 drivers
v000001affb0f6f60_0 .net "writeData", 31 0, L_000001affb1a20b0;  alias, 1 drivers
v000001affb0f8860_0 .net "writeRegister", 4 0, L_000001affb191170;  alias, 1 drivers
E_000001affb0ce570/0 .event negedge, v000001affb0c22c0_0;
E_000001affb0ce570/1 .event posedge, v000001affb0f7960_0;
E_000001affb0ce570 .event/or E_000001affb0ce570/0, E_000001affb0ce570/1;
L_000001affb18fd70 .array/port v000001affb0f7be0, L_000001affb18fe10;
L_000001affb18fe10 .concat [ 5 2 0 0], L_000001affb0fd670, L_000001affb143de0;
L_000001affb18fc30 .array/port v000001affb0f7be0, L_000001affb1912b0;
L_000001affb1912b0 .concat [ 5 2 0 0], L_000001affb1908b0, L_000001affb143e28;
S_000001affb061390 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001affb106b50;
 .timescale 0 0;
v000001affb0c2fe0_0 .var/i "i", 31 0;
S_000001affb061520 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001affb063560;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001affb0ce3f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001affb142b90 .functor NOT 1, v000001affb0c16e0_0, C4<0>, C4<0>, C4<0>;
v000001affb0f7aa0_0 .net *"_ivl_0", 0 0, L_000001affb142b90;  1 drivers
v000001affb0f7c80_0 .net "in1", 4 0, L_000001affb1908b0;  alias, 1 drivers
v000001affb0f7780_0 .net "in2", 4 0, L_000001affb0fd490;  alias, 1 drivers
v000001affb0f8040_0 .net "out", 4 0, L_000001affb191170;  alias, 1 drivers
v000001affb0f8c20_0 .net "s", 0 0, v000001affb0c16e0_0;  alias, 1 drivers
L_000001affb191170 .functor MUXZ 5, L_000001affb0fd490, L_000001affb1908b0, L_000001affb142b90, C4<>;
S_000001affb04b120 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001affb063560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001affb0ce5b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001affb142f80 .functor NOT 1, v000001affb0c2720_0, C4<0>, C4<0>, C4<0>;
v000001affb0f8b80_0 .net *"_ivl_0", 0 0, L_000001affb142f80;  1 drivers
v000001affb0f8900_0 .net "in1", 31 0, v000001affb0f8d60_0;  alias, 1 drivers
v000001affb0f73c0_0 .net "in2", 31 0, v000001affb0f80e0_0;  alias, 1 drivers
v000001affb0f70a0_0 .net "out", 31 0, L_000001affb1a20b0;  alias, 1 drivers
v000001affb0f7e60_0 .net "s", 0 0, v000001affb0c2720_0;  alias, 1 drivers
L_000001affb1a20b0 .functor MUXZ 32, v000001affb0f80e0_0, v000001affb0f8d60_0, L_000001affb142f80, C4<>;
S_000001affb04b2b0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001affb063560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001affb08e950 .param/l "ADD" 0 9 12, C4<0000>;
P_000001affb08e988 .param/l "AND" 0 9 12, C4<0010>;
P_000001affb08e9c0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001affb08e9f8 .param/l "OR" 0 9 12, C4<0011>;
P_000001affb08ea30 .param/l "SGT" 0 9 12, C4<0111>;
P_000001affb08ea68 .param/l "SLL" 0 9 12, C4<1000>;
P_000001affb08eaa0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001affb08ead8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001affb08eb10 .param/l "SUB" 0 9 12, C4<0001>;
P_000001affb08eb48 .param/l "XOR" 0 9 12, C4<0100>;
P_000001affb08eb80 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001affb08ebb8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001affb1442a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001affb0f7140_0 .net/2u *"_ivl_0", 31 0, L_000001affb1442a8;  1 drivers
v000001affb0f8680_0 .net "opSel", 3 0, v000001affb0c2ae0_0;  alias, 1 drivers
v000001affb0f8a40_0 .net "operand1", 31 0, L_000001affb1a2330;  alias, 1 drivers
v000001affb0f7460_0 .net "operand2", 31 0, L_000001affb1a2010;  alias, 1 drivers
v000001affb0f8d60_0 .var "result", 31 0;
v000001affb0f7640_0 .net "zero", 0 0, L_000001affb1a1a70;  alias, 1 drivers
E_000001affb0ce5f0 .event anyedge, v000001affb0c2ae0_0, v000001affb0f8a40_0, v000001affb0c2900_0;
L_000001affb1a1a70 .cmp/eq 32, v000001affb0f8d60_0, L_000001affb1442a8;
S_000001affb08ec00 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001affb063560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001affb141660 .param/l "RType" 0 4 2, C4<000000>;
P_000001affb141698 .param/l "add" 0 4 5, C4<100000>;
P_000001affb1416d0 .param/l "addi" 0 4 8, C4<001000>;
P_000001affb141708 .param/l "addu" 0 4 5, C4<100001>;
P_000001affb141740 .param/l "and_" 0 4 5, C4<100100>;
P_000001affb141778 .param/l "andi" 0 4 8, C4<001100>;
P_000001affb1417b0 .param/l "beq" 0 4 10, C4<000100>;
P_000001affb1417e8 .param/l "bne" 0 4 10, C4<000101>;
P_000001affb141820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001affb141858 .param/l "j" 0 4 12, C4<000010>;
P_000001affb141890 .param/l "jal" 0 4 12, C4<000011>;
P_000001affb1418c8 .param/l "jr" 0 4 6, C4<001000>;
P_000001affb141900 .param/l "lw" 0 4 8, C4<100011>;
P_000001affb141938 .param/l "nor_" 0 4 5, C4<100111>;
P_000001affb141970 .param/l "or_" 0 4 5, C4<100101>;
P_000001affb1419a8 .param/l "ori" 0 4 8, C4<001101>;
P_000001affb1419e0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001affb141a18 .param/l "sll" 0 4 6, C4<000000>;
P_000001affb141a50 .param/l "slt" 0 4 5, C4<101010>;
P_000001affb141a88 .param/l "slti" 0 4 8, C4<101010>;
P_000001affb141ac0 .param/l "srl" 0 4 6, C4<000010>;
P_000001affb141af8 .param/l "sub" 0 4 5, C4<100010>;
P_000001affb141b30 .param/l "subu" 0 4 5, C4<100011>;
P_000001affb141b68 .param/l "sw" 0 4 8, C4<101011>;
P_000001affb141ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001affb141bd8 .param/l "xori" 0 4 8, C4<001110>;
v000001affb0f8cc0_0 .var "PCsrc", 0 0;
v000001affb0f8180_0 .net "funct", 5 0, L_000001affb190b30;  alias, 1 drivers
v000001affb0f7280_0 .net "opcode", 5 0, L_000001affb0fe890;  alias, 1 drivers
v000001affb0f85e0_0 .net "operand1", 31 0, L_000001affb143450;  alias, 1 drivers
v000001affb0f7d20_0 .net "operand2", 31 0, L_000001affb1a2010;  alias, 1 drivers
v000001affb0f7f00_0 .net "rst", 0 0, v000001affb0fe750_0;  alias, 1 drivers
E_000001affb0cd8b0/0 .event anyedge, v000001affb0c22c0_0, v000001affb0c2680_0, v000001affb0f8360_0, v000001affb0c2900_0;
E_000001affb0cd8b0/1 .event anyedge, v000001affb0c25e0_0;
E_000001affb0cd8b0 .event/or E_000001affb0cd8b0/0, E_000001affb0cd8b0/1;
S_000001affb141c20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001affb063560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001affb0f7b40 .array "DataMem", 0 1023, 31 0;
v000001affb0f76e0_0 .net "address", 31 0, v000001affb0f8d60_0;  alias, 1 drivers
v000001affb0f7fa0_0 .net "clock", 0 0, L_000001affb142ea0;  1 drivers
v000001affb0f8ae0_0 .net "data", 31 0, L_000001affb143060;  alias, 1 drivers
v000001affb0f84a0_0 .var/i "i", 31 0;
v000001affb0f80e0_0 .var "q", 31 0;
v000001affb0f8220_0 .net "rden", 0 0, v000001affb0c31c0_0;  alias, 1 drivers
v000001affb0f71e0_0 .net "wren", 0 0, v000001affb0c2040_0;  alias, 1 drivers
E_000001affb0cd7b0 .event posedge, v000001affb0f7fa0_0;
S_000001affb141db0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001affb063560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001affb0cdaf0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001affb0f82c0_0 .net "PCin", 31 0, L_000001affb190db0;  alias, 1 drivers
v000001affb0f8540_0 .var "PCout", 31 0;
v000001affb0f7320_0 .net "clk", 0 0, L_000001affb1435a0;  alias, 1 drivers
v000001affb0f8720_0 .net "rst", 0 0, v000001affb0fe750_0;  alias, 1 drivers
    .scope S_000001affb08ec00;
T_0 ;
    %wait E_000001affb0cd8b0;
    %load/vec4 v000001affb0f7f00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001affb0f8cc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001affb0f7280_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001affb0f85e0_0;
    %load/vec4 v000001affb0f7d20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001affb0f7280_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001affb0f85e0_0;
    %load/vec4 v000001affb0f7d20_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001affb0f7280_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001affb0f7280_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001affb0f7280_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001affb0f8180_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001affb0f8cc0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001affb141db0;
T_1 ;
    %wait E_000001affb0ce570;
    %load/vec4 v000001affb0f8720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001affb0f8540_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001affb0f82c0_0;
    %assign/vec4 v000001affb0f8540_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001affb0f6ce0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001affb0c2ea0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001affb0c2ea0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001affb0c2ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001affb0c1780, 0, 4;
    %load/vec4 v000001affb0c2ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001affb0c2ea0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001affb0c1780, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001affb0c1780, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001affb0c1780, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001affb0c1780, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001affb0c1780, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001affb0c1780, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001affb0c1780, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001affb0c1780, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001affb0c1780, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001affb0c1780, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001affb0c1780, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001affb0c1780, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001affb0c1780, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001affb0c1780, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001affb0c1780, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001affb0c1780, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001affb0c1780, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001affb0c1780, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001affb0c1780, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001affb1069c0;
T_3 ;
    %wait E_000001affb0ce530;
    %load/vec4 v000001affb0c22c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001affb0c2180_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001affb0c2ae0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001affb0c1fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001affb0c20e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001affb0c2040_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001affb0c2720_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001affb0c31c0_0, 0;
    %assign/vec4 v000001affb0c16e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001affb0c2180_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001affb0c2ae0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001affb0c1fa0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001affb0c20e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001affb0c2040_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001affb0c2720_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001affb0c31c0_0, 0, 1;
    %store/vec4 v000001affb0c16e0_0, 0, 1;
    %load/vec4 v000001affb0c2680_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001affb0c2180_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001affb0c16e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001affb0c20e0_0, 0;
    %load/vec4 v000001affb0c25e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001affb0c2ae0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001affb0c2ae0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001affb0c2ae0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001affb0c2ae0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001affb0c2ae0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001affb0c2ae0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001affb0c2ae0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001affb0c2ae0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001affb0c2ae0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001affb0c2ae0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001affb0c1fa0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001affb0c2ae0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001affb0c1fa0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001affb0c2ae0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001affb0c2ae0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001affb0c20e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001affb0c16e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001affb0c1fa0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001affb0c20e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001affb0c16e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001affb0c1fa0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001affb0c2ae0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001affb0c20e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001affb0c1fa0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001affb0c2ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001affb0c20e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001affb0c1fa0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001affb0c2ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001affb0c20e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001affb0c1fa0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001affb0c2ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001affb0c20e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001affb0c1fa0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001affb0c31c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001affb0c20e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001affb0c1fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001affb0c2720_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001affb0c2040_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001affb0c1fa0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001affb0c2ae0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001affb0c2ae0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001affb106b50;
T_4 ;
    %wait E_000001affb0ce570;
    %fork t_1, S_000001affb061390;
    %jmp t_0;
    .scope S_000001affb061390;
t_1 ;
    %load/vec4 v000001affb0f7a00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001affb0c2fe0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001affb0c2fe0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001affb0c2fe0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001affb0f7be0, 0, 4;
    %load/vec4 v000001affb0c2fe0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001affb0c2fe0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001affb0f7000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001affb0f6f60_0;
    %load/vec4 v000001affb0f8860_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001affb0f7be0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001affb0f7be0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001affb106b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001affb106b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001affb0f7820_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001affb0f7820_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001affb0f7820_0;
    %ix/getv/s 4, v000001affb0f7820_0;
    %load/vec4a v000001affb0f7be0, 4;
    %ix/getv/s 4, v000001affb0f7820_0;
    %load/vec4a v000001affb0f7be0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001affb0f7820_0;
    %addi 1, 0, 32;
    %store/vec4 v000001affb0f7820_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001affb04b2b0;
T_6 ;
    %wait E_000001affb0ce5f0;
    %load/vec4 v000001affb0f8680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001affb0f8d60_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001affb0f8a40_0;
    %load/vec4 v000001affb0f7460_0;
    %add;
    %assign/vec4 v000001affb0f8d60_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001affb0f8a40_0;
    %load/vec4 v000001affb0f7460_0;
    %sub;
    %assign/vec4 v000001affb0f8d60_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001affb0f8a40_0;
    %load/vec4 v000001affb0f7460_0;
    %and;
    %assign/vec4 v000001affb0f8d60_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001affb0f8a40_0;
    %load/vec4 v000001affb0f7460_0;
    %or;
    %assign/vec4 v000001affb0f8d60_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001affb0f8a40_0;
    %load/vec4 v000001affb0f7460_0;
    %xor;
    %assign/vec4 v000001affb0f8d60_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001affb0f8a40_0;
    %load/vec4 v000001affb0f7460_0;
    %or;
    %inv;
    %assign/vec4 v000001affb0f8d60_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001affb0f8a40_0;
    %load/vec4 v000001affb0f7460_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001affb0f8d60_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001affb0f7460_0;
    %load/vec4 v000001affb0f8a40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001affb0f8d60_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001affb0f8a40_0;
    %ix/getv 4, v000001affb0f7460_0;
    %shiftl 4;
    %assign/vec4 v000001affb0f8d60_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001affb0f8a40_0;
    %ix/getv 4, v000001affb0f7460_0;
    %shiftr 4;
    %assign/vec4 v000001affb0f8d60_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001affb141c20;
T_7 ;
    %wait E_000001affb0cd7b0;
    %load/vec4 v000001affb0f8220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001affb0f76e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001affb0f7b40, 4;
    %assign/vec4 v000001affb0f80e0_0, 0;
T_7.0 ;
    %load/vec4 v000001affb0f71e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001affb0f8ae0_0;
    %ix/getv 3, v000001affb0f76e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001affb0f7b40, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001affb141c20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001affb0f84a0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001affb0f84a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001affb0f84a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001affb0f7b40, 0, 4;
    %load/vec4 v000001affb0f84a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001affb0f84a0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001affb0f7b40, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001affb141c20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001affb0f84a0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001affb0f84a0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001affb0f84a0_0;
    %load/vec4a v000001affb0f7b40, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001affb0f84a0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001affb0f84a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001affb0f84a0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001affb063560;
T_10 ;
    %wait E_000001affb0ce570;
    %load/vec4 v000001affb0fdd50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001affb0fdb70_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001affb0fdb70_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001affb0fdb70_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001affb0b8500;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001affb0fcef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001affb0fe750_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001affb0b8500;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001affb0fcef0_0;
    %inv;
    %assign/vec4 v000001affb0fcef0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001affb0b8500;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001affb0fe750_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001affb0fe750_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001affb0fdfd0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
