// Seed: 3800169841
module module_0 (
    id_1
);
  output wire id_1;
  tri1 id_3 = 1'b0, id_4;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge 1'b0) begin : LABEL_0
    if (id_6 & -1);
    else if (-1) id_2 <= id_6;
    id_3 = -1'b0;
  end
  wire id_7;
  assign id_4 = id_7;
  bit  id_8 = id_6;
  wire id_9;
  always_comb $display(-1, id_1, 1, id_8, 1);
  module_0 modCall_1 (id_4);
endmodule
