862|2114|Public
5|$|Apple’s first tablet {{computer}} was the Newton MessagePad 100, introduced in 1993, {{which led to}} the creation of the ARM6 <b>processor</b> <b>core</b> with Acorn Computers. Apple also developed a prototype PowerBook Duo-based tablet, the PenLite, but decided not to sell it in order to avoid hurting MessagePad sales. Apple released several more Newton-based PDAs; the final one, the MessagePad 2100, was discontinued in 1998.|$|E
5|$|Apple's first tablet {{computer}} was the Newton MessagePad 100, introduced in 1993, powered by an ARM6 <b>processor</b> <b>core</b> developed by ARM, a 1990 spinout of Acorn Computers in which Apple invested. Apple {{also developed a}} prototype PowerBook Duo based tablet, the PenLite, but decided not to sell {{it in order to}} avoid hurting MessagePad sales. Apple released several more Newton-based PDAs; the final one, the MessagePad 2100, was discontinued in 1998.|$|E
5|$|In early 2011, Qualcomm {{announced}} a new processor architecture called Krait, which used the ARM v7 instruction set, but was based on Qualcomm's own processor design. The processors were called S4 and had a feature named Asynchronous Symmetrical Multi-Processing (aSMP), meaning each <b>processor</b> <b>core</b> adjusted its clock speed and voltage based on the device's activity in order to optimize battery usage. Prior models were renamed to S1, S2 and S3 to distinguish each generation.|$|E
5000|$|It has {{multi-core}} {{processors and}} graphics co-processors, with an inter-process communication speed of 40 gigabits per second. According to specifications available of the system, the cluster {{consists of a}} [...] "66 NODE supercomputer with 30,992 <b>processor</b> <b>cores,</b> 2 head nodes (16 <b>processor</b> <b>cores),</b> 32 dual quad core computer nodes (256 <b>processor</b> <b>cores)</b> and 32 Nvidia computing processors. Each processor has 960 <b>processor</b> <b>cores</b> (30,720 <b>processor</b> <b>cores),</b> QDR InfiniBand interconnection and 21.6 TB SAN storage." ...|$|R
25|$|Samsung - for high-speed, {{low power}} <b>processor</b> <b>cores.</b>|$|R
50|$|Multi-core {{computers}} are built around {{two or more}} <b>processor</b> <b>cores</b> integrated on a single integrated circuit die. They are widely used across many application domains including general-purpose computing.Explicit Multi-Threading (XMT) is a computing paradigm for building and programming multi-core computers with tens, {{hundreds or thousands of}} <b>processor</b> <b>cores.</b>|$|R
25|$|In some Linux distributions, {{for example}} Gentoo, Tux greets the user during booting with multi-processor systems {{displaying}} multiple images of Tux, {{one for each}} <b>processor</b> <b>core.</b>|$|E
25|$|Similar to the 5A22 CPU in the console, the SA-1 chip {{contains}} a 65c816 <b>processor</b> <b>core</b> clocked at 10MHz, a memory mapper, DMA, decompression and bitplane conversion circuitry, several programmable timers, and CIC region lockout functionality.|$|E
25|$|Intel's Larrabee {{multicore}} architecture project uses a <b>processor</b> <b>core</b> {{derived from}} a P5 core (P54C), augmented by multithreading, 64-bit instructions, and a 16-wide vector processing unit. Intel's low-powered Bonnell microarchitecture employed in early Atom processor cores also uses an in-order dual pipeline similar to P5.|$|E
50|$|Customers {{can choose}} to license only {{a subset of the}} <b>processor</b> <b>cores</b> in the Oracle Database Appliance. This is done by {{disabling}} unnecessary <b>processor</b> <b>cores</b> in the BIOS, using a special interface. Cores can be enabled at a later time, allowing customers to increase the capacity of the appliance if required.|$|R
5000|$|The MIPS <b>processor</b> <b>cores</b> {{are divided}} by Imagination into three major families: ...|$|R
5000|$|Native (all <b>processor</b> <b>cores</b> on {{a single}} die) quad- and octa-core {{processors}} ...|$|R
25|$|The PPE was {{designed}} specifically for the Cell processor but during development, Microsoft approached IBM wanting a high performance <b>processor</b> <b>core</b> for its Xbox 360. IBM complied and made the tri-core Xenon processor, based on a slightly {{modified version of the}} PPE with added VMX128 extensions.|$|E
25|$|Outside of {{the desktop}} arena, however, the ARM {{architecture}} (RISC) is in widespread use in smartphones, tablets and {{many forms of}} embedded device. It {{is also the case}} that since the Pentium Pro (P6) Intel has been using an internal RISC <b>processor</b> <b>core</b> for its processors.|$|E
25|$|The console has custom {{components}} codeveloped by the Nintendo Research & Engineering Department {{and other}} manufacturers, all combined into a unified system on chip. The main processor (CPU) is a ARM11 MPCore-based dual-core processor manufactured at 45nm. One <b>processor</b> <b>core</b> {{is dedicated to}} games and applications, while the other core is exclusive to the operating system, enabling multitasking and background tasks. These tasks are handled seamlessly in the background during gameplay or while the system is in sleep mode. The system also contains a single-core ARM9 processor, enabling backward compatibility with Nintendo DS games. The graphics processor (GPU) is developed by Digital Media Professionals, and consists of a semi-custom PICA200 processor.|$|E
40|$|This paper {{discusses}} {{design technology}} issues for embedded systems using <b>processor</b> <b>cores,</b> {{with a focus}} on software compilation tools. Architectural characteristics of contemporary <b>processor</b> <b>cores</b> are reviewed and tool requirements are formulated. This is followed by a comprehensive survey of both existing and new software compilation techniques that are considered important in the context of embedded processor...|$|R
5000|$|... {{coarse-grained}} multithreaded <b>processor</b> IP <b>core</b> {{and later}} the first fine-grained multithreaded <b>processor</b> IP <b>core</b> ...|$|R
3000|$|... (i)an {{integrated}} memory controller {{within each}} processor, which connects the <b>processor</b> <b>cores</b> to dedicated memory, [...]...|$|R
500|$|According to a Qualcomm spokesperson, it {{was named}} Snapdragon, because [...] "Snap and Dragon sounded fast and fierce." [...] The {{following}} month, Qualcomm acquired Airgo Networks for an undisclosed amount; it said Airgo's 802.11a/b/g and 802.11n Wi-Fi technology would be integrated with the Snapdragon product suite. Early versions of Scorpion had a <b>processor</b> <b>core</b> design similar to the Cortex-A8.|$|E
500|$|The first Snapdragon {{product to}} be made {{available}} to consumer device manufacturers was the QSD8250, which was released in November 2007. It included the first 1GHz processor for mobile phones. Qualcomm introduced its [...] "Krait" [...] microarchitecture in the second generation of Snapdragon SoCs in 2011, allowing each <b>processor</b> <b>core</b> to adjust its speed based on the device's needs. At the 2013 Consumer Electronics Show, Qualcomm introduced the first of the Snapdragon 800 series and renamed prior models as the 200, 400 and 600 series. Several new iterations have been introduced since, such as the Snapdragon 805, 810, 615 and 410. Qualcomm re-branded its modem products under the Snapdragon name in December 2014.|$|E
500|$|While Poole is on a space {{walk outside}} his EVA pod {{attempting}} {{to replace the}} unit, Hal takes control of the pod, severs his oxygen hose and sets him adrift. Bowman takes another pod to attempt rescue. Meanwhile, Hal turns off the life support functions of the crewmen in suspended animation. When Bowman returns to the ship with Poole's body, Hal refuses to let him in, stating that the astronauts' plan to deactivate him jeopardizes the mission. Bowman opens the ship's emergency airlock manually, enters the ship, and proceeds to Hal's <b>processor</b> <b>core.</b> Hal tries to reassure Bowman, then pleads with him to stop, and finally expresses fear. As Bowman gradually deactivates the circuits controlling HAL's higher intellectual functions, HAL regresses to his earliest programmed memory, the song [...] "Daisy Bell", which he sings for Bowman.|$|E
50|$|Grand Central Dispatch {{uses the}} {{multiple}} <b>processor</b> <b>cores</b> now in every new Macintosh for more efficient performance. Due to the technical difficulties traditionally {{involved in making}} applications optimized for multicore CPUs, the majority of computer applications do not effectively use multiple <b>processor</b> <b>cores.</b> As a result, processing power often goes unused. Grand Central Dispatch includes APIs to help programmers efficiently use these cores for parallel programming.|$|R
50|$|Four Elbrus {{processors}} on {{a server}} motherboard puts {{a total of}} 32 <b>processor</b> <b>cores</b> in a server blade.|$|R
5000|$|Synopsys's DesignWare ARC Processor IP {{includes}} the ARC HS, ARC EM, ARC 700 and ARC 600 families of 32-bit <b>processor</b> <b>cores,</b> {{as well as}} the ARC AS211 and AS221 audio processors and optimized software audio codecs. ARC <b>processor</b> <b>cores</b> are based on a flexible and proven industry-standard instruction set architecture (ISA) with features optimized for a broad range of embedded and deeply embedded applications. The ARC processors feature: ...|$|R
2500|$|Amber (<b>processor</b> <b>core)</b> – an {{open-source}} ARM-compatible <b>processor</b> <b>core</b> ...|$|E
2500|$|Arm {{offers several}} {{microprocessor}} core designs {{that have been}} [...] "publicly licensed" [...] 830 times including 249 times for their newer [...] "application processors" [...] (non-microcontroller) used in such applications as smartphones and tablets. Three of those companies {{are known to have}} a licence for one of Arm's most powerful <b>processor</b> <b>core,</b> the 64-bit Cortex-A72 (some including Arm's other 64-bit core the Cortex-A53) and four have a licence to their most powerful 32-bit core, the Cortex-A15.|$|E
5000|$|Amber (<b>processor</b> <b>core)</b> - an {{open-source}} ARM-compatible <b>processor</b> <b>core</b> ...|$|E
40|$|International audienceNowadays, {{embedded}} <b>processor</b> <b>cores</b> {{are integrated}} into most system-on-chip (SoC). <b>Processor</b> <b>cores</b> {{can be designed}} to be dedicated for an SoC. However, reusing of generic processors is often preferred due to time to market constraint. Such processors have drawbacks in terms of hardware complexity and power consumption. Indeed, some of their instructions and hardware resources are useless. These area and energy inefficiencies are problematic for low-cost and low-energy systems. In this paper, we propose a methodology for automatically reducing processor functionalities and the resulting hardware complexity according to real-application requirements. This approach was evaluated on two open-source <b>processor</b> <b>cores.</b> The {{results show that the}} average area and power consumption savings are over 20 % on both application-specific integrated circuit (ASIC) and field-programmable gate array (FPGA) technologies...|$|R
5000|$|CPU and GPU: Nvidia Tegra APX {{with one}} ARM11 and one ARM7 <b>processor</b> <b>cores,</b> plus 6 other {{dedicated}} cores ...|$|R
50|$|System G has 324 Mac Pros (2592 <b>processor</b> <b>cores)</b> with QDR InfiniBand in Virginia Tech's Center for High-End Computing Systems.|$|R
5000|$|Aptiv: microAptiv (compact, {{real-time}} embedded <b>processor</b> <b>core),</b> interAptiv (multiprocessor, multi-threaded core with a nine-stage pipeline), proAptiv (super-scalar, deeply out-of-order <b>processor</b> <b>core</b> {{with high}} CoreMark/MHz score) ...|$|E
50|$|The NXP LPC1000 family {{consists}} of five series of microcontrollers: LPC1800, LPC1700, LPC1300, LPC1200, LPC1100. The LPC1800, LPC1700, LPC1300 series {{are based on}} the Cortex-M3 ARM <b>processor</b> <b>core.</b> The LPC1200 and LPC1100 {{are based on the}} Cortex-M0 ARM <b>processor</b> <b>core.</b>|$|E
50|$|AMD K10, AMD's next {{generation}} <b>processor</b> <b>core.</b>|$|E
5000|$|... #Caption: POWER8-based IBM Power Systems E870 can be {{configured}} {{with up to}} 80 <b>processor</b> <b>cores</b> and 8 TB of memory.|$|R
40|$|Abstract—In {{engineering}} wireless body {{area network}} platforms {{it is crucial}} to meet performance goals at minimal hardware cost and energy required. This paper describes a design flow that relies on processor customization of Tensilica’s Xtensa <b>processor</b> <b>cores.</b> We introduce custom instructions to expedite wavelet processing used in an ECG R-peak detection application. We explore several instruction extensions and show that customized <b>processor</b> <b>cores</b> significantly reduce program execution time and energy requirements for this application. I...|$|R
50|$|A {{lightweight}} kernel (LWK) {{operating system}} is one {{used in a}} large computer with many <b>processor</b> <b>cores,</b> termed a parallel computer.|$|R
