{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665003587001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665003587005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  5 15:59:46 2022 " "Processing started: Wed Oct  5 15:59:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665003587005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665003587005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regFile -c regFile " "Command: quartus_map --read_settings_files=on --write_settings_files=off regFile -c regFile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665003587006 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665003587319 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665003587319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.bdf 1 1 " "Found 1 design units, including 1 entities, in source file regfile.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "regFile.bdf" "" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665003591458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665003591458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_8b.v 1 1 " "Found 1 design units, including 1 entities, in source file dff_8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff_8b " "Found entity 1: dff_8b" {  } { { "dff_8b.v" "" { Text "U:/CPR E 281/Final Project/Register File/regFile/dff_8b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665003591548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665003591548 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regFile " "Elaborating entity \"regFile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665003591579 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CPR E 281/Final Project/Register File/regFile/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665003591828 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665003591828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst18 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst18\"" {  } { { "regFile.bdf" "inst18" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 80 1248 1368 256 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665003591828 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux81_8b.v 1 1 " "Using design file mux81_8b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux81_8b " "Found entity 1: mux81_8b" {  } { { "mux81_8b.v" "" { Text "U:/CPR E 281/Final Project/Register File/regFile/mux81_8b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665003592004 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665003592004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux81_8b mux81_8b:inst9 " "Elaborating entity \"mux81_8b\" for hierarchy \"mux81_8b:inst9\"" {  } { { "regFile.bdf" "inst9" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 80 912 1072 320 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665003592004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff_8b dff_8b:inst10 " "Elaborating entity \"dff_8b\" for hierarchy \"dff_8b:inst10\"" {  } { { "regFile.bdf" "inst10" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 88 616 752 184 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665003592080 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_8b.v 1 1 " "Using design file reg_8b.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8b " "Found entity 1: reg_8b" {  } { { "reg_8b.v" "" { Text "U:/CPR E 281/Final Project/Register File/regFile/reg_8b.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665003592266 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665003592266 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "reg_8b " "Found the following files while searching for definition of entity \"reg_8b\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "reg_8b.bdf " "File: reg_8b.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1665003592266 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1665003592266 "|regFile|reg_8b:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8b reg_8b:inst " "Elaborating entity \"reg_8b\" for hierarchy \"reg_8b:inst\"" {  } { { "regFile.bdf" "inst" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 88 424 560 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665003592267 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register.v 1 1 " "Using design file register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "register.v" "" { Text "U:/CPR E 281/Final Project/Register File/regFile/register.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665003592455 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665003592455 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "Register " "Found the following files while searching for definition of entity \"Register\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "Register.bdf " "File: Register.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1665003592457 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1665003592457 "|regFile|reg_8b:inst|Register:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register reg_8b:inst\|Register:b2v_inst " "Elaborating entity \"Register\" for hierarchy \"reg_8b:inst\|Register:b2v_inst\"" {  } { { "reg_8b.v" "b2v_inst" { Text "U:/CPR E 281/Final Project/Register File/regFile/reg_8b.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665003592457 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux21.v 1 1 " "Using design file mux21.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX21 " "Found entity 1: MUX21" {  } { { "mux21.v" "" { Text "U:/CPR E 281/Final Project/Register File/regFile/mux21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665003592649 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665003592649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21 reg_8b:inst\|Register:b2v_inst\|MUX21:b2v_inst1 " "Elaborating entity \"MUX21\" for hierarchy \"reg_8b:inst\|Register:b2v_inst\|MUX21:b2v_inst1\"" {  } { { "register.v" "b2v_inst1" { Text "U:/CPR E 281/Final Project/Register File/regFile/register.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665003592650 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder3to8.v 1 1 " "Using design file decoder3to8.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8 " "Found entity 1: decoder3to8" {  } { { "decoder3to8.v" "" { Text "U:/CPR E 281/Final Project/Register File/regFile/decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665003592826 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1665003592826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3to8 decoder3to8:inst8 " "Elaborating entity \"decoder3to8\" for hierarchy \"decoder3to8:inst8\"" {  } { { "regFile.bdf" "inst8" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 1248 -272 -144 1424 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665003592827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst36 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst36\"" {  } { { "regFile.bdf" "inst36" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 88 -744 -632 176 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665003592922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst36 " "Elaborated megafunction instantiation \"BUSMUX:inst36\"" {  } { { "regFile.bdf" "" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 88 -744 -632 176 "inst36" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665003592982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst36 " "Instantiated megafunction \"BUSMUX:inst36\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665003592983 ""}  } { { "regFile.bdf" "" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 88 -744 -632 176 "inst36" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665003592983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst36\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst36\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665003593076 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst36\|lpm_mux:\$00000 BUSMUX:inst36 " "Elaborated megafunction instantiation \"BUSMUX:inst36\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst36\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "regFile.bdf" "" { Schematic "U:/CPR E 281/Final Project/Register File/regFile/regFile.bdf" { { 88 -744 -632 176 "inst36" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665003593137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_erc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_erc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_erc " "Found entity 1: mux_erc" {  } { { "db/mux_erc.tdf" "" { Text "U:/CPR E 281/Final Project/Register File/regFile/db/mux_erc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665003593239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665003593239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_erc BUSMUX:inst36\|lpm_mux:\$00000\|mux_erc:auto_generated " "Elaborating entity \"mux_erc\" for hierarchy \"BUSMUX:inst36\|lpm_mux:\$00000\|mux_erc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/21.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665003593240 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665003594005 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665003594751 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665003594751 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "326 " "Implemented 326 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665003595166 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665003595166 ""} { "Info" "ICUT_CUT_TM_LCELLS" "280 " "Implemented 280 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665003595166 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665003595166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665003595272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct  5 15:59:55 2022 " "Processing ended: Wed Oct  5 15:59:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665003595272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665003595272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665003595272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665003595272 ""}
