

================================================================
== Synthesis Summary Report of 'srcnn'
================================================================
+ General Information: 
    * Date:           Mon Oct  9 15:13:33 2023
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        srcnn_hls
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------+------+------+------------+-----------+------------+------------+------+----------+---------------+---------+------------+-----------+-----+
    |          Modules          | Issue|      |  Latency   |  Latency  |  Iteration |            | Trip |          |               |         |            |           |     |
    |          & Loops          | Type | Slack|  (cycles)  |    (ns)   |   Latency  |  Interval  | Count| Pipelined|     BRAM      |   DSP   |     FF     |    LUT    | URAM|
    +---------------------------+------+------+------------+-----------+------------+------------+------+----------+---------------+---------+------------+-----------+-----+
    |+ srcnn                    |     -|  0.28|  4928038972|  4.928e+10|           -|  4928038973|     -|        no|  11064 (3841%)|  5 (~0%)|  2138 (~0%)|  4346 (3%)|    -|
    | + conv1                   |     -|  0.28|  3240298168|  3.240e+10|           -|  3240298168|     -|        no|              -|        -|  1075 (~0%)|  2599 (2%)|    -|
    |  o VITIS_LOOP_22_2        |     -|  7.30|  3240298167|  3.240e+10|  1080099389|           -|     3|        no|              -|        -|           -|          -|    -|
    |   o VITIS_LOOP_24_3       |     -|  7.30|  1080099387|  1.080e+10|   360033129|           -|     3|        no|              -|        -|           -|          -|    -|
    |    o VITIS_LOOP_28_4      |     -|  7.30|   360033126|  3.600e+09|    16365142|           -|    22|        no|              -|        -|           -|          -|    -|
    |     o VITIS_LOOP_31_5     |     -|  7.30|     5455045|  5.455e+07|       64177|           -|    85|        no|              -|        -|           -|          -|    -|
    |      o VITIS_LOOP_32_6    |     -|  7.30|       64175|  6.418e+05|         755|           -|    85|        no|              -|        -|           -|          -|    -|
    |       o VITIS_LOOP_34_7   |     -|  7.30|         747|  7.470e+03|          83|           -|     9|        no|              -|        -|           -|          -|    -|
    |        o VITIS_LOOP_35_8  |     -|  7.30|          81|    810.000|           9|           -|     9|        no|              -|        -|           -|          -|    -|
    |     o VITIS_LOOP_31_5     |     -|  7.30|     5455045|  5.455e+07|       64177|           -|    85|        no|              -|        -|           -|          -|    -|
    |      o VITIS_LOOP_32_6    |     -|  7.30|       64175|  6.418e+05|         755|           -|    85|        no|              -|        -|           -|          -|    -|
    |       o VITIS_LOOP_34_7   |     -|  7.30|         747|  7.470e+03|          83|           -|     9|        no|              -|        -|           -|          -|    -|
    |        o VITIS_LOOP_35_8  |     -|  7.30|          81|    810.000|           9|           -|     9|        no|              -|        -|           -|          -|    -|
    |     o VITIS_LOOP_31_5     |     -|  7.30|     5455045|  5.455e+07|       64177|           -|    85|        no|              -|        -|           -|          -|    -|
    |      o VITIS_LOOP_32_6    |     -|  7.30|       64175|  6.418e+05|         755|           -|    85|        no|              -|        -|           -|          -|    -|
    |       o VITIS_LOOP_34_7   |     -|  7.30|         747|  7.470e+03|          83|           -|     9|        no|              -|        -|           -|          -|    -|
    |        o VITIS_LOOP_35_8  |     -|  7.30|          81|    810.000|           9|           -|     9|        no|              -|        -|           -|          -|    -|
    | o VITIS_LOOP_17_1         |     -|  7.30|  1215203616|  1.215e+10|    37975113|           -|    32|        no|              -|        -|           -|          -|    -|
    |  o VITIS_LOOP_21_2        |     -|  7.30|    37975110|  3.798e+08|      148922|           -|   255|        no|              -|        -|           -|          -|    -|
    |   o VITIS_LOOP_22_3       |     -|  7.30|      148920|  1.489e+06|         584|           -|   255|        no|              -|        -|           -|          -|    -|
    |    o VITIS_LOOP_33_6      |     -|  7.30|         576|  5.760e+03|           9|           -|    64|        no|              -|        -|           -|          -|    -|
    | o VITIS_LOOP_21_2         |     -|  7.30|   472537185|  4.725e+09|     1853087|           -|   255|        no|              -|        -|           -|          -|    -|
    |  o VITIS_LOOP_22_3        |     -|  7.30|     1853085|  1.853e+07|        7267|           -|   255|        no|              -|        -|           -|          -|    -|
    |   o VITIS_LOOP_25_4       |     -|  7.30|        7260|  7.260e+04|        1452|           -|     5|        no|              -|        -|           -|          -|    -|
    |    o VITIS_LOOP_26_5      |     -|  7.30|        1450|  1.450e+04|         290|           -|     5|        no|              -|        -|           -|          -|    -|
    |     o VITIS_LOOP_33_6     |     -|  7.30|         288|  2.880e+03|           9|           -|    32|        no|              -|        -|           -|          -|    -|
    +---------------------------+------+------+------------+-----------+------------+------------+------+----------+---------------+---------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------------+-----------+----------+
| Port                   | Direction | Bitwidth |
+------------------------+-----------+----------+
| conv1_biases_address0  | out       | 6        |
| conv1_biases_q0        | in        | 32       |
| conv1_weights_address0 | out       | 13       |
| conv1_weights_q0       | in        | 32       |
| conv2_biases_address0  | out       | 5        |
| conv2_biases_q0        | in        | 32       |
| conv2_weights_address0 | out       | 11       |
| conv2_weights_q0       | in        | 32       |
| conv3_weights_address0 | out       | 10       |
| conv3_weights_q0       | in        | 32       |
| input_ftmap_address0   | out       | 16       |
| input_ftmap_q0         | in        | 32       |
| output_ftmap_address0  | out       | 16       |
| output_ftmap_d0        | out       | 32       |
| output_ftmap_q0        | in        | 32       |
+------------------------+-----------+----------+

* Other Ports
+--------------+---------+-----------+----------+
| Port         | Mode    | Direction | Bitwidth |
+--------------+---------+-----------+----------+
| conv3_biases | ap_none | in        | 32       |
+--------------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+----------+
| Argument      | Direction | Datatype |
+---------------+-----------+----------+
| input_ftmap   | in        | float*   |
| conv1_weights | in        | float*   |
| conv1_biases  | in        | float*   |
| conv2_weights | in        | float*   |
| conv2_biases  | in        | float*   |
| conv3_weights | in        | float*   |
| conv3_biases  | in        | float*   |
| output_ftmap  | inout     | float*   |
+---------------+-----------+----------+

* SW-to-HW Mapping
+---------------+------------------------+---------+----------+
| Argument      | HW Interface           | HW Type | HW Usage |
+---------------+------------------------+---------+----------+
| input_ftmap   | input_ftmap_address0   | port    | offset   |
| input_ftmap   | input_ftmap_ce0        | port    |          |
| input_ftmap   | input_ftmap_q0         | port    |          |
| conv1_weights | conv1_weights_address0 | port    | offset   |
| conv1_weights | conv1_weights_ce0      | port    |          |
| conv1_weights | conv1_weights_q0       | port    |          |
| conv1_biases  | conv1_biases_address0  | port    | offset   |
| conv1_biases  | conv1_biases_ce0       | port    |          |
| conv1_biases  | conv1_biases_q0        | port    |          |
| conv2_weights | conv2_weights_address0 | port    | offset   |
| conv2_weights | conv2_weights_ce0      | port    |          |
| conv2_weights | conv2_weights_q0       | port    |          |
| conv2_biases  | conv2_biases_address0  | port    | offset   |
| conv2_biases  | conv2_biases_ce0       | port    |          |
| conv2_biases  | conv2_biases_q0        | port    |          |
| conv3_weights | conv3_weights_address0 | port    | offset   |
| conv3_weights | conv3_weights_ce0      | port    |          |
| conv3_weights | conv3_weights_q0       | port    |          |
| conv3_biases  | conv3_biases           | port    |          |
| output_ftmap  | output_ftmap_address0  | port    | offset   |
| output_ftmap  | output_ftmap_ce0       | port    |          |
| output_ftmap  | output_ftmap_we0       | port    |          |
| output_ftmap  | output_ftmap_d0        | port    |          |
| output_ftmap  | output_ftmap_q0        | port    |          |
+---------------+------------------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+-------------------------------------+-----+--------+-------------+------+---------+---------+
| Name                                | DSP | Pragma | Variable    | Op   | Impl    | Latency |
+-------------------------------------+-----+--------+-------------+------+---------+---------+
| + srcnn                             | 5   |        |             |      |         |         |
|   empty_fu_437_p2                   | -   |        | empty       | sub  | fabric  | 0       |
|   add_ln17_fu_461_p2                | -   |        | add_ln17    | add  | fabric  | 0       |
|   empty_24_fu_488_p2                | -   |        | empty_24    | add  | fabric  | 0       |
|   empty_26_fu_509_p2                | -   |        | empty_26    | sub  | fabric  | 0       |
|   add_ln21_1_fu_521_p2              | -   |        | add_ln21_1  | add  | fabric  | 0       |
|   empty_27_fu_539_p2                | -   |        | empty_27    | add  | fabric  | 0       |
|   add_ln22_1_fu_555_p2              | -   |        | add_ln22_1  | add  | fabric  | 0       |
|   sub_ln34_1_fu_581_p2              | -   |        | sub_ln34_1  | sub  | fabric  | 0       |
|   add_ln34_1_fu_591_p2              | -   |        | add_ln34_1  | add  | fabric  | 0       |
|   add_ln34_3_fu_628_p2              | -   |        | add_ln34_3  | add  | fabric  | 0       |
|   add_ln33_fu_644_p2                | -   |        | add_ln33    | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U9  | 3   |        | mul_i       | fmul | maxdsp  | 2       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U8 | 2   |        | add42_i     | fadd | fulldsp | 3       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U8 | 2   |        | add57_i     | fadd | fulldsp | 3       |
|   sub_ln34_fu_720_p2                | -   |        | sub_ln34    | sub  | fabric  | 0       |
|   add_ln21_fu_736_p2                | -   |        | add_ln21    | add  | fabric  | 0       |
|   add_ln34_fu_746_p2                | -   |        | add_ln34    | add  | fabric  | 0       |
|   add_ln22_fu_766_p2                | -   |        | add_ln22    | add  | fabric  | 0       |
|   add_ln25_fu_790_p2                | -   |        | add_ln25    | add  | fabric  | 0       |
|   tmp_fu_796_p2                     | -   |        | tmp         | add  | fabric  | 0       |
|   empty_29_fu_806_p2                | -   |        | empty_29    | add  | fabric  | 0       |
|   add_ln26_fu_869_p2                | -   |        | add_ln26    | add  | fabric  | 0       |
|   add_ln30_fu_875_p2                | -   |        | add_ln30    | add  | fabric  | 0       |
|   add_ln30_1_fu_885_p2              | -   |        | add_ln30_1  | add  | fabric  | 0       |
|   sub_ln34_3_fu_958_p2              | -   |        | sub_ln34_3  | sub  | fabric  | 0       |
|   add_ln34_4_fu_968_p2              | -   |        | add_ln34_4  | add  | fabric  | 0       |
|   add_ln33_1_fu_1066_p2             | -   |        | add_ln33_1  | add  | fabric  | 0       |
|   fmul_32ns_32ns_32_3_max_dsp_1_U9  | 3   |        | mul_i1      | fmul | maxdsp  | 2       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U8 | 2   |        | add42_i1    | fadd | fulldsp | 3       |
|   fadd_32ns_32ns_32_4_full_dsp_1_U8 | 2   |        | add57_i1    | fadd | fulldsp | 3       |
|  + conv1                            | 0   |        |             |      |         |         |
|    empty_fu_568_p2                  | -   |        | empty       | sub  | fabric  | 0       |
|    add_ln41_fu_590_p2               | -   |        | add_ln41    | add  | fabric  | 0       |
|    add_ln31_fu_629_p2               | -   |        | add_ln31    | add  | fabric  | 0       |
|    empty_32_fu_639_p2               | -   |        | empty_32    | add  | fabric  | 0       |
|    empty_33_fu_648_p2               | -   |        | empty_33    | add  | fabric  | 0       |
|    empty_35_fu_669_p2               | -   |        | empty_35    | sub  | fabric  | 0       |
|    add_ln84_1_fu_679_p2             | -   |        | add_ln84_1  | add  | fabric  | 0       |
|    add_ln32_fu_782_p2               | -   |        | add_ln32    | add  | fabric  | 0       |
|    empty_36_fu_788_p2               | -   |        | empty_36    | add  | fabric  | 0       |
|    empty_37_fu_797_p2               | -   |        | empty_37    | add  | fabric  | 0       |
|    add_ln41_3_fu_814_p2             | -   |        | add_ln41_3  | add  | fabric  | 0       |
|    add_ln41_4_fu_835_p2             | -   |        | add_ln41_4  | add  | fabric  | 0       |
|    add_ln34_fu_847_p2               | -   |        | add_ln34    | add  | fabric  | 0       |
|    tmp_fu_853_p2                    | -   |        | tmp         | add  | fabric  | 0       |
|    empty_38_fu_863_p2               | -   |        | empty_38    | add  | fabric  | 0       |
|    add_ln84_fu_886_p2               | -   |        | add_ln84    | add  | fabric  | 0       |
|    sub_ln41_fu_925_p2               | -   |        | sub_ln41    | sub  | fabric  | 0       |
|    add_ln41_5_fu_935_p2             | -   |        | add_ln41_5  | add  | fabric  | 0       |
|    add_ln35_fu_951_p2               | -   |        | add_ln35    | add  | fabric  | 0       |
|    add_ln39_fu_957_p2               | -   |        | add_ln39    | add  | fabric  | 0       |
|    add_ln39_1_fu_967_p2             | -   |        | add_ln39_1  | add  | fabric  | 0       |
|    add_ln41_8_fu_1020_p2            | -   |        | add_ln41_8  | add  | fabric  | 0       |
|    add_ln28_fu_684_p2               | -   |        | add_ln28    | add  | fabric  | 0       |
|    empty_39_fu_710_p2               | -   |        | empty_39    | sub  | fabric  | 0       |
|    add_ln41_1_fu_732_p2             | -   |        | add_ln41_1  | add  | fabric  | 0       |
|    empty_40_fu_746_p2               | -   |        | empty_40    | add  | fabric  | 0       |
|    add_ln31_1_fu_1105_p2            | -   |        | add_ln31_1  | add  | fabric  | 0       |
|    empty_42_fu_1115_p2              | -   |        | empty_42    | add  | fabric  | 0       |
|    empty_43_fu_1124_p2              | -   |        | empty_43    | add  | fabric  | 0       |
|    empty_45_fu_1145_p2              | -   |        | empty_45    | sub  | fabric  | 0       |
|    add_ln84_2_fu_1155_p2            | -   |        | add_ln84_2  | add  | fabric  | 0       |
|    add_ln32_1_fu_1190_p2            | -   |        | add_ln32_1  | add  | fabric  | 0       |
|    empty_46_fu_1196_p2              | -   |        | empty_46    | add  | fabric  | 0       |
|    empty_47_fu_1205_p2              | -   |        | empty_47    | add  | fabric  | 0       |
|    add_ln41_6_fu_1222_p2            | -   |        | add_ln41_6  | add  | fabric  | 0       |
|    add_ln41_7_fu_1243_p2            | -   |        | add_ln41_7  | add  | fabric  | 0       |
|    add_ln34_1_fu_1255_p2            | -   |        | add_ln34_1  | add  | fabric  | 0       |
|    tmp6_fu_1261_p2                  | -   |        | tmp6        | add  | fabric  | 0       |
|    empty_48_fu_1271_p2              | -   |        | empty_48    | add  | fabric  | 0       |
|    add_ln84_3_fu_1294_p2            | -   |        | add_ln84_3  | add  | fabric  | 0       |
|    sub_ln41_1_fu_1333_p2            | -   |        | sub_ln41_1  | sub  | fabric  | 0       |
|    add_ln41_11_fu_1343_p2           | -   |        | add_ln41_11 | add  | fabric  | 0       |
|    add_ln35_1_fu_1359_p2            | -   |        | add_ln35_1  | add  | fabric  | 0       |
|    add_ln39_2_fu_1365_p2            | -   |        | add_ln39_2  | add  | fabric  | 0       |
|    add_ln39_3_fu_1375_p2            | -   |        | add_ln39_3  | add  | fabric  | 0       |
|    add_ln41_12_fu_1428_p2           | -   |        | add_ln41_12 | add  | fabric  | 0       |
|    add_ln28_1_fu_1499_p2            | -   |        | add_ln28_1  | add  | fabric  | 0       |
|    empty_49_fu_1524_p2              | -   |        | empty_49    | sub  | fabric  | 0       |
|    add_ln41_2_fu_1546_p2            | -   |        | add_ln41_2  | add  | fabric  | 0       |
|    empty_50_fu_1160_p2              | -   |        | empty_50    | add  | fabric  | 0       |
|    add_ln31_2_fu_1566_p2            | -   |        | add_ln31_2  | add  | fabric  | 0       |
|    empty_52_fu_1576_p2              | -   |        | empty_52    | add  | fabric  | 0       |
|    empty_53_fu_1585_p2              | -   |        | empty_53    | add  | fabric  | 0       |
|    empty_55_fu_1606_p2              | -   |        | empty_55    | sub  | fabric  | 0       |
|    add_ln84_5_fu_1616_p2            | -   |        | add_ln84_5  | add  | fabric  | 0       |
|    add_ln32_2_fu_1637_p2            | -   |        | add_ln32_2  | add  | fabric  | 0       |
|    empty_56_fu_1643_p2              | -   |        | empty_56    | add  | fabric  | 0       |
|    empty_57_fu_1652_p2              | -   |        | empty_57    | add  | fabric  | 0       |
|    add_ln41_9_fu_1669_p2            | -   |        | add_ln41_9  | add  | fabric  | 0       |
|    add_ln41_10_fu_1686_p2           | -   |        | add_ln41_10 | add  | fabric  | 0       |
|    add_ln34_2_fu_1698_p2            | -   |        | add_ln34_2  | add  | fabric  | 0       |
|    tmp12_fu_1704_p2                 | -   |        | tmp12       | add  | fabric  | 0       |
|    empty_58_fu_1714_p2              | -   |        | empty_58    | add  | fabric  | 0       |
|    add_ln84_4_fu_1737_p2            | -   |        | add_ln84_4  | add  | fabric  | 0       |
|    sub_ln41_2_fu_1776_p2            | -   |        | sub_ln41_2  | sub  | fabric  | 0       |
|    add_ln41_13_fu_1786_p2           | -   |        | add_ln41_13 | add  | fabric  | 0       |
|    add_ln35_2_fu_1802_p2            | -   |        | add_ln35_2  | add  | fabric  | 0       |
|    add_ln39_4_fu_1808_p2            | -   |        | add_ln39_4  | add  | fabric  | 0       |
|    add_ln39_5_fu_1818_p2            | -   |        | add_ln39_5  | add  | fabric  | 0       |
|    add_ln41_14_fu_1871_p2           | -   |        | add_ln41_14 | add  | fabric  | 0       |
|    add_ln28_2_fu_1621_p2            | -   |        | add_ln28_2  | add  | fabric  | 0       |
|    add_ln24_fu_766_p2               | -   |        | add_ln24    | add  | fabric  | 0       |
|    add_ln22_fu_533_p2               | -   |        | add_ln22    | add  | fabric  | 0       |
+-------------------------------------+-----+--------+-------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------------+-------+------+--------+--------------------+---------+------+---------+
| Name                   | BRAM  | URAM | Pragma | Variable           | Storage | Impl | Latency |
+------------------------+-------+------+--------+--------------------+---------+------+---------+
| + srcnn                | 11064 | 0    |        |                    |         |      |         |
|   conv1_output_ftmap_U | 7374  | -    |        | conv1_output_ftmap | ram_1p  | auto | 1       |
|   conv2_output_ftmap_U | 3690  | -    |        | conv2_output_ftmap | ram_1p  | auto | 1       |
+------------------------+-------+------+--------+--------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+----------+---------------------------+
| Type     | Options  | Location                  |
+----------+----------+---------------------------+
| unroll   | factor=3 | src/conv1.cpp:29 in conv1 |
| pipeline | off      | src/srcnn.cpp:21 in srcnn |
+----------+----------+---------------------------+


