-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
-- Date        : Sat Mar 18 04:31:49 2017
-- Host        : SakinderLaptop1 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Sim/VIDEO_R7/VIDEO_R6.srcs/sources_1/bd/VIDEO_R6/ip/VIDEO_R6_auto_pc_0/VIDEO_R6_auto_pc_0_sim_netlist.vhdl
-- Design      : VIDEO_R6_auto_pc_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_b_downsizer is
  port (
    ARESET : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    cmd_valid : in STD_LOGIC;
    cmd_split : in STD_LOGIC;
    cmd_repeat : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cmd_ready : out STD_LOGIC;
    S_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    M_AXI_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_BVALID : in STD_LOGIC;
    M_AXI_BREADY : out STD_LOGIC
  );
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_b_downsizer : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_b_downsizer : entity is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_b_downsizer : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_b_downsizer : entity is "zynq";
  attribute C_RESP_DECERR : string;
  attribute C_RESP_DECERR of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_b_downsizer : entity is "2'b11";
  attribute C_RESP_EXOKAY : string;
  attribute C_RESP_EXOKAY of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_b_downsizer : entity is "2'b01";
  attribute C_RESP_OKAY : string;
  attribute C_RESP_OKAY of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_b_downsizer : entity is "2'b00";
  attribute C_RESP_SLVERROR : string;
  attribute C_RESP_SLVERROR of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_b_downsizer : entity is "2'b10";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_b_downsizer : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_b_downsizer : entity is "axi_protocol_converter_v2_1_10_b_downsizer";
end VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_b_downsizer;

architecture STRUCTURE of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_b_downsizer is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_bresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_BRESP_ACC : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal first_mi_word : STD_LOGIC;
  signal last_word : STD_LOGIC;
  signal next_repeat_cnt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_in : STD_LOGIC;
  signal \repeat_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal repeat_cnt_pre : STD_LOGIC_VECTOR ( 0 to 0 );
  signal repeat_cnt_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of M_AXI_BREADY_INST_0 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of cmd_ready_INST_0 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \repeat_cnt[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \repeat_cnt[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \repeat_cnt[2]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \repeat_cnt[3]_i_2\ : label is "soft_lutpair2";
begin
  S_AXI_BID(0) <= \<const0>\;
  S_AXI_BRESP(1 downto 0) <= \^s_axi_bresp\(1 downto 0);
  S_AXI_BUSER(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
M_AXI_BREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => S_AXI_BREADY,
      I1 => last_word,
      I2 => M_AXI_BVALID,
      O => M_AXI_BREADY
    );
\S_AXI_BRESP[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F0F2F2F0F0D0F0"
    )
        port map (
      I0 => cmd_split,
      I1 => first_mi_word,
      I2 => M_AXI_BRESP(0),
      I3 => S_AXI_BRESP_ACC(1),
      I4 => M_AXI_BRESP(1),
      I5 => S_AXI_BRESP_ACC(0),
      O => \^s_axi_bresp\(0)
    );
\S_AXI_BRESP[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF20"
    )
        port map (
      I0 => cmd_split,
      I1 => first_mi_word,
      I2 => S_AXI_BRESP_ACC(1),
      I3 => M_AXI_BRESP(1),
      O => \^s_axi_bresp\(1)
    );
\S_AXI_BRESP_ACC_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_2_in,
      D => \^s_axi_bresp\(0),
      Q => S_AXI_BRESP_ACC(0),
      R => ARESET
    );
\S_AXI_BRESP_ACC_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_2_in,
      D => \^s_axi_bresp\(1),
      Q => S_AXI_BRESP_ACC(1),
      R => ARESET
    );
S_AXI_BVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => M_AXI_BVALID,
      I1 => last_word,
      O => S_AXI_BVALID
    );
cmd_ready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => cmd_valid,
      I1 => S_AXI_BREADY,
      I2 => last_word,
      I3 => M_AXI_BVALID,
      O => cmd_ready
    );
cmd_ready_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555557"
    )
        port map (
      I0 => cmd_split,
      I1 => repeat_cnt_reg(2),
      I2 => first_mi_word,
      I3 => repeat_cnt_reg(0),
      I4 => repeat_cnt_reg(1),
      I5 => repeat_cnt_reg(3),
      O => last_word
    );
first_mi_word_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => S_AXI_BREADY,
      I1 => last_word,
      I2 => M_AXI_BVALID,
      O => p_2_in
    );
first_mi_word_reg: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => p_2_in,
      D => last_word,
      Q => first_mi_word,
      S => ARESET
    );
\repeat_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => cmd_repeat(0),
      I1 => first_mi_word,
      I2 => repeat_cnt_reg(0),
      O => next_repeat_cnt(0)
    );
\repeat_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => repeat_cnt_reg(0),
      I1 => cmd_repeat(0),
      I2 => repeat_cnt_reg(1),
      I3 => first_mi_word,
      I4 => cmd_repeat(1),
      O => \repeat_cnt[1]_i_1_n_0\
    );
\repeat_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC030505FC03"
    )
        port map (
      I0 => cmd_repeat(1),
      I1 => repeat_cnt_reg(1),
      I2 => repeat_cnt_pre(0),
      I3 => repeat_cnt_reg(2),
      I4 => first_mi_word,
      I5 => cmd_repeat(2),
      O => \repeat_cnt[2]_i_1_n_0\
    );
\repeat_cnt[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => cmd_repeat(0),
      I1 => first_mi_word,
      I2 => repeat_cnt_reg(0),
      O => repeat_cnt_pre(0)
    );
\repeat_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC030505FC03"
    )
        port map (
      I0 => cmd_repeat(2),
      I1 => repeat_cnt_reg(2),
      I2 => \repeat_cnt[3]_i_2_n_0\,
      I3 => repeat_cnt_reg(3),
      I4 => first_mi_word,
      I5 => cmd_repeat(3),
      O => \repeat_cnt[3]_i_1_n_0\
    );
\repeat_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => repeat_cnt_reg(0),
      I1 => cmd_repeat(0),
      I2 => repeat_cnt_reg(1),
      I3 => first_mi_word,
      I4 => cmd_repeat(1),
      O => \repeat_cnt[3]_i_2_n_0\
    );
\repeat_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_2_in,
      D => next_repeat_cnt(0),
      Q => repeat_cnt_reg(0),
      R => ARESET
    );
\repeat_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_2_in,
      D => \repeat_cnt[1]_i_1_n_0\,
      Q => repeat_cnt_reg(1),
      R => ARESET
    );
\repeat_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_2_in,
      D => \repeat_cnt[2]_i_1_n_0\,
      Q => repeat_cnt_reg(2),
      R => ARESET
    );
\repeat_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_2_in,
      D => \repeat_cnt[3]_i_1_n_0\,
      Q => repeat_cnt_reg(3),
      R => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_r_axi3_conv is
  port (
    ACLK : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    cmd_valid : in STD_LOGIC;
    cmd_split : in STD_LOGIC;
    cmd_ready : out STD_LOGIC;
    S_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RLAST : out STD_LOGIC;
    S_AXI_RUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC;
    M_AXI_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXI_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_RLAST : in STD_LOGIC;
    M_AXI_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_RVALID : in STD_LOGIC;
    M_AXI_RREADY : out STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_r_axi3_conv : entity is 32;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_r_axi3_conv : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_r_axi3_conv : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_r_axi3_conv : entity is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_r_axi3_conv : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_r_axi3_conv : entity is "zynq";
  attribute C_RESP_DECERR : string;
  attribute C_RESP_DECERR of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_r_axi3_conv : entity is "2'b11";
  attribute C_RESP_EXOKAY : string;
  attribute C_RESP_EXOKAY of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_r_axi3_conv : entity is "2'b01";
  attribute C_RESP_OKAY : string;
  attribute C_RESP_OKAY of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_r_axi3_conv : entity is "2'b00";
  attribute C_RESP_SLVERROR : string;
  attribute C_RESP_SLVERROR of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_r_axi3_conv : entity is "2'b10";
  attribute C_SUPPORT_BURSTS : integer;
  attribute C_SUPPORT_BURSTS of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_r_axi3_conv : entity is 1;
  attribute C_SUPPORT_SPLITTING : integer;
  attribute C_SUPPORT_SPLITTING of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_r_axi3_conv : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_r_axi3_conv : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_r_axi3_conv : entity is "axi_protocol_converter_v2_1_10_r_axi3_conv";
end VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_r_axi3_conv;

architecture STRUCTURE of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_r_axi3_conv is
  signal \<const0>\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of M_AXI_RREADY_INST_0 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of cmd_ready_INST_0 : label is "soft_lutpair62";
begin
  S_AXI_RDATA(63) <= \<const0>\;
  S_AXI_RDATA(62) <= \<const0>\;
  S_AXI_RDATA(61) <= \<const0>\;
  S_AXI_RDATA(60) <= \<const0>\;
  S_AXI_RDATA(59) <= \<const0>\;
  S_AXI_RDATA(58) <= \<const0>\;
  S_AXI_RDATA(57) <= \<const0>\;
  S_AXI_RDATA(56) <= \<const0>\;
  S_AXI_RDATA(55) <= \<const0>\;
  S_AXI_RDATA(54) <= \<const0>\;
  S_AXI_RDATA(53) <= \<const0>\;
  S_AXI_RDATA(52) <= \<const0>\;
  S_AXI_RDATA(51) <= \<const0>\;
  S_AXI_RDATA(50) <= \<const0>\;
  S_AXI_RDATA(49) <= \<const0>\;
  S_AXI_RDATA(48) <= \<const0>\;
  S_AXI_RDATA(47) <= \<const0>\;
  S_AXI_RDATA(46) <= \<const0>\;
  S_AXI_RDATA(45) <= \<const0>\;
  S_AXI_RDATA(44) <= \<const0>\;
  S_AXI_RDATA(43) <= \<const0>\;
  S_AXI_RDATA(42) <= \<const0>\;
  S_AXI_RDATA(41) <= \<const0>\;
  S_AXI_RDATA(40) <= \<const0>\;
  S_AXI_RDATA(39) <= \<const0>\;
  S_AXI_RDATA(38) <= \<const0>\;
  S_AXI_RDATA(37) <= \<const0>\;
  S_AXI_RDATA(36) <= \<const0>\;
  S_AXI_RDATA(35) <= \<const0>\;
  S_AXI_RDATA(34) <= \<const0>\;
  S_AXI_RDATA(33) <= \<const0>\;
  S_AXI_RDATA(32) <= \<const0>\;
  S_AXI_RDATA(31) <= \<const0>\;
  S_AXI_RDATA(30) <= \<const0>\;
  S_AXI_RDATA(29) <= \<const0>\;
  S_AXI_RDATA(28) <= \<const0>\;
  S_AXI_RDATA(27) <= \<const0>\;
  S_AXI_RDATA(26) <= \<const0>\;
  S_AXI_RDATA(25) <= \<const0>\;
  S_AXI_RDATA(24) <= \<const0>\;
  S_AXI_RDATA(23) <= \<const0>\;
  S_AXI_RDATA(22) <= \<const0>\;
  S_AXI_RDATA(21) <= \<const0>\;
  S_AXI_RDATA(20) <= \<const0>\;
  S_AXI_RDATA(19) <= \<const0>\;
  S_AXI_RDATA(18) <= \<const0>\;
  S_AXI_RDATA(17) <= \<const0>\;
  S_AXI_RDATA(16) <= \<const0>\;
  S_AXI_RDATA(15) <= \<const0>\;
  S_AXI_RDATA(14) <= \<const0>\;
  S_AXI_RDATA(13) <= \<const0>\;
  S_AXI_RDATA(12) <= \<const0>\;
  S_AXI_RDATA(11) <= \<const0>\;
  S_AXI_RDATA(10) <= \<const0>\;
  S_AXI_RDATA(9) <= \<const0>\;
  S_AXI_RDATA(8) <= \<const0>\;
  S_AXI_RDATA(7) <= \<const0>\;
  S_AXI_RDATA(6) <= \<const0>\;
  S_AXI_RDATA(5) <= \<const0>\;
  S_AXI_RDATA(4) <= \<const0>\;
  S_AXI_RDATA(3) <= \<const0>\;
  S_AXI_RDATA(2) <= \<const0>\;
  S_AXI_RDATA(1) <= \<const0>\;
  S_AXI_RDATA(0) <= \<const0>\;
  S_AXI_RID(0) <= \<const0>\;
  S_AXI_RRESP(1) <= \<const0>\;
  S_AXI_RRESP(0) <= \<const0>\;
  S_AXI_RUSER(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
M_AXI_RREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => S_AXI_RREADY,
      I1 => M_AXI_RVALID,
      I2 => cmd_valid,
      O => M_AXI_RREADY
    );
S_AXI_RLAST_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => M_AXI_RLAST,
      I1 => cmd_split,
      O => S_AXI_RLAST
    );
S_AXI_RVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => M_AXI_RVALID,
      I1 => cmd_valid,
      O => S_AXI_RVALID
    );
cmd_ready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => S_AXI_RREADY,
      I1 => M_AXI_RVALID,
      I2 => cmd_valid,
      I3 => M_AXI_RLAST,
      O => cmd_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_w_axi3_conv is
  port (
    ACLK : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    cmd_valid : in STD_LOGIC;
    cmd_id : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_length : in STD_LOGIC_VECTOR ( 3 downto 0 );
    cmd_ready : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_WLAST : in STD_LOGIC;
    S_AXI_WUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    M_AXI_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXI_WSTRB : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_WLAST : out STD_LOGIC;
    M_AXI_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WVALID : out STD_LOGIC;
    M_AXI_WREADY : in STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_w_axi3_conv : entity is 32;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_w_axi3_conv : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_w_axi3_conv : entity is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_w_axi3_conv : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_w_axi3_conv : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_w_axi3_conv : entity is "zynq";
  attribute C_SUPPORT_BURSTS : integer;
  attribute C_SUPPORT_BURSTS of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_w_axi3_conv : entity is 1;
  attribute C_SUPPORT_SPLITTING : integer;
  attribute C_SUPPORT_SPLITTING of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_w_axi3_conv : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_w_axi3_conv : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_w_axi3_conv : entity is "axi_protocol_converter_v2_1_10_w_axi3_conv";
end VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_w_axi3_conv;

architecture STRUCTURE of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_w_axi3_conv is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axi_wlast\ : STD_LOGIC;
  signal \^s_axi_wready\ : STD_LOGIC;
  signal cmd_ready_INST_0_i_1_n_0 : STD_LOGIC;
  signal cmd_ready_INST_0_i_2_n_0 : STD_LOGIC;
  signal cmd_ready_INST_0_i_3_n_0 : STD_LOGIC;
  signal cmd_ready_INST_0_i_4_n_0 : STD_LOGIC;
  signal cmd_ready_INST_0_i_5_n_0 : STD_LOGIC;
  signal first_mi_word : STD_LOGIC;
  signal \length_counter_1[0]_i_1_n_0\ : STD_LOGIC;
  signal \length_counter_1[1]_i_1_n_0\ : STD_LOGIC;
  signal \length_counter_1[2]_i_1_n_0\ : STD_LOGIC;
  signal \length_counter_1[3]_i_1_n_0\ : STD_LOGIC;
  signal \length_counter_1[4]_i_1_n_0\ : STD_LOGIC;
  signal \length_counter_1[5]_i_1_n_0\ : STD_LOGIC;
  signal \length_counter_1[5]_i_2_n_0\ : STD_LOGIC;
  signal \length_counter_1[5]_i_3_n_0\ : STD_LOGIC;
  signal \length_counter_1[6]_i_1_n_0\ : STD_LOGIC;
  signal \length_counter_1[7]_i_1_n_0\ : STD_LOGIC;
  signal length_counter_1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cmd_ready_INST_0_i_1 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of cmd_ready_INST_0_i_2 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of cmd_ready_INST_0_i_3 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of cmd_ready_INST_0_i_4 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of cmd_ready_INST_0_i_5 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \length_counter_1[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \length_counter_1[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \length_counter_1[2]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \length_counter_1[5]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \length_counter_1[5]_i_3\ : label is "soft_lutpair33";
begin
  M_AXI_WDATA(63) <= \<const0>\;
  M_AXI_WDATA(62) <= \<const0>\;
  M_AXI_WDATA(61) <= \<const0>\;
  M_AXI_WDATA(60) <= \<const0>\;
  M_AXI_WDATA(59) <= \<const0>\;
  M_AXI_WDATA(58) <= \<const0>\;
  M_AXI_WDATA(57) <= \<const0>\;
  M_AXI_WDATA(56) <= \<const0>\;
  M_AXI_WDATA(55) <= \<const0>\;
  M_AXI_WDATA(54) <= \<const0>\;
  M_AXI_WDATA(53) <= \<const0>\;
  M_AXI_WDATA(52) <= \<const0>\;
  M_AXI_WDATA(51) <= \<const0>\;
  M_AXI_WDATA(50) <= \<const0>\;
  M_AXI_WDATA(49) <= \<const0>\;
  M_AXI_WDATA(48) <= \<const0>\;
  M_AXI_WDATA(47) <= \<const0>\;
  M_AXI_WDATA(46) <= \<const0>\;
  M_AXI_WDATA(45) <= \<const0>\;
  M_AXI_WDATA(44) <= \<const0>\;
  M_AXI_WDATA(43) <= \<const0>\;
  M_AXI_WDATA(42) <= \<const0>\;
  M_AXI_WDATA(41) <= \<const0>\;
  M_AXI_WDATA(40) <= \<const0>\;
  M_AXI_WDATA(39) <= \<const0>\;
  M_AXI_WDATA(38) <= \<const0>\;
  M_AXI_WDATA(37) <= \<const0>\;
  M_AXI_WDATA(36) <= \<const0>\;
  M_AXI_WDATA(35) <= \<const0>\;
  M_AXI_WDATA(34) <= \<const0>\;
  M_AXI_WDATA(33) <= \<const0>\;
  M_AXI_WDATA(32) <= \<const0>\;
  M_AXI_WDATA(31) <= \<const0>\;
  M_AXI_WDATA(30) <= \<const0>\;
  M_AXI_WDATA(29) <= \<const0>\;
  M_AXI_WDATA(28) <= \<const0>\;
  M_AXI_WDATA(27) <= \<const0>\;
  M_AXI_WDATA(26) <= \<const0>\;
  M_AXI_WDATA(25) <= \<const0>\;
  M_AXI_WDATA(24) <= \<const0>\;
  M_AXI_WDATA(23) <= \<const0>\;
  M_AXI_WDATA(22) <= \<const0>\;
  M_AXI_WDATA(21) <= \<const0>\;
  M_AXI_WDATA(20) <= \<const0>\;
  M_AXI_WDATA(19) <= \<const0>\;
  M_AXI_WDATA(18) <= \<const0>\;
  M_AXI_WDATA(17) <= \<const0>\;
  M_AXI_WDATA(16) <= \<const0>\;
  M_AXI_WDATA(15) <= \<const0>\;
  M_AXI_WDATA(14) <= \<const0>\;
  M_AXI_WDATA(13) <= \<const0>\;
  M_AXI_WDATA(12) <= \<const0>\;
  M_AXI_WDATA(11) <= \<const0>\;
  M_AXI_WDATA(10) <= \<const0>\;
  M_AXI_WDATA(9) <= \<const0>\;
  M_AXI_WDATA(8) <= \<const0>\;
  M_AXI_WDATA(7) <= \<const0>\;
  M_AXI_WDATA(6) <= \<const0>\;
  M_AXI_WDATA(5) <= \<const0>\;
  M_AXI_WDATA(4) <= \<const0>\;
  M_AXI_WDATA(3) <= \<const0>\;
  M_AXI_WDATA(2) <= \<const0>\;
  M_AXI_WDATA(1) <= \<const0>\;
  M_AXI_WDATA(0) <= \<const0>\;
  M_AXI_WID(0) <= \<const0>\;
  M_AXI_WLAST <= \^m_axi_wlast\;
  M_AXI_WSTRB(7) <= \<const0>\;
  M_AXI_WSTRB(6) <= \<const0>\;
  M_AXI_WSTRB(5) <= \<const0>\;
  M_AXI_WSTRB(4) <= \<const0>\;
  M_AXI_WSTRB(3) <= \<const0>\;
  M_AXI_WSTRB(2) <= \<const0>\;
  M_AXI_WSTRB(1) <= \<const0>\;
  M_AXI_WSTRB(0) <= \<const0>\;
  M_AXI_WUSER(0) <= \<const0>\;
  S_AXI_WREADY <= \^s_axi_wready\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
M_AXI_WLAST_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030000000300010"
    )
        port map (
      I0 => length_counter_1_reg(6),
      I1 => cmd_ready_INST_0_i_4_n_0,
      I2 => cmd_ready_INST_0_i_3_n_0,
      I3 => cmd_ready_INST_0_i_2_n_0,
      I4 => first_mi_word,
      I5 => length_counter_1_reg(7),
      O => \^m_axi_wlast\
    );
M_AXI_WVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S_AXI_WVALID,
      I1 => cmd_valid,
      O => M_AXI_WVALID
    );
S_AXI_WREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => M_AXI_WREADY,
      I1 => S_AXI_WVALID,
      I2 => cmd_valid,
      O => \^s_axi_wready\
    );
cmd_ready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => cmd_ready_INST_0_i_1_n_0,
      I1 => cmd_ready_INST_0_i_2_n_0,
      I2 => cmd_ready_INST_0_i_3_n_0,
      I3 => cmd_ready_INST_0_i_4_n_0,
      I4 => cmd_ready_INST_0_i_5_n_0,
      I5 => \^s_axi_wready\,
      O => cmd_ready
    );
cmd_ready_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => first_mi_word,
      I1 => length_counter_1_reg(7),
      O => cmd_ready_INST_0_i_1_n_0
    );
cmd_ready_INST_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => length_counter_1_reg(5),
      I1 => first_mi_word,
      I2 => length_counter_1_reg(4),
      O => cmd_ready_INST_0_i_2_n_0
    );
cmd_ready_INST_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => length_counter_1_reg(1),
      I1 => cmd_length(1),
      I2 => length_counter_1_reg(0),
      I3 => first_mi_word,
      I4 => cmd_length(0),
      O => cmd_ready_INST_0_i_3_n_0
    );
cmd_ready_INST_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => length_counter_1_reg(3),
      I1 => cmd_length(3),
      I2 => length_counter_1_reg(2),
      I3 => first_mi_word,
      I4 => cmd_length(2),
      O => cmd_ready_INST_0_i_4_n_0
    );
cmd_ready_INST_0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => first_mi_word,
      I1 => length_counter_1_reg(6),
      O => cmd_ready_INST_0_i_5_n_0
    );
first_mi_word_reg: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => \^s_axi_wready\,
      D => \^m_axi_wlast\,
      Q => first_mi_word,
      S => ARESET
    );
\length_counter_1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => length_counter_1_reg(0),
      I1 => first_mi_word,
      I2 => cmd_length(0),
      O => \length_counter_1[0]_i_1_n_0\
    );
\length_counter_1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => length_counter_1_reg(1),
      I1 => cmd_length(1),
      I2 => length_counter_1_reg(0),
      I3 => first_mi_word,
      I4 => cmd_length(0),
      O => \length_counter_1[1]_i_1_n_0\
    );
\length_counter_1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => cmd_ready_INST_0_i_3_n_0,
      I1 => length_counter_1_reg(2),
      I2 => first_mi_word,
      I3 => cmd_length(2),
      O => \length_counter_1[2]_i_1_n_0\
    );
\length_counter_1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3AAC355CCAACCAA"
    )
        port map (
      I0 => length_counter_1_reg(3),
      I1 => cmd_length(3),
      I2 => cmd_length(2),
      I3 => first_mi_word,
      I4 => length_counter_1_reg(2),
      I5 => cmd_ready_INST_0_i_3_n_0,
      O => \length_counter_1[3]_i_1_n_0\
    );
\length_counter_1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300FAFF03000500"
    )
        port map (
      I0 => length_counter_1_reg(3),
      I1 => cmd_length(3),
      I2 => \length_counter_1[5]_i_2_n_0\,
      I3 => cmd_ready_INST_0_i_3_n_0,
      I4 => first_mi_word,
      I5 => length_counter_1_reg(4),
      O => \length_counter_1[4]_i_1_n_0\
    );
\length_counter_1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0A0AF90A"
    )
        port map (
      I0 => length_counter_1_reg(5),
      I1 => length_counter_1_reg(4),
      I2 => first_mi_word,
      I3 => cmd_ready_INST_0_i_3_n_0,
      I4 => \length_counter_1[5]_i_2_n_0\,
      I5 => \length_counter_1[5]_i_3_n_0\,
      O => \length_counter_1[5]_i_1_n_0\
    );
\length_counter_1[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => length_counter_1_reg(2),
      I1 => first_mi_word,
      I2 => cmd_length(2),
      O => \length_counter_1[5]_i_2_n_0\
    );
\length_counter_1[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => length_counter_1_reg(3),
      I1 => cmd_length(3),
      I2 => first_mi_word,
      O => \length_counter_1[5]_i_3_n_0\
    );
\length_counter_1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0AFAF90A0A"
    )
        port map (
      I0 => length_counter_1_reg(6),
      I1 => length_counter_1_reg(5),
      I2 => first_mi_word,
      I3 => length_counter_1_reg(4),
      I4 => cmd_ready_INST_0_i_3_n_0,
      I5 => cmd_ready_INST_0_i_4_n_0,
      O => \length_counter_1[6]_i_1_n_0\
    );
\length_counter_1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030FFEF00300010"
    )
        port map (
      I0 => length_counter_1_reg(6),
      I1 => cmd_ready_INST_0_i_4_n_0,
      I2 => cmd_ready_INST_0_i_3_n_0,
      I3 => cmd_ready_INST_0_i_2_n_0,
      I4 => first_mi_word,
      I5 => length_counter_1_reg(7),
      O => \length_counter_1[7]_i_1_n_0\
    );
\length_counter_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_wready\,
      D => \length_counter_1[0]_i_1_n_0\,
      Q => length_counter_1_reg(0),
      R => ARESET
    );
\length_counter_1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_wready\,
      D => \length_counter_1[1]_i_1_n_0\,
      Q => length_counter_1_reg(1),
      R => ARESET
    );
\length_counter_1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_wready\,
      D => \length_counter_1[2]_i_1_n_0\,
      Q => length_counter_1_reg(2),
      R => ARESET
    );
\length_counter_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_wready\,
      D => \length_counter_1[3]_i_1_n_0\,
      Q => length_counter_1_reg(3),
      R => ARESET
    );
\length_counter_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_wready\,
      D => \length_counter_1[4]_i_1_n_0\,
      Q => length_counter_1_reg(4),
      R => ARESET
    );
\length_counter_1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_wready\,
      D => \length_counter_1[5]_i_1_n_0\,
      Q => length_counter_1_reg(5),
      R => ARESET
    );
\length_counter_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_wready\,
      D => \length_counter_1[6]_i_1_n_0\,
      Q => length_counter_1_reg(6),
      R => ARESET
    );
\length_counter_1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_wready\,
      D => \length_counter_1[7]_i_1_n_0\,
      Q => length_counter_1_reg(7),
      R => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VIDEO_R6_auto_pc_0_compare is
  port (
    DINA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DINB : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DOUT : out STD_LOGIC
  );
  attribute C_WIDTH : integer;
  attribute C_WIDTH of VIDEO_R6_auto_pc_0_compare : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of VIDEO_R6_auto_pc_0_compare : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VIDEO_R6_auto_pc_0_compare : entity is "compare";
end VIDEO_R6_auto_pc_0_compare;

architecture STRUCTURE of VIDEO_R6_auto_pc_0_compare is
  signal DOUT_INST_0_i_1_n_0 : STD_LOGIC;
begin
DOUT_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80204010"
    )
        port map (
      I0 => DINA(4),
      I1 => DINB(3),
      I2 => DOUT_INST_0_i_1_n_0,
      I3 => DINA(3),
      I4 => DINB(4),
      O => DOUT
    );
DOUT_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => DINB(2),
      I1 => DINB(0),
      I2 => DINA(1),
      I3 => DINB(1),
      I4 => DINA(0),
      I5 => DINA(2),
      O => DOUT_INST_0_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_compare__1\ is
  port (
    DINA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DINB : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DOUT : out STD_LOGIC
  );
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_compare__1\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_compare__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_compare__1\ : entity is "compare";
end \VIDEO_R6_auto_pc_0_compare__1\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_compare__1\ is
  signal DOUT_INST_0_i_1_n_0 : STD_LOGIC;
begin
DOUT_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80204010"
    )
        port map (
      I0 => DINA(4),
      I1 => DINB(3),
      I2 => DOUT_INST_0_i_1_n_0,
      I3 => DINA(3),
      I4 => DINB(4),
      O => DOUT
    );
DOUT_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => DINB(2),
      I1 => DINB(0),
      I2 => DINA(1),
      I3 => DINB(1),
      I4 => DINA(0),
      I5 => DINA(2),
      O => DOUT_INST_0_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_compare__10\ is
  port (
    DINA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DINB : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DOUT : out STD_LOGIC
  );
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_compare__10\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_compare__10\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_compare__10\ : entity is "compare";
end \VIDEO_R6_auto_pc_0_compare__10\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_compare__10\ is
  signal DOUT_INST_0_i_1_n_0 : STD_LOGIC;
begin
DOUT_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80204010"
    )
        port map (
      I0 => DINA(4),
      I1 => DINB(3),
      I2 => DOUT_INST_0_i_1_n_0,
      I3 => DINA(3),
      I4 => DINB(4),
      O => DOUT
    );
DOUT_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => DINB(2),
      I1 => DINB(0),
      I2 => DINA(1),
      I3 => DINB(1),
      I4 => DINA(0),
      I5 => DINA(2),
      O => DOUT_INST_0_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_compare__11\ is
  port (
    DINA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DINB : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DOUT : out STD_LOGIC
  );
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_compare__11\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_compare__11\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_compare__11\ : entity is "compare";
end \VIDEO_R6_auto_pc_0_compare__11\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_compare__11\ is
  signal DOUT_INST_0_i_1_n_0 : STD_LOGIC;
begin
DOUT_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80204010"
    )
        port map (
      I0 => DINA(4),
      I1 => DINB(3),
      I2 => DOUT_INST_0_i_1_n_0,
      I3 => DINA(3),
      I4 => DINB(4),
      O => DOUT
    );
DOUT_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => DINB(2),
      I1 => DINB(0),
      I2 => DINA(1),
      I3 => DINB(1),
      I4 => DINA(0),
      I5 => DINA(2),
      O => DOUT_INST_0_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_compare__2\ is
  port (
    DINA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DINB : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DOUT : out STD_LOGIC
  );
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_compare__2\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_compare__2\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_compare__2\ : entity is "compare";
end \VIDEO_R6_auto_pc_0_compare__2\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_compare__2\ is
  signal DOUT_INST_0_i_1_n_0 : STD_LOGIC;
begin
DOUT_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80204010"
    )
        port map (
      I0 => DINA(4),
      I1 => DINB(3),
      I2 => DOUT_INST_0_i_1_n_0,
      I3 => DINA(3),
      I4 => DINB(4),
      O => DOUT
    );
DOUT_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => DINB(2),
      I1 => DINB(0),
      I2 => DINA(1),
      I3 => DINB(1),
      I4 => DINA(0),
      I5 => DINA(2),
      O => DOUT_INST_0_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_compare__3\ is
  port (
    DINA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DINB : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DOUT : out STD_LOGIC
  );
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_compare__3\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_compare__3\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_compare__3\ : entity is "compare";
end \VIDEO_R6_auto_pc_0_compare__3\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_compare__3\ is
  signal DOUT_INST_0_i_1_n_0 : STD_LOGIC;
begin
DOUT_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80204010"
    )
        port map (
      I0 => DINA(4),
      I1 => DINB(3),
      I2 => DOUT_INST_0_i_1_n_0,
      I3 => DINA(3),
      I4 => DINB(4),
      O => DOUT
    );
DOUT_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => DINB(2),
      I1 => DINB(0),
      I2 => DINA(1),
      I3 => DINB(1),
      I4 => DINA(0),
      I5 => DINA(2),
      O => DOUT_INST_0_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_compare__4\ is
  port (
    DINA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DINB : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DOUT : out STD_LOGIC
  );
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_compare__4\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_compare__4\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_compare__4\ : entity is "compare";
end \VIDEO_R6_auto_pc_0_compare__4\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_compare__4\ is
  signal DOUT_INST_0_i_1_n_0 : STD_LOGIC;
begin
DOUT_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80204010"
    )
        port map (
      I0 => DINA(4),
      I1 => DINB(3),
      I2 => DOUT_INST_0_i_1_n_0,
      I3 => DINA(3),
      I4 => DINB(4),
      O => DOUT
    );
DOUT_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => DINB(2),
      I1 => DINB(0),
      I2 => DINA(1),
      I3 => DINB(1),
      I4 => DINA(0),
      I5 => DINA(2),
      O => DOUT_INST_0_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_compare__5\ is
  port (
    DINA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DINB : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DOUT : out STD_LOGIC
  );
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_compare__5\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_compare__5\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_compare__5\ : entity is "compare";
end \VIDEO_R6_auto_pc_0_compare__5\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_compare__5\ is
  signal DOUT_INST_0_i_1_n_0 : STD_LOGIC;
begin
DOUT_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80204010"
    )
        port map (
      I0 => DINA(4),
      I1 => DINB(3),
      I2 => DOUT_INST_0_i_1_n_0,
      I3 => DINA(3),
      I4 => DINB(4),
      O => DOUT
    );
DOUT_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => DINB(2),
      I1 => DINB(0),
      I2 => DINA(1),
      I3 => DINB(1),
      I4 => DINA(0),
      I5 => DINA(2),
      O => DOUT_INST_0_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_compare__6\ is
  port (
    DINA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DINB : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DOUT : out STD_LOGIC
  );
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_compare__6\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_compare__6\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_compare__6\ : entity is "compare";
end \VIDEO_R6_auto_pc_0_compare__6\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_compare__6\ is
  signal DOUT_INST_0_i_1_n_0 : STD_LOGIC;
begin
DOUT_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80204010"
    )
        port map (
      I0 => DINA(4),
      I1 => DINB(3),
      I2 => DOUT_INST_0_i_1_n_0,
      I3 => DINA(3),
      I4 => DINB(4),
      O => DOUT
    );
DOUT_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => DINB(2),
      I1 => DINB(0),
      I2 => DINA(1),
      I3 => DINB(1),
      I4 => DINA(0),
      I5 => DINA(2),
      O => DOUT_INST_0_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_compare__7\ is
  port (
    DINA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DINB : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DOUT : out STD_LOGIC
  );
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_compare__7\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_compare__7\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_compare__7\ : entity is "compare";
end \VIDEO_R6_auto_pc_0_compare__7\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_compare__7\ is
  signal DOUT_INST_0_i_1_n_0 : STD_LOGIC;
begin
DOUT_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80204010"
    )
        port map (
      I0 => DINA(4),
      I1 => DINB(3),
      I2 => DOUT_INST_0_i_1_n_0,
      I3 => DINA(3),
      I4 => DINB(4),
      O => DOUT
    );
DOUT_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => DINB(2),
      I1 => DINB(0),
      I2 => DINA(1),
      I3 => DINB(1),
      I4 => DINA(0),
      I5 => DINA(2),
      O => DOUT_INST_0_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_compare__8\ is
  port (
    DINA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DINB : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DOUT : out STD_LOGIC
  );
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_compare__8\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_compare__8\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_compare__8\ : entity is "compare";
end \VIDEO_R6_auto_pc_0_compare__8\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_compare__8\ is
  signal DOUT_INST_0_i_1_n_0 : STD_LOGIC;
begin
DOUT_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80204010"
    )
        port map (
      I0 => DINA(4),
      I1 => DINB(3),
      I2 => DOUT_INST_0_i_1_n_0,
      I3 => DINA(3),
      I4 => DINB(4),
      O => DOUT
    );
DOUT_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => DINB(2),
      I1 => DINB(0),
      I2 => DINA(1),
      I3 => DINB(1),
      I4 => DINA(0),
      I5 => DINA(2),
      O => DOUT_INST_0_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_compare__9\ is
  port (
    DINA : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DINB : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DOUT : out STD_LOGIC
  );
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_compare__9\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_compare__9\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_compare__9\ : entity is "compare";
end \VIDEO_R6_auto_pc_0_compare__9\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_compare__9\ is
  signal DOUT_INST_0_i_1_n_0 : STD_LOGIC;
begin
DOUT_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80204010"
    )
        port map (
      I0 => DINA(4),
      I1 => DINB(3),
      I2 => DOUT_INST_0_i_1_n_0,
      I3 => DINA(3),
      I4 => DINB(4),
      O => DOUT
    );
DOUT_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8008200240041001"
    )
        port map (
      I0 => DINB(2),
      I1 => DINB(0),
      I2 => DINA(1),
      I3 => DINB(1),
      I4 => DINA(0),
      I5 => DINA(2),
      O => DOUT_INST_0_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VIDEO_R6_auto_pc_0_dmem is
  port (
    WR_CLK : in STD_LOGIC;
    RD_CLK : in STD_LOGIC;
    RAM_WR_EN : in STD_LOGIC;
    RAM_RD_EN : in STD_LOGIC;
    RD_RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    WR_PNTR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    RD_PNTR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DOUT : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of VIDEO_R6_auto_pc_0_dmem : entity is 1;
  attribute C_DEPTH_RATIO_RD : integer;
  attribute C_DEPTH_RATIO_RD of VIDEO_R6_auto_pc_0_dmem : entity is 1;
  attribute C_DEPTH_RATIO_WR : integer;
  attribute C_DEPTH_RATIO_WR of VIDEO_R6_auto_pc_0_dmem : entity is 1;
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of VIDEO_R6_auto_pc_0_dmem : entity is 5;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of VIDEO_R6_auto_pc_0_dmem : entity is "0000";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of VIDEO_R6_auto_pc_0_dmem : entity is 5;
  attribute C_FIFO_TYPE : integer;
  attribute C_FIFO_TYPE of VIDEO_R6_auto_pc_0_dmem : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of VIDEO_R6_auto_pc_0_dmem : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of VIDEO_R6_auto_pc_0_dmem : entity is 0;
  attribute C_LARGER_DEPTH : integer;
  attribute C_LARGER_DEPTH of VIDEO_R6_auto_pc_0_dmem : entity is 32;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of VIDEO_R6_auto_pc_0_dmem : entity is 5;
  attribute C_SMALLER_DATA_WIDTH : integer;
  attribute C_SMALLER_DATA_WIDTH of VIDEO_R6_auto_pc_0_dmem : entity is 5;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of VIDEO_R6_auto_pc_0_dmem : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of VIDEO_R6_auto_pc_0_dmem : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VIDEO_R6_auto_pc_0_dmem : entity is "dmem";
end VIDEO_R6_auto_pc_0_dmem;

architecture STRUCTURE of VIDEO_R6_auto_pc_0_dmem is
  signal p_0_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_RAM_reg_0_31_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_31_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_4 : label is "";
begin
RAM_reg_0_31_0_4: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => RD_PNTR(4 downto 0),
      ADDRB(4 downto 0) => RD_PNTR(4 downto 0),
      ADDRC(4 downto 0) => RD_PNTR(4 downto 0),
      ADDRD(4 downto 0) => WR_PNTR(4 downto 0),
      DIA(1 downto 0) => DI(1 downto 0),
      DIB(1 downto 0) => DI(3 downto 2),
      DIC(1) => '0',
      DIC(0) => DI(4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1) => NLW_RAM_reg_0_31_0_4_DOC_UNCONNECTED(1),
      DOC(0) => p_0_out(4),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_0_4_DOD_UNCONNECTED(1 downto 0),
      WCLK => RD_CLK,
      WE => RAM_WR_EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => RAM_RD_EN,
      D => p_0_out(0),
      Q => DOUT(0),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => RAM_RD_EN,
      D => p_0_out(1),
      Q => DOUT(1),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => RAM_RD_EN,
      D => p_0_out(2),
      Q => DOUT(2),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => RAM_RD_EN,
      D => p_0_out(3),
      Q => DOUT(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => RAM_RD_EN,
      D => p_0_out(4),
      Q => DOUT(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_dmem__1\ is
  port (
    WR_CLK : in STD_LOGIC;
    RD_CLK : in STD_LOGIC;
    RAM_WR_EN : in STD_LOGIC;
    RAM_RD_EN : in STD_LOGIC;
    RD_RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    WR_PNTR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    RD_PNTR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DOUT : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \VIDEO_R6_auto_pc_0_dmem__1\ : entity is 1;
  attribute C_DEPTH_RATIO_RD : integer;
  attribute C_DEPTH_RATIO_RD of \VIDEO_R6_auto_pc_0_dmem__1\ : entity is 1;
  attribute C_DEPTH_RATIO_WR : integer;
  attribute C_DEPTH_RATIO_WR of \VIDEO_R6_auto_pc_0_dmem__1\ : entity is 1;
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \VIDEO_R6_auto_pc_0_dmem__1\ : entity is 5;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \VIDEO_R6_auto_pc_0_dmem__1\ : entity is "0000";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \VIDEO_R6_auto_pc_0_dmem__1\ : entity is 5;
  attribute C_FIFO_TYPE : integer;
  attribute C_FIFO_TYPE of \VIDEO_R6_auto_pc_0_dmem__1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_dmem__1\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_dmem__1\ : entity is 0;
  attribute C_LARGER_DEPTH : integer;
  attribute C_LARGER_DEPTH of \VIDEO_R6_auto_pc_0_dmem__1\ : entity is 32;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_dmem__1\ : entity is 5;
  attribute C_SMALLER_DATA_WIDTH : integer;
  attribute C_SMALLER_DATA_WIDTH of \VIDEO_R6_auto_pc_0_dmem__1\ : entity is 5;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_dmem__1\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_dmem__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_dmem__1\ : entity is "dmem";
end \VIDEO_R6_auto_pc_0_dmem__1\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_dmem__1\ is
  signal p_0_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_RAM_reg_0_31_0_4_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_31_0_4_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_4 : label is "";
begin
RAM_reg_0_31_0_4: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => RD_PNTR(4 downto 0),
      ADDRB(4 downto 0) => RD_PNTR(4 downto 0),
      ADDRC(4 downto 0) => RD_PNTR(4 downto 0),
      ADDRD(4 downto 0) => WR_PNTR(4 downto 0),
      DIA(1 downto 0) => DI(1 downto 0),
      DIB(1 downto 0) => DI(3 downto 2),
      DIC(1) => '0',
      DIC(0) => DI(4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1) => NLW_RAM_reg_0_31_0_4_DOC_UNCONNECTED(1),
      DOC(0) => p_0_out(4),
      DOD(1 downto 0) => NLW_RAM_reg_0_31_0_4_DOD_UNCONNECTED(1 downto 0),
      WCLK => RD_CLK,
      WE => RAM_WR_EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => RAM_RD_EN,
      D => p_0_out(0),
      Q => DOUT(0),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => RAM_RD_EN,
      D => p_0_out(1),
      Q => DOUT(1),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => RAM_RD_EN,
      D => p_0_out(2),
      Q => DOUT(2),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => RAM_RD_EN,
      D => p_0_out(3),
      Q => DOUT(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => RAM_RD_EN,
      D => p_0_out(4),
      Q => DOUT(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_dmem__parameterized0\ is
  port (
    WR_CLK : in STD_LOGIC;
    RD_CLK : in STD_LOGIC;
    RAM_WR_EN : in STD_LOGIC;
    RAM_RD_EN : in STD_LOGIC;
    RD_RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    WR_PNTR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    RD_PNTR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOUT : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \VIDEO_R6_auto_pc_0_dmem__parameterized0\ : entity is 1;
  attribute C_DEPTH_RATIO_RD : integer;
  attribute C_DEPTH_RATIO_RD of \VIDEO_R6_auto_pc_0_dmem__parameterized0\ : entity is 1;
  attribute C_DEPTH_RATIO_WR : integer;
  attribute C_DEPTH_RATIO_WR of \VIDEO_R6_auto_pc_0_dmem__parameterized0\ : entity is 1;
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \VIDEO_R6_auto_pc_0_dmem__parameterized0\ : entity is 1;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \VIDEO_R6_auto_pc_0_dmem__parameterized0\ : entity is "0000";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \VIDEO_R6_auto_pc_0_dmem__parameterized0\ : entity is 1;
  attribute C_FIFO_TYPE : integer;
  attribute C_FIFO_TYPE of \VIDEO_R6_auto_pc_0_dmem__parameterized0\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_dmem__parameterized0\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_dmem__parameterized0\ : entity is 0;
  attribute C_LARGER_DEPTH : integer;
  attribute C_LARGER_DEPTH of \VIDEO_R6_auto_pc_0_dmem__parameterized0\ : entity is 32;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_dmem__parameterized0\ : entity is 5;
  attribute C_SMALLER_DATA_WIDTH : integer;
  attribute C_SMALLER_DATA_WIDTH of \VIDEO_R6_auto_pc_0_dmem__parameterized0\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_dmem__parameterized0\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_dmem__parameterized0\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_dmem__parameterized0\ : entity is "dmem";
end \VIDEO_R6_auto_pc_0_dmem__parameterized0\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_dmem__parameterized0\ is
  signal \^dout\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gpr1.dout_i[0]_i_1_n_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal NLW_RAM_reg_0_31_0_0_SPO_UNCONNECTED : STD_LOGIC;
begin
  DOUT(0) <= \^dout\(0);
RAM_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => WR_PNTR(0),
      A1 => WR_PNTR(1),
      A2 => WR_PNTR(2),
      A3 => WR_PNTR(3),
      A4 => WR_PNTR(4),
      D => DI(0),
      DPO => p_0_out,
      DPRA0 => RD_PNTR(0),
      DPRA1 => RD_PNTR(1),
      DPRA2 => RD_PNTR(2),
      DPRA3 => RD_PNTR(3),
      DPRA4 => RD_PNTR(4),
      SPO => NLW_RAM_reg_0_31_0_0_SPO_UNCONNECTED,
      WCLK => RD_CLK,
      WE => RAM_WR_EN
    );
\gpr1.dout_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_out,
      I1 => RAM_RD_EN,
      I2 => \^dout\(0),
      O => \gpr1.dout_i[0]_i_1_n_0\
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => \gpr1.dout_i[0]_i_1_n_0\,
      Q => \^dout\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VIDEO_R6_auto_pc_0_rd_bin_cntr is
  port (
    CLK : in STD_LOGIC;
    EN : in STD_LOGIC;
    RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    PNTR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PNTR_PLUS1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PNTR_PLUS2 : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of VIDEO_R6_auto_pc_0_rd_bin_cntr : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of VIDEO_R6_auto_pc_0_rd_bin_cntr : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of VIDEO_R6_auto_pc_0_rd_bin_cntr : entity is 0;
  attribute C_PNTR_WIDTH : integer;
  attribute C_PNTR_WIDTH of VIDEO_R6_auto_pc_0_rd_bin_cntr : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of VIDEO_R6_auto_pc_0_rd_bin_cntr : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VIDEO_R6_auto_pc_0_rd_bin_cntr : entity is "rd_bin_cntr";
end VIDEO_R6_auto_pc_0_rd_bin_cntr;

architecture STRUCTURE of VIDEO_R6_auto_pc_0_rd_bin_cntr is
  signal \<const0>\ : STD_LOGIC;
  signal \^pntr_plus1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair38";
begin
  PNTR_PLUS1(4 downto 0) <= \^pntr_plus1\(4 downto 0);
  PNTR_PLUS2(4) <= \<const0>\;
  PNTR_PLUS2(3) <= \<const0>\;
  PNTR_PLUS2(2) <= \<const0>\;
  PNTR_PLUS2(1) <= \<const0>\;
  PNTR_PLUS2(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pntr_plus1\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pntr_plus1\(0),
      I1 => \^pntr_plus1\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^pntr_plus1\(0),
      I1 => \^pntr_plus1\(1),
      I2 => \^pntr_plus1\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^pntr_plus1\(2),
      I1 => \^pntr_plus1\(0),
      I2 => \^pntr_plus1\(1),
      I3 => \^pntr_plus1\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^pntr_plus1\(2),
      I1 => \^pntr_plus1\(0),
      I2 => \^pntr_plus1\(1),
      I3 => \^pntr_plus1\(3),
      I4 => \^pntr_plus1\(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(0),
      Q => PNTR(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(1),
      Q => PNTR(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(2),
      Q => PNTR(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(3),
      Q => PNTR(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(4),
      Q => PNTR(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => EN,
      D => plusOp(0),
      PRE => RST,
      Q => \^pntr_plus1\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => plusOp(1),
      Q => \^pntr_plus1\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => plusOp(2),
      Q => \^pntr_plus1\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => plusOp(3),
      Q => \^pntr_plus1\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => plusOp(4),
      Q => \^pntr_plus1\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_rd_bin_cntr__1\ is
  port (
    CLK : in STD_LOGIC;
    EN : in STD_LOGIC;
    RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    PNTR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PNTR_PLUS1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PNTR_PLUS2 : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \VIDEO_R6_auto_pc_0_rd_bin_cntr__1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_rd_bin_cntr__1\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_rd_bin_cntr__1\ : entity is 0;
  attribute C_PNTR_WIDTH : integer;
  attribute C_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_rd_bin_cntr__1\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_rd_bin_cntr__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_rd_bin_cntr__1\ : entity is "rd_bin_cntr";
end \VIDEO_R6_auto_pc_0_rd_bin_cntr__1\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_rd_bin_cntr__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^pntr_plus1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair7";
begin
  PNTR_PLUS1(4 downto 0) <= \^pntr_plus1\(4 downto 0);
  PNTR_PLUS2(4) <= \<const0>\;
  PNTR_PLUS2(3) <= \<const0>\;
  PNTR_PLUS2(2) <= \<const0>\;
  PNTR_PLUS2(1) <= \<const0>\;
  PNTR_PLUS2(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pntr_plus1\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pntr_plus1\(0),
      I1 => \^pntr_plus1\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^pntr_plus1\(0),
      I1 => \^pntr_plus1\(1),
      I2 => \^pntr_plus1\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^pntr_plus1\(2),
      I1 => \^pntr_plus1\(0),
      I2 => \^pntr_plus1\(1),
      I3 => \^pntr_plus1\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^pntr_plus1\(2),
      I1 => \^pntr_plus1\(0),
      I2 => \^pntr_plus1\(1),
      I3 => \^pntr_plus1\(3),
      I4 => \^pntr_plus1\(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(0),
      Q => PNTR(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(1),
      Q => PNTR(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(2),
      Q => PNTR(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(3),
      Q => PNTR(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(4),
      Q => PNTR(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => EN,
      D => plusOp(0),
      PRE => RST,
      Q => \^pntr_plus1\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => plusOp(1),
      Q => \^pntr_plus1\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => plusOp(2),
      Q => \^pntr_plus1\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => plusOp(3),
      Q => \^pntr_plus1\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => plusOp(4),
      Q => \^pntr_plus1\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_rd_bin_cntr__2\ is
  port (
    CLK : in STD_LOGIC;
    EN : in STD_LOGIC;
    RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    PNTR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PNTR_PLUS1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PNTR_PLUS2 : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \VIDEO_R6_auto_pc_0_rd_bin_cntr__2\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_rd_bin_cntr__2\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_rd_bin_cntr__2\ : entity is 0;
  attribute C_PNTR_WIDTH : integer;
  attribute C_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_rd_bin_cntr__2\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_rd_bin_cntr__2\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_rd_bin_cntr__2\ : entity is "rd_bin_cntr";
end \VIDEO_R6_auto_pc_0_rd_bin_cntr__2\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_rd_bin_cntr__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^pntr_plus1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair3";
begin
  PNTR_PLUS1(4 downto 0) <= \^pntr_plus1\(4 downto 0);
  PNTR_PLUS2(4) <= \<const0>\;
  PNTR_PLUS2(3) <= \<const0>\;
  PNTR_PLUS2(2) <= \<const0>\;
  PNTR_PLUS2(1) <= \<const0>\;
  PNTR_PLUS2(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pntr_plus1\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pntr_plus1\(0),
      I1 => \^pntr_plus1\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^pntr_plus1\(0),
      I1 => \^pntr_plus1\(1),
      I2 => \^pntr_plus1\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^pntr_plus1\(2),
      I1 => \^pntr_plus1\(0),
      I2 => \^pntr_plus1\(1),
      I3 => \^pntr_plus1\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^pntr_plus1\(2),
      I1 => \^pntr_plus1\(0),
      I2 => \^pntr_plus1\(1),
      I3 => \^pntr_plus1\(3),
      I4 => \^pntr_plus1\(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(0),
      Q => PNTR(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(1),
      Q => PNTR(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(2),
      Q => PNTR(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(3),
      Q => PNTR(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(4),
      Q => PNTR(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => EN,
      D => plusOp(0),
      PRE => RST,
      Q => \^pntr_plus1\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => plusOp(1),
      Q => \^pntr_plus1\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => plusOp(2),
      Q => \^pntr_plus1\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => plusOp(3),
      Q => \^pntr_plus1\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => plusOp(4),
      Q => \^pntr_plus1\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VIDEO_R6_auto_pc_0_rd_fwft is
  port (
    RD_CLK : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    RD_RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    SAFETY_CKT_RD_RST : in STD_LOGIC;
    RAM_ALMOST_EMPTY : in STD_LOGIC;
    RAM_EMPTY : in STD_LOGIC;
    ALMOST_EMPTY_FWFT : out STD_LOGIC;
    EMPTY_FWFT : out STD_LOGIC;
    EMPTY_FWFT_FB : out STD_LOGIC;
    RAM_REGOUT_EN : out STD_LOGIC;
    RAM_RD_EN_FWFT : out STD_LOGIC;
    RAM_VALID_FWFT : out STD_LOGIC;
    VALID_FWFT : out STD_LOGIC
  );
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of VIDEO_R6_auto_pc_0_rd_fwft : entity is 0;
  attribute C_FIFO_TYPE : integer;
  attribute C_FIFO_TYPE of VIDEO_R6_auto_pc_0_rd_fwft : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of VIDEO_R6_auto_pc_0_rd_fwft : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of VIDEO_R6_auto_pc_0_rd_fwft : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of VIDEO_R6_auto_pc_0_rd_fwft : entity is 0;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of VIDEO_R6_auto_pc_0_rd_fwft : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VIDEO_R6_auto_pc_0_rd_fwft : entity is "rd_fwft";
end VIDEO_R6_auto_pc_0_rd_fwft;

architecture STRUCTURE of VIDEO_R6_auto_pc_0_rd_fwft is
  signal \<const0>\ : STD_LOGIC;
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  ALMOST_EMPTY_FWFT <= \<const0>\;
  EMPTY_FWFT <= empty_fwft_i;
  EMPTY_FWFT_FB <= \<const0>\;
  RAM_VALID_FWFT <= \<const0>\;
  VALID_FWFT <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
RAM_RD_EN_FWFT_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
        port map (
      I0 => RD_EN,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => RAM_EMPTY,
      O => RAM_RD_EN_FWFT
    );
RAM_REGOUT_EN_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => RD_EN,
      O => RAM_REGOUT_EN
    );
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => RD_EN,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => RAM_EMPTY,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => RD_RST,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => RD_RST,
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => RD_EN,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => empty_fwft_i0,
      PRE => RD_RST,
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => RD_EN,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => RD_RST,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => empty_fwft_i0,
      PRE => RD_RST,
      Q => empty_fwft_i
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => RD_EN,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => RD_EN,
      I2 => curr_fwft_state(0),
      I3 => RAM_EMPTY,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      CLR => RD_RST,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      CLR => RD_RST,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      CLR => RD_RST,
      D => next_fwft_state(0),
      Q => user_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_rd_fwft__1\ is
  port (
    RD_CLK : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    RD_RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    SAFETY_CKT_RD_RST : in STD_LOGIC;
    RAM_ALMOST_EMPTY : in STD_LOGIC;
    RAM_EMPTY : in STD_LOGIC;
    ALMOST_EMPTY_FWFT : out STD_LOGIC;
    EMPTY_FWFT : out STD_LOGIC;
    EMPTY_FWFT_FB : out STD_LOGIC;
    RAM_REGOUT_EN : out STD_LOGIC;
    RAM_RD_EN_FWFT : out STD_LOGIC;
    RAM_VALID_FWFT : out STD_LOGIC;
    VALID_FWFT : out STD_LOGIC
  );
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \VIDEO_R6_auto_pc_0_rd_fwft__1\ : entity is 0;
  attribute C_FIFO_TYPE : integer;
  attribute C_FIFO_TYPE of \VIDEO_R6_auto_pc_0_rd_fwft__1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_rd_fwft__1\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_rd_fwft__1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \VIDEO_R6_auto_pc_0_rd_fwft__1\ : entity is 0;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_rd_fwft__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_rd_fwft__1\ : entity is "rd_fwft";
end \VIDEO_R6_auto_pc_0_rd_fwft__1\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_rd_fwft__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  ALMOST_EMPTY_FWFT <= \<const0>\;
  EMPTY_FWFT <= empty_fwft_i;
  EMPTY_FWFT_FB <= \<const0>\;
  RAM_VALID_FWFT <= \<const0>\;
  VALID_FWFT <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
RAM_RD_EN_FWFT_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
        port map (
      I0 => RD_EN,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => RAM_EMPTY,
      O => RAM_RD_EN_FWFT
    );
RAM_REGOUT_EN_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => RD_EN,
      O => RAM_REGOUT_EN
    );
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => RD_EN,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => RAM_EMPTY,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => RD_RST,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => RD_RST,
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => RD_EN,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => empty_fwft_i0,
      PRE => RD_RST,
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => RD_EN,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => RD_RST,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => empty_fwft_i0,
      PRE => RD_RST,
      Q => empty_fwft_i
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => RD_EN,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => RD_EN,
      I2 => curr_fwft_state(0),
      I3 => RAM_EMPTY,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      CLR => RD_RST,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      CLR => RD_RST,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      CLR => RD_RST,
      D => next_fwft_state(0),
      Q => user_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_rd_fwft__2\ is
  port (
    RD_CLK : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    RD_RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    SAFETY_CKT_RD_RST : in STD_LOGIC;
    RAM_ALMOST_EMPTY : in STD_LOGIC;
    RAM_EMPTY : in STD_LOGIC;
    ALMOST_EMPTY_FWFT : out STD_LOGIC;
    EMPTY_FWFT : out STD_LOGIC;
    EMPTY_FWFT_FB : out STD_LOGIC;
    RAM_REGOUT_EN : out STD_LOGIC;
    RAM_RD_EN_FWFT : out STD_LOGIC;
    RAM_VALID_FWFT : out STD_LOGIC;
    VALID_FWFT : out STD_LOGIC
  );
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \VIDEO_R6_auto_pc_0_rd_fwft__2\ : entity is 0;
  attribute C_FIFO_TYPE : integer;
  attribute C_FIFO_TYPE of \VIDEO_R6_auto_pc_0_rd_fwft__2\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_rd_fwft__2\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_rd_fwft__2\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \VIDEO_R6_auto_pc_0_rd_fwft__2\ : entity is 0;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_rd_fwft__2\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_rd_fwft__2\ : entity is "rd_fwft";
end \VIDEO_R6_auto_pc_0_rd_fwft__2\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_rd_fwft__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  ALMOST_EMPTY_FWFT <= \<const0>\;
  EMPTY_FWFT <= empty_fwft_i;
  EMPTY_FWFT_FB <= \<const0>\;
  RAM_VALID_FWFT <= \<const0>\;
  VALID_FWFT <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
RAM_RD_EN_FWFT_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00BF"
    )
        port map (
      I0 => RD_EN,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => RAM_EMPTY,
      O => RAM_RD_EN_FWFT
    );
RAM_REGOUT_EN_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => RD_EN,
      O => RAM_REGOUT_EN
    );
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => RD_EN,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => RAM_EMPTY,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => RD_RST,
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => RD_RST,
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => RD_EN,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => empty_fwft_i0,
      PRE => RD_RST,
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => RD_EN,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => RD_RST,
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => empty_fwft_i0,
      PRE => RD_RST,
      Q => empty_fwft_i
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => RD_EN,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => RD_EN,
      I2 => curr_fwft_state(0),
      I3 => RAM_EMPTY,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      CLR => RD_RST,
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      CLR => RD_RST,
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      CLR => RD_RST,
      D => next_fwft_state(0),
      Q => user_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VIDEO_R6_auto_pc_0_synchronizer_ff is
  port (
    RST : in STD_LOGIC;
    CLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of VIDEO_R6_auto_pc_0_synchronizer_ff : entity is 0;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of VIDEO_R6_auto_pc_0_synchronizer_ff : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of VIDEO_R6_auto_pc_0_synchronizer_ff : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VIDEO_R6_auto_pc_0_synchronizer_ff : entity is "synchronizer_ff";
end VIDEO_R6_auto_pc_0_synchronizer_ff;

architecture STRUCTURE of VIDEO_R6_auto_pc_0_synchronizer_ff is
  signal \<const0>\ : STD_LOGIC;
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  Q(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_synchronizer_ff__1\ is
  port (
    RST : in STD_LOGIC;
    CLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_synchronizer_ff__1\ : entity is 0;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_synchronizer_ff__1\ : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_synchronizer_ff__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_synchronizer_ff__1\ : entity is "synchronizer_ff";
end \VIDEO_R6_auto_pc_0_synchronizer_ff__1\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_synchronizer_ff__1\ is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  Q(0) <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_synchronizer_ff__10\ is
  port (
    RST : in STD_LOGIC;
    CLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_synchronizer_ff__10\ : entity is 0;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_synchronizer_ff__10\ : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_synchronizer_ff__10\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_synchronizer_ff__10\ : entity is "synchronizer_ff";
end \VIDEO_R6_auto_pc_0_synchronizer_ff__10\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_synchronizer_ff__10\ is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  Q(0) <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_synchronizer_ff__11\ is
  port (
    RST : in STD_LOGIC;
    CLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_synchronizer_ff__11\ : entity is 0;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_synchronizer_ff__11\ : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_synchronizer_ff__11\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_synchronizer_ff__11\ : entity is "synchronizer_ff";
end \VIDEO_R6_auto_pc_0_synchronizer_ff__11\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_synchronizer_ff__11\ is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  Q(0) <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_synchronizer_ff__12\ is
  port (
    RST : in STD_LOGIC;
    CLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_synchronizer_ff__12\ : entity is 0;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_synchronizer_ff__12\ : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_synchronizer_ff__12\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_synchronizer_ff__12\ : entity is "synchronizer_ff";
end \VIDEO_R6_auto_pc_0_synchronizer_ff__12\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_synchronizer_ff__12\ is
  signal \<const0>\ : STD_LOGIC;
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  Q(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_synchronizer_ff__13\ is
  port (
    RST : in STD_LOGIC;
    CLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_synchronizer_ff__13\ : entity is 0;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_synchronizer_ff__13\ : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_synchronizer_ff__13\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_synchronizer_ff__13\ : entity is "synchronizer_ff";
end \VIDEO_R6_auto_pc_0_synchronizer_ff__13\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_synchronizer_ff__13\ is
  signal \<const0>\ : STD_LOGIC;
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  Q(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_synchronizer_ff__14\ is
  port (
    RST : in STD_LOGIC;
    CLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_synchronizer_ff__14\ : entity is 0;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_synchronizer_ff__14\ : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_synchronizer_ff__14\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_synchronizer_ff__14\ : entity is "synchronizer_ff";
end \VIDEO_R6_auto_pc_0_synchronizer_ff__14\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_synchronizer_ff__14\ is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  Q(0) <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_synchronizer_ff__15\ is
  port (
    RST : in STD_LOGIC;
    CLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_synchronizer_ff__15\ : entity is 0;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_synchronizer_ff__15\ : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_synchronizer_ff__15\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_synchronizer_ff__15\ : entity is "synchronizer_ff";
end \VIDEO_R6_auto_pc_0_synchronizer_ff__15\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_synchronizer_ff__15\ is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  Q(0) <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_synchronizer_ff__16\ is
  port (
    RST : in STD_LOGIC;
    CLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_synchronizer_ff__16\ : entity is 0;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_synchronizer_ff__16\ : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_synchronizer_ff__16\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_synchronizer_ff__16\ : entity is "synchronizer_ff";
end \VIDEO_R6_auto_pc_0_synchronizer_ff__16\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_synchronizer_ff__16\ is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  Q(0) <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_synchronizer_ff__17\ is
  port (
    RST : in STD_LOGIC;
    CLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_synchronizer_ff__17\ : entity is 0;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_synchronizer_ff__17\ : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_synchronizer_ff__17\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_synchronizer_ff__17\ : entity is "synchronizer_ff";
end \VIDEO_R6_auto_pc_0_synchronizer_ff__17\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_synchronizer_ff__17\ is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  Q(0) <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_synchronizer_ff__2\ is
  port (
    RST : in STD_LOGIC;
    CLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_synchronizer_ff__2\ : entity is 0;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_synchronizer_ff__2\ : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_synchronizer_ff__2\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_synchronizer_ff__2\ : entity is "synchronizer_ff";
end \VIDEO_R6_auto_pc_0_synchronizer_ff__2\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_synchronizer_ff__2\ is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  Q(0) <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_synchronizer_ff__3\ is
  port (
    RST : in STD_LOGIC;
    CLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_synchronizer_ff__3\ : entity is 0;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_synchronizer_ff__3\ : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_synchronizer_ff__3\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_synchronizer_ff__3\ : entity is "synchronizer_ff";
end \VIDEO_R6_auto_pc_0_synchronizer_ff__3\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_synchronizer_ff__3\ is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  Q(0) <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_synchronizer_ff__4\ is
  port (
    RST : in STD_LOGIC;
    CLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_synchronizer_ff__4\ : entity is 0;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_synchronizer_ff__4\ : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_synchronizer_ff__4\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_synchronizer_ff__4\ : entity is "synchronizer_ff";
end \VIDEO_R6_auto_pc_0_synchronizer_ff__4\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_synchronizer_ff__4\ is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  Q(0) <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_synchronizer_ff__5\ is
  port (
    RST : in STD_LOGIC;
    CLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_synchronizer_ff__5\ : entity is 0;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_synchronizer_ff__5\ : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_synchronizer_ff__5\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_synchronizer_ff__5\ : entity is "synchronizer_ff";
end \VIDEO_R6_auto_pc_0_synchronizer_ff__5\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_synchronizer_ff__5\ is
  signal \<const0>\ : STD_LOGIC;
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  Q(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_synchronizer_ff__6\ is
  port (
    RST : in STD_LOGIC;
    CLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_synchronizer_ff__6\ : entity is 0;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_synchronizer_ff__6\ : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_synchronizer_ff__6\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_synchronizer_ff__6\ : entity is "synchronizer_ff";
end \VIDEO_R6_auto_pc_0_synchronizer_ff__6\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_synchronizer_ff__6\ is
  signal \<const0>\ : STD_LOGIC;
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  Q(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_synchronizer_ff__7\ is
  port (
    RST : in STD_LOGIC;
    CLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_synchronizer_ff__7\ : entity is 0;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_synchronizer_ff__7\ : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_synchronizer_ff__7\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_synchronizer_ff__7\ : entity is "synchronizer_ff";
end \VIDEO_R6_auto_pc_0_synchronizer_ff__7\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_synchronizer_ff__7\ is
  signal \<const0>\ : STD_LOGIC;
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  Q(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_synchronizer_ff__8\ is
  port (
    RST : in STD_LOGIC;
    CLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_synchronizer_ff__8\ : entity is 0;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_synchronizer_ff__8\ : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_synchronizer_ff__8\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_synchronizer_ff__8\ : entity is "synchronizer_ff";
end \VIDEO_R6_auto_pc_0_synchronizer_ff__8\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_synchronizer_ff__8\ is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  Q(0) <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_synchronizer_ff__9\ is
  port (
    RST : in STD_LOGIC;
    CLK : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_synchronizer_ff__9\ : entity is 0;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \VIDEO_R6_auto_pc_0_synchronizer_ff__9\ : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_synchronizer_ff__9\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_synchronizer_ff__9\ : entity is "synchronizer_ff";
end \VIDEO_R6_auto_pc_0_synchronizer_ff__9\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_synchronizer_ff__9\ is
  signal Q_reg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of Q_reg : signal is "true";
  attribute msgon : string;
  attribute msgon of Q_reg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \Q_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \Q_reg_reg[0]\ : label is "yes";
  attribute msgon of \Q_reg_reg[0]\ : label is "true";
begin
  Q(0) <= Q_reg;
\Q_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => Q_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VIDEO_R6_auto_pc_0_wr_bin_cntr is
  port (
    CLK : in STD_LOGIC;
    EN : in STD_LOGIC;
    RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    PNTR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PNTR_PLUS1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PNTR_PLUS2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PNTR_PLUS3 : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of VIDEO_R6_auto_pc_0_wr_bin_cntr : entity is 1;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of VIDEO_R6_auto_pc_0_wr_bin_cntr : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of VIDEO_R6_auto_pc_0_wr_bin_cntr : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of VIDEO_R6_auto_pc_0_wr_bin_cntr : entity is 0;
  attribute C_PNTR_WIDTH : integer;
  attribute C_PNTR_WIDTH of VIDEO_R6_auto_pc_0_wr_bin_cntr : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of VIDEO_R6_auto_pc_0_wr_bin_cntr : entity is 0;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of VIDEO_R6_auto_pc_0_wr_bin_cntr : entity is 0;
  attribute C_WR_RD_RATIO : integer;
  attribute C_WR_RD_RATIO of VIDEO_R6_auto_pc_0_wr_bin_cntr : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of VIDEO_R6_auto_pc_0_wr_bin_cntr : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VIDEO_R6_auto_pc_0_wr_bin_cntr : entity is "wr_bin_cntr";
end VIDEO_R6_auto_pc_0_wr_bin_cntr;

architecture STRUCTURE of VIDEO_R6_auto_pc_0_wr_bin_cntr is
  signal \<const0>\ : STD_LOGIC;
  signal \^pntr_plus1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair40";
begin
  PNTR_PLUS1(4 downto 0) <= \^pntr_plus1\(4 downto 0);
  PNTR_PLUS2(4) <= \<const0>\;
  PNTR_PLUS2(3) <= \<const0>\;
  PNTR_PLUS2(2) <= \<const0>\;
  PNTR_PLUS2(1) <= \<const0>\;
  PNTR_PLUS2(0) <= \<const0>\;
  PNTR_PLUS3(4) <= \<const0>\;
  PNTR_PLUS3(3) <= \<const0>\;
  PNTR_PLUS3(2) <= \<const0>\;
  PNTR_PLUS3(1) <= \<const0>\;
  PNTR_PLUS3(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pntr_plus1\(0),
      O => plusOp(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pntr_plus1\(0),
      I1 => \^pntr_plus1\(1),
      O => plusOp(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^pntr_plus1\(0),
      I1 => \^pntr_plus1\(1),
      I2 => \^pntr_plus1\(2),
      O => plusOp(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^pntr_plus1\(2),
      I1 => \^pntr_plus1\(0),
      I2 => \^pntr_plus1\(1),
      I3 => \^pntr_plus1\(3),
      O => plusOp(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^pntr_plus1\(2),
      I1 => \^pntr_plus1\(0),
      I2 => \^pntr_plus1\(1),
      I3 => \^pntr_plus1\(3),
      I4 => \^pntr_plus1\(4),
      O => plusOp(4)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(0),
      Q => PNTR(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(1),
      Q => PNTR(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(2),
      Q => PNTR(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(3),
      Q => PNTR(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(4),
      Q => PNTR(4)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => EN,
      D => plusOp(0),
      PRE => RST,
      Q => \^pntr_plus1\(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => plusOp(1),
      Q => \^pntr_plus1\(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => plusOp(2),
      Q => \^pntr_plus1\(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => plusOp(3),
      Q => \^pntr_plus1\(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => plusOp(4),
      Q => \^pntr_plus1\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_wr_bin_cntr__1\ is
  port (
    CLK : in STD_LOGIC;
    EN : in STD_LOGIC;
    RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    PNTR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PNTR_PLUS1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PNTR_PLUS2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PNTR_PLUS3 : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \VIDEO_R6_auto_pc_0_wr_bin_cntr__1\ : entity is 1;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \VIDEO_R6_auto_pc_0_wr_bin_cntr__1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_wr_bin_cntr__1\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_wr_bin_cntr__1\ : entity is 0;
  attribute C_PNTR_WIDTH : integer;
  attribute C_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_wr_bin_cntr__1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \VIDEO_R6_auto_pc_0_wr_bin_cntr__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \VIDEO_R6_auto_pc_0_wr_bin_cntr__1\ : entity is 0;
  attribute C_WR_RD_RATIO : integer;
  attribute C_WR_RD_RATIO of \VIDEO_R6_auto_pc_0_wr_bin_cntr__1\ : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_wr_bin_cntr__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_wr_bin_cntr__1\ : entity is "wr_bin_cntr";
end \VIDEO_R6_auto_pc_0_wr_bin_cntr__1\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_wr_bin_cntr__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^pntr_plus1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair9";
begin
  PNTR_PLUS1(4 downto 0) <= \^pntr_plus1\(4 downto 0);
  PNTR_PLUS2(4) <= \<const0>\;
  PNTR_PLUS2(3) <= \<const0>\;
  PNTR_PLUS2(2) <= \<const0>\;
  PNTR_PLUS2(1) <= \<const0>\;
  PNTR_PLUS2(0) <= \<const0>\;
  PNTR_PLUS3(4) <= \<const0>\;
  PNTR_PLUS3(3) <= \<const0>\;
  PNTR_PLUS3(2) <= \<const0>\;
  PNTR_PLUS3(1) <= \<const0>\;
  PNTR_PLUS3(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pntr_plus1\(0),
      O => plusOp(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pntr_plus1\(0),
      I1 => \^pntr_plus1\(1),
      O => plusOp(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^pntr_plus1\(0),
      I1 => \^pntr_plus1\(1),
      I2 => \^pntr_plus1\(2),
      O => plusOp(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^pntr_plus1\(2),
      I1 => \^pntr_plus1\(0),
      I2 => \^pntr_plus1\(1),
      I3 => \^pntr_plus1\(3),
      O => plusOp(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^pntr_plus1\(2),
      I1 => \^pntr_plus1\(0),
      I2 => \^pntr_plus1\(1),
      I3 => \^pntr_plus1\(3),
      I4 => \^pntr_plus1\(4),
      O => plusOp(4)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(0),
      Q => PNTR(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(1),
      Q => PNTR(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(2),
      Q => PNTR(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(3),
      Q => PNTR(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(4),
      Q => PNTR(4)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => EN,
      D => plusOp(0),
      PRE => RST,
      Q => \^pntr_plus1\(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => plusOp(1),
      Q => \^pntr_plus1\(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => plusOp(2),
      Q => \^pntr_plus1\(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => plusOp(3),
      Q => \^pntr_plus1\(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => plusOp(4),
      Q => \^pntr_plus1\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_wr_bin_cntr__2\ is
  port (
    CLK : in STD_LOGIC;
    EN : in STD_LOGIC;
    RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    PNTR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PNTR_PLUS1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PNTR_PLUS2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    PNTR_PLUS3 : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \VIDEO_R6_auto_pc_0_wr_bin_cntr__2\ : entity is 1;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \VIDEO_R6_auto_pc_0_wr_bin_cntr__2\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_wr_bin_cntr__2\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_wr_bin_cntr__2\ : entity is 0;
  attribute C_PNTR_WIDTH : integer;
  attribute C_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_wr_bin_cntr__2\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \VIDEO_R6_auto_pc_0_wr_bin_cntr__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \VIDEO_R6_auto_pc_0_wr_bin_cntr__2\ : entity is 0;
  attribute C_WR_RD_RATIO : integer;
  attribute C_WR_RD_RATIO of \VIDEO_R6_auto_pc_0_wr_bin_cntr__2\ : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_wr_bin_cntr__2\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_wr_bin_cntr__2\ : entity is "wr_bin_cntr";
end \VIDEO_R6_auto_pc_0_wr_bin_cntr__2\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_wr_bin_cntr__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^pntr_plus1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair5";
begin
  PNTR_PLUS1(4 downto 0) <= \^pntr_plus1\(4 downto 0);
  PNTR_PLUS2(4) <= \<const0>\;
  PNTR_PLUS2(3) <= \<const0>\;
  PNTR_PLUS2(2) <= \<const0>\;
  PNTR_PLUS2(1) <= \<const0>\;
  PNTR_PLUS2(0) <= \<const0>\;
  PNTR_PLUS3(4) <= \<const0>\;
  PNTR_PLUS3(3) <= \<const0>\;
  PNTR_PLUS3(2) <= \<const0>\;
  PNTR_PLUS3(1) <= \<const0>\;
  PNTR_PLUS3(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pntr_plus1\(0),
      O => plusOp(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pntr_plus1\(0),
      I1 => \^pntr_plus1\(1),
      O => plusOp(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^pntr_plus1\(0),
      I1 => \^pntr_plus1\(1),
      I2 => \^pntr_plus1\(2),
      O => plusOp(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^pntr_plus1\(2),
      I1 => \^pntr_plus1\(0),
      I2 => \^pntr_plus1\(1),
      I3 => \^pntr_plus1\(3),
      O => plusOp(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^pntr_plus1\(2),
      I1 => \^pntr_plus1\(0),
      I2 => \^pntr_plus1\(1),
      I3 => \^pntr_plus1\(3),
      I4 => \^pntr_plus1\(4),
      O => plusOp(4)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(0),
      Q => PNTR(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(1),
      Q => PNTR(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(2),
      Q => PNTR(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(3),
      Q => PNTR(3)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => \^pntr_plus1\(4),
      Q => PNTR(4)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => EN,
      D => plusOp(0),
      PRE => RST,
      Q => \^pntr_plus1\(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => plusOp(1),
      Q => \^pntr_plus1\(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => plusOp(2),
      Q => \^pntr_plus1\(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => plusOp(3),
      Q => \^pntr_plus1\(3)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => EN,
      CLR => RST,
      D => plusOp(4),
      Q => \^pntr_plus1\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VIDEO_R6_auto_pc_0_memory is
  port (
    WR_CLK : in STD_LOGIC;
    RAM_WR_EN : in STD_LOGIC;
    WR_PNTR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 4 downto 0 );
    RD_CLK : in STD_LOGIC;
    RAM_RD_EN : in STD_LOGIC;
    EMPTY_FB : in STD_LOGIC;
    RAM_REGOUT_EN : in STD_LOGIC;
    FAB_REGOUT_EN : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DOUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    STAGE1_EOP : out STD_LOGIC;
    RD_RST : in STD_LOGIC;
    SFT_RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    SAFETY_CKT_RD_RST : in STD_LOGIC;
    SLEEP : in STD_LOGIC;
    INJECTDBITERR : in STD_LOGIC;
    INJECTSBITERR : in STD_LOGIC;
    SBITERR : out STD_LOGIC;
    DBITERR : out STD_LOGIC
  );
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of VIDEO_R6_auto_pc_0_memory : entity is 1;
  attribute C_DEPTH_RATIO_RD : integer;
  attribute C_DEPTH_RATIO_RD of VIDEO_R6_auto_pc_0_memory : entity is 1;
  attribute C_DEPTH_RATIO_WR : integer;
  attribute C_DEPTH_RATIO_WR of VIDEO_R6_auto_pc_0_memory : entity is 1;
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of VIDEO_R6_auto_pc_0_memory : entity is 5;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of VIDEO_R6_auto_pc_0_memory : entity is "0000";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of VIDEO_R6_auto_pc_0_memory : entity is 5;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of VIDEO_R6_auto_pc_0_memory : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of VIDEO_R6_auto_pc_0_memory : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of VIDEO_R6_auto_pc_0_memory : entity is "zynq";
  attribute C_FIFO_TYPE : integer;
  attribute C_FIFO_TYPE of VIDEO_R6_auto_pc_0_memory : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of VIDEO_R6_auto_pc_0_memory : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of VIDEO_R6_auto_pc_0_memory : entity is 0;
  attribute C_LARGER_DEPTH : integer;
  attribute C_LARGER_DEPTH of VIDEO_R6_auto_pc_0_memory : entity is 32;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of VIDEO_R6_auto_pc_0_memory : entity is 2;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of VIDEO_R6_auto_pc_0_memory : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of VIDEO_R6_auto_pc_0_memory : entity is 1;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of VIDEO_R6_auto_pc_0_memory : entity is 32;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of VIDEO_R6_auto_pc_0_memory : entity is 5;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of VIDEO_R6_auto_pc_0_memory : entity is 0;
  attribute C_SMALLER_DATA_WIDTH : integer;
  attribute C_SMALLER_DATA_WIDTH of VIDEO_R6_auto_pc_0_memory : entity is 5;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of VIDEO_R6_auto_pc_0_memory : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of VIDEO_R6_auto_pc_0_memory : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of VIDEO_R6_auto_pc_0_memory : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of VIDEO_R6_auto_pc_0_memory : entity is 0;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of VIDEO_R6_auto_pc_0_memory : entity is 32;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of VIDEO_R6_auto_pc_0_memory : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of VIDEO_R6_auto_pc_0_memory : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VIDEO_R6_auto_pc_0_memory : entity is "memory";
end VIDEO_R6_auto_pc_0_memory;

architecture STRUCTURE of VIDEO_R6_auto_pc_0_memory is
  signal \<const0>\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_i_1_n_0\ : STD_LOGIC;
  signal \goreg_dm.dout_i[4]_i_1_n_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_COMMON_CLOCK of \gdm.dm_gen.dm\ : label is 1;
  attribute C_DEPTH_RATIO_RD of \gdm.dm_gen.dm\ : label is 1;
  attribute C_DEPTH_RATIO_WR of \gdm.dm_gen.dm\ : label is 1;
  attribute C_DIN_WIDTH of \gdm.dm_gen.dm\ : label is 5;
  attribute C_DOUT_RST_VAL of \gdm.dm_gen.dm\ : label is "0000";
  attribute C_DOUT_WIDTH of \gdm.dm_gen.dm\ : label is 5;
  attribute C_FIFO_TYPE of \gdm.dm_gen.dm\ : label is 0;
  attribute C_HAS_RST of \gdm.dm_gen.dm\ : label is 1;
  attribute C_HAS_SRST of \gdm.dm_gen.dm\ : label is 0;
  attribute C_LARGER_DEPTH of \gdm.dm_gen.dm\ : label is 32;
  attribute C_RD_PNTR_WIDTH of \gdm.dm_gen.dm\ : label is 5;
  attribute C_SMALLER_DATA_WIDTH of \gdm.dm_gen.dm\ : label is 5;
  attribute C_WR_PNTR_WIDTH of \gdm.dm_gen.dm\ : label is 5;
  attribute DowngradeIPIdentifiedWarnings of \gdm.dm_gen.dm\ : label is "yes";
begin
  DBITERR <= \<const0>\;
  SBITERR <= \<const0>\;
  STAGE1_EOP <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gdm.dm_gen.dm\: entity work.VIDEO_R6_auto_pc_0_dmem
     port map (
      DI(4 downto 0) => DIN(4 downto 0),
      DOUT(4 downto 0) => p_0_out(4 downto 0),
      RAM_RD_EN => \gdm.dm_gen.dm_i_1_n_0\,
      RAM_WR_EN => RAM_WR_EN,
      RD_CLK => RD_CLK,
      RD_PNTR(4 downto 0) => RD_PNTR(4 downto 0),
      RD_RST => '0',
      SRST => '0',
      WR_CLK => '0',
      WR_PNTR(4 downto 0) => WR_PNTR(4 downto 0)
    );
\gdm.dm_gen.dm_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RAM_RD_EN,
      I1 => EMPTY_FB,
      O => \gdm.dm_gen.dm_i_1_n_0\
    );
\goreg_dm.dout_i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RAM_REGOUT_EN,
      I1 => RD_RST,
      O => \goreg_dm.dout_i[4]_i_1_n_0\
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => \goreg_dm.dout_i[4]_i_1_n_0\,
      D => p_0_out(0),
      Q => DOUT(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => \goreg_dm.dout_i[4]_i_1_n_0\,
      D => p_0_out(1),
      Q => DOUT(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => \goreg_dm.dout_i[4]_i_1_n_0\,
      D => p_0_out(2),
      Q => DOUT(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => \goreg_dm.dout_i[4]_i_1_n_0\,
      D => p_0_out(3),
      Q => DOUT(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => \goreg_dm.dout_i[4]_i_1_n_0\,
      D => p_0_out(4),
      Q => DOUT(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_memory__1\ is
  port (
    WR_CLK : in STD_LOGIC;
    RAM_WR_EN : in STD_LOGIC;
    WR_PNTR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 4 downto 0 );
    RD_CLK : in STD_LOGIC;
    RAM_RD_EN : in STD_LOGIC;
    EMPTY_FB : in STD_LOGIC;
    RAM_REGOUT_EN : in STD_LOGIC;
    FAB_REGOUT_EN : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DOUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    STAGE1_EOP : out STD_LOGIC;
    RD_RST : in STD_LOGIC;
    SFT_RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    SAFETY_CKT_RD_RST : in STD_LOGIC;
    SLEEP : in STD_LOGIC;
    INJECTDBITERR : in STD_LOGIC;
    INJECTSBITERR : in STD_LOGIC;
    SBITERR : out STD_LOGIC;
    DBITERR : out STD_LOGIC
  );
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \VIDEO_R6_auto_pc_0_memory__1\ : entity is 1;
  attribute C_DEPTH_RATIO_RD : integer;
  attribute C_DEPTH_RATIO_RD of \VIDEO_R6_auto_pc_0_memory__1\ : entity is 1;
  attribute C_DEPTH_RATIO_WR : integer;
  attribute C_DEPTH_RATIO_WR of \VIDEO_R6_auto_pc_0_memory__1\ : entity is 1;
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \VIDEO_R6_auto_pc_0_memory__1\ : entity is 5;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \VIDEO_R6_auto_pc_0_memory__1\ : entity is "0000";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \VIDEO_R6_auto_pc_0_memory__1\ : entity is 5;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \VIDEO_R6_auto_pc_0_memory__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \VIDEO_R6_auto_pc_0_memory__1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \VIDEO_R6_auto_pc_0_memory__1\ : entity is "zynq";
  attribute C_FIFO_TYPE : integer;
  attribute C_FIFO_TYPE of \VIDEO_R6_auto_pc_0_memory__1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_memory__1\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_memory__1\ : entity is 0;
  attribute C_LARGER_DEPTH : integer;
  attribute C_LARGER_DEPTH of \VIDEO_R6_auto_pc_0_memory__1\ : entity is 32;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \VIDEO_R6_auto_pc_0_memory__1\ : entity is 2;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \VIDEO_R6_auto_pc_0_memory__1\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \VIDEO_R6_auto_pc_0_memory__1\ : entity is 1;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \VIDEO_R6_auto_pc_0_memory__1\ : entity is 32;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_memory__1\ : entity is 5;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \VIDEO_R6_auto_pc_0_memory__1\ : entity is 0;
  attribute C_SMALLER_DATA_WIDTH : integer;
  attribute C_SMALLER_DATA_WIDTH of \VIDEO_R6_auto_pc_0_memory__1\ : entity is 5;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \VIDEO_R6_auto_pc_0_memory__1\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \VIDEO_R6_auto_pc_0_memory__1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \VIDEO_R6_auto_pc_0_memory__1\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \VIDEO_R6_auto_pc_0_memory__1\ : entity is 0;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \VIDEO_R6_auto_pc_0_memory__1\ : entity is 32;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_memory__1\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_memory__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_memory__1\ : entity is "memory";
end \VIDEO_R6_auto_pc_0_memory__1\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_memory__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_i_1_n_0\ : STD_LOGIC;
  signal \goreg_dm.dout_i[4]_i_1_n_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_COMMON_CLOCK of \gdm.dm_gen.dm\ : label is 1;
  attribute C_DEPTH_RATIO_RD of \gdm.dm_gen.dm\ : label is 1;
  attribute C_DEPTH_RATIO_WR of \gdm.dm_gen.dm\ : label is 1;
  attribute C_DIN_WIDTH of \gdm.dm_gen.dm\ : label is 5;
  attribute C_DOUT_RST_VAL of \gdm.dm_gen.dm\ : label is "0000";
  attribute C_DOUT_WIDTH of \gdm.dm_gen.dm\ : label is 5;
  attribute C_FIFO_TYPE of \gdm.dm_gen.dm\ : label is 0;
  attribute C_HAS_RST of \gdm.dm_gen.dm\ : label is 1;
  attribute C_HAS_SRST of \gdm.dm_gen.dm\ : label is 0;
  attribute C_LARGER_DEPTH of \gdm.dm_gen.dm\ : label is 32;
  attribute C_RD_PNTR_WIDTH of \gdm.dm_gen.dm\ : label is 5;
  attribute C_SMALLER_DATA_WIDTH of \gdm.dm_gen.dm\ : label is 5;
  attribute C_WR_PNTR_WIDTH of \gdm.dm_gen.dm\ : label is 5;
  attribute DowngradeIPIdentifiedWarnings of \gdm.dm_gen.dm\ : label is "yes";
begin
  DBITERR <= \<const0>\;
  SBITERR <= \<const0>\;
  STAGE1_EOP <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gdm.dm_gen.dm\: entity work.\VIDEO_R6_auto_pc_0_dmem__1\
     port map (
      DI(4 downto 0) => DIN(4 downto 0),
      DOUT(4 downto 0) => p_0_out(4 downto 0),
      RAM_RD_EN => \gdm.dm_gen.dm_i_1_n_0\,
      RAM_WR_EN => RAM_WR_EN,
      RD_CLK => RD_CLK,
      RD_PNTR(4 downto 0) => RD_PNTR(4 downto 0),
      RD_RST => '0',
      SRST => '0',
      WR_CLK => '0',
      WR_PNTR(4 downto 0) => WR_PNTR(4 downto 0)
    );
\gdm.dm_gen.dm_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RAM_RD_EN,
      I1 => EMPTY_FB,
      O => \gdm.dm_gen.dm_i_1_n_0\
    );
\goreg_dm.dout_i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RAM_REGOUT_EN,
      I1 => RD_RST,
      O => \goreg_dm.dout_i[4]_i_1_n_0\
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => \goreg_dm.dout_i[4]_i_1_n_0\,
      D => p_0_out(0),
      Q => DOUT(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => \goreg_dm.dout_i[4]_i_1_n_0\,
      D => p_0_out(1),
      Q => DOUT(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => \goreg_dm.dout_i[4]_i_1_n_0\,
      D => p_0_out(2),
      Q => DOUT(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => \goreg_dm.dout_i[4]_i_1_n_0\,
      D => p_0_out(3),
      Q => DOUT(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => \goreg_dm.dout_i[4]_i_1_n_0\,
      D => p_0_out(4),
      Q => DOUT(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_memory__parameterized0\ is
  port (
    WR_CLK : in STD_LOGIC;
    RAM_WR_EN : in STD_LOGIC;
    WR_PNTR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 0 to 0 );
    RD_CLK : in STD_LOGIC;
    RAM_RD_EN : in STD_LOGIC;
    EMPTY_FB : in STD_LOGIC;
    RAM_REGOUT_EN : in STD_LOGIC;
    FAB_REGOUT_EN : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DOUT : out STD_LOGIC_VECTOR ( 0 to 0 );
    STAGE1_EOP : out STD_LOGIC;
    RD_RST : in STD_LOGIC;
    SFT_RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    SAFETY_CKT_RD_RST : in STD_LOGIC;
    SLEEP : in STD_LOGIC;
    INJECTDBITERR : in STD_LOGIC;
    INJECTSBITERR : in STD_LOGIC;
    SBITERR : out STD_LOGIC;
    DBITERR : out STD_LOGIC
  );
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is 1;
  attribute C_DEPTH_RATIO_RD : integer;
  attribute C_DEPTH_RATIO_RD of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is 1;
  attribute C_DEPTH_RATIO_WR : integer;
  attribute C_DEPTH_RATIO_WR of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is 1;
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is 1;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is "0000";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is "zynq";
  attribute C_FIFO_TYPE : integer;
  attribute C_FIFO_TYPE of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is 0;
  attribute C_LARGER_DEPTH : integer;
  attribute C_LARGER_DEPTH of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is 32;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is 2;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is 1;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is 32;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is 5;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is 0;
  attribute C_SMALLER_DATA_WIDTH : integer;
  attribute C_SMALLER_DATA_WIDTH of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is 1;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is 0;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is 32;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_memory__parameterized0\ : entity is "memory";
end \VIDEO_R6_auto_pc_0_memory__parameterized0\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_memory__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gdm.dm_gen.dm_i_1_n_0\ : STD_LOGIC;
  signal \goreg_dm.dout_i[0]_i_1_n_0\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  attribute C_COMMON_CLOCK of \gdm.dm_gen.dm\ : label is 1;
  attribute C_DEPTH_RATIO_RD of \gdm.dm_gen.dm\ : label is 1;
  attribute C_DEPTH_RATIO_WR of \gdm.dm_gen.dm\ : label is 1;
  attribute C_DIN_WIDTH of \gdm.dm_gen.dm\ : label is 1;
  attribute C_DOUT_RST_VAL of \gdm.dm_gen.dm\ : label is "0000";
  attribute C_DOUT_WIDTH of \gdm.dm_gen.dm\ : label is 1;
  attribute C_FIFO_TYPE of \gdm.dm_gen.dm\ : label is 0;
  attribute C_HAS_RST of \gdm.dm_gen.dm\ : label is 1;
  attribute C_HAS_SRST of \gdm.dm_gen.dm\ : label is 0;
  attribute C_LARGER_DEPTH of \gdm.dm_gen.dm\ : label is 32;
  attribute C_RD_PNTR_WIDTH of \gdm.dm_gen.dm\ : label is 5;
  attribute C_SMALLER_DATA_WIDTH of \gdm.dm_gen.dm\ : label is 1;
  attribute C_WR_PNTR_WIDTH of \gdm.dm_gen.dm\ : label is 5;
  attribute DowngradeIPIdentifiedWarnings of \gdm.dm_gen.dm\ : label is "yes";
begin
  DBITERR <= \<const0>\;
  DOUT(0) <= \^dout\(0);
  SBITERR <= \<const0>\;
  STAGE1_EOP <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gdm.dm_gen.dm\: entity work.\VIDEO_R6_auto_pc_0_dmem__parameterized0\
     port map (
      DI(0) => DIN(0),
      DOUT(0) => p_0_out,
      RAM_RD_EN => \gdm.dm_gen.dm_i_1_n_0\,
      RAM_WR_EN => RAM_WR_EN,
      RD_CLK => RD_CLK,
      RD_PNTR(4 downto 0) => RD_PNTR(4 downto 0),
      RD_RST => '0',
      SRST => '0',
      WR_CLK => '0',
      WR_PNTR(4 downto 0) => WR_PNTR(4 downto 0)
    );
\gdm.dm_gen.dm_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => RAM_RD_EN,
      I1 => EMPTY_FB,
      O => \gdm.dm_gen.dm_i_1_n_0\
    );
\goreg_dm.dout_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => p_0_out,
      I1 => RAM_REGOUT_EN,
      I2 => RD_RST,
      I3 => \^dout\(0),
      O => \goreg_dm.dout_i[0]_i_1_n_0\
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => \goreg_dm.dout_i[0]_i_1_n_0\,
      Q => \^dout\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VIDEO_R6_auto_pc_0_rd_status_flags_ss is
  port (
    RD_CLK : in STD_LOGIC;
    RAM_RD_EN : in STD_LOGIC;
    RAM_WR_EN : in STD_LOGIC;
    RD_RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    SAFETY_CKT_RD_RST : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    RD_PNTR_PLUS1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    RD_PNTR_PLUS2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 4 downto 0 );
    RAM_EMPTY : out STD_LOGIC;
    RAM_EMPTY_FB : out STD_LOGIC;
    RAM_ALMOST_EMPTY : out STD_LOGIC;
    RAM_ALMOST_EMPTY_FB : out STD_LOGIC
  );
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of VIDEO_R6_auto_pc_0_rd_status_flags_ss : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of VIDEO_R6_auto_pc_0_rd_status_flags_ss : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of VIDEO_R6_auto_pc_0_rd_status_flags_ss : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of VIDEO_R6_auto_pc_0_rd_status_flags_ss : entity is 0;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of VIDEO_R6_auto_pc_0_rd_status_flags_ss : entity is 5;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of VIDEO_R6_auto_pc_0_rd_status_flags_ss : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of VIDEO_R6_auto_pc_0_rd_status_flags_ss : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VIDEO_R6_auto_pc_0_rd_status_flags_ss : entity is "rd_status_flags_ss";
end VIDEO_R6_auto_pc_0_rd_status_flags_ss;

architecture STRUCTURE of VIDEO_R6_auto_pc_0_rd_status_flags_ss is
  signal \<const0>\ : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_fb_i_i_1_n_0 : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of c1 : label is 5;
  attribute DowngradeIPIdentifiedWarnings of c1 : label is "yes";
  attribute C_WIDTH of c2 : label is 5;
  attribute DowngradeIPIdentifiedWarnings of c2 : label is "yes";
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  RAM_ALMOST_EMPTY <= \<const0>\;
  RAM_ALMOST_EMPTY_FB <= \<const0>\;
  RAM_EMPTY <= \<const0>\;
  RAM_EMPTY_FB <= ram_empty_fb_i;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
c1: entity work.\VIDEO_R6_auto_pc_0_compare__1\
     port map (
      DINA(4 downto 0) => RD_PNTR(4 downto 0),
      DINB(4 downto 0) => WR_PNTR_RD(4 downto 0),
      DOUT => comp0
    );
c2: entity work.\VIDEO_R6_auto_pc_0_compare__2\
     port map (
      DINA(4 downto 0) => RD_PNTR_PLUS1(4 downto 0),
      DINB(4 downto 0) => WR_PNTR_RD(4 downto 0),
      DOUT => comp1
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444FCCC"
    )
        port map (
      I0 => comp0,
      I1 => ram_empty_fb_i,
      I2 => RAM_RD_EN,
      I3 => comp1,
      I4 => RAM_WR_EN,
      O => ram_empty_fb_i_i_1_n_0
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => ram_empty_fb_i_i_1_n_0,
      PRE => RD_RST,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => ram_empty_fb_i_i_1_n_0,
      PRE => RD_RST,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_rd_status_flags_ss__1\ is
  port (
    RD_CLK : in STD_LOGIC;
    RAM_RD_EN : in STD_LOGIC;
    RAM_WR_EN : in STD_LOGIC;
    RD_RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    SAFETY_CKT_RD_RST : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    RD_PNTR_PLUS1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    RD_PNTR_PLUS2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 4 downto 0 );
    RAM_EMPTY : out STD_LOGIC;
    RAM_EMPTY_FB : out STD_LOGIC;
    RAM_ALMOST_EMPTY : out STD_LOGIC;
    RAM_ALMOST_EMPTY_FB : out STD_LOGIC
  );
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \VIDEO_R6_auto_pc_0_rd_status_flags_ss__1\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \VIDEO_R6_auto_pc_0_rd_status_flags_ss__1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_rd_status_flags_ss__1\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_rd_status_flags_ss__1\ : entity is 0;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_rd_status_flags_ss__1\ : entity is 5;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_rd_status_flags_ss__1\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_rd_status_flags_ss__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_rd_status_flags_ss__1\ : entity is "rd_status_flags_ss";
end \VIDEO_R6_auto_pc_0_rd_status_flags_ss__1\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_rd_status_flags_ss__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_fb_i_i_1_n_0 : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of c1 : label is 5;
  attribute DowngradeIPIdentifiedWarnings of c1 : label is "yes";
  attribute C_WIDTH of c2 : label is 5;
  attribute DowngradeIPIdentifiedWarnings of c2 : label is "yes";
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  RAM_ALMOST_EMPTY <= \<const0>\;
  RAM_ALMOST_EMPTY_FB <= \<const0>\;
  RAM_EMPTY <= \<const0>\;
  RAM_EMPTY_FB <= ram_empty_fb_i;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
c1: entity work.\VIDEO_R6_auto_pc_0_compare__7\
     port map (
      DINA(4 downto 0) => RD_PNTR(4 downto 0),
      DINB(4 downto 0) => WR_PNTR_RD(4 downto 0),
      DOUT => comp0
    );
c2: entity work.\VIDEO_R6_auto_pc_0_compare__6\
     port map (
      DINA(4 downto 0) => RD_PNTR_PLUS1(4 downto 0),
      DINB(4 downto 0) => WR_PNTR_RD(4 downto 0),
      DOUT => comp1
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444FCCC"
    )
        port map (
      I0 => comp0,
      I1 => ram_empty_fb_i,
      I2 => RAM_RD_EN,
      I3 => comp1,
      I4 => RAM_WR_EN,
      O => ram_empty_fb_i_i_1_n_0
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => ram_empty_fb_i_i_1_n_0,
      PRE => RD_RST,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => ram_empty_fb_i_i_1_n_0,
      PRE => RD_RST,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_rd_status_flags_ss__2\ is
  port (
    RD_CLK : in STD_LOGIC;
    RAM_RD_EN : in STD_LOGIC;
    RAM_WR_EN : in STD_LOGIC;
    RD_RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    SAFETY_CKT_RD_RST : in STD_LOGIC;
    RD_PNTR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    RD_PNTR_PLUS1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    RD_PNTR_PLUS2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 4 downto 0 );
    RAM_EMPTY : out STD_LOGIC;
    RAM_EMPTY_FB : out STD_LOGIC;
    RAM_ALMOST_EMPTY : out STD_LOGIC;
    RAM_ALMOST_EMPTY_FB : out STD_LOGIC
  );
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \VIDEO_R6_auto_pc_0_rd_status_flags_ss__2\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \VIDEO_R6_auto_pc_0_rd_status_flags_ss__2\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_rd_status_flags_ss__2\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_rd_status_flags_ss__2\ : entity is 0;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_rd_status_flags_ss__2\ : entity is 5;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_rd_status_flags_ss__2\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_rd_status_flags_ss__2\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_rd_status_flags_ss__2\ : entity is "rd_status_flags_ss";
end \VIDEO_R6_auto_pc_0_rd_status_flags_ss__2\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_rd_status_flags_ss__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_fb_i_i_1_n_0 : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of c1 : label is 5;
  attribute DowngradeIPIdentifiedWarnings of c1 : label is "yes";
  attribute C_WIDTH of c2 : label is 5;
  attribute DowngradeIPIdentifiedWarnings of c2 : label is "yes";
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  RAM_ALMOST_EMPTY <= \<const0>\;
  RAM_ALMOST_EMPTY_FB <= \<const0>\;
  RAM_EMPTY <= \<const0>\;
  RAM_EMPTY_FB <= ram_empty_fb_i;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
c1: entity work.\VIDEO_R6_auto_pc_0_compare__11\
     port map (
      DINA(4 downto 0) => RD_PNTR(4 downto 0),
      DINB(4 downto 0) => WR_PNTR_RD(4 downto 0),
      DOUT => comp0
    );
c2: entity work.\VIDEO_R6_auto_pc_0_compare__10\
     port map (
      DINA(4 downto 0) => RD_PNTR_PLUS1(4 downto 0),
      DINB(4 downto 0) => WR_PNTR_RD(4 downto 0),
      DOUT => comp1
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444FCCC"
    )
        port map (
      I0 => comp0,
      I1 => ram_empty_fb_i,
      I2 => RAM_RD_EN,
      I3 => comp1,
      I4 => RAM_WR_EN,
      O => ram_empty_fb_i_i_1_n_0
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => ram_empty_fb_i_i_1_n_0,
      PRE => RD_RST,
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => ram_empty_fb_i_i_1_n_0,
      PRE => RD_RST,
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VIDEO_R6_auto_pc_0_reset_blk_ramfifo is
  port (
    WR_CLK : in STD_LOGIC;
    RD_CLK : in STD_LOGIC;
    RST : in STD_LOGIC;
    WR_RST : in STD_LOGIC;
    RD_RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    WR_RST_I : out STD_LOGIC_VECTOR ( 2 downto 0 );
    RD_RST_I : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SRST_I : out STD_LOGIC;
    RST_FULL_GEN : out STD_LOGIC;
    SAFETY_CKT_WR_RST : out STD_LOGIC;
    SAFETY_CKT_RD_RST : out STD_LOGIC;
    RST_FULL_FF : out STD_LOGIC;
    SRST_FULL_FF : out STD_LOGIC;
    WR_RST_BUSY : out STD_LOGIC;
    RD_RST_BUSY : out STD_LOGIC
  );
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of VIDEO_R6_auto_pc_0_reset_blk_ramfifo : entity is 1;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of VIDEO_R6_auto_pc_0_reset_blk_ramfifo : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of VIDEO_R6_auto_pc_0_reset_blk_ramfifo : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of VIDEO_R6_auto_pc_0_reset_blk_ramfifo : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of VIDEO_R6_auto_pc_0_reset_blk_ramfifo : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of VIDEO_R6_auto_pc_0_reset_blk_ramfifo : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of VIDEO_R6_auto_pc_0_reset_blk_ramfifo : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of VIDEO_R6_auto_pc_0_reset_blk_ramfifo : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of VIDEO_R6_auto_pc_0_reset_blk_ramfifo : entity is 2;
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of VIDEO_R6_auto_pc_0_reset_blk_ramfifo : entity is 1;
  attribute C_RD_RST_MAXFAN : integer;
  attribute C_RD_RST_MAXFAN of VIDEO_R6_auto_pc_0_reset_blk_ramfifo : entity is 3;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of VIDEO_R6_auto_pc_0_reset_blk_ramfifo : entity is 3;
  attribute C_WR_RST_MAXFAN : integer;
  attribute C_WR_RST_MAXFAN of VIDEO_R6_auto_pc_0_reset_blk_ramfifo : entity is 3;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of VIDEO_R6_auto_pc_0_reset_blk_ramfifo : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VIDEO_R6_auto_pc_0_reset_blk_ramfifo : entity is "reset_blk_ramfifo";
end VIDEO_R6_auto_pc_0_reset_blk_ramfifo;

architecture STRUCTURE of VIDEO_R6_auto_pc_0_reset_blk_ramfifo is
  signal \<const0>\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  signal \NLW_ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_Q_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_Q_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_HAS_RST of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst\ : label is 0;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst\ : label is 1;
  attribute DowngradeIPIdentifiedWarnings of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst\ : label is "yes";
  attribute C_HAS_RST of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst\ : label is 0;
  attribute C_WIDTH of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst\ : label is 1;
  attribute DowngradeIPIdentifiedWarnings of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst\ : label is "yes";
  attribute C_HAS_RST of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst\ : label is 0;
  attribute C_WIDTH of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst\ : label is 1;
  attribute DowngradeIPIdentifiedWarnings of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst\ : label is "yes";
  attribute C_HAS_RST of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst\ : label is 0;
  attribute C_WIDTH of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst\ : label is 1;
  attribute DowngradeIPIdentifiedWarnings of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst\ : label is "yes";
  attribute C_HAS_RST of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst\ : label is 0;
  attribute C_WIDTH of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst\ : label is 1;
  attribute DowngradeIPIdentifiedWarnings of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst\ : label is "yes";
  attribute C_HAS_RST of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst\ : label is 0;
  attribute C_WIDTH of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst\ : label is 1;
  attribute DowngradeIPIdentifiedWarnings of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst\ : label is "yes";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "no";
begin
  RD_RST_BUSY <= \<const0>\;
  RD_RST_I(2) <= rd_rst_reg(2);
  RD_RST_I(1) <= \<const0>\;
  RD_RST_I(0) <= rd_rst_reg(0);
  RST_FULL_FF <= wr_rst_reg(0);
  RST_FULL_GEN <= \<const0>\;
  SAFETY_CKT_RD_RST <= \<const0>\;
  SAFETY_CKT_WR_RST <= \<const0>\;
  SRST_FULL_FF <= \<const0>\;
  SRST_I <= \<const0>\;
  WR_RST_BUSY <= \<const0>\;
  WR_RST_I(2) <= \<const0>\;
  WR_RST_I(1) <= wr_rst_reg(1);
  WR_RST_I(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst\: entity work.\VIDEO_R6_auto_pc_0_synchronizer_ff__1\
     port map (
      CLK => RD_CLK,
      D(0) => rd_rst_asreg,
      Q(0) => p_6_out,
      RST => '0'
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst\: entity work.\VIDEO_R6_auto_pc_0_synchronizer_ff__2\
     port map (
      CLK => RD_CLK,
      D(0) => wr_rst_asreg,
      Q(0) => p_7_out,
      RST => '0'
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst\: entity work.\VIDEO_R6_auto_pc_0_synchronizer_ff__3\
     port map (
      CLK => RD_CLK,
      D(0) => p_6_out,
      Q(0) => p_8_out,
      RST => '0'
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst\: entity work.\VIDEO_R6_auto_pc_0_synchronizer_ff__4\
     port map (
      CLK => RD_CLK,
      D(0) => p_7_out,
      Q(0) => p_9_out,
      RST => '0'
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst\: entity work.\VIDEO_R6_auto_pc_0_synchronizer_ff__5\
     port map (
      CLK => RD_CLK,
      D(0) => p_8_out,
      Q(0) => \NLW_ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_Q_UNCONNECTED\(0),
      RST => '0'
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst\: entity work.VIDEO_R6_auto_pc_0_synchronizer_ff
     port map (
      CLK => RD_CLK,
      D(0) => p_9_out,
      Q(0) => \NLW_ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_Q_UNCONNECTED\(0),
      RST => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => p_8_out,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => rd_rst_reg(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => rd_rst_reg(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => rd_rst_reg(2)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => '0',
      PRE => RST,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => rst_rd_reg1,
      PRE => RST,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => '0',
      PRE => RST,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => rst_wr_reg1,
      PRE => RST,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => p_9_out,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\,
      Q => wr_rst_reg(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\,
      Q => wr_rst_reg(1)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\,
      Q => wr_rst_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__1\ is
  port (
    WR_CLK : in STD_LOGIC;
    RD_CLK : in STD_LOGIC;
    RST : in STD_LOGIC;
    WR_RST : in STD_LOGIC;
    RD_RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    WR_RST_I : out STD_LOGIC_VECTOR ( 2 downto 0 );
    RD_RST_I : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SRST_I : out STD_LOGIC;
    RST_FULL_GEN : out STD_LOGIC;
    SAFETY_CKT_WR_RST : out STD_LOGIC;
    SAFETY_CKT_RD_RST : out STD_LOGIC;
    RST_FULL_FF : out STD_LOGIC;
    SRST_FULL_FF : out STD_LOGIC;
    WR_RST_BUSY : out STD_LOGIC;
    RD_RST_BUSY : out STD_LOGIC
  );
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__1\ : entity is 1;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__1\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__1\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__1\ : entity is 2;
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__1\ : entity is 1;
  attribute C_RD_RST_MAXFAN : integer;
  attribute C_RD_RST_MAXFAN of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__1\ : entity is 3;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__1\ : entity is 3;
  attribute C_WR_RST_MAXFAN : integer;
  attribute C_WR_RST_MAXFAN of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__1\ : entity is 3;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__1\ : entity is "reset_blk_ramfifo";
end \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__1\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  signal \NLW_ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_Q_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_Q_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_HAS_RST of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst\ : label is 0;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst\ : label is 1;
  attribute DowngradeIPIdentifiedWarnings of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst\ : label is "yes";
  attribute C_HAS_RST of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst\ : label is 0;
  attribute C_WIDTH of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst\ : label is 1;
  attribute DowngradeIPIdentifiedWarnings of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst\ : label is "yes";
  attribute C_HAS_RST of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst\ : label is 0;
  attribute C_WIDTH of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst\ : label is 1;
  attribute DowngradeIPIdentifiedWarnings of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst\ : label is "yes";
  attribute C_HAS_RST of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst\ : label is 0;
  attribute C_WIDTH of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst\ : label is 1;
  attribute DowngradeIPIdentifiedWarnings of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst\ : label is "yes";
  attribute C_HAS_RST of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst\ : label is 0;
  attribute C_WIDTH of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst\ : label is 1;
  attribute DowngradeIPIdentifiedWarnings of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst\ : label is "yes";
  attribute C_HAS_RST of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst\ : label is 0;
  attribute C_WIDTH of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst\ : label is 1;
  attribute DowngradeIPIdentifiedWarnings of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst\ : label is "yes";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "no";
begin
  RD_RST_BUSY <= \<const0>\;
  RD_RST_I(2) <= rd_rst_reg(2);
  RD_RST_I(1) <= \<const0>\;
  RD_RST_I(0) <= rd_rst_reg(0);
  RST_FULL_FF <= wr_rst_reg(0);
  RST_FULL_GEN <= \<const0>\;
  SAFETY_CKT_RD_RST <= \<const0>\;
  SAFETY_CKT_WR_RST <= \<const0>\;
  SRST_FULL_FF <= \<const0>\;
  SRST_I <= \<const0>\;
  WR_RST_BUSY <= \<const0>\;
  WR_RST_I(2) <= \<const0>\;
  WR_RST_I(1) <= wr_rst_reg(1);
  WR_RST_I(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst\: entity work.\VIDEO_R6_auto_pc_0_synchronizer_ff__11\
     port map (
      CLK => RD_CLK,
      D(0) => rd_rst_asreg,
      Q(0) => p_6_out,
      RST => '0'
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst\: entity work.\VIDEO_R6_auto_pc_0_synchronizer_ff__10\
     port map (
      CLK => RD_CLK,
      D(0) => wr_rst_asreg,
      Q(0) => p_7_out,
      RST => '0'
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst\: entity work.\VIDEO_R6_auto_pc_0_synchronizer_ff__9\
     port map (
      CLK => RD_CLK,
      D(0) => p_6_out,
      Q(0) => p_8_out,
      RST => '0'
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst\: entity work.\VIDEO_R6_auto_pc_0_synchronizer_ff__8\
     port map (
      CLK => RD_CLK,
      D(0) => p_7_out,
      Q(0) => p_9_out,
      RST => '0'
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst\: entity work.\VIDEO_R6_auto_pc_0_synchronizer_ff__7\
     port map (
      CLK => RD_CLK,
      D(0) => p_8_out,
      Q(0) => \NLW_ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_Q_UNCONNECTED\(0),
      RST => '0'
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst\: entity work.\VIDEO_R6_auto_pc_0_synchronizer_ff__6\
     port map (
      CLK => RD_CLK,
      D(0) => p_9_out,
      Q(0) => \NLW_ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_Q_UNCONNECTED\(0),
      RST => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => p_8_out,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => rd_rst_reg(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => rd_rst_reg(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => rd_rst_reg(2)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => '0',
      PRE => RST,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => rst_rd_reg1,
      PRE => RST,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => '0',
      PRE => RST,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => rst_wr_reg1,
      PRE => RST,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => p_9_out,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\,
      Q => wr_rst_reg(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\,
      Q => wr_rst_reg(1)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\,
      Q => wr_rst_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__2\ is
  port (
    WR_CLK : in STD_LOGIC;
    RD_CLK : in STD_LOGIC;
    RST : in STD_LOGIC;
    WR_RST : in STD_LOGIC;
    RD_RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    WR_RST_I : out STD_LOGIC_VECTOR ( 2 downto 0 );
    RD_RST_I : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SRST_I : out STD_LOGIC;
    RST_FULL_GEN : out STD_LOGIC;
    SAFETY_CKT_WR_RST : out STD_LOGIC;
    SAFETY_CKT_RD_RST : out STD_LOGIC;
    RST_FULL_FF : out STD_LOGIC;
    SRST_FULL_FF : out STD_LOGIC;
    WR_RST_BUSY : out STD_LOGIC;
    RD_RST_BUSY : out STD_LOGIC
  );
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__2\ : entity is 1;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__2\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__2\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__2\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__2\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__2\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__2\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__2\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__2\ : entity is 2;
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__2\ : entity is 1;
  attribute C_RD_RST_MAXFAN : integer;
  attribute C_RD_RST_MAXFAN of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__2\ : entity is 3;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__2\ : entity is 3;
  attribute C_WR_RST_MAXFAN : integer;
  attribute C_WR_RST_MAXFAN of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__2\ : entity is 3;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__2\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__2\ : entity is "reset_blk_ramfifo";
end \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__2\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_reset_blk_ramfifo__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal rd_rst_asreg : STD_LOGIC;
  signal rd_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rd_rst_reg : signal is std.standard.true;
  signal rst_rd_reg1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_rd_reg1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_rd_reg1 : signal is "true";
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg1 : STD_LOGIC;
  attribute async_reg of rst_wr_reg1 : signal is "true";
  attribute msgon of rst_wr_reg1 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal wr_rst_asreg : STD_LOGIC;
  signal wr_rst_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute DONT_TOUCH of wr_rst_reg : signal is std.standard.true;
  signal \NLW_ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_Q_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_Q_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_HAS_RST of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst\ : label is 0;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst\ : label is 1;
  attribute DowngradeIPIdentifiedWarnings of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst\ : label is "yes";
  attribute C_HAS_RST of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst\ : label is 0;
  attribute C_WIDTH of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst\ : label is 1;
  attribute DowngradeIPIdentifiedWarnings of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst\ : label is "yes";
  attribute C_HAS_RST of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst\ : label is 0;
  attribute C_WIDTH of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst\ : label is 1;
  attribute DowngradeIPIdentifiedWarnings of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst\ : label is "yes";
  attribute C_HAS_RST of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst\ : label is 0;
  attribute C_WIDTH of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst\ : label is 1;
  attribute DowngradeIPIdentifiedWarnings of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst\ : label is "yes";
  attribute C_HAS_RST of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst\ : label is 0;
  attribute C_WIDTH of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst\ : label is 1;
  attribute DowngradeIPIdentifiedWarnings of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst\ : label is "yes";
  attribute C_HAS_RST of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst\ : label is 0;
  attribute C_WIDTH of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst\ : label is 1;
  attribute DowngradeIPIdentifiedWarnings of \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst\ : label is "yes";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\ : label is "true";
  attribute ASYNC_REG_boolean of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "yes";
  attribute msgon of \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\ : label is "true";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\ : label is "no";
begin
  RD_RST_BUSY <= \<const0>\;
  RD_RST_I(2) <= rd_rst_reg(2);
  RD_RST_I(1) <= \<const0>\;
  RD_RST_I(0) <= rd_rst_reg(0);
  RST_FULL_FF <= wr_rst_reg(0);
  RST_FULL_GEN <= \<const0>\;
  SAFETY_CKT_RD_RST <= \<const0>\;
  SAFETY_CKT_WR_RST <= \<const0>\;
  SRST_FULL_FF <= \<const0>\;
  SRST_I <= \<const0>\;
  WR_RST_BUSY <= \<const0>\;
  WR_RST_I(2) <= \<const0>\;
  WR_RST_I(1) <= wr_rst_reg(1);
  WR_RST_I(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst\: entity work.\VIDEO_R6_auto_pc_0_synchronizer_ff__17\
     port map (
      CLK => RD_CLK,
      D(0) => rd_rst_asreg,
      Q(0) => p_6_out,
      RST => '0'
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst\: entity work.\VIDEO_R6_auto_pc_0_synchronizer_ff__16\
     port map (
      CLK => RD_CLK,
      D(0) => wr_rst_asreg,
      Q(0) => p_7_out,
      RST => '0'
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst\: entity work.\VIDEO_R6_auto_pc_0_synchronizer_ff__15\
     port map (
      CLK => RD_CLK,
      D(0) => p_6_out,
      Q(0) => p_8_out,
      RST => '0'
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst\: entity work.\VIDEO_R6_auto_pc_0_synchronizer_ff__14\
     port map (
      CLK => RD_CLK,
      D(0) => p_7_out,
      Q(0) => p_9_out,
      RST => '0'
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst\: entity work.\VIDEO_R6_auto_pc_0_synchronizer_ff__13\
     port map (
      CLK => RD_CLK,
      D(0) => p_8_out,
      Q(0) => \NLW_ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_Q_UNCONNECTED\(0),
      RST => '0'
    );
\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst\: entity work.\VIDEO_R6_auto_pc_0_synchronizer_ff__12\
     port map (
      CLK => RD_CLK,
      D(0) => p_9_out,
      Q(0) => \NLW_ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_Q_UNCONNECTED\(0),
      RST => '0'
    );
\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => rd_rst_asreg
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_rst_asreg,
      I1 => p_8_out,
      O => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => rd_rst_reg(0)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => rd_rst_reg(1)
    );
\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0\,
      Q => rd_rst_reg(2)
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => '0',
      PRE => RST,
      Q => rst_rd_reg1
    );
\ngwrdrst.grst.g7serrst.rst_rd_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => rst_rd_reg1,
      PRE => RST,
      Q => rst_rd_reg2
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg1_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => '0',
      PRE => RST,
      Q => rst_wr_reg1
    );
\ngwrdrst.grst.g7serrst.rst_wr_reg2_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => rst_wr_reg1,
      PRE => RST,
      Q => rst_wr_reg2
    );
\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => wr_rst_asreg
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => p_9_out,
      O => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\,
      Q => wr_rst_reg(0)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\,
      Q => wr_rst_reg(1)
    );
\ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => RD_CLK,
      CE => '1',
      D => '0',
      PRE => \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0\,
      Q => wr_rst_reg(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VIDEO_R6_auto_pc_0_wr_status_flags_ss is
  port (
    WR_CLK : in STD_LOGIC;
    RAM_WR_EN : in STD_LOGIC;
    RAM_RD_EN : in STD_LOGIC;
    RST_FULL_GEN : in STD_LOGIC;
    RST_FULL_FF : in STD_LOGIC;
    SRST_FULL_FF : in STD_LOGIC;
    WR_RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    SAFETY_CKT_WR_RST : in STD_LOGIC;
    WR_PNTR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR_PLUS1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR_PLUS2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR_PLUS3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    RAM_FULL : out STD_LOGIC;
    RAM_FULL_FB : out STD_LOGIC;
    RAM_ALMOST_FULL : out STD_LOGIC;
    RAM_ALMOST_FULL_FB : out STD_LOGIC
  );
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of VIDEO_R6_auto_pc_0_wr_status_flags_ss : entity is 0;
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of VIDEO_R6_auto_pc_0_wr_status_flags_ss : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of VIDEO_R6_auto_pc_0_wr_status_flags_ss : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of VIDEO_R6_auto_pc_0_wr_status_flags_ss : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of VIDEO_R6_auto_pc_0_wr_status_flags_ss : entity is 0;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of VIDEO_R6_auto_pc_0_wr_status_flags_ss : entity is 0;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of VIDEO_R6_auto_pc_0_wr_status_flags_ss : entity is 0;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of VIDEO_R6_auto_pc_0_wr_status_flags_ss : entity is 5;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of VIDEO_R6_auto_pc_0_wr_status_flags_ss : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of VIDEO_R6_auto_pc_0_wr_status_flags_ss : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VIDEO_R6_auto_pc_0_wr_status_flags_ss : entity is "wr_status_flags_ss";
end VIDEO_R6_auto_pc_0_wr_status_flags_ss;

architecture STRUCTURE of VIDEO_R6_auto_pc_0_wr_status_flags_ss is
  signal \<const0>\ : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_comb : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of c0 : label is 5;
  attribute DowngradeIPIdentifiedWarnings of c0 : label is "yes";
  attribute C_WIDTH of c1 : label is 5;
  attribute DowngradeIPIdentifiedWarnings of c1 : label is "yes";
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  RAM_ALMOST_FULL <= \<const0>\;
  RAM_ALMOST_FULL_FB <= \<const0>\;
  RAM_FULL <= ram_full_i;
  RAM_FULL_FB <= ram_full_fb_i;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
c0: entity work.\VIDEO_R6_auto_pc_0_compare__3\
     port map (
      DINA(4 downto 0) => RD_PNTR_WR(4 downto 0),
      DINB(4 downto 0) => WR_PNTR(4 downto 0),
      DOUT => comp0
    );
c1: entity work.VIDEO_R6_auto_pc_0_compare
     port map (
      DINA(4 downto 0) => RD_PNTR_WR(4 downto 0),
      DINB(4 downto 0) => WR_PNTR_PLUS1(4 downto 0),
      DOUT => comp1
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5500FFC0"
    )
        port map (
      I0 => comp0,
      I1 => RAM_WR_EN,
      I2 => comp1,
      I3 => ram_full_fb_i,
      I4 => RAM_RD_EN,
      O => ram_full_comb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => WR_CLK,
      CE => '1',
      CLR => RST_FULL_FF,
      D => ram_full_comb,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => WR_CLK,
      CE => '1',
      CLR => RST_FULL_FF,
      D => ram_full_comb,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_wr_status_flags_ss__1\ is
  port (
    WR_CLK : in STD_LOGIC;
    RAM_WR_EN : in STD_LOGIC;
    RAM_RD_EN : in STD_LOGIC;
    RST_FULL_GEN : in STD_LOGIC;
    RST_FULL_FF : in STD_LOGIC;
    SRST_FULL_FF : in STD_LOGIC;
    WR_RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    SAFETY_CKT_WR_RST : in STD_LOGIC;
    WR_PNTR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR_PLUS1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR_PLUS2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR_PLUS3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    RAM_FULL : out STD_LOGIC;
    RAM_FULL_FB : out STD_LOGIC;
    RAM_ALMOST_FULL : out STD_LOGIC;
    RAM_ALMOST_FULL_FB : out STD_LOGIC
  );
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \VIDEO_R6_auto_pc_0_wr_status_flags_ss__1\ : entity is 0;
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \VIDEO_R6_auto_pc_0_wr_status_flags_ss__1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \VIDEO_R6_auto_pc_0_wr_status_flags_ss__1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_wr_status_flags_ss__1\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_wr_status_flags_ss__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \VIDEO_R6_auto_pc_0_wr_status_flags_ss__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \VIDEO_R6_auto_pc_0_wr_status_flags_ss__1\ : entity is 0;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_wr_status_flags_ss__1\ : entity is 5;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_wr_status_flags_ss__1\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_wr_status_flags_ss__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_wr_status_flags_ss__1\ : entity is "wr_status_flags_ss";
end \VIDEO_R6_auto_pc_0_wr_status_flags_ss__1\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_wr_status_flags_ss__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_comb : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of c0 : label is 5;
  attribute DowngradeIPIdentifiedWarnings of c0 : label is "yes";
  attribute C_WIDTH of c1 : label is 5;
  attribute DowngradeIPIdentifiedWarnings of c1 : label is "yes";
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  RAM_ALMOST_FULL <= \<const0>\;
  RAM_ALMOST_FULL_FB <= \<const0>\;
  RAM_FULL <= ram_full_i;
  RAM_FULL_FB <= ram_full_fb_i;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
c0: entity work.\VIDEO_R6_auto_pc_0_compare__5\
     port map (
      DINA(4 downto 0) => RD_PNTR_WR(4 downto 0),
      DINB(4 downto 0) => WR_PNTR(4 downto 0),
      DOUT => comp0
    );
c1: entity work.\VIDEO_R6_auto_pc_0_compare__4\
     port map (
      DINA(4 downto 0) => RD_PNTR_WR(4 downto 0),
      DINB(4 downto 0) => WR_PNTR_PLUS1(4 downto 0),
      DOUT => comp1
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5500FFC0"
    )
        port map (
      I0 => comp0,
      I1 => RAM_WR_EN,
      I2 => comp1,
      I3 => ram_full_fb_i,
      I4 => RAM_RD_EN,
      O => ram_full_comb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => WR_CLK,
      CE => '1',
      CLR => RST_FULL_FF,
      D => ram_full_comb,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => WR_CLK,
      CE => '1',
      CLR => RST_FULL_FF,
      D => ram_full_comb,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_wr_status_flags_ss__2\ is
  port (
    WR_CLK : in STD_LOGIC;
    RAM_WR_EN : in STD_LOGIC;
    RAM_RD_EN : in STD_LOGIC;
    RST_FULL_GEN : in STD_LOGIC;
    RST_FULL_FF : in STD_LOGIC;
    SRST_FULL_FF : in STD_LOGIC;
    WR_RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    SAFETY_CKT_WR_RST : in STD_LOGIC;
    WR_PNTR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR_PLUS1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR_PLUS2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR_PLUS3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    RAM_FULL : out STD_LOGIC;
    RAM_FULL_FB : out STD_LOGIC;
    RAM_ALMOST_FULL : out STD_LOGIC;
    RAM_ALMOST_FULL_FB : out STD_LOGIC
  );
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \VIDEO_R6_auto_pc_0_wr_status_flags_ss__2\ : entity is 0;
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \VIDEO_R6_auto_pc_0_wr_status_flags_ss__2\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \VIDEO_R6_auto_pc_0_wr_status_flags_ss__2\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_wr_status_flags_ss__2\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_wr_status_flags_ss__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \VIDEO_R6_auto_pc_0_wr_status_flags_ss__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \VIDEO_R6_auto_pc_0_wr_status_flags_ss__2\ : entity is 0;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_wr_status_flags_ss__2\ : entity is 5;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_wr_status_flags_ss__2\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_wr_status_flags_ss__2\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_wr_status_flags_ss__2\ : entity is "wr_status_flags_ss";
end \VIDEO_R6_auto_pc_0_wr_status_flags_ss__2\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_wr_status_flags_ss__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_comb : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute C_WIDTH : integer;
  attribute C_WIDTH of c0 : label is 5;
  attribute DowngradeIPIdentifiedWarnings of c0 : label is "yes";
  attribute C_WIDTH of c1 : label is 5;
  attribute DowngradeIPIdentifiedWarnings of c1 : label is "yes";
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  RAM_ALMOST_FULL <= \<const0>\;
  RAM_ALMOST_FULL_FB <= \<const0>\;
  RAM_FULL <= ram_full_i;
  RAM_FULL_FB <= ram_full_fb_i;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
c0: entity work.\VIDEO_R6_auto_pc_0_compare__9\
     port map (
      DINA(4 downto 0) => RD_PNTR_WR(4 downto 0),
      DINB(4 downto 0) => WR_PNTR(4 downto 0),
      DOUT => comp0
    );
c1: entity work.\VIDEO_R6_auto_pc_0_compare__8\
     port map (
      DINA(4 downto 0) => RD_PNTR_WR(4 downto 0),
      DINB(4 downto 0) => WR_PNTR_PLUS1(4 downto 0),
      DOUT => comp1
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5500FFC0"
    )
        port map (
      I0 => comp0,
      I1 => RAM_WR_EN,
      I2 => comp1,
      I3 => ram_full_fb_i,
      I4 => RAM_RD_EN,
      O => ram_full_comb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => WR_CLK,
      CE => '1',
      CLR => RST_FULL_FF,
      D => ram_full_comb,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => WR_CLK,
      CE => '1',
      CLR => RST_FULL_FF,
      D => ram_full_comb,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VIDEO_R6_auto_pc_0_rd_logic is
  port (
    RD_CLK : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    RD_RST : in STD_LOGIC;
    RD_EN_INTO_LOGIC : in STD_LOGIC;
    RD_RST_INTO_LOGIC : in STD_LOGIC;
    SRST : in STD_LOGIC;
    SAFETY_CKT_RD_RST : in STD_LOGIC;
    RD_RST_BUSY : in STD_LOGIC;
    RAM_WR_EN : in STD_LOGIC;
    RST_FULL_FF : in STD_LOGIC;
    ALMOST_FULL_FB : in STD_LOGIC;
    FULL : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR_PLUS1_RD : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_EMPTY_THRESH : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_EMPTY_THRESH_ASSERT : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_EMPTY_THRESH_NEGATE : in STD_LOGIC_VECTOR ( 4 downto 0 );
    RD_PNTR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    EMPTY : out STD_LOGIC;
    EMPTY_FB : out STD_LOGIC;
    EMPTY_FWFT_FB : out STD_LOGIC;
    ALMOST_EMPTY : out STD_LOGIC;
    PROG_EMPTY : out STD_LOGIC;
    RAM_REGOUT_EN : out STD_LOGIC;
    FAB_REGOUT_EN : out STD_LOGIC;
    RAM_RD_EN : out STD_LOGIC;
    RD_DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    VALID : out STD_LOGIC;
    UNDERFLOW : out STD_LOGIC
  );
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of VIDEO_R6_auto_pc_0_rd_logic : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of VIDEO_R6_auto_pc_0_rd_logic : entity is 0;
  attribute C_FIFO_TYPE : integer;
  attribute C_FIFO_TYPE of VIDEO_R6_auto_pc_0_rd_logic : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of VIDEO_R6_auto_pc_0_rd_logic : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of VIDEO_R6_auto_pc_0_rd_logic : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of VIDEO_R6_auto_pc_0_rd_logic : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of VIDEO_R6_auto_pc_0_rd_logic : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of VIDEO_R6_auto_pc_0_rd_logic : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of VIDEO_R6_auto_pc_0_rd_logic : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of VIDEO_R6_auto_pc_0_rd_logic : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of VIDEO_R6_auto_pc_0_rd_logic : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of VIDEO_R6_auto_pc_0_rd_logic : entity is 1;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of VIDEO_R6_auto_pc_0_rd_logic : entity is 4;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of VIDEO_R6_auto_pc_0_rd_logic : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of VIDEO_R6_auto_pc_0_rd_logic : entity is 0;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of VIDEO_R6_auto_pc_0_rd_logic : entity is 32;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of VIDEO_R6_auto_pc_0_rd_logic : entity is 5;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of VIDEO_R6_auto_pc_0_rd_logic : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of VIDEO_R6_auto_pc_0_rd_logic : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of VIDEO_R6_auto_pc_0_rd_logic : entity is 1;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of VIDEO_R6_auto_pc_0_rd_logic : entity is 0;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of VIDEO_R6_auto_pc_0_rd_logic : entity is 32;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of VIDEO_R6_auto_pc_0_rd_logic : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of VIDEO_R6_auto_pc_0_rd_logic : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VIDEO_R6_auto_pc_0_rd_logic : entity is "rd_logic";
end VIDEO_R6_auto_pc_0_rd_logic;

architecture STRUCTURE of VIDEO_R6_auto_pc_0_rd_logic is
  signal \<const0>\ : STD_LOGIC;
  signal \^empty_fb\ : STD_LOGIC;
  signal \^ram_rd_en\ : STD_LOGIC;
  signal \^rd_pntr\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gr1.gr1_int.rfwft_ALMOST_EMPTY_FWFT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gr1.gr1_int.rfwft_EMPTY_FWFT_FB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gr1.gr1_int.rfwft_RAM_VALID_FWFT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gr1.gr1_int.rfwft_VALID_FWFT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grss.rsts_RAM_ALMOST_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grss.rsts_RAM_ALMOST_EMPTY_FB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grss.rsts_RAM_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal NLW_rpntr_PNTR_PLUS2_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_EN_SAFETY_CKT of \gr1.gr1_int.rfwft\ : label is 0;
  attribute C_FIFO_TYPE of \gr1.gr1_int.rfwft\ : label is 0;
  attribute C_HAS_RST of \gr1.gr1_int.rfwft\ : label is 1;
  attribute C_HAS_SRST of \gr1.gr1_int.rfwft\ : label is 0;
  attribute C_VALID_LOW of \gr1.gr1_int.rfwft\ : label is 0;
  attribute DowngradeIPIdentifiedWarnings of \gr1.gr1_int.rfwft\ : label is "yes";
  attribute C_EN_SAFETY_CKT of \grss.rsts\ : label is 0;
  attribute C_HAS_ALMOST_EMPTY of \grss.rsts\ : label is 0;
  attribute C_HAS_RST of \grss.rsts\ : label is 1;
  attribute C_HAS_SRST of \grss.rsts\ : label is 0;
  attribute C_RD_PNTR_WIDTH of \grss.rsts\ : label is 5;
  attribute C_WR_PNTR_WIDTH of \grss.rsts\ : label is 5;
  attribute DowngradeIPIdentifiedWarnings of \grss.rsts\ : label is "yes";
  attribute C_HAS_ALMOST_EMPTY of rpntr : label is 0;
  attribute C_HAS_RST of rpntr : label is 1;
  attribute C_HAS_SRST of rpntr : label is 0;
  attribute C_PNTR_WIDTH : integer;
  attribute C_PNTR_WIDTH of rpntr : label is 5;
  attribute DowngradeIPIdentifiedWarnings of rpntr : label is "yes";
begin
  ALMOST_EMPTY <= \<const0>\;
  DATA_COUNT(5) <= \<const0>\;
  DATA_COUNT(4) <= \<const0>\;
  DATA_COUNT(3) <= \<const0>\;
  DATA_COUNT(2) <= \<const0>\;
  DATA_COUNT(1) <= \<const0>\;
  DATA_COUNT(0) <= \<const0>\;
  EMPTY_FB <= \^empty_fb\;
  EMPTY_FWFT_FB <= \<const0>\;
  FAB_REGOUT_EN <= \<const0>\;
  PROG_EMPTY <= \<const0>\;
  RAM_RD_EN <= \^ram_rd_en\;
  RD_DATA_COUNT(5) <= \<const0>\;
  RD_DATA_COUNT(4) <= \<const0>\;
  RD_DATA_COUNT(3) <= \<const0>\;
  RD_DATA_COUNT(2) <= \<const0>\;
  RD_DATA_COUNT(1) <= \<const0>\;
  RD_DATA_COUNT(0) <= \<const0>\;
  RD_PNTR(4 downto 0) <= \^rd_pntr\(4 downto 0);
  UNDERFLOW <= \<const0>\;
  VALID <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gr1.gr1_int.rfwft\: entity work.VIDEO_R6_auto_pc_0_rd_fwft
     port map (
      ALMOST_EMPTY_FWFT => \NLW_gr1.gr1_int.rfwft_ALMOST_EMPTY_FWFT_UNCONNECTED\,
      EMPTY_FWFT => EMPTY,
      EMPTY_FWFT_FB => \NLW_gr1.gr1_int.rfwft_EMPTY_FWFT_FB_UNCONNECTED\,
      RAM_ALMOST_EMPTY => '0',
      RAM_EMPTY => \^empty_fb\,
      RAM_RD_EN_FWFT => \^ram_rd_en\,
      RAM_REGOUT_EN => RAM_REGOUT_EN,
      RAM_VALID_FWFT => \NLW_gr1.gr1_int.rfwft_RAM_VALID_FWFT_UNCONNECTED\,
      RD_CLK => RD_CLK,
      RD_EN => RD_EN,
      RD_RST => RD_RST,
      SAFETY_CKT_RD_RST => '0',
      SRST => '0',
      VALID_FWFT => \NLW_gr1.gr1_int.rfwft_VALID_FWFT_UNCONNECTED\
    );
\grss.rsts\: entity work.VIDEO_R6_auto_pc_0_rd_status_flags_ss
     port map (
      RAM_ALMOST_EMPTY => \NLW_grss.rsts_RAM_ALMOST_EMPTY_UNCONNECTED\,
      RAM_ALMOST_EMPTY_FB => \NLW_grss.rsts_RAM_ALMOST_EMPTY_FB_UNCONNECTED\,
      RAM_EMPTY => \NLW_grss.rsts_RAM_EMPTY_UNCONNECTED\,
      RAM_EMPTY_FB => \^empty_fb\,
      RAM_RD_EN => \^ram_rd_en\,
      RAM_WR_EN => RAM_WR_EN,
      RD_CLK => RD_CLK,
      RD_PNTR(4 downto 0) => \^rd_pntr\(4 downto 0),
      RD_PNTR_PLUS1(4 downto 0) => rd_pntr_plus1(4 downto 0),
      RD_PNTR_PLUS2(4 downto 0) => B"00000",
      RD_RST => RD_RST,
      SAFETY_CKT_RD_RST => '0',
      SRST => '0',
      WR_PNTR_RD(4 downto 0) => WR_PNTR_RD(4 downto 0)
    );
rpntr: entity work.VIDEO_R6_auto_pc_0_rd_bin_cntr
     port map (
      CLK => RD_CLK,
      EN => \^ram_rd_en\,
      PNTR(4 downto 0) => \^rd_pntr\(4 downto 0),
      PNTR_PLUS1(4 downto 0) => rd_pntr_plus1(4 downto 0),
      PNTR_PLUS2(4 downto 0) => NLW_rpntr_PNTR_PLUS2_UNCONNECTED(4 downto 0),
      RST => RD_RST,
      SRST => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_rd_logic__1\ is
  port (
    RD_CLK : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    RD_RST : in STD_LOGIC;
    RD_EN_INTO_LOGIC : in STD_LOGIC;
    RD_RST_INTO_LOGIC : in STD_LOGIC;
    SRST : in STD_LOGIC;
    SAFETY_CKT_RD_RST : in STD_LOGIC;
    RD_RST_BUSY : in STD_LOGIC;
    RAM_WR_EN : in STD_LOGIC;
    RST_FULL_FF : in STD_LOGIC;
    ALMOST_FULL_FB : in STD_LOGIC;
    FULL : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR_PLUS1_RD : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_EMPTY_THRESH : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_EMPTY_THRESH_ASSERT : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_EMPTY_THRESH_NEGATE : in STD_LOGIC_VECTOR ( 4 downto 0 );
    RD_PNTR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    EMPTY : out STD_LOGIC;
    EMPTY_FB : out STD_LOGIC;
    EMPTY_FWFT_FB : out STD_LOGIC;
    ALMOST_EMPTY : out STD_LOGIC;
    PROG_EMPTY : out STD_LOGIC;
    RAM_REGOUT_EN : out STD_LOGIC;
    FAB_REGOUT_EN : out STD_LOGIC;
    RAM_RD_EN : out STD_LOGIC;
    RD_DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    VALID : out STD_LOGIC;
    UNDERFLOW : out STD_LOGIC
  );
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \VIDEO_R6_auto_pc_0_rd_logic__1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \VIDEO_R6_auto_pc_0_rd_logic__1\ : entity is 0;
  attribute C_FIFO_TYPE : integer;
  attribute C_FIFO_TYPE of \VIDEO_R6_auto_pc_0_rd_logic__1\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \VIDEO_R6_auto_pc_0_rd_logic__1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \VIDEO_R6_auto_pc_0_rd_logic__1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \VIDEO_R6_auto_pc_0_rd_logic__1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_rd_logic__1\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_rd_logic__1\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \VIDEO_R6_auto_pc_0_rd_logic__1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \VIDEO_R6_auto_pc_0_rd_logic__1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \VIDEO_R6_auto_pc_0_rd_logic__1\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \VIDEO_R6_auto_pc_0_rd_logic__1\ : entity is 1;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \VIDEO_R6_auto_pc_0_rd_logic__1\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \VIDEO_R6_auto_pc_0_rd_logic__1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \VIDEO_R6_auto_pc_0_rd_logic__1\ : entity is 0;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \VIDEO_R6_auto_pc_0_rd_logic__1\ : entity is 32;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_rd_logic__1\ : entity is 5;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \VIDEO_R6_auto_pc_0_rd_logic__1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \VIDEO_R6_auto_pc_0_rd_logic__1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \VIDEO_R6_auto_pc_0_rd_logic__1\ : entity is 1;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \VIDEO_R6_auto_pc_0_rd_logic__1\ : entity is 0;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \VIDEO_R6_auto_pc_0_rd_logic__1\ : entity is 32;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_rd_logic__1\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_rd_logic__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_rd_logic__1\ : entity is "rd_logic";
end \VIDEO_R6_auto_pc_0_rd_logic__1\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_rd_logic__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^empty_fb\ : STD_LOGIC;
  signal \^ram_rd_en\ : STD_LOGIC;
  signal \^rd_pntr\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gr1.gr1_int.rfwft_ALMOST_EMPTY_FWFT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gr1.gr1_int.rfwft_EMPTY_FWFT_FB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gr1.gr1_int.rfwft_RAM_VALID_FWFT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gr1.gr1_int.rfwft_VALID_FWFT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grss.rsts_RAM_ALMOST_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grss.rsts_RAM_ALMOST_EMPTY_FB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grss.rsts_RAM_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal NLW_rpntr_PNTR_PLUS2_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_EN_SAFETY_CKT of \gr1.gr1_int.rfwft\ : label is 0;
  attribute C_FIFO_TYPE of \gr1.gr1_int.rfwft\ : label is 0;
  attribute C_HAS_RST of \gr1.gr1_int.rfwft\ : label is 1;
  attribute C_HAS_SRST of \gr1.gr1_int.rfwft\ : label is 0;
  attribute C_VALID_LOW of \gr1.gr1_int.rfwft\ : label is 0;
  attribute DowngradeIPIdentifiedWarnings of \gr1.gr1_int.rfwft\ : label is "yes";
  attribute C_EN_SAFETY_CKT of \grss.rsts\ : label is 0;
  attribute C_HAS_ALMOST_EMPTY of \grss.rsts\ : label is 0;
  attribute C_HAS_RST of \grss.rsts\ : label is 1;
  attribute C_HAS_SRST of \grss.rsts\ : label is 0;
  attribute C_RD_PNTR_WIDTH of \grss.rsts\ : label is 5;
  attribute C_WR_PNTR_WIDTH of \grss.rsts\ : label is 5;
  attribute DowngradeIPIdentifiedWarnings of \grss.rsts\ : label is "yes";
  attribute C_HAS_ALMOST_EMPTY of rpntr : label is 0;
  attribute C_HAS_RST of rpntr : label is 1;
  attribute C_HAS_SRST of rpntr : label is 0;
  attribute C_PNTR_WIDTH : integer;
  attribute C_PNTR_WIDTH of rpntr : label is 5;
  attribute DowngradeIPIdentifiedWarnings of rpntr : label is "yes";
begin
  ALMOST_EMPTY <= \<const0>\;
  DATA_COUNT(5) <= \<const0>\;
  DATA_COUNT(4) <= \<const0>\;
  DATA_COUNT(3) <= \<const0>\;
  DATA_COUNT(2) <= \<const0>\;
  DATA_COUNT(1) <= \<const0>\;
  DATA_COUNT(0) <= \<const0>\;
  EMPTY_FB <= \^empty_fb\;
  EMPTY_FWFT_FB <= \<const0>\;
  FAB_REGOUT_EN <= \<const0>\;
  PROG_EMPTY <= \<const0>\;
  RAM_RD_EN <= \^ram_rd_en\;
  RD_DATA_COUNT(5) <= \<const0>\;
  RD_DATA_COUNT(4) <= \<const0>\;
  RD_DATA_COUNT(3) <= \<const0>\;
  RD_DATA_COUNT(2) <= \<const0>\;
  RD_DATA_COUNT(1) <= \<const0>\;
  RD_DATA_COUNT(0) <= \<const0>\;
  RD_PNTR(4 downto 0) <= \^rd_pntr\(4 downto 0);
  UNDERFLOW <= \<const0>\;
  VALID <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gr1.gr1_int.rfwft\: entity work.\VIDEO_R6_auto_pc_0_rd_fwft__1\
     port map (
      ALMOST_EMPTY_FWFT => \NLW_gr1.gr1_int.rfwft_ALMOST_EMPTY_FWFT_UNCONNECTED\,
      EMPTY_FWFT => EMPTY,
      EMPTY_FWFT_FB => \NLW_gr1.gr1_int.rfwft_EMPTY_FWFT_FB_UNCONNECTED\,
      RAM_ALMOST_EMPTY => '0',
      RAM_EMPTY => \^empty_fb\,
      RAM_RD_EN_FWFT => \^ram_rd_en\,
      RAM_REGOUT_EN => RAM_REGOUT_EN,
      RAM_VALID_FWFT => \NLW_gr1.gr1_int.rfwft_RAM_VALID_FWFT_UNCONNECTED\,
      RD_CLK => RD_CLK,
      RD_EN => RD_EN,
      RD_RST => RD_RST,
      SAFETY_CKT_RD_RST => '0',
      SRST => '0',
      VALID_FWFT => \NLW_gr1.gr1_int.rfwft_VALID_FWFT_UNCONNECTED\
    );
\grss.rsts\: entity work.\VIDEO_R6_auto_pc_0_rd_status_flags_ss__1\
     port map (
      RAM_ALMOST_EMPTY => \NLW_grss.rsts_RAM_ALMOST_EMPTY_UNCONNECTED\,
      RAM_ALMOST_EMPTY_FB => \NLW_grss.rsts_RAM_ALMOST_EMPTY_FB_UNCONNECTED\,
      RAM_EMPTY => \NLW_grss.rsts_RAM_EMPTY_UNCONNECTED\,
      RAM_EMPTY_FB => \^empty_fb\,
      RAM_RD_EN => \^ram_rd_en\,
      RAM_WR_EN => RAM_WR_EN,
      RD_CLK => RD_CLK,
      RD_PNTR(4 downto 0) => \^rd_pntr\(4 downto 0),
      RD_PNTR_PLUS1(4 downto 0) => rd_pntr_plus1(4 downto 0),
      RD_PNTR_PLUS2(4 downto 0) => B"00000",
      RD_RST => RD_RST,
      SAFETY_CKT_RD_RST => '0',
      SRST => '0',
      WR_PNTR_RD(4 downto 0) => WR_PNTR_RD(4 downto 0)
    );
rpntr: entity work.\VIDEO_R6_auto_pc_0_rd_bin_cntr__1\
     port map (
      CLK => RD_CLK,
      EN => \^ram_rd_en\,
      PNTR(4 downto 0) => \^rd_pntr\(4 downto 0),
      PNTR_PLUS1(4 downto 0) => rd_pntr_plus1(4 downto 0),
      PNTR_PLUS2(4 downto 0) => NLW_rpntr_PNTR_PLUS2_UNCONNECTED(4 downto 0),
      RST => RD_RST,
      SRST => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_rd_logic__2\ is
  port (
    RD_CLK : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    RD_RST : in STD_LOGIC;
    RD_EN_INTO_LOGIC : in STD_LOGIC;
    RD_RST_INTO_LOGIC : in STD_LOGIC;
    SRST : in STD_LOGIC;
    SAFETY_CKT_RD_RST : in STD_LOGIC;
    RD_RST_BUSY : in STD_LOGIC;
    RAM_WR_EN : in STD_LOGIC;
    RST_FULL_FF : in STD_LOGIC;
    ALMOST_FULL_FB : in STD_LOGIC;
    FULL : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR_PLUS1_RD : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_EMPTY_THRESH : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_EMPTY_THRESH_ASSERT : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_EMPTY_THRESH_NEGATE : in STD_LOGIC_VECTOR ( 4 downto 0 );
    RD_PNTR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    EMPTY : out STD_LOGIC;
    EMPTY_FB : out STD_LOGIC;
    EMPTY_FWFT_FB : out STD_LOGIC;
    ALMOST_EMPTY : out STD_LOGIC;
    PROG_EMPTY : out STD_LOGIC;
    RAM_REGOUT_EN : out STD_LOGIC;
    FAB_REGOUT_EN : out STD_LOGIC;
    RAM_RD_EN : out STD_LOGIC;
    RD_DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    VALID : out STD_LOGIC;
    UNDERFLOW : out STD_LOGIC
  );
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \VIDEO_R6_auto_pc_0_rd_logic__2\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \VIDEO_R6_auto_pc_0_rd_logic__2\ : entity is 0;
  attribute C_FIFO_TYPE : integer;
  attribute C_FIFO_TYPE of \VIDEO_R6_auto_pc_0_rd_logic__2\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \VIDEO_R6_auto_pc_0_rd_logic__2\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \VIDEO_R6_auto_pc_0_rd_logic__2\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \VIDEO_R6_auto_pc_0_rd_logic__2\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_rd_logic__2\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_rd_logic__2\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \VIDEO_R6_auto_pc_0_rd_logic__2\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \VIDEO_R6_auto_pc_0_rd_logic__2\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \VIDEO_R6_auto_pc_0_rd_logic__2\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \VIDEO_R6_auto_pc_0_rd_logic__2\ : entity is 1;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \VIDEO_R6_auto_pc_0_rd_logic__2\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \VIDEO_R6_auto_pc_0_rd_logic__2\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \VIDEO_R6_auto_pc_0_rd_logic__2\ : entity is 0;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \VIDEO_R6_auto_pc_0_rd_logic__2\ : entity is 32;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_rd_logic__2\ : entity is 5;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \VIDEO_R6_auto_pc_0_rd_logic__2\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \VIDEO_R6_auto_pc_0_rd_logic__2\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \VIDEO_R6_auto_pc_0_rd_logic__2\ : entity is 1;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \VIDEO_R6_auto_pc_0_rd_logic__2\ : entity is 0;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \VIDEO_R6_auto_pc_0_rd_logic__2\ : entity is 32;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_rd_logic__2\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_rd_logic__2\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_rd_logic__2\ : entity is "rd_logic";
end \VIDEO_R6_auto_pc_0_rd_logic__2\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_rd_logic__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^empty_fb\ : STD_LOGIC;
  signal \^ram_rd_en\ : STD_LOGIC;
  signal \^rd_pntr\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gr1.gr1_int.rfwft_ALMOST_EMPTY_FWFT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gr1.gr1_int.rfwft_EMPTY_FWFT_FB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gr1.gr1_int.rfwft_RAM_VALID_FWFT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gr1.gr1_int.rfwft_VALID_FWFT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grss.rsts_RAM_ALMOST_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grss.rsts_RAM_ALMOST_EMPTY_FB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grss.rsts_RAM_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal NLW_rpntr_PNTR_PLUS2_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_EN_SAFETY_CKT of \gr1.gr1_int.rfwft\ : label is 0;
  attribute C_FIFO_TYPE of \gr1.gr1_int.rfwft\ : label is 0;
  attribute C_HAS_RST of \gr1.gr1_int.rfwft\ : label is 1;
  attribute C_HAS_SRST of \gr1.gr1_int.rfwft\ : label is 0;
  attribute C_VALID_LOW of \gr1.gr1_int.rfwft\ : label is 0;
  attribute DowngradeIPIdentifiedWarnings of \gr1.gr1_int.rfwft\ : label is "yes";
  attribute C_EN_SAFETY_CKT of \grss.rsts\ : label is 0;
  attribute C_HAS_ALMOST_EMPTY of \grss.rsts\ : label is 0;
  attribute C_HAS_RST of \grss.rsts\ : label is 1;
  attribute C_HAS_SRST of \grss.rsts\ : label is 0;
  attribute C_RD_PNTR_WIDTH of \grss.rsts\ : label is 5;
  attribute C_WR_PNTR_WIDTH of \grss.rsts\ : label is 5;
  attribute DowngradeIPIdentifiedWarnings of \grss.rsts\ : label is "yes";
  attribute C_HAS_ALMOST_EMPTY of rpntr : label is 0;
  attribute C_HAS_RST of rpntr : label is 1;
  attribute C_HAS_SRST of rpntr : label is 0;
  attribute C_PNTR_WIDTH : integer;
  attribute C_PNTR_WIDTH of rpntr : label is 5;
  attribute DowngradeIPIdentifiedWarnings of rpntr : label is "yes";
begin
  ALMOST_EMPTY <= \<const0>\;
  DATA_COUNT(5) <= \<const0>\;
  DATA_COUNT(4) <= \<const0>\;
  DATA_COUNT(3) <= \<const0>\;
  DATA_COUNT(2) <= \<const0>\;
  DATA_COUNT(1) <= \<const0>\;
  DATA_COUNT(0) <= \<const0>\;
  EMPTY_FB <= \^empty_fb\;
  EMPTY_FWFT_FB <= \<const0>\;
  FAB_REGOUT_EN <= \<const0>\;
  PROG_EMPTY <= \<const0>\;
  RAM_RD_EN <= \^ram_rd_en\;
  RD_DATA_COUNT(5) <= \<const0>\;
  RD_DATA_COUNT(4) <= \<const0>\;
  RD_DATA_COUNT(3) <= \<const0>\;
  RD_DATA_COUNT(2) <= \<const0>\;
  RD_DATA_COUNT(1) <= \<const0>\;
  RD_DATA_COUNT(0) <= \<const0>\;
  RD_PNTR(4 downto 0) <= \^rd_pntr\(4 downto 0);
  UNDERFLOW <= \<const0>\;
  VALID <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gr1.gr1_int.rfwft\: entity work.\VIDEO_R6_auto_pc_0_rd_fwft__2\
     port map (
      ALMOST_EMPTY_FWFT => \NLW_gr1.gr1_int.rfwft_ALMOST_EMPTY_FWFT_UNCONNECTED\,
      EMPTY_FWFT => EMPTY,
      EMPTY_FWFT_FB => \NLW_gr1.gr1_int.rfwft_EMPTY_FWFT_FB_UNCONNECTED\,
      RAM_ALMOST_EMPTY => '0',
      RAM_EMPTY => \^empty_fb\,
      RAM_RD_EN_FWFT => \^ram_rd_en\,
      RAM_REGOUT_EN => RAM_REGOUT_EN,
      RAM_VALID_FWFT => \NLW_gr1.gr1_int.rfwft_RAM_VALID_FWFT_UNCONNECTED\,
      RD_CLK => RD_CLK,
      RD_EN => RD_EN,
      RD_RST => RD_RST,
      SAFETY_CKT_RD_RST => '0',
      SRST => '0',
      VALID_FWFT => \NLW_gr1.gr1_int.rfwft_VALID_FWFT_UNCONNECTED\
    );
\grss.rsts\: entity work.\VIDEO_R6_auto_pc_0_rd_status_flags_ss__2\
     port map (
      RAM_ALMOST_EMPTY => \NLW_grss.rsts_RAM_ALMOST_EMPTY_UNCONNECTED\,
      RAM_ALMOST_EMPTY_FB => \NLW_grss.rsts_RAM_ALMOST_EMPTY_FB_UNCONNECTED\,
      RAM_EMPTY => \NLW_grss.rsts_RAM_EMPTY_UNCONNECTED\,
      RAM_EMPTY_FB => \^empty_fb\,
      RAM_RD_EN => \^ram_rd_en\,
      RAM_WR_EN => RAM_WR_EN,
      RD_CLK => RD_CLK,
      RD_PNTR(4 downto 0) => \^rd_pntr\(4 downto 0),
      RD_PNTR_PLUS1(4 downto 0) => rd_pntr_plus1(4 downto 0),
      RD_PNTR_PLUS2(4 downto 0) => B"00000",
      RD_RST => RD_RST,
      SAFETY_CKT_RD_RST => '0',
      SRST => '0',
      WR_PNTR_RD(4 downto 0) => WR_PNTR_RD(4 downto 0)
    );
rpntr: entity work.\VIDEO_R6_auto_pc_0_rd_bin_cntr__2\
     port map (
      CLK => RD_CLK,
      EN => \^ram_rd_en\,
      PNTR(4 downto 0) => \^rd_pntr\(4 downto 0),
      PNTR_PLUS1(4 downto 0) => rd_pntr_plus1(4 downto 0),
      PNTR_PLUS2(4 downto 0) => NLW_rpntr_PNTR_PLUS2_UNCONNECTED(4 downto 0),
      RST => RD_RST,
      SRST => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VIDEO_R6_auto_pc_0_wr_logic is
  port (
    WR_CLK : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    WR_EN_INTO_LOGIC : in STD_LOGIC;
    WR_RST_INTO_LOGIC : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    RST_FULL_GEN : in STD_LOGIC;
    RST_FULL_FF : in STD_LOGIC;
    SRST_FULL_FF : in STD_LOGIC;
    WR_RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    SAFETY_CKT_WR_RST : in STD_LOGIC;
    WR_RST_BUSY : in STD_LOGIC;
    EMPTY : in STD_LOGIC;
    RAM_RD_EN : in STD_LOGIC;
    ALMOST_EMPTY : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_FULL_THRESH : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_FULL_THRESH_ASSERT : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_FULL_THRESH_NEGATE : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR_PLUS1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    FULL : out STD_LOGIC;
    FULL_FB : out STD_LOGIC;
    ALMOST_FULL : out STD_LOGIC;
    ALMOST_FULL_FB : out STD_LOGIC;
    PROG_FULL : out STD_LOGIC;
    RAM_WR_EN : out STD_LOGIC;
    WR_DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    RD_DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WR_ACK : out STD_LOGIC;
    OVERFLOW : out STD_LOGIC
  );
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of VIDEO_R6_auto_pc_0_wr_logic : entity is 1;
  attribute C_DEPTH_RATIO_RD : integer;
  attribute C_DEPTH_RATIO_RD of VIDEO_R6_auto_pc_0_wr_logic : entity is 1;
  attribute C_DEPTH_RATIO_WR : integer;
  attribute C_DEPTH_RATIO_WR of VIDEO_R6_auto_pc_0_wr_logic : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of VIDEO_R6_auto_pc_0_wr_logic : entity is 0;
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of VIDEO_R6_auto_pc_0_wr_logic : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of VIDEO_R6_auto_pc_0_wr_logic : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of VIDEO_R6_auto_pc_0_wr_logic : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of VIDEO_R6_auto_pc_0_wr_logic : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of VIDEO_R6_auto_pc_0_wr_logic : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of VIDEO_R6_auto_pc_0_wr_logic : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of VIDEO_R6_auto_pc_0_wr_logic : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of VIDEO_R6_auto_pc_0_wr_logic : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of VIDEO_R6_auto_pc_0_wr_logic : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of VIDEO_R6_auto_pc_0_wr_logic : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of VIDEO_R6_auto_pc_0_wr_logic : entity is 1;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of VIDEO_R6_auto_pc_0_wr_logic : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of VIDEO_R6_auto_pc_0_wr_logic : entity is 31;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of VIDEO_R6_auto_pc_0_wr_logic : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of VIDEO_R6_auto_pc_0_wr_logic : entity is 0;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of VIDEO_R6_auto_pc_0_wr_logic : entity is 5;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of VIDEO_R6_auto_pc_0_wr_logic : entity is 1;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of VIDEO_R6_auto_pc_0_wr_logic : entity is 0;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of VIDEO_R6_auto_pc_0_wr_logic : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of VIDEO_R6_auto_pc_0_wr_logic : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VIDEO_R6_auto_pc_0_wr_logic : entity is "wr_logic";
end VIDEO_R6_auto_pc_0_wr_logic;

architecture STRUCTURE of VIDEO_R6_auto_pc_0_wr_logic is
  signal \<const0>\ : STD_LOGIC;
  signal \^ram_wr_en\ : STD_LOGIC;
  signal \^wr_pntr\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gwss.wsts_n_1\ : STD_LOGIC;
  signal wpntr_n_5 : STD_LOGIC;
  signal wpntr_n_6 : STD_LOGIC;
  signal wpntr_n_7 : STD_LOGIC;
  signal wpntr_n_8 : STD_LOGIC;
  signal wpntr_n_9 : STD_LOGIC;
  signal \NLW_gwss.wsts_RAM_ALMOST_FULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gwss.wsts_RAM_ALMOST_FULL_FB_UNCONNECTED\ : STD_LOGIC;
  signal NLW_wpntr_PNTR_PLUS2_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_wpntr_PNTR_PLUS3_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_EN_SAFETY_CKT of \gwss.wsts\ : label is 0;
  attribute C_FULL_FLAGS_RST_VAL of \gwss.wsts\ : label is 0;
  attribute C_HAS_ALMOST_FULL of \gwss.wsts\ : label is 0;
  attribute C_HAS_RST of \gwss.wsts\ : label is 1;
  attribute C_HAS_SRST of \gwss.wsts\ : label is 0;
  attribute C_PROG_EMPTY_TYPE of \gwss.wsts\ : label is 0;
  attribute C_PROG_FULL_TYPE of \gwss.wsts\ : label is 0;
  attribute C_RD_PNTR_WIDTH of \gwss.wsts\ : label is 5;
  attribute C_WR_PNTR_WIDTH of \gwss.wsts\ : label is 5;
  attribute DowngradeIPIdentifiedWarnings of \gwss.wsts\ : label is "yes";
  attribute C_COMMON_CLOCK of wpntr : label is 1;
  attribute C_HAS_ALMOST_FULL of wpntr : label is 0;
  attribute C_HAS_RST of wpntr : label is 1;
  attribute C_HAS_SRST of wpntr : label is 0;
  attribute C_PNTR_WIDTH : integer;
  attribute C_PNTR_WIDTH of wpntr : label is 5;
  attribute C_PROG_EMPTY_TYPE of wpntr : label is 0;
  attribute C_PROG_FULL_TYPE of wpntr : label is 0;
  attribute C_WR_RD_RATIO : integer;
  attribute C_WR_RD_RATIO of wpntr : label is 1;
  attribute DowngradeIPIdentifiedWarnings of wpntr : label is "yes";
begin
  ALMOST_FULL <= \<const0>\;
  ALMOST_FULL_FB <= \<const0>\;
  FULL_FB <= \<const0>\;
  OVERFLOW <= \<const0>\;
  PROG_FULL <= \<const0>\;
  RAM_WR_EN <= \^ram_wr_en\;
  RD_DATA_COUNT(5) <= \<const0>\;
  RD_DATA_COUNT(4) <= \<const0>\;
  RD_DATA_COUNT(3) <= \<const0>\;
  RD_DATA_COUNT(2) <= \<const0>\;
  RD_DATA_COUNT(1) <= \<const0>\;
  RD_DATA_COUNT(0) <= \<const0>\;
  WR_ACK <= \<const0>\;
  WR_DATA_COUNT(5) <= \<const0>\;
  WR_DATA_COUNT(4) <= \<const0>\;
  WR_DATA_COUNT(3) <= \<const0>\;
  WR_DATA_COUNT(2) <= \<const0>\;
  WR_DATA_COUNT(1) <= \<const0>\;
  WR_DATA_COUNT(0) <= \<const0>\;
  WR_PNTR(4 downto 0) <= \^wr_pntr\(4 downto 0);
  WR_PNTR_PLUS1(4) <= \<const0>\;
  WR_PNTR_PLUS1(3) <= \<const0>\;
  WR_PNTR_PLUS1(2) <= \<const0>\;
  WR_PNTR_PLUS1(1) <= \<const0>\;
  WR_PNTR_PLUS1(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
RAM_WR_EN_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => WR_EN,
      I1 => \gwss.wsts_n_1\,
      O => \^ram_wr_en\
    );
\gwss.wsts\: entity work.VIDEO_R6_auto_pc_0_wr_status_flags_ss
     port map (
      RAM_ALMOST_FULL => \NLW_gwss.wsts_RAM_ALMOST_FULL_UNCONNECTED\,
      RAM_ALMOST_FULL_FB => \NLW_gwss.wsts_RAM_ALMOST_FULL_FB_UNCONNECTED\,
      RAM_FULL => FULL,
      RAM_FULL_FB => \gwss.wsts_n_1\,
      RAM_RD_EN => RAM_RD_EN,
      RAM_WR_EN => \^ram_wr_en\,
      RD_PNTR_WR(4 downto 0) => RD_PNTR_WR(4 downto 0),
      RST_FULL_FF => RST_FULL_FF,
      RST_FULL_GEN => '0',
      SAFETY_CKT_WR_RST => '0',
      SRST => '0',
      SRST_FULL_FF => '0',
      WR_CLK => WR_CLK,
      WR_PNTR(4 downto 0) => \^wr_pntr\(4 downto 0),
      WR_PNTR_PLUS1(4) => wpntr_n_5,
      WR_PNTR_PLUS1(3) => wpntr_n_6,
      WR_PNTR_PLUS1(2) => wpntr_n_7,
      WR_PNTR_PLUS1(1) => wpntr_n_8,
      WR_PNTR_PLUS1(0) => wpntr_n_9,
      WR_PNTR_PLUS2(4 downto 0) => B"00000",
      WR_PNTR_PLUS3(4 downto 0) => B"00000",
      WR_RST => '0'
    );
wpntr: entity work.VIDEO_R6_auto_pc_0_wr_bin_cntr
     port map (
      CLK => WR_CLK,
      EN => \^ram_wr_en\,
      PNTR(4 downto 0) => \^wr_pntr\(4 downto 0),
      PNTR_PLUS1(4) => wpntr_n_5,
      PNTR_PLUS1(3) => wpntr_n_6,
      PNTR_PLUS1(2) => wpntr_n_7,
      PNTR_PLUS1(1) => wpntr_n_8,
      PNTR_PLUS1(0) => wpntr_n_9,
      PNTR_PLUS2(4 downto 0) => NLW_wpntr_PNTR_PLUS2_UNCONNECTED(4 downto 0),
      PNTR_PLUS3(4 downto 0) => NLW_wpntr_PNTR_PLUS3_UNCONNECTED(4 downto 0),
      RST => WR_RST,
      SRST => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_wr_logic__1\ is
  port (
    WR_CLK : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    WR_EN_INTO_LOGIC : in STD_LOGIC;
    WR_RST_INTO_LOGIC : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    RST_FULL_GEN : in STD_LOGIC;
    RST_FULL_FF : in STD_LOGIC;
    SRST_FULL_FF : in STD_LOGIC;
    WR_RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    SAFETY_CKT_WR_RST : in STD_LOGIC;
    WR_RST_BUSY : in STD_LOGIC;
    EMPTY : in STD_LOGIC;
    RAM_RD_EN : in STD_LOGIC;
    ALMOST_EMPTY : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_FULL_THRESH : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_FULL_THRESH_ASSERT : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_FULL_THRESH_NEGATE : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR_PLUS1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    FULL : out STD_LOGIC;
    FULL_FB : out STD_LOGIC;
    ALMOST_FULL : out STD_LOGIC;
    ALMOST_FULL_FB : out STD_LOGIC;
    PROG_FULL : out STD_LOGIC;
    RAM_WR_EN : out STD_LOGIC;
    WR_DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    RD_DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WR_ACK : out STD_LOGIC;
    OVERFLOW : out STD_LOGIC
  );
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \VIDEO_R6_auto_pc_0_wr_logic__1\ : entity is 1;
  attribute C_DEPTH_RATIO_RD : integer;
  attribute C_DEPTH_RATIO_RD of \VIDEO_R6_auto_pc_0_wr_logic__1\ : entity is 1;
  attribute C_DEPTH_RATIO_WR : integer;
  attribute C_DEPTH_RATIO_WR of \VIDEO_R6_auto_pc_0_wr_logic__1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \VIDEO_R6_auto_pc_0_wr_logic__1\ : entity is 0;
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \VIDEO_R6_auto_pc_0_wr_logic__1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \VIDEO_R6_auto_pc_0_wr_logic__1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \VIDEO_R6_auto_pc_0_wr_logic__1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \VIDEO_R6_auto_pc_0_wr_logic__1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_wr_logic__1\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_wr_logic__1\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \VIDEO_R6_auto_pc_0_wr_logic__1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \VIDEO_R6_auto_pc_0_wr_logic__1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \VIDEO_R6_auto_pc_0_wr_logic__1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \VIDEO_R6_auto_pc_0_wr_logic__1\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \VIDEO_R6_auto_pc_0_wr_logic__1\ : entity is 1;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \VIDEO_R6_auto_pc_0_wr_logic__1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \VIDEO_R6_auto_pc_0_wr_logic__1\ : entity is 31;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \VIDEO_R6_auto_pc_0_wr_logic__1\ : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \VIDEO_R6_auto_pc_0_wr_logic__1\ : entity is 0;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_wr_logic__1\ : entity is 5;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \VIDEO_R6_auto_pc_0_wr_logic__1\ : entity is 1;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \VIDEO_R6_auto_pc_0_wr_logic__1\ : entity is 0;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_wr_logic__1\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_wr_logic__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_wr_logic__1\ : entity is "wr_logic";
end \VIDEO_R6_auto_pc_0_wr_logic__1\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_wr_logic__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^ram_wr_en\ : STD_LOGIC;
  signal \^wr_pntr\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gwss.wsts_n_1\ : STD_LOGIC;
  signal wpntr_n_5 : STD_LOGIC;
  signal wpntr_n_6 : STD_LOGIC;
  signal wpntr_n_7 : STD_LOGIC;
  signal wpntr_n_8 : STD_LOGIC;
  signal wpntr_n_9 : STD_LOGIC;
  signal \NLW_gwss.wsts_RAM_ALMOST_FULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gwss.wsts_RAM_ALMOST_FULL_FB_UNCONNECTED\ : STD_LOGIC;
  signal NLW_wpntr_PNTR_PLUS2_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_wpntr_PNTR_PLUS3_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_EN_SAFETY_CKT of \gwss.wsts\ : label is 0;
  attribute C_FULL_FLAGS_RST_VAL of \gwss.wsts\ : label is 0;
  attribute C_HAS_ALMOST_FULL of \gwss.wsts\ : label is 0;
  attribute C_HAS_RST of \gwss.wsts\ : label is 1;
  attribute C_HAS_SRST of \gwss.wsts\ : label is 0;
  attribute C_PROG_EMPTY_TYPE of \gwss.wsts\ : label is 0;
  attribute C_PROG_FULL_TYPE of \gwss.wsts\ : label is 0;
  attribute C_RD_PNTR_WIDTH of \gwss.wsts\ : label is 5;
  attribute C_WR_PNTR_WIDTH of \gwss.wsts\ : label is 5;
  attribute DowngradeIPIdentifiedWarnings of \gwss.wsts\ : label is "yes";
  attribute C_COMMON_CLOCK of wpntr : label is 1;
  attribute C_HAS_ALMOST_FULL of wpntr : label is 0;
  attribute C_HAS_RST of wpntr : label is 1;
  attribute C_HAS_SRST of wpntr : label is 0;
  attribute C_PNTR_WIDTH : integer;
  attribute C_PNTR_WIDTH of wpntr : label is 5;
  attribute C_PROG_EMPTY_TYPE of wpntr : label is 0;
  attribute C_PROG_FULL_TYPE of wpntr : label is 0;
  attribute C_WR_RD_RATIO : integer;
  attribute C_WR_RD_RATIO of wpntr : label is 1;
  attribute DowngradeIPIdentifiedWarnings of wpntr : label is "yes";
begin
  ALMOST_FULL <= \<const0>\;
  ALMOST_FULL_FB <= \<const0>\;
  FULL_FB <= \<const0>\;
  OVERFLOW <= \<const0>\;
  PROG_FULL <= \<const0>\;
  RAM_WR_EN <= \^ram_wr_en\;
  RD_DATA_COUNT(5) <= \<const0>\;
  RD_DATA_COUNT(4) <= \<const0>\;
  RD_DATA_COUNT(3) <= \<const0>\;
  RD_DATA_COUNT(2) <= \<const0>\;
  RD_DATA_COUNT(1) <= \<const0>\;
  RD_DATA_COUNT(0) <= \<const0>\;
  WR_ACK <= \<const0>\;
  WR_DATA_COUNT(5) <= \<const0>\;
  WR_DATA_COUNT(4) <= \<const0>\;
  WR_DATA_COUNT(3) <= \<const0>\;
  WR_DATA_COUNT(2) <= \<const0>\;
  WR_DATA_COUNT(1) <= \<const0>\;
  WR_DATA_COUNT(0) <= \<const0>\;
  WR_PNTR(4 downto 0) <= \^wr_pntr\(4 downto 0);
  WR_PNTR_PLUS1(4) <= \<const0>\;
  WR_PNTR_PLUS1(3) <= \<const0>\;
  WR_PNTR_PLUS1(2) <= \<const0>\;
  WR_PNTR_PLUS1(1) <= \<const0>\;
  WR_PNTR_PLUS1(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
RAM_WR_EN_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => WR_EN,
      I1 => \gwss.wsts_n_1\,
      O => \^ram_wr_en\
    );
\gwss.wsts\: entity work.\VIDEO_R6_auto_pc_0_wr_status_flags_ss__1\
     port map (
      RAM_ALMOST_FULL => \NLW_gwss.wsts_RAM_ALMOST_FULL_UNCONNECTED\,
      RAM_ALMOST_FULL_FB => \NLW_gwss.wsts_RAM_ALMOST_FULL_FB_UNCONNECTED\,
      RAM_FULL => FULL,
      RAM_FULL_FB => \gwss.wsts_n_1\,
      RAM_RD_EN => RAM_RD_EN,
      RAM_WR_EN => \^ram_wr_en\,
      RD_PNTR_WR(4 downto 0) => RD_PNTR_WR(4 downto 0),
      RST_FULL_FF => RST_FULL_FF,
      RST_FULL_GEN => '0',
      SAFETY_CKT_WR_RST => '0',
      SRST => '0',
      SRST_FULL_FF => '0',
      WR_CLK => WR_CLK,
      WR_PNTR(4 downto 0) => \^wr_pntr\(4 downto 0),
      WR_PNTR_PLUS1(4) => wpntr_n_5,
      WR_PNTR_PLUS1(3) => wpntr_n_6,
      WR_PNTR_PLUS1(2) => wpntr_n_7,
      WR_PNTR_PLUS1(1) => wpntr_n_8,
      WR_PNTR_PLUS1(0) => wpntr_n_9,
      WR_PNTR_PLUS2(4 downto 0) => B"00000",
      WR_PNTR_PLUS3(4 downto 0) => B"00000",
      WR_RST => '0'
    );
wpntr: entity work.\VIDEO_R6_auto_pc_0_wr_bin_cntr__1\
     port map (
      CLK => WR_CLK,
      EN => \^ram_wr_en\,
      PNTR(4 downto 0) => \^wr_pntr\(4 downto 0),
      PNTR_PLUS1(4) => wpntr_n_5,
      PNTR_PLUS1(3) => wpntr_n_6,
      PNTR_PLUS1(2) => wpntr_n_7,
      PNTR_PLUS1(1) => wpntr_n_8,
      PNTR_PLUS1(0) => wpntr_n_9,
      PNTR_PLUS2(4 downto 0) => NLW_wpntr_PNTR_PLUS2_UNCONNECTED(4 downto 0),
      PNTR_PLUS3(4 downto 0) => NLW_wpntr_PNTR_PLUS3_UNCONNECTED(4 downto 0),
      RST => WR_RST,
      SRST => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_wr_logic__2\ is
  port (
    WR_CLK : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    WR_EN_INTO_LOGIC : in STD_LOGIC;
    WR_RST_INTO_LOGIC : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    RST_FULL_GEN : in STD_LOGIC;
    RST_FULL_FF : in STD_LOGIC;
    SRST_FULL_FF : in STD_LOGIC;
    WR_RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    SAFETY_CKT_WR_RST : in STD_LOGIC;
    WR_RST_BUSY : in STD_LOGIC;
    EMPTY : in STD_LOGIC;
    RAM_RD_EN : in STD_LOGIC;
    ALMOST_EMPTY : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_FULL_THRESH : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_FULL_THRESH_ASSERT : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_FULL_THRESH_NEGATE : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR_PLUS1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    FULL : out STD_LOGIC;
    FULL_FB : out STD_LOGIC;
    ALMOST_FULL : out STD_LOGIC;
    ALMOST_FULL_FB : out STD_LOGIC;
    PROG_FULL : out STD_LOGIC;
    RAM_WR_EN : out STD_LOGIC;
    WR_DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    RD_DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WR_ACK : out STD_LOGIC;
    OVERFLOW : out STD_LOGIC
  );
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \VIDEO_R6_auto_pc_0_wr_logic__2\ : entity is 1;
  attribute C_DEPTH_RATIO_RD : integer;
  attribute C_DEPTH_RATIO_RD of \VIDEO_R6_auto_pc_0_wr_logic__2\ : entity is 1;
  attribute C_DEPTH_RATIO_WR : integer;
  attribute C_DEPTH_RATIO_WR of \VIDEO_R6_auto_pc_0_wr_logic__2\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \VIDEO_R6_auto_pc_0_wr_logic__2\ : entity is 0;
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \VIDEO_R6_auto_pc_0_wr_logic__2\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \VIDEO_R6_auto_pc_0_wr_logic__2\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \VIDEO_R6_auto_pc_0_wr_logic__2\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \VIDEO_R6_auto_pc_0_wr_logic__2\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_wr_logic__2\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_wr_logic__2\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \VIDEO_R6_auto_pc_0_wr_logic__2\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \VIDEO_R6_auto_pc_0_wr_logic__2\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \VIDEO_R6_auto_pc_0_wr_logic__2\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \VIDEO_R6_auto_pc_0_wr_logic__2\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \VIDEO_R6_auto_pc_0_wr_logic__2\ : entity is 1;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \VIDEO_R6_auto_pc_0_wr_logic__2\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \VIDEO_R6_auto_pc_0_wr_logic__2\ : entity is 31;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \VIDEO_R6_auto_pc_0_wr_logic__2\ : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \VIDEO_R6_auto_pc_0_wr_logic__2\ : entity is 0;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_wr_logic__2\ : entity is 5;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \VIDEO_R6_auto_pc_0_wr_logic__2\ : entity is 1;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \VIDEO_R6_auto_pc_0_wr_logic__2\ : entity is 0;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_wr_logic__2\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_wr_logic__2\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_wr_logic__2\ : entity is "wr_logic";
end \VIDEO_R6_auto_pc_0_wr_logic__2\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_wr_logic__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^ram_wr_en\ : STD_LOGIC;
  signal \^wr_pntr\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \gwss.wsts_n_1\ : STD_LOGIC;
  signal wpntr_n_5 : STD_LOGIC;
  signal wpntr_n_6 : STD_LOGIC;
  signal wpntr_n_7 : STD_LOGIC;
  signal wpntr_n_8 : STD_LOGIC;
  signal wpntr_n_9 : STD_LOGIC;
  signal \NLW_gwss.wsts_RAM_ALMOST_FULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gwss.wsts_RAM_ALMOST_FULL_FB_UNCONNECTED\ : STD_LOGIC;
  signal NLW_wpntr_PNTR_PLUS2_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_wpntr_PNTR_PLUS3_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_EN_SAFETY_CKT of \gwss.wsts\ : label is 0;
  attribute C_FULL_FLAGS_RST_VAL of \gwss.wsts\ : label is 0;
  attribute C_HAS_ALMOST_FULL of \gwss.wsts\ : label is 0;
  attribute C_HAS_RST of \gwss.wsts\ : label is 1;
  attribute C_HAS_SRST of \gwss.wsts\ : label is 0;
  attribute C_PROG_EMPTY_TYPE of \gwss.wsts\ : label is 0;
  attribute C_PROG_FULL_TYPE of \gwss.wsts\ : label is 0;
  attribute C_RD_PNTR_WIDTH of \gwss.wsts\ : label is 5;
  attribute C_WR_PNTR_WIDTH of \gwss.wsts\ : label is 5;
  attribute DowngradeIPIdentifiedWarnings of \gwss.wsts\ : label is "yes";
  attribute C_COMMON_CLOCK of wpntr : label is 1;
  attribute C_HAS_ALMOST_FULL of wpntr : label is 0;
  attribute C_HAS_RST of wpntr : label is 1;
  attribute C_HAS_SRST of wpntr : label is 0;
  attribute C_PNTR_WIDTH : integer;
  attribute C_PNTR_WIDTH of wpntr : label is 5;
  attribute C_PROG_EMPTY_TYPE of wpntr : label is 0;
  attribute C_PROG_FULL_TYPE of wpntr : label is 0;
  attribute C_WR_RD_RATIO : integer;
  attribute C_WR_RD_RATIO of wpntr : label is 1;
  attribute DowngradeIPIdentifiedWarnings of wpntr : label is "yes";
begin
  ALMOST_FULL <= \<const0>\;
  ALMOST_FULL_FB <= \<const0>\;
  FULL_FB <= \<const0>\;
  OVERFLOW <= \<const0>\;
  PROG_FULL <= \<const0>\;
  RAM_WR_EN <= \^ram_wr_en\;
  RD_DATA_COUNT(5) <= \<const0>\;
  RD_DATA_COUNT(4) <= \<const0>\;
  RD_DATA_COUNT(3) <= \<const0>\;
  RD_DATA_COUNT(2) <= \<const0>\;
  RD_DATA_COUNT(1) <= \<const0>\;
  RD_DATA_COUNT(0) <= \<const0>\;
  WR_ACK <= \<const0>\;
  WR_DATA_COUNT(5) <= \<const0>\;
  WR_DATA_COUNT(4) <= \<const0>\;
  WR_DATA_COUNT(3) <= \<const0>\;
  WR_DATA_COUNT(2) <= \<const0>\;
  WR_DATA_COUNT(1) <= \<const0>\;
  WR_DATA_COUNT(0) <= \<const0>\;
  WR_PNTR(4 downto 0) <= \^wr_pntr\(4 downto 0);
  WR_PNTR_PLUS1(4) <= \<const0>\;
  WR_PNTR_PLUS1(3) <= \<const0>\;
  WR_PNTR_PLUS1(2) <= \<const0>\;
  WR_PNTR_PLUS1(1) <= \<const0>\;
  WR_PNTR_PLUS1(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
RAM_WR_EN_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => WR_EN,
      I1 => \gwss.wsts_n_1\,
      O => \^ram_wr_en\
    );
\gwss.wsts\: entity work.\VIDEO_R6_auto_pc_0_wr_status_flags_ss__2\
     port map (
      RAM_ALMOST_FULL => \NLW_gwss.wsts_RAM_ALMOST_FULL_UNCONNECTED\,
      RAM_ALMOST_FULL_FB => \NLW_gwss.wsts_RAM_ALMOST_FULL_FB_UNCONNECTED\,
      RAM_FULL => FULL,
      RAM_FULL_FB => \gwss.wsts_n_1\,
      RAM_RD_EN => RAM_RD_EN,
      RAM_WR_EN => \^ram_wr_en\,
      RD_PNTR_WR(4 downto 0) => RD_PNTR_WR(4 downto 0),
      RST_FULL_FF => RST_FULL_FF,
      RST_FULL_GEN => '0',
      SAFETY_CKT_WR_RST => '0',
      SRST => '0',
      SRST_FULL_FF => '0',
      WR_CLK => WR_CLK,
      WR_PNTR(4 downto 0) => \^wr_pntr\(4 downto 0),
      WR_PNTR_PLUS1(4) => wpntr_n_5,
      WR_PNTR_PLUS1(3) => wpntr_n_6,
      WR_PNTR_PLUS1(2) => wpntr_n_7,
      WR_PNTR_PLUS1(1) => wpntr_n_8,
      WR_PNTR_PLUS1(0) => wpntr_n_9,
      WR_PNTR_PLUS2(4 downto 0) => B"00000",
      WR_PNTR_PLUS3(4 downto 0) => B"00000",
      WR_RST => '0'
    );
wpntr: entity work.\VIDEO_R6_auto_pc_0_wr_bin_cntr__2\
     port map (
      CLK => WR_CLK,
      EN => \^ram_wr_en\,
      PNTR(4 downto 0) => \^wr_pntr\(4 downto 0),
      PNTR_PLUS1(4) => wpntr_n_5,
      PNTR_PLUS1(3) => wpntr_n_6,
      PNTR_PLUS1(2) => wpntr_n_7,
      PNTR_PLUS1(1) => wpntr_n_8,
      PNTR_PLUS1(0) => wpntr_n_9,
      PNTR_PLUS2(4 downto 0) => NLW_wpntr_PNTR_PLUS2_UNCONNECTED(4 downto 0),
      PNTR_PLUS3(4 downto 0) => NLW_wpntr_PNTR_PLUS3_UNCONNECTED(4 downto 0),
      RST => WR_RST,
      SRST => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VIDEO_R6_auto_pc_0_fifo_generator_ramfifo is
  port (
    SLEEP : in STD_LOGIC;
    RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 4 downto 0 );
    CLK : in STD_LOGIC;
    RD_CLK : in STD_LOGIC;
    RD_RST : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    WR_CLK : in STD_LOGIC;
    WR_RST : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    PROG_EMPTY_THRESH : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_EMPTY_THRESH_ASSERT : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_EMPTY_THRESH_NEGATE : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_FULL_THRESH : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_FULL_THRESH_ASSERT : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_FULL_THRESH_NEGATE : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DOUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    INJECTDBITERR : in STD_LOGIC;
    INJECTSBITERR : in STD_LOGIC;
    WR_END_OF_PACKET : in STD_LOGIC;
    INPUT_CE : in STD_LOGIC;
    OUTPUT_CE : in STD_LOGIC;
    EMPTY : out STD_LOGIC;
    ALMOST_EMPTY : out STD_LOGIC;
    PROG_EMPTY : out STD_LOGIC;
    ALMOST_FULL : out STD_LOGIC;
    FULL : out STD_LOGIC;
    PROG_FULL : out STD_LOGIC;
    VALID : out STD_LOGIC;
    OVERFLOW : out STD_LOGIC;
    UNDERFLOW : out STD_LOGIC;
    WR_ACK : out STD_LOGIC;
    DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    RD_DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WR_DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    SBITERR : out STD_LOGIC;
    DBITERR : out STD_LOGIC;
    WR_RST_BUSY : out STD_LOGIC;
    RD_RST_BUSY : out STD_LOGIC;
    EMPTY_FB : out STD_LOGIC;
    FULL_FB : out STD_LOGIC;
    SCKT_WR_RST_O : out STD_LOGIC;
    SCKT_RD_RST_O : out STD_LOGIC
  );
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_BYTE_STRB_WIDTH : integer;
  attribute C_BYTE_STRB_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 8;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 1;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 6;
  attribute C_DEPTH_RATIO_RD : integer;
  attribute C_DEPTH_RATIO_RD of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 1;
  attribute C_DEPTH_RATIO_WR : integer;
  attribute C_DEPTH_RATIO_WR of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 1;
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 5;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is "0000";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 5;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is "zynq";
  attribute C_FIFO_TYPE : integer;
  attribute C_FIFO_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 2;
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 1;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 1;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 4;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 31;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 32;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 5;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 1;
  attribute C_USE_INPUT_CE : integer;
  attribute C_USE_INPUT_CE of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_USE_OUTPUT_CE : integer;
  attribute C_USE_OUTPUT_CE of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_USE_SYNC_CLK : integer;
  attribute C_USE_SYNC_CLK of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_USE_XPM_CDC : integer;
  attribute C_USE_XPM_CDC of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 32;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end VIDEO_R6_auto_pc_0_fifo_generator_ramfifo;

architecture STRUCTURE of VIDEO_R6_auto_pc_0_fifo_generator_ramfifo is
  signal \<const0>\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal rd_rst_i : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal wr_rst_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gntv_or_sync_fifo.gl0.rd_ALMOST_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.rd_EMPTY_FWFT_FB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.rd_FAB_REGOUT_EN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.rd_PROG_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.rd_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.rd_VALID_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.rd_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gntv_or_sync_fifo.gl0.rd_RD_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gntv_or_sync_fifo.gl0.wr_ALMOST_FULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.wr_ALMOST_FULL_FB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.wr_FULL_FB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.wr_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.wr_PROG_FULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.wr_WR_ACK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.wr_RD_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gntv_or_sync_fifo.gl0.wr_WR_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gntv_or_sync_fifo.gl0.wr_WR_PNTR_PLUS1_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gntv_or_sync_fifo.mem_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.mem_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.mem_STAGE1_EOP_UNCONNECTED\ : STD_LOGIC;
  signal NLW_rstblk_RD_RST_BUSY_UNCONNECTED : STD_LOGIC;
  signal NLW_rstblk_RST_FULL_GEN_UNCONNECTED : STD_LOGIC;
  signal NLW_rstblk_SAFETY_CKT_RD_RST_UNCONNECTED : STD_LOGIC;
  signal NLW_rstblk_SAFETY_CKT_WR_RST_UNCONNECTED : STD_LOGIC;
  signal NLW_rstblk_SRST_FULL_FF_UNCONNECTED : STD_LOGIC;
  signal NLW_rstblk_SRST_I_UNCONNECTED : STD_LOGIC;
  signal NLW_rstblk_WR_RST_BUSY_UNCONNECTED : STD_LOGIC;
  signal NLW_rstblk_RD_RST_I_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_rstblk_WR_RST_I_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute C_COMMON_CLOCK of \gntv_or_sync_fifo.gl0.rd\ : label is 1;
  attribute C_EN_SAFETY_CKT of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_FIFO_TYPE of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_HAS_ALMOST_EMPTY of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_HAS_DATA_COUNT of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_HAS_RD_DATA_COUNT of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_HAS_RST of \gntv_or_sync_fifo.gl0.rd\ : label is 1;
  attribute C_HAS_SRST of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_HAS_UNDERFLOW of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_HAS_VALID of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_PRELOAD_LATENCY of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_PRELOAD_REGS of \gntv_or_sync_fifo.gl0.rd\ : label is 1;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \gntv_or_sync_fifo.gl0.rd\ : label is 4;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \gntv_or_sync_fifo.gl0.rd\ : label is 5;
  attribute C_PROG_EMPTY_TYPE of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_RD_DEPTH of \gntv_or_sync_fifo.gl0.rd\ : label is 32;
  attribute C_RD_PNTR_WIDTH of \gntv_or_sync_fifo.gl0.rd\ : label is 5;
  attribute C_UNDERFLOW_LOW of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_USE_EMBEDDED_REG of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_USE_FWFT_DATA_COUNT of \gntv_or_sync_fifo.gl0.rd\ : label is 1;
  attribute C_VALID_LOW of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_WR_DEPTH of \gntv_or_sync_fifo.gl0.rd\ : label is 32;
  attribute C_WR_PNTR_WIDTH of \gntv_or_sync_fifo.gl0.rd\ : label is 5;
  attribute DowngradeIPIdentifiedWarnings of \gntv_or_sync_fifo.gl0.rd\ : label is "yes";
  attribute C_COMMON_CLOCK of \gntv_or_sync_fifo.gl0.wr\ : label is 1;
  attribute C_DEPTH_RATIO_RD of \gntv_or_sync_fifo.gl0.wr\ : label is 1;
  attribute C_DEPTH_RATIO_WR of \gntv_or_sync_fifo.gl0.wr\ : label is 1;
  attribute C_EN_SAFETY_CKT of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_FULL_FLAGS_RST_VAL of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_HAS_ALMOST_FULL of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_HAS_OVERFLOW of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_HAS_RD_DATA_COUNT of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_HAS_RST of \gntv_or_sync_fifo.gl0.wr\ : label is 1;
  attribute C_HAS_SRST of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_HAS_WR_ACK of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_HAS_WR_DATA_COUNT of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_OVERFLOW_LOW of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_PRELOAD_LATENCY of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_PRELOAD_REGS of \gntv_or_sync_fifo.gl0.wr\ : label is 1;
  attribute C_PROG_EMPTY_TYPE of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \gntv_or_sync_fifo.gl0.wr\ : label is 31;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \gntv_or_sync_fifo.gl0.wr\ : label is 30;
  attribute C_PROG_FULL_TYPE of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_RD_PNTR_WIDTH of \gntv_or_sync_fifo.gl0.wr\ : label is 5;
  attribute C_USE_FWFT_DATA_COUNT of \gntv_or_sync_fifo.gl0.wr\ : label is 1;
  attribute C_WR_ACK_LOW of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_WR_PNTR_WIDTH of \gntv_or_sync_fifo.gl0.wr\ : label is 5;
  attribute DowngradeIPIdentifiedWarnings of \gntv_or_sync_fifo.gl0.wr\ : label is "yes";
  attribute C_COMMON_CLOCK of \gntv_or_sync_fifo.mem\ : label is 1;
  attribute C_DEPTH_RATIO_RD of \gntv_or_sync_fifo.mem\ : label is 1;
  attribute C_DEPTH_RATIO_WR of \gntv_or_sync_fifo.mem\ : label is 1;
  attribute C_DIN_WIDTH of \gntv_or_sync_fifo.mem\ : label is 5;
  attribute C_DOUT_RST_VAL of \gntv_or_sync_fifo.mem\ : label is "0000";
  attribute C_DOUT_WIDTH of \gntv_or_sync_fifo.mem\ : label is 5;
  attribute C_EN_SAFETY_CKT of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_FAMILY of \gntv_or_sync_fifo.mem\ : label is "zynq";
  attribute C_FIFO_TYPE of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_HAS_RST of \gntv_or_sync_fifo.mem\ : label is 1;
  attribute C_HAS_SRST of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_LARGER_DEPTH : integer;
  attribute C_LARGER_DEPTH of \gntv_or_sync_fifo.mem\ : label is 32;
  attribute C_MEMORY_TYPE of \gntv_or_sync_fifo.mem\ : label is 2;
  attribute C_PRELOAD_LATENCY of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_PRELOAD_REGS of \gntv_or_sync_fifo.mem\ : label is 1;
  attribute C_RD_DEPTH of \gntv_or_sync_fifo.mem\ : label is 32;
  attribute C_RD_PNTR_WIDTH of \gntv_or_sync_fifo.mem\ : label is 5;
  attribute C_SELECT_XPM of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_SMALLER_DATA_WIDTH : integer;
  attribute C_SMALLER_DATA_WIDTH of \gntv_or_sync_fifo.mem\ : label is 5;
  attribute C_USE_DOUT_RST of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_USE_ECC of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_USE_EMBEDDED_REG of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_USE_PIPELINE_REG of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_WR_DEPTH of \gntv_or_sync_fifo.mem\ : label is 32;
  attribute C_WR_PNTR_WIDTH of \gntv_or_sync_fifo.mem\ : label is 5;
  attribute DowngradeIPIdentifiedWarnings of \gntv_or_sync_fifo.mem\ : label is "yes";
  attribute C_COMMON_CLOCK of rstblk : label is 1;
  attribute C_ENABLE_RST_SYNC of rstblk : label is 1;
  attribute C_EN_SAFETY_CKT of rstblk : label is 0;
  attribute C_FAMILY of rstblk : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL of rstblk : label is 0;
  attribute C_HAS_RST of rstblk : label is 1;
  attribute C_HAS_SRST of rstblk : label is 0;
  attribute C_INTERFACE_TYPE of rstblk : label is 0;
  attribute C_MEMORY_TYPE of rstblk : label is 2;
  attribute C_MSGON_VAL of rstblk : label is 1;
  attribute C_RD_RST_MAXFAN : integer;
  attribute C_RD_RST_MAXFAN of rstblk : label is 3;
  attribute C_SYNCHRONIZER_STAGE of rstblk : label is 3;
  attribute C_WR_RST_MAXFAN : integer;
  attribute C_WR_RST_MAXFAN of rstblk : label is 3;
  attribute DowngradeIPIdentifiedWarnings of rstblk : label is "yes";
begin
  ALMOST_EMPTY <= \<const0>\;
  ALMOST_FULL <= \<const0>\;
  DATA_COUNT(5) <= \<const0>\;
  DATA_COUNT(4) <= \<const0>\;
  DATA_COUNT(3) <= \<const0>\;
  DATA_COUNT(2) <= \<const0>\;
  DATA_COUNT(1) <= \<const0>\;
  DATA_COUNT(0) <= \<const0>\;
  DBITERR <= \<const0>\;
  EMPTY_FB <= \<const0>\;
  FULL_FB <= \<const0>\;
  OVERFLOW <= \<const0>\;
  PROG_EMPTY <= \<const0>\;
  PROG_FULL <= \<const0>\;
  RD_DATA_COUNT(5) <= \<const0>\;
  RD_DATA_COUNT(4) <= \<const0>\;
  RD_DATA_COUNT(3) <= \<const0>\;
  RD_DATA_COUNT(2) <= \<const0>\;
  RD_DATA_COUNT(1) <= \<const0>\;
  RD_DATA_COUNT(0) <= \<const0>\;
  RD_RST_BUSY <= \<const0>\;
  SBITERR <= \<const0>\;
  SCKT_RD_RST_O <= \<const0>\;
  SCKT_WR_RST_O <= \<const0>\;
  UNDERFLOW <= \<const0>\;
  VALID <= \<const0>\;
  WR_ACK <= \<const0>\;
  WR_DATA_COUNT(5) <= \<const0>\;
  WR_DATA_COUNT(4) <= \<const0>\;
  WR_DATA_COUNT(3) <= \<const0>\;
  WR_DATA_COUNT(2) <= \<const0>\;
  WR_DATA_COUNT(1) <= \<const0>\;
  WR_DATA_COUNT(0) <= \<const0>\;
  WR_RST_BUSY <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\VIDEO_R6_auto_pc_0_rd_logic__1\
     port map (
      ALMOST_EMPTY => \NLW_gntv_or_sync_fifo.gl0.rd_ALMOST_EMPTY_UNCONNECTED\,
      ALMOST_FULL_FB => '0',
      DATA_COUNT(5 downto 0) => \NLW_gntv_or_sync_fifo.gl0.rd_DATA_COUNT_UNCONNECTED\(5 downto 0),
      EMPTY => EMPTY,
      EMPTY_FB => p_2_out,
      EMPTY_FWFT_FB => \NLW_gntv_or_sync_fifo.gl0.rd_EMPTY_FWFT_FB_UNCONNECTED\,
      FAB_REGOUT_EN => \NLW_gntv_or_sync_fifo.gl0.rd_FAB_REGOUT_EN_UNCONNECTED\,
      FULL => '0',
      PROG_EMPTY => \NLW_gntv_or_sync_fifo.gl0.rd_PROG_EMPTY_UNCONNECTED\,
      PROG_EMPTY_THRESH(4 downto 0) => B"11111",
      PROG_EMPTY_THRESH_ASSERT(4 downto 0) => B"11111",
      PROG_EMPTY_THRESH_NEGATE(4 downto 0) => B"11111",
      RAM_RD_EN => p_7_out,
      RAM_REGOUT_EN => p_5_out,
      RAM_WR_EN => p_17_out,
      RD_CLK => CLK,
      RD_DATA_COUNT(5 downto 0) => \NLW_gntv_or_sync_fifo.gl0.rd_RD_DATA_COUNT_UNCONNECTED\(5 downto 0),
      RD_EN => RD_EN,
      RD_EN_INTO_LOGIC => '0',
      RD_PNTR(4 downto 0) => p_0_out(4 downto 0),
      RD_RST => rd_rst_i(2),
      RD_RST_BUSY => '0',
      RD_RST_INTO_LOGIC => '0',
      RST_FULL_FF => '0',
      SAFETY_CKT_RD_RST => '0',
      SRST => '0',
      UNDERFLOW => \NLW_gntv_or_sync_fifo.gl0.rd_UNDERFLOW_UNCONNECTED\,
      VALID => \NLW_gntv_or_sync_fifo.gl0.rd_VALID_UNCONNECTED\,
      WR_PNTR_PLUS1_RD(4 downto 0) => B"00000",
      WR_PNTR_RD(4 downto 0) => p_11_out(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\VIDEO_R6_auto_pc_0_wr_logic__1\
     port map (
      ALMOST_EMPTY => '0',
      ALMOST_FULL => \NLW_gntv_or_sync_fifo.gl0.wr_ALMOST_FULL_UNCONNECTED\,
      ALMOST_FULL_FB => \NLW_gntv_or_sync_fifo.gl0.wr_ALMOST_FULL_FB_UNCONNECTED\,
      EMPTY => '0',
      FULL => FULL,
      FULL_FB => \NLW_gntv_or_sync_fifo.gl0.wr_FULL_FB_UNCONNECTED\,
      OVERFLOW => \NLW_gntv_or_sync_fifo.gl0.wr_OVERFLOW_UNCONNECTED\,
      PROG_FULL => \NLW_gntv_or_sync_fifo.gl0.wr_PROG_FULL_UNCONNECTED\,
      PROG_FULL_THRESH(4 downto 0) => B"11111",
      PROG_FULL_THRESH_ASSERT(4 downto 0) => B"11111",
      PROG_FULL_THRESH_NEGATE(4 downto 0) => B"11111",
      RAM_RD_EN => p_7_out,
      RAM_WR_EN => p_17_out,
      RD_DATA_COUNT(5 downto 0) => \NLW_gntv_or_sync_fifo.gl0.wr_RD_DATA_COUNT_UNCONNECTED\(5 downto 0),
      RD_EN => '0',
      RD_PNTR_WR(4 downto 0) => p_0_out(4 downto 0),
      RST_FULL_FF => rst_full_ff_i,
      RST_FULL_GEN => '0',
      SAFETY_CKT_WR_RST => '0',
      SRST => '0',
      SRST_FULL_FF => '0',
      WR_ACK => \NLW_gntv_or_sync_fifo.gl0.wr_WR_ACK_UNCONNECTED\,
      WR_CLK => CLK,
      WR_DATA_COUNT(5 downto 0) => \NLW_gntv_or_sync_fifo.gl0.wr_WR_DATA_COUNT_UNCONNECTED\(5 downto 0),
      WR_EN => WR_EN,
      WR_EN_INTO_LOGIC => '0',
      WR_PNTR(4 downto 0) => p_11_out(4 downto 0),
      WR_PNTR_PLUS1(4 downto 0) => \NLW_gntv_or_sync_fifo.gl0.wr_WR_PNTR_PLUS1_UNCONNECTED\(4 downto 0),
      WR_RST => wr_rst_i(1),
      WR_RST_BUSY => '0',
      WR_RST_INTO_LOGIC => '0'
    );
\gntv_or_sync_fifo.mem\: entity work.VIDEO_R6_auto_pc_0_memory
     port map (
      DBITERR => \NLW_gntv_or_sync_fifo.mem_DBITERR_UNCONNECTED\,
      DIN(4 downto 0) => DIN(4 downto 0),
      DOUT(4 downto 0) => DOUT(4 downto 0),
      EMPTY_FB => p_2_out,
      FAB_REGOUT_EN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RAM_RD_EN => p_7_out,
      RAM_REGOUT_EN => p_5_out,
      RAM_WR_EN => p_17_out,
      RD_CLK => CLK,
      RD_PNTR(4 downto 0) => p_0_out(4 downto 0),
      RD_RST => rd_rst_i(0),
      SAFETY_CKT_RD_RST => '0',
      SBITERR => \NLW_gntv_or_sync_fifo.mem_SBITERR_UNCONNECTED\,
      SFT_RST => '0',
      SLEEP => '0',
      SRST => '0',
      STAGE1_EOP => \NLW_gntv_or_sync_fifo.mem_STAGE1_EOP_UNCONNECTED\,
      WR_CLK => '0',
      WR_PNTR(4 downto 0) => p_11_out(4 downto 0)
    );
rstblk: entity work.\VIDEO_R6_auto_pc_0_reset_blk_ramfifo__1\
     port map (
      RD_CLK => CLK,
      RD_RST => '0',
      RD_RST_BUSY => NLW_rstblk_RD_RST_BUSY_UNCONNECTED,
      RD_RST_I(2) => rd_rst_i(2),
      RD_RST_I(1) => NLW_rstblk_RD_RST_I_UNCONNECTED(1),
      RD_RST_I(0) => rd_rst_i(0),
      RST => RST,
      RST_FULL_FF => rst_full_ff_i,
      RST_FULL_GEN => NLW_rstblk_RST_FULL_GEN_UNCONNECTED,
      SAFETY_CKT_RD_RST => NLW_rstblk_SAFETY_CKT_RD_RST_UNCONNECTED,
      SAFETY_CKT_WR_RST => NLW_rstblk_SAFETY_CKT_WR_RST_UNCONNECTED,
      SRST => '0',
      SRST_FULL_FF => NLW_rstblk_SRST_FULL_FF_UNCONNECTED,
      SRST_I => NLW_rstblk_SRST_I_UNCONNECTED,
      WR_CLK => '0',
      WR_RST => '0',
      WR_RST_BUSY => NLW_rstblk_WR_RST_BUSY_UNCONNECTED,
      WR_RST_I(2) => NLW_rstblk_WR_RST_I_UNCONNECTED(2),
      WR_RST_I(1) => wr_rst_i(1),
      WR_RST_I(0) => NLW_rstblk_WR_RST_I_UNCONNECTED(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ is
  port (
    SLEEP : in STD_LOGIC;
    RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 4 downto 0 );
    CLK : in STD_LOGIC;
    RD_CLK : in STD_LOGIC;
    RD_RST : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    WR_CLK : in STD_LOGIC;
    WR_RST : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    PROG_EMPTY_THRESH : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_EMPTY_THRESH_ASSERT : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_EMPTY_THRESH_NEGATE : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_FULL_THRESH : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_FULL_THRESH_ASSERT : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_FULL_THRESH_NEGATE : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DOUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    INJECTDBITERR : in STD_LOGIC;
    INJECTSBITERR : in STD_LOGIC;
    WR_END_OF_PACKET : in STD_LOGIC;
    INPUT_CE : in STD_LOGIC;
    OUTPUT_CE : in STD_LOGIC;
    EMPTY : out STD_LOGIC;
    ALMOST_EMPTY : out STD_LOGIC;
    PROG_EMPTY : out STD_LOGIC;
    ALMOST_FULL : out STD_LOGIC;
    FULL : out STD_LOGIC;
    PROG_FULL : out STD_LOGIC;
    VALID : out STD_LOGIC;
    OVERFLOW : out STD_LOGIC;
    UNDERFLOW : out STD_LOGIC;
    WR_ACK : out STD_LOGIC;
    DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    RD_DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WR_DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    SBITERR : out STD_LOGIC;
    DBITERR : out STD_LOGIC;
    WR_RST_BUSY : out STD_LOGIC;
    RD_RST_BUSY : out STD_LOGIC;
    EMPTY_FB : out STD_LOGIC;
    FULL_FB : out STD_LOGIC;
    SCKT_WR_RST_O : out STD_LOGIC;
    SCKT_RD_RST_O : out STD_LOGIC
  );
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_BYTE_STRB_WIDTH : integer;
  attribute C_BYTE_STRB_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 8;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 1;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 6;
  attribute C_DEPTH_RATIO_RD : integer;
  attribute C_DEPTH_RATIO_RD of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 1;
  attribute C_DEPTH_RATIO_WR : integer;
  attribute C_DEPTH_RATIO_WR of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 1;
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 5;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is "0000";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 5;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is "zynq";
  attribute C_FIFO_TYPE : integer;
  attribute C_FIFO_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 2;
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 1;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 1;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 31;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 32;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 5;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 1;
  attribute C_USE_INPUT_CE : integer;
  attribute C_USE_INPUT_CE of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_USE_OUTPUT_CE : integer;
  attribute C_USE_OUTPUT_CE of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_USE_SYNC_CLK : integer;
  attribute C_USE_SYNC_CLK of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_USE_XPM_CDC : integer;
  attribute C_USE_XPM_CDC of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 32;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ : entity is "fifo_generator_ramfifo";
end \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal rd_rst_i : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal wr_rst_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gntv_or_sync_fifo.gl0.rd_ALMOST_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.rd_EMPTY_FWFT_FB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.rd_FAB_REGOUT_EN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.rd_PROG_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.rd_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.rd_VALID_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.rd_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gntv_or_sync_fifo.gl0.rd_RD_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gntv_or_sync_fifo.gl0.wr_ALMOST_FULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.wr_ALMOST_FULL_FB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.wr_FULL_FB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.wr_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.wr_PROG_FULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.wr_WR_ACK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.wr_RD_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gntv_or_sync_fifo.gl0.wr_WR_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gntv_or_sync_fifo.gl0.wr_WR_PNTR_PLUS1_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gntv_or_sync_fifo.mem_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.mem_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.mem_STAGE1_EOP_UNCONNECTED\ : STD_LOGIC;
  signal NLW_rstblk_RD_RST_BUSY_UNCONNECTED : STD_LOGIC;
  signal NLW_rstblk_RST_FULL_GEN_UNCONNECTED : STD_LOGIC;
  signal NLW_rstblk_SAFETY_CKT_RD_RST_UNCONNECTED : STD_LOGIC;
  signal NLW_rstblk_SAFETY_CKT_WR_RST_UNCONNECTED : STD_LOGIC;
  signal NLW_rstblk_SRST_FULL_FF_UNCONNECTED : STD_LOGIC;
  signal NLW_rstblk_SRST_I_UNCONNECTED : STD_LOGIC;
  signal NLW_rstblk_WR_RST_BUSY_UNCONNECTED : STD_LOGIC;
  signal NLW_rstblk_RD_RST_I_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_rstblk_WR_RST_I_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute C_COMMON_CLOCK of \gntv_or_sync_fifo.gl0.rd\ : label is 1;
  attribute C_EN_SAFETY_CKT of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_FIFO_TYPE of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_HAS_ALMOST_EMPTY of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_HAS_DATA_COUNT of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_HAS_RD_DATA_COUNT of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_HAS_RST of \gntv_or_sync_fifo.gl0.rd\ : label is 1;
  attribute C_HAS_SRST of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_HAS_UNDERFLOW of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_HAS_VALID of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_PRELOAD_LATENCY of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_PRELOAD_REGS of \gntv_or_sync_fifo.gl0.rd\ : label is 1;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \gntv_or_sync_fifo.gl0.rd\ : label is 4;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \gntv_or_sync_fifo.gl0.rd\ : label is 5;
  attribute C_PROG_EMPTY_TYPE of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_RD_DEPTH of \gntv_or_sync_fifo.gl0.rd\ : label is 32;
  attribute C_RD_PNTR_WIDTH of \gntv_or_sync_fifo.gl0.rd\ : label is 5;
  attribute C_UNDERFLOW_LOW of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_USE_EMBEDDED_REG of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_USE_FWFT_DATA_COUNT of \gntv_or_sync_fifo.gl0.rd\ : label is 1;
  attribute C_VALID_LOW of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_WR_DEPTH of \gntv_or_sync_fifo.gl0.rd\ : label is 32;
  attribute C_WR_PNTR_WIDTH of \gntv_or_sync_fifo.gl0.rd\ : label is 5;
  attribute DowngradeIPIdentifiedWarnings of \gntv_or_sync_fifo.gl0.rd\ : label is "yes";
  attribute C_COMMON_CLOCK of \gntv_or_sync_fifo.gl0.wr\ : label is 1;
  attribute C_DEPTH_RATIO_RD of \gntv_or_sync_fifo.gl0.wr\ : label is 1;
  attribute C_DEPTH_RATIO_WR of \gntv_or_sync_fifo.gl0.wr\ : label is 1;
  attribute C_EN_SAFETY_CKT of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_FULL_FLAGS_RST_VAL of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_HAS_ALMOST_FULL of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_HAS_OVERFLOW of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_HAS_RD_DATA_COUNT of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_HAS_RST of \gntv_or_sync_fifo.gl0.wr\ : label is 1;
  attribute C_HAS_SRST of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_HAS_WR_ACK of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_HAS_WR_DATA_COUNT of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_OVERFLOW_LOW of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_PRELOAD_LATENCY of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_PRELOAD_REGS of \gntv_or_sync_fifo.gl0.wr\ : label is 1;
  attribute C_PROG_EMPTY_TYPE of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \gntv_or_sync_fifo.gl0.wr\ : label is 31;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \gntv_or_sync_fifo.gl0.wr\ : label is 30;
  attribute C_PROG_FULL_TYPE of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_RD_PNTR_WIDTH of \gntv_or_sync_fifo.gl0.wr\ : label is 5;
  attribute C_USE_FWFT_DATA_COUNT of \gntv_or_sync_fifo.gl0.wr\ : label is 1;
  attribute C_WR_ACK_LOW of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_WR_PNTR_WIDTH of \gntv_or_sync_fifo.gl0.wr\ : label is 5;
  attribute DowngradeIPIdentifiedWarnings of \gntv_or_sync_fifo.gl0.wr\ : label is "yes";
  attribute C_COMMON_CLOCK of \gntv_or_sync_fifo.mem\ : label is 1;
  attribute C_DEPTH_RATIO_RD of \gntv_or_sync_fifo.mem\ : label is 1;
  attribute C_DEPTH_RATIO_WR of \gntv_or_sync_fifo.mem\ : label is 1;
  attribute C_DIN_WIDTH of \gntv_or_sync_fifo.mem\ : label is 5;
  attribute C_DOUT_RST_VAL of \gntv_or_sync_fifo.mem\ : label is "0000";
  attribute C_DOUT_WIDTH of \gntv_or_sync_fifo.mem\ : label is 5;
  attribute C_EN_SAFETY_CKT of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_FAMILY of \gntv_or_sync_fifo.mem\ : label is "zynq";
  attribute C_FIFO_TYPE of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_HAS_RST of \gntv_or_sync_fifo.mem\ : label is 1;
  attribute C_HAS_SRST of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_LARGER_DEPTH : integer;
  attribute C_LARGER_DEPTH of \gntv_or_sync_fifo.mem\ : label is 32;
  attribute C_MEMORY_TYPE of \gntv_or_sync_fifo.mem\ : label is 2;
  attribute C_PRELOAD_LATENCY of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_PRELOAD_REGS of \gntv_or_sync_fifo.mem\ : label is 1;
  attribute C_RD_DEPTH of \gntv_or_sync_fifo.mem\ : label is 32;
  attribute C_RD_PNTR_WIDTH of \gntv_or_sync_fifo.mem\ : label is 5;
  attribute C_SELECT_XPM of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_SMALLER_DATA_WIDTH : integer;
  attribute C_SMALLER_DATA_WIDTH of \gntv_or_sync_fifo.mem\ : label is 5;
  attribute C_USE_DOUT_RST of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_USE_ECC of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_USE_EMBEDDED_REG of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_USE_PIPELINE_REG of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_WR_DEPTH of \gntv_or_sync_fifo.mem\ : label is 32;
  attribute C_WR_PNTR_WIDTH of \gntv_or_sync_fifo.mem\ : label is 5;
  attribute DowngradeIPIdentifiedWarnings of \gntv_or_sync_fifo.mem\ : label is "yes";
  attribute C_COMMON_CLOCK of rstblk : label is 1;
  attribute C_ENABLE_RST_SYNC of rstblk : label is 1;
  attribute C_EN_SAFETY_CKT of rstblk : label is 0;
  attribute C_FAMILY of rstblk : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL of rstblk : label is 0;
  attribute C_HAS_RST of rstblk : label is 1;
  attribute C_HAS_SRST of rstblk : label is 0;
  attribute C_INTERFACE_TYPE of rstblk : label is 0;
  attribute C_MEMORY_TYPE of rstblk : label is 2;
  attribute C_MSGON_VAL of rstblk : label is 1;
  attribute C_RD_RST_MAXFAN : integer;
  attribute C_RD_RST_MAXFAN of rstblk : label is 3;
  attribute C_SYNCHRONIZER_STAGE of rstblk : label is 3;
  attribute C_WR_RST_MAXFAN : integer;
  attribute C_WR_RST_MAXFAN of rstblk : label is 3;
  attribute DowngradeIPIdentifiedWarnings of rstblk : label is "yes";
begin
  ALMOST_EMPTY <= \<const0>\;
  ALMOST_FULL <= \<const0>\;
  DATA_COUNT(5) <= \<const0>\;
  DATA_COUNT(4) <= \<const0>\;
  DATA_COUNT(3) <= \<const0>\;
  DATA_COUNT(2) <= \<const0>\;
  DATA_COUNT(1) <= \<const0>\;
  DATA_COUNT(0) <= \<const0>\;
  DBITERR <= \<const0>\;
  EMPTY_FB <= \<const0>\;
  FULL_FB <= \<const0>\;
  OVERFLOW <= \<const0>\;
  PROG_EMPTY <= \<const0>\;
  PROG_FULL <= \<const0>\;
  RD_DATA_COUNT(5) <= \<const0>\;
  RD_DATA_COUNT(4) <= \<const0>\;
  RD_DATA_COUNT(3) <= \<const0>\;
  RD_DATA_COUNT(2) <= \<const0>\;
  RD_DATA_COUNT(1) <= \<const0>\;
  RD_DATA_COUNT(0) <= \<const0>\;
  RD_RST_BUSY <= \<const0>\;
  SBITERR <= \<const0>\;
  SCKT_RD_RST_O <= \<const0>\;
  SCKT_WR_RST_O <= \<const0>\;
  UNDERFLOW <= \<const0>\;
  VALID <= \<const0>\;
  WR_ACK <= \<const0>\;
  WR_DATA_COUNT(5) <= \<const0>\;
  WR_DATA_COUNT(4) <= \<const0>\;
  WR_DATA_COUNT(3) <= \<const0>\;
  WR_DATA_COUNT(2) <= \<const0>\;
  WR_DATA_COUNT(1) <= \<const0>\;
  WR_DATA_COUNT(0) <= \<const0>\;
  WR_RST_BUSY <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\VIDEO_R6_auto_pc_0_rd_logic__2\
     port map (
      ALMOST_EMPTY => \NLW_gntv_or_sync_fifo.gl0.rd_ALMOST_EMPTY_UNCONNECTED\,
      ALMOST_FULL_FB => '0',
      DATA_COUNT(5 downto 0) => \NLW_gntv_or_sync_fifo.gl0.rd_DATA_COUNT_UNCONNECTED\(5 downto 0),
      EMPTY => EMPTY,
      EMPTY_FB => p_2_out,
      EMPTY_FWFT_FB => \NLW_gntv_or_sync_fifo.gl0.rd_EMPTY_FWFT_FB_UNCONNECTED\,
      FAB_REGOUT_EN => \NLW_gntv_or_sync_fifo.gl0.rd_FAB_REGOUT_EN_UNCONNECTED\,
      FULL => '0',
      PROG_EMPTY => \NLW_gntv_or_sync_fifo.gl0.rd_PROG_EMPTY_UNCONNECTED\,
      PROG_EMPTY_THRESH(4 downto 0) => B"11111",
      PROG_EMPTY_THRESH_ASSERT(4 downto 0) => B"11111",
      PROG_EMPTY_THRESH_NEGATE(4 downto 0) => B"11111",
      RAM_RD_EN => p_7_out,
      RAM_REGOUT_EN => p_5_out,
      RAM_WR_EN => p_17_out,
      RD_CLK => CLK,
      RD_DATA_COUNT(5 downto 0) => \NLW_gntv_or_sync_fifo.gl0.rd_RD_DATA_COUNT_UNCONNECTED\(5 downto 0),
      RD_EN => RD_EN,
      RD_EN_INTO_LOGIC => '0',
      RD_PNTR(4 downto 0) => p_0_out(4 downto 0),
      RD_RST => rd_rst_i(2),
      RD_RST_BUSY => '0',
      RD_RST_INTO_LOGIC => '0',
      RST_FULL_FF => '0',
      SAFETY_CKT_RD_RST => '0',
      SRST => '0',
      UNDERFLOW => \NLW_gntv_or_sync_fifo.gl0.rd_UNDERFLOW_UNCONNECTED\,
      VALID => \NLW_gntv_or_sync_fifo.gl0.rd_VALID_UNCONNECTED\,
      WR_PNTR_PLUS1_RD(4 downto 0) => B"00000",
      WR_PNTR_RD(4 downto 0) => p_11_out(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\VIDEO_R6_auto_pc_0_wr_logic__2\
     port map (
      ALMOST_EMPTY => '0',
      ALMOST_FULL => \NLW_gntv_or_sync_fifo.gl0.wr_ALMOST_FULL_UNCONNECTED\,
      ALMOST_FULL_FB => \NLW_gntv_or_sync_fifo.gl0.wr_ALMOST_FULL_FB_UNCONNECTED\,
      EMPTY => '0',
      FULL => FULL,
      FULL_FB => \NLW_gntv_or_sync_fifo.gl0.wr_FULL_FB_UNCONNECTED\,
      OVERFLOW => \NLW_gntv_or_sync_fifo.gl0.wr_OVERFLOW_UNCONNECTED\,
      PROG_FULL => \NLW_gntv_or_sync_fifo.gl0.wr_PROG_FULL_UNCONNECTED\,
      PROG_FULL_THRESH(4 downto 0) => B"11111",
      PROG_FULL_THRESH_ASSERT(4 downto 0) => B"11111",
      PROG_FULL_THRESH_NEGATE(4 downto 0) => B"11111",
      RAM_RD_EN => p_7_out,
      RAM_WR_EN => p_17_out,
      RD_DATA_COUNT(5 downto 0) => \NLW_gntv_or_sync_fifo.gl0.wr_RD_DATA_COUNT_UNCONNECTED\(5 downto 0),
      RD_EN => '0',
      RD_PNTR_WR(4 downto 0) => p_0_out(4 downto 0),
      RST_FULL_FF => rst_full_ff_i,
      RST_FULL_GEN => '0',
      SAFETY_CKT_WR_RST => '0',
      SRST => '0',
      SRST_FULL_FF => '0',
      WR_ACK => \NLW_gntv_or_sync_fifo.gl0.wr_WR_ACK_UNCONNECTED\,
      WR_CLK => CLK,
      WR_DATA_COUNT(5 downto 0) => \NLW_gntv_or_sync_fifo.gl0.wr_WR_DATA_COUNT_UNCONNECTED\(5 downto 0),
      WR_EN => WR_EN,
      WR_EN_INTO_LOGIC => '0',
      WR_PNTR(4 downto 0) => p_11_out(4 downto 0),
      WR_PNTR_PLUS1(4 downto 0) => \NLW_gntv_or_sync_fifo.gl0.wr_WR_PNTR_PLUS1_UNCONNECTED\(4 downto 0),
      WR_RST => wr_rst_i(1),
      WR_RST_BUSY => '0',
      WR_RST_INTO_LOGIC => '0'
    );
\gntv_or_sync_fifo.mem\: entity work.\VIDEO_R6_auto_pc_0_memory__1\
     port map (
      DBITERR => \NLW_gntv_or_sync_fifo.mem_DBITERR_UNCONNECTED\,
      DIN(4 downto 0) => DIN(4 downto 0),
      DOUT(4 downto 0) => DOUT(4 downto 0),
      EMPTY_FB => p_2_out,
      FAB_REGOUT_EN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RAM_RD_EN => p_7_out,
      RAM_REGOUT_EN => p_5_out,
      RAM_WR_EN => p_17_out,
      RD_CLK => CLK,
      RD_PNTR(4 downto 0) => p_0_out(4 downto 0),
      RD_RST => rd_rst_i(0),
      SAFETY_CKT_RD_RST => '0',
      SBITERR => \NLW_gntv_or_sync_fifo.mem_SBITERR_UNCONNECTED\,
      SFT_RST => '0',
      SLEEP => '0',
      SRST => '0',
      STAGE1_EOP => \NLW_gntv_or_sync_fifo.mem_STAGE1_EOP_UNCONNECTED\,
      WR_CLK => '0',
      WR_PNTR(4 downto 0) => p_11_out(4 downto 0)
    );
rstblk: entity work.\VIDEO_R6_auto_pc_0_reset_blk_ramfifo__2\
     port map (
      RD_CLK => CLK,
      RD_RST => '0',
      RD_RST_BUSY => NLW_rstblk_RD_RST_BUSY_UNCONNECTED,
      RD_RST_I(2) => rd_rst_i(2),
      RD_RST_I(1) => NLW_rstblk_RD_RST_I_UNCONNECTED(1),
      RD_RST_I(0) => rd_rst_i(0),
      RST => RST,
      RST_FULL_FF => rst_full_ff_i,
      RST_FULL_GEN => NLW_rstblk_RST_FULL_GEN_UNCONNECTED,
      SAFETY_CKT_RD_RST => NLW_rstblk_SAFETY_CKT_RD_RST_UNCONNECTED,
      SAFETY_CKT_WR_RST => NLW_rstblk_SAFETY_CKT_WR_RST_UNCONNECTED,
      SRST => '0',
      SRST_FULL_FF => NLW_rstblk_SRST_FULL_FF_UNCONNECTED,
      SRST_I => NLW_rstblk_SRST_I_UNCONNECTED,
      WR_CLK => '0',
      WR_RST => '0',
      WR_RST_BUSY => NLW_rstblk_WR_RST_BUSY_UNCONNECTED,
      WR_RST_I(2) => NLW_rstblk_WR_RST_I_UNCONNECTED(2),
      WR_RST_I(1) => wr_rst_i(1),
      WR_RST_I(0) => NLW_rstblk_WR_RST_I_UNCONNECTED(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ is
  port (
    SLEEP : in STD_LOGIC;
    RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    RD_CLK : in STD_LOGIC;
    RD_RST : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    WR_CLK : in STD_LOGIC;
    WR_RST : in STD_LOGIC;
    WR_EN : in STD_LOGIC;
    PROG_EMPTY_THRESH : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_EMPTY_THRESH_ASSERT : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_EMPTY_THRESH_NEGATE : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_FULL_THRESH : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_FULL_THRESH_ASSERT : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_FULL_THRESH_NEGATE : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DOUT : out STD_LOGIC_VECTOR ( 0 to 0 );
    INJECTDBITERR : in STD_LOGIC;
    INJECTSBITERR : in STD_LOGIC;
    WR_END_OF_PACKET : in STD_LOGIC;
    INPUT_CE : in STD_LOGIC;
    OUTPUT_CE : in STD_LOGIC;
    EMPTY : out STD_LOGIC;
    ALMOST_EMPTY : out STD_LOGIC;
    PROG_EMPTY : out STD_LOGIC;
    ALMOST_FULL : out STD_LOGIC;
    FULL : out STD_LOGIC;
    PROG_FULL : out STD_LOGIC;
    VALID : out STD_LOGIC;
    OVERFLOW : out STD_LOGIC;
    UNDERFLOW : out STD_LOGIC;
    WR_ACK : out STD_LOGIC;
    DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    RD_DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WR_DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    SBITERR : out STD_LOGIC;
    DBITERR : out STD_LOGIC;
    WR_RST_BUSY : out STD_LOGIC;
    RD_RST_BUSY : out STD_LOGIC;
    EMPTY_FB : out STD_LOGIC;
    FULL_FB : out STD_LOGIC;
    SCKT_WR_RST_O : out STD_LOGIC;
    SCKT_RD_RST_O : out STD_LOGIC
  );
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_BYTE_STRB_WIDTH : integer;
  attribute C_BYTE_STRB_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 8;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 1;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 6;
  attribute C_DEPTH_RATIO_RD : integer;
  attribute C_DEPTH_RATIO_RD of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 1;
  attribute C_DEPTH_RATIO_WR : integer;
  attribute C_DEPTH_RATIO_WR of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 1;
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 1;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is "0000";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 1;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is "zynq";
  attribute C_FIFO_TYPE : integer;
  attribute C_FIFO_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 2;
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 1;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 1;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 31;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 32;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 5;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 1;
  attribute C_USE_INPUT_CE : integer;
  attribute C_USE_INPUT_CE of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_USE_OUTPUT_CE : integer;
  attribute C_USE_OUTPUT_CE of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_USE_SYNC_CLK : integer;
  attribute C_USE_SYNC_CLK of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_USE_XPM_CDC : integer;
  attribute C_USE_XPM_CDC of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 32;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_17_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_7_out : STD_LOGIC;
  signal rd_rst_i : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rst_full_ff_i : STD_LOGIC;
  signal wr_rst_i : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gntv_or_sync_fifo.gl0.rd_ALMOST_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.rd_EMPTY_FWFT_FB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.rd_FAB_REGOUT_EN_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.rd_PROG_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.rd_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.rd_VALID_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.rd_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gntv_or_sync_fifo.gl0.rd_RD_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gntv_or_sync_fifo.gl0.wr_ALMOST_FULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.wr_ALMOST_FULL_FB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.wr_FULL_FB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.wr_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.wr_PROG_FULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.wr_WR_ACK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.gl0.wr_RD_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gntv_or_sync_fifo.gl0.wr_WR_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gntv_or_sync_fifo.gl0.wr_WR_PNTR_PLUS1_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_gntv_or_sync_fifo.mem_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.mem_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gntv_or_sync_fifo.mem_STAGE1_EOP_UNCONNECTED\ : STD_LOGIC;
  signal NLW_rstblk_RD_RST_BUSY_UNCONNECTED : STD_LOGIC;
  signal NLW_rstblk_RST_FULL_GEN_UNCONNECTED : STD_LOGIC;
  signal NLW_rstblk_SAFETY_CKT_RD_RST_UNCONNECTED : STD_LOGIC;
  signal NLW_rstblk_SAFETY_CKT_WR_RST_UNCONNECTED : STD_LOGIC;
  signal NLW_rstblk_SRST_FULL_FF_UNCONNECTED : STD_LOGIC;
  signal NLW_rstblk_SRST_I_UNCONNECTED : STD_LOGIC;
  signal NLW_rstblk_WR_RST_BUSY_UNCONNECTED : STD_LOGIC;
  signal NLW_rstblk_RD_RST_I_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_rstblk_WR_RST_I_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute C_COMMON_CLOCK of \gntv_or_sync_fifo.gl0.rd\ : label is 1;
  attribute C_EN_SAFETY_CKT of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_FIFO_TYPE of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_HAS_ALMOST_EMPTY of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_HAS_DATA_COUNT of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_HAS_RD_DATA_COUNT of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_HAS_RST of \gntv_or_sync_fifo.gl0.rd\ : label is 1;
  attribute C_HAS_SRST of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_HAS_UNDERFLOW of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_HAS_VALID of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_PRELOAD_LATENCY of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_PRELOAD_REGS of \gntv_or_sync_fifo.gl0.rd\ : label is 1;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \gntv_or_sync_fifo.gl0.rd\ : label is 4;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \gntv_or_sync_fifo.gl0.rd\ : label is 5;
  attribute C_PROG_EMPTY_TYPE of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_RD_DEPTH of \gntv_or_sync_fifo.gl0.rd\ : label is 32;
  attribute C_RD_PNTR_WIDTH of \gntv_or_sync_fifo.gl0.rd\ : label is 5;
  attribute C_UNDERFLOW_LOW of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_USE_EMBEDDED_REG of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_USE_FWFT_DATA_COUNT of \gntv_or_sync_fifo.gl0.rd\ : label is 1;
  attribute C_VALID_LOW of \gntv_or_sync_fifo.gl0.rd\ : label is 0;
  attribute C_WR_DEPTH of \gntv_or_sync_fifo.gl0.rd\ : label is 32;
  attribute C_WR_PNTR_WIDTH of \gntv_or_sync_fifo.gl0.rd\ : label is 5;
  attribute DowngradeIPIdentifiedWarnings of \gntv_or_sync_fifo.gl0.rd\ : label is "yes";
  attribute C_COMMON_CLOCK of \gntv_or_sync_fifo.gl0.wr\ : label is 1;
  attribute C_DEPTH_RATIO_RD of \gntv_or_sync_fifo.gl0.wr\ : label is 1;
  attribute C_DEPTH_RATIO_WR of \gntv_or_sync_fifo.gl0.wr\ : label is 1;
  attribute C_EN_SAFETY_CKT of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_FULL_FLAGS_RST_VAL of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_HAS_ALMOST_FULL of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_HAS_OVERFLOW of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_HAS_RD_DATA_COUNT of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_HAS_RST of \gntv_or_sync_fifo.gl0.wr\ : label is 1;
  attribute C_HAS_SRST of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_HAS_WR_ACK of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_HAS_WR_DATA_COUNT of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_OVERFLOW_LOW of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_PRELOAD_LATENCY of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_PRELOAD_REGS of \gntv_or_sync_fifo.gl0.wr\ : label is 1;
  attribute C_PROG_EMPTY_TYPE of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \gntv_or_sync_fifo.gl0.wr\ : label is 31;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \gntv_or_sync_fifo.gl0.wr\ : label is 30;
  attribute C_PROG_FULL_TYPE of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_RD_PNTR_WIDTH of \gntv_or_sync_fifo.gl0.wr\ : label is 5;
  attribute C_USE_FWFT_DATA_COUNT of \gntv_or_sync_fifo.gl0.wr\ : label is 1;
  attribute C_WR_ACK_LOW of \gntv_or_sync_fifo.gl0.wr\ : label is 0;
  attribute C_WR_PNTR_WIDTH of \gntv_or_sync_fifo.gl0.wr\ : label is 5;
  attribute DowngradeIPIdentifiedWarnings of \gntv_or_sync_fifo.gl0.wr\ : label is "yes";
  attribute C_COMMON_CLOCK of \gntv_or_sync_fifo.mem\ : label is 1;
  attribute C_DEPTH_RATIO_RD of \gntv_or_sync_fifo.mem\ : label is 1;
  attribute C_DEPTH_RATIO_WR of \gntv_or_sync_fifo.mem\ : label is 1;
  attribute C_DIN_WIDTH of \gntv_or_sync_fifo.mem\ : label is 1;
  attribute C_DOUT_RST_VAL of \gntv_or_sync_fifo.mem\ : label is "0000";
  attribute C_DOUT_WIDTH of \gntv_or_sync_fifo.mem\ : label is 1;
  attribute C_EN_SAFETY_CKT of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_FAMILY of \gntv_or_sync_fifo.mem\ : label is "zynq";
  attribute C_FIFO_TYPE of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_HAS_RST of \gntv_or_sync_fifo.mem\ : label is 1;
  attribute C_HAS_SRST of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_LARGER_DEPTH : integer;
  attribute C_LARGER_DEPTH of \gntv_or_sync_fifo.mem\ : label is 32;
  attribute C_MEMORY_TYPE of \gntv_or_sync_fifo.mem\ : label is 2;
  attribute C_PRELOAD_LATENCY of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_PRELOAD_REGS of \gntv_or_sync_fifo.mem\ : label is 1;
  attribute C_RD_DEPTH of \gntv_or_sync_fifo.mem\ : label is 32;
  attribute C_RD_PNTR_WIDTH of \gntv_or_sync_fifo.mem\ : label is 5;
  attribute C_SELECT_XPM of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_SMALLER_DATA_WIDTH : integer;
  attribute C_SMALLER_DATA_WIDTH of \gntv_or_sync_fifo.mem\ : label is 1;
  attribute C_USE_DOUT_RST of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_USE_ECC of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_USE_EMBEDDED_REG of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_USE_PIPELINE_REG of \gntv_or_sync_fifo.mem\ : label is 0;
  attribute C_WR_DEPTH of \gntv_or_sync_fifo.mem\ : label is 32;
  attribute C_WR_PNTR_WIDTH of \gntv_or_sync_fifo.mem\ : label is 5;
  attribute DowngradeIPIdentifiedWarnings of \gntv_or_sync_fifo.mem\ : label is "yes";
  attribute C_COMMON_CLOCK of rstblk : label is 1;
  attribute C_ENABLE_RST_SYNC of rstblk : label is 1;
  attribute C_EN_SAFETY_CKT of rstblk : label is 0;
  attribute C_FAMILY of rstblk : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL of rstblk : label is 0;
  attribute C_HAS_RST of rstblk : label is 1;
  attribute C_HAS_SRST of rstblk : label is 0;
  attribute C_INTERFACE_TYPE of rstblk : label is 0;
  attribute C_MEMORY_TYPE of rstblk : label is 2;
  attribute C_MSGON_VAL of rstblk : label is 1;
  attribute C_RD_RST_MAXFAN : integer;
  attribute C_RD_RST_MAXFAN of rstblk : label is 3;
  attribute C_SYNCHRONIZER_STAGE of rstblk : label is 3;
  attribute C_WR_RST_MAXFAN : integer;
  attribute C_WR_RST_MAXFAN of rstblk : label is 3;
  attribute DowngradeIPIdentifiedWarnings of rstblk : label is "yes";
begin
  ALMOST_EMPTY <= \<const0>\;
  ALMOST_FULL <= \<const0>\;
  DATA_COUNT(5) <= \<const0>\;
  DATA_COUNT(4) <= \<const0>\;
  DATA_COUNT(3) <= \<const0>\;
  DATA_COUNT(2) <= \<const0>\;
  DATA_COUNT(1) <= \<const0>\;
  DATA_COUNT(0) <= \<const0>\;
  DBITERR <= \<const0>\;
  EMPTY_FB <= \<const0>\;
  FULL_FB <= \<const0>\;
  OVERFLOW <= \<const0>\;
  PROG_EMPTY <= \<const0>\;
  PROG_FULL <= \<const0>\;
  RD_DATA_COUNT(5) <= \<const0>\;
  RD_DATA_COUNT(4) <= \<const0>\;
  RD_DATA_COUNT(3) <= \<const0>\;
  RD_DATA_COUNT(2) <= \<const0>\;
  RD_DATA_COUNT(1) <= \<const0>\;
  RD_DATA_COUNT(0) <= \<const0>\;
  RD_RST_BUSY <= \<const0>\;
  SBITERR <= \<const0>\;
  SCKT_RD_RST_O <= \<const0>\;
  SCKT_WR_RST_O <= \<const0>\;
  UNDERFLOW <= \<const0>\;
  VALID <= \<const0>\;
  WR_ACK <= \<const0>\;
  WR_DATA_COUNT(5) <= \<const0>\;
  WR_DATA_COUNT(4) <= \<const0>\;
  WR_DATA_COUNT(3) <= \<const0>\;
  WR_DATA_COUNT(2) <= \<const0>\;
  WR_DATA_COUNT(1) <= \<const0>\;
  WR_DATA_COUNT(0) <= \<const0>\;
  WR_RST_BUSY <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.VIDEO_R6_auto_pc_0_rd_logic
     port map (
      ALMOST_EMPTY => \NLW_gntv_or_sync_fifo.gl0.rd_ALMOST_EMPTY_UNCONNECTED\,
      ALMOST_FULL_FB => '0',
      DATA_COUNT(5 downto 0) => \NLW_gntv_or_sync_fifo.gl0.rd_DATA_COUNT_UNCONNECTED\(5 downto 0),
      EMPTY => EMPTY,
      EMPTY_FB => p_2_out,
      EMPTY_FWFT_FB => \NLW_gntv_or_sync_fifo.gl0.rd_EMPTY_FWFT_FB_UNCONNECTED\,
      FAB_REGOUT_EN => \NLW_gntv_or_sync_fifo.gl0.rd_FAB_REGOUT_EN_UNCONNECTED\,
      FULL => '0',
      PROG_EMPTY => \NLW_gntv_or_sync_fifo.gl0.rd_PROG_EMPTY_UNCONNECTED\,
      PROG_EMPTY_THRESH(4 downto 0) => B"11111",
      PROG_EMPTY_THRESH_ASSERT(4 downto 0) => B"11111",
      PROG_EMPTY_THRESH_NEGATE(4 downto 0) => B"11111",
      RAM_RD_EN => p_7_out,
      RAM_REGOUT_EN => p_5_out,
      RAM_WR_EN => p_17_out,
      RD_CLK => CLK,
      RD_DATA_COUNT(5 downto 0) => \NLW_gntv_or_sync_fifo.gl0.rd_RD_DATA_COUNT_UNCONNECTED\(5 downto 0),
      RD_EN => RD_EN,
      RD_EN_INTO_LOGIC => '0',
      RD_PNTR(4 downto 0) => p_0_out(4 downto 0),
      RD_RST => rd_rst_i(2),
      RD_RST_BUSY => '0',
      RD_RST_INTO_LOGIC => '0',
      RST_FULL_FF => '0',
      SAFETY_CKT_RD_RST => '0',
      SRST => '0',
      UNDERFLOW => \NLW_gntv_or_sync_fifo.gl0.rd_UNDERFLOW_UNCONNECTED\,
      VALID => \NLW_gntv_or_sync_fifo.gl0.rd_VALID_UNCONNECTED\,
      WR_PNTR_PLUS1_RD(4 downto 0) => B"00000",
      WR_PNTR_RD(4 downto 0) => p_11_out(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.VIDEO_R6_auto_pc_0_wr_logic
     port map (
      ALMOST_EMPTY => '0',
      ALMOST_FULL => \NLW_gntv_or_sync_fifo.gl0.wr_ALMOST_FULL_UNCONNECTED\,
      ALMOST_FULL_FB => \NLW_gntv_or_sync_fifo.gl0.wr_ALMOST_FULL_FB_UNCONNECTED\,
      EMPTY => '0',
      FULL => FULL,
      FULL_FB => \NLW_gntv_or_sync_fifo.gl0.wr_FULL_FB_UNCONNECTED\,
      OVERFLOW => \NLW_gntv_or_sync_fifo.gl0.wr_OVERFLOW_UNCONNECTED\,
      PROG_FULL => \NLW_gntv_or_sync_fifo.gl0.wr_PROG_FULL_UNCONNECTED\,
      PROG_FULL_THRESH(4 downto 0) => B"11111",
      PROG_FULL_THRESH_ASSERT(4 downto 0) => B"11111",
      PROG_FULL_THRESH_NEGATE(4 downto 0) => B"11111",
      RAM_RD_EN => p_7_out,
      RAM_WR_EN => p_17_out,
      RD_DATA_COUNT(5 downto 0) => \NLW_gntv_or_sync_fifo.gl0.wr_RD_DATA_COUNT_UNCONNECTED\(5 downto 0),
      RD_EN => '0',
      RD_PNTR_WR(4 downto 0) => p_0_out(4 downto 0),
      RST_FULL_FF => rst_full_ff_i,
      RST_FULL_GEN => '0',
      SAFETY_CKT_WR_RST => '0',
      SRST => '0',
      SRST_FULL_FF => '0',
      WR_ACK => \NLW_gntv_or_sync_fifo.gl0.wr_WR_ACK_UNCONNECTED\,
      WR_CLK => CLK,
      WR_DATA_COUNT(5 downto 0) => \NLW_gntv_or_sync_fifo.gl0.wr_WR_DATA_COUNT_UNCONNECTED\(5 downto 0),
      WR_EN => WR_EN,
      WR_EN_INTO_LOGIC => '0',
      WR_PNTR(4 downto 0) => p_11_out(4 downto 0),
      WR_PNTR_PLUS1(4 downto 0) => \NLW_gntv_or_sync_fifo.gl0.wr_WR_PNTR_PLUS1_UNCONNECTED\(4 downto 0),
      WR_RST => wr_rst_i(1),
      WR_RST_BUSY => '0',
      WR_RST_INTO_LOGIC => '0'
    );
\gntv_or_sync_fifo.mem\: entity work.\VIDEO_R6_auto_pc_0_memory__parameterized0\
     port map (
      DBITERR => \NLW_gntv_or_sync_fifo.mem_DBITERR_UNCONNECTED\,
      DIN(0) => DIN(0),
      DOUT(0) => DOUT(0),
      EMPTY_FB => p_2_out,
      FAB_REGOUT_EN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RAM_RD_EN => p_7_out,
      RAM_REGOUT_EN => p_5_out,
      RAM_WR_EN => p_17_out,
      RD_CLK => CLK,
      RD_PNTR(4 downto 0) => p_0_out(4 downto 0),
      RD_RST => rd_rst_i(0),
      SAFETY_CKT_RD_RST => '0',
      SBITERR => \NLW_gntv_or_sync_fifo.mem_SBITERR_UNCONNECTED\,
      SFT_RST => '0',
      SLEEP => '0',
      SRST => '0',
      STAGE1_EOP => \NLW_gntv_or_sync_fifo.mem_STAGE1_EOP_UNCONNECTED\,
      WR_CLK => '0',
      WR_PNTR(4 downto 0) => p_11_out(4 downto 0)
    );
rstblk: entity work.VIDEO_R6_auto_pc_0_reset_blk_ramfifo
     port map (
      RD_CLK => CLK,
      RD_RST => '0',
      RD_RST_BUSY => NLW_rstblk_RD_RST_BUSY_UNCONNECTED,
      RD_RST_I(2) => rd_rst_i(2),
      RD_RST_I(1) => NLW_rstblk_RD_RST_I_UNCONNECTED(1),
      RD_RST_I(0) => rd_rst_i(0),
      RST => RST,
      RST_FULL_FF => rst_full_ff_i,
      RST_FULL_GEN => NLW_rstblk_RST_FULL_GEN_UNCONNECTED,
      SAFETY_CKT_RD_RST => NLW_rstblk_SAFETY_CKT_RD_RST_UNCONNECTED,
      SAFETY_CKT_WR_RST => NLW_rstblk_SAFETY_CKT_WR_RST_UNCONNECTED,
      SRST => '0',
      SRST_FULL_FF => NLW_rstblk_SRST_FULL_FF_UNCONNECTED,
      SRST_I => NLW_rstblk_SRST_I_UNCONNECTED,
      WR_CLK => '0',
      WR_RST => '0',
      WR_RST_BUSY => NLW_rstblk_WR_RST_BUSY_UNCONNECTED,
      WR_RST_I(2) => NLW_rstblk_WR_RST_I_UNCONNECTED(2),
      WR_RST_I(1) => wr_rst_i(1),
      WR_RST_I(0) => NLW_rstblk_WR_RST_I_UNCONNECTED(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VIDEO_R6_auto_pc_0_fifo_generator_top is
  port (
    BACKUP : in STD_LOGIC;
    BACKUP_MARKER : in STD_LOGIC;
    INT_CLK : in STD_LOGIC;
    SLEEP : in STD_LOGIC;
    CLK : in STD_LOGIC;
    WR_CLK : in STD_LOGIC;
    RD_CLK : in STD_LOGIC;
    RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    WR_RST : in STD_LOGIC;
    RD_RST : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_EN : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    PROG_EMPTY_THRESH : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_EMPTY_THRESH_ASSERT : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_EMPTY_THRESH_NEGATE : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_FULL_THRESH : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_FULL_THRESH_ASSERT : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_FULL_THRESH_NEGATE : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INJECTDBITERR : in STD_LOGIC;
    INJECTSBITERR : in STD_LOGIC;
    INPUT_CE : in STD_LOGIC;
    OUTPUT_CE : in STD_LOGIC;
    END_OF_PACKET : in STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    FULL : out STD_LOGIC;
    ALMOST_FULL : out STD_LOGIC;
    WR_ACK : out STD_LOGIC;
    OVERFLOW : out STD_LOGIC;
    EMPTY : out STD_LOGIC;
    ALMOST_EMPTY : out STD_LOGIC;
    VALID : out STD_LOGIC;
    UNDERFLOW : out STD_LOGIC;
    DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    RD_DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WR_DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    PROG_FULL : out STD_LOGIC;
    PROG_EMPTY : out STD_LOGIC;
    SBITERR : out STD_LOGIC;
    DBITERR : out STD_LOGIC;
    WR_RST_BUSY : out STD_LOGIC;
    RD_RST_BUSY : out STD_LOGIC;
    EMPTY_FB : out STD_LOGIC;
    FULL_FB : out STD_LOGIC;
    SCKT_WR_RST_O : out STD_LOGIC;
    SCKT_RD_RST_O : out STD_LOGIC
  );
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_BYTE_STRB_WIDTH : integer;
  attribute C_BYTE_STRB_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 8;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 5;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 5;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is "zynq";
  attribute C_FIFO_TYPE : integer;
  attribute C_FIFO_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 4;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 31;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 5;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 1;
  attribute C_USE_INPUT_CE : integer;
  attribute C_USE_INPUT_CE of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_USE_OUTPUT_CE : integer;
  attribute C_USE_OUTPUT_CE of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_USE_SYNC_CLK : integer;
  attribute C_USE_SYNC_CLK of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_USE_XPM_CDC : integer;
  attribute C_USE_XPM_CDC of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 32;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 5;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VIDEO_R6_auto_pc_0_fifo_generator_top : entity is "fifo_generator_top";
end VIDEO_R6_auto_pc_0_fifo_generator_top;

architecture STRUCTURE of VIDEO_R6_auto_pc_0_fifo_generator_top is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_grf.rf_ALMOST_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_ALMOST_FULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_EMPTY_FB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_FULL_FB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_PROG_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_PROG_FULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_RD_RST_BUSY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_SCKT_RD_RST_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_SCKT_WR_RST_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_VALID_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_WR_ACK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_WR_RST_BUSY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_grf.rf_RD_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_grf.rf_WR_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute C_AXI_TYPE of \grf.rf\ : label is 0;
  attribute C_BYTE_STRB_WIDTH of \grf.rf\ : label is 8;
  attribute C_COMMON_CLOCK of \grf.rf\ : label is 1;
  attribute C_DATA_COUNT_WIDTH of \grf.rf\ : label is 6;
  attribute C_DEPTH_RATIO_RD : integer;
  attribute C_DEPTH_RATIO_RD of \grf.rf\ : label is 1;
  attribute C_DEPTH_RATIO_WR : integer;
  attribute C_DEPTH_RATIO_WR of \grf.rf\ : label is 1;
  attribute C_DIN_WIDTH of \grf.rf\ : label is 5;
  attribute C_DOUT_RST_VAL of \grf.rf\ : label is "0000";
  attribute C_DOUT_WIDTH of \grf.rf\ : label is 5;
  attribute C_ENABLE_RST_SYNC of \grf.rf\ : label is 1;
  attribute C_EN_SAFETY_CKT of \grf.rf\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE of \grf.rf\ : label is 0;
  attribute C_FAMILY of \grf.rf\ : label is "zynq";
  attribute C_FIFO_TYPE of \grf.rf\ : label is 0;
  attribute C_FULL_FLAGS_RST_VAL of \grf.rf\ : label is 0;
  attribute C_HAS_ALMOST_EMPTY of \grf.rf\ : label is 0;
  attribute C_HAS_ALMOST_FULL of \grf.rf\ : label is 0;
  attribute C_HAS_DATA_COUNT of \grf.rf\ : label is 0;
  attribute C_HAS_OVERFLOW of \grf.rf\ : label is 0;
  attribute C_HAS_RD_DATA_COUNT of \grf.rf\ : label is 0;
  attribute C_HAS_RST of \grf.rf\ : label is 1;
  attribute C_HAS_SRST of \grf.rf\ : label is 0;
  attribute C_HAS_UNDERFLOW of \grf.rf\ : label is 0;
  attribute C_HAS_VALID of \grf.rf\ : label is 0;
  attribute C_HAS_WR_ACK of \grf.rf\ : label is 0;
  attribute C_HAS_WR_DATA_COUNT of \grf.rf\ : label is 0;
  attribute C_INTERFACE_TYPE of \grf.rf\ : label is 0;
  attribute C_MEMORY_TYPE of \grf.rf\ : label is 2;
  attribute C_MSGON_VAL of \grf.rf\ : label is 1;
  attribute C_OVERFLOW_LOW of \grf.rf\ : label is 0;
  attribute C_PRELOAD_LATENCY of \grf.rf\ : label is 0;
  attribute C_PRELOAD_REGS of \grf.rf\ : label is 1;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \grf.rf\ : label is 4;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \grf.rf\ : label is 5;
  attribute C_PROG_EMPTY_TYPE of \grf.rf\ : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \grf.rf\ : label is 31;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \grf.rf\ : label is 30;
  attribute C_PROG_FULL_TYPE of \grf.rf\ : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH of \grf.rf\ : label is 6;
  attribute C_RD_DEPTH of \grf.rf\ : label is 32;
  attribute C_RD_PNTR_WIDTH of \grf.rf\ : label is 5;
  attribute C_SELECT_XPM of \grf.rf\ : label is 0;
  attribute C_SYNCHRONIZER_STAGE of \grf.rf\ : label is 3;
  attribute C_UNDERFLOW_LOW of \grf.rf\ : label is 0;
  attribute C_USE_DOUT_RST of \grf.rf\ : label is 0;
  attribute C_USE_ECC of \grf.rf\ : label is 0;
  attribute C_USE_EMBEDDED_REG of \grf.rf\ : label is 0;
  attribute C_USE_FWFT_DATA_COUNT of \grf.rf\ : label is 1;
  attribute C_USE_INPUT_CE of \grf.rf\ : label is 0;
  attribute C_USE_OUTPUT_CE of \grf.rf\ : label is 0;
  attribute C_USE_PIPELINE_REG of \grf.rf\ : label is 0;
  attribute C_USE_SYNC_CLK of \grf.rf\ : label is 0;
  attribute C_USE_XPM_CDC of \grf.rf\ : label is 0;
  attribute C_VALID_LOW of \grf.rf\ : label is 0;
  attribute C_WR_ACK_LOW of \grf.rf\ : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH of \grf.rf\ : label is 6;
  attribute C_WR_DEPTH of \grf.rf\ : label is 32;
  attribute C_WR_PNTR_WIDTH of \grf.rf\ : label is 5;
  attribute DowngradeIPIdentifiedWarnings of \grf.rf\ : label is "yes";
begin
  ALMOST_EMPTY <= \<const0>\;
  ALMOST_FULL <= \<const0>\;
  DATA_COUNT(5) <= \<const0>\;
  DATA_COUNT(4) <= \<const0>\;
  DATA_COUNT(3) <= \<const0>\;
  DATA_COUNT(2) <= \<const0>\;
  DATA_COUNT(1) <= \<const0>\;
  DATA_COUNT(0) <= \<const0>\;
  DBITERR <= \<const0>\;
  EMPTY_FB <= \<const0>\;
  FULL_FB <= \<const0>\;
  OVERFLOW <= \<const0>\;
  PROG_EMPTY <= \<const0>\;
  PROG_FULL <= \<const0>\;
  RD_DATA_COUNT(5) <= \<const0>\;
  RD_DATA_COUNT(4) <= \<const0>\;
  RD_DATA_COUNT(3) <= \<const0>\;
  RD_DATA_COUNT(2) <= \<const0>\;
  RD_DATA_COUNT(1) <= \<const0>\;
  RD_DATA_COUNT(0) <= \<const0>\;
  RD_RST_BUSY <= \<const0>\;
  SBITERR <= \<const0>\;
  SCKT_RD_RST_O <= \<const0>\;
  SCKT_WR_RST_O <= \<const0>\;
  UNDERFLOW <= \<const0>\;
  VALID <= \<const0>\;
  WR_ACK <= \<const0>\;
  WR_DATA_COUNT(5) <= \<const0>\;
  WR_DATA_COUNT(4) <= \<const0>\;
  WR_DATA_COUNT(3) <= \<const0>\;
  WR_DATA_COUNT(2) <= \<const0>\;
  WR_DATA_COUNT(1) <= \<const0>\;
  WR_DATA_COUNT(0) <= \<const0>\;
  WR_RST_BUSY <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\grf.rf\: entity work.VIDEO_R6_auto_pc_0_fifo_generator_ramfifo
     port map (
      ALMOST_EMPTY => \NLW_grf.rf_ALMOST_EMPTY_UNCONNECTED\,
      ALMOST_FULL => \NLW_grf.rf_ALMOST_FULL_UNCONNECTED\,
      CLK => CLK,
      DATA_COUNT(5 downto 0) => \NLW_grf.rf_DATA_COUNT_UNCONNECTED\(5 downto 0),
      DBITERR => \NLW_grf.rf_DBITERR_UNCONNECTED\,
      DIN(4 downto 0) => DIN(4 downto 0),
      DOUT(4 downto 0) => DOUT(4 downto 0),
      EMPTY => EMPTY,
      EMPTY_FB => \NLW_grf.rf_EMPTY_FB_UNCONNECTED\,
      FULL => FULL,
      FULL_FB => \NLW_grf.rf_FULL_FB_UNCONNECTED\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      INPUT_CE => '0',
      OUTPUT_CE => '0',
      OVERFLOW => \NLW_grf.rf_OVERFLOW_UNCONNECTED\,
      PROG_EMPTY => \NLW_grf.rf_PROG_EMPTY_UNCONNECTED\,
      PROG_EMPTY_THRESH(4 downto 0) => B"00000",
      PROG_EMPTY_THRESH_ASSERT(4 downto 0) => B"00000",
      PROG_EMPTY_THRESH_NEGATE(4 downto 0) => B"00000",
      PROG_FULL => \NLW_grf.rf_PROG_FULL_UNCONNECTED\,
      PROG_FULL_THRESH(4 downto 0) => B"00000",
      PROG_FULL_THRESH_ASSERT(4 downto 0) => B"00000",
      PROG_FULL_THRESH_NEGATE(4 downto 0) => B"00000",
      RD_CLK => '0',
      RD_DATA_COUNT(5 downto 0) => \NLW_grf.rf_RD_DATA_COUNT_UNCONNECTED\(5 downto 0),
      RD_EN => RD_EN,
      RD_RST => '0',
      RD_RST_BUSY => \NLW_grf.rf_RD_RST_BUSY_UNCONNECTED\,
      RST => RST,
      SBITERR => \NLW_grf.rf_SBITERR_UNCONNECTED\,
      SCKT_RD_RST_O => \NLW_grf.rf_SCKT_RD_RST_O_UNCONNECTED\,
      SCKT_WR_RST_O => \NLW_grf.rf_SCKT_WR_RST_O_UNCONNECTED\,
      SLEEP => '0',
      SRST => '0',
      UNDERFLOW => \NLW_grf.rf_UNDERFLOW_UNCONNECTED\,
      VALID => \NLW_grf.rf_VALID_UNCONNECTED\,
      WR_ACK => \NLW_grf.rf_WR_ACK_UNCONNECTED\,
      WR_CLK => '0',
      WR_DATA_COUNT(5 downto 0) => \NLW_grf.rf_WR_DATA_COUNT_UNCONNECTED\(5 downto 0),
      WR_EN => WR_EN,
      WR_END_OF_PACKET => '0',
      WR_RST => '0',
      WR_RST_BUSY => \NLW_grf.rf_WR_RST_BUSY_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ is
  port (
    BACKUP : in STD_LOGIC;
    BACKUP_MARKER : in STD_LOGIC;
    INT_CLK : in STD_LOGIC;
    SLEEP : in STD_LOGIC;
    CLK : in STD_LOGIC;
    WR_CLK : in STD_LOGIC;
    RD_CLK : in STD_LOGIC;
    RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    WR_RST : in STD_LOGIC;
    RD_RST : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_EN : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    PROG_EMPTY_THRESH : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_EMPTY_THRESH_ASSERT : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_EMPTY_THRESH_NEGATE : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_FULL_THRESH : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_FULL_THRESH_ASSERT : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_FULL_THRESH_NEGATE : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INJECTDBITERR : in STD_LOGIC;
    INJECTSBITERR : in STD_LOGIC;
    INPUT_CE : in STD_LOGIC;
    OUTPUT_CE : in STD_LOGIC;
    END_OF_PACKET : in STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 4 downto 0 );
    FULL : out STD_LOGIC;
    ALMOST_FULL : out STD_LOGIC;
    WR_ACK : out STD_LOGIC;
    OVERFLOW : out STD_LOGIC;
    EMPTY : out STD_LOGIC;
    ALMOST_EMPTY : out STD_LOGIC;
    VALID : out STD_LOGIC;
    UNDERFLOW : out STD_LOGIC;
    DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    RD_DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WR_DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    PROG_FULL : out STD_LOGIC;
    PROG_EMPTY : out STD_LOGIC;
    SBITERR : out STD_LOGIC;
    DBITERR : out STD_LOGIC;
    WR_RST_BUSY : out STD_LOGIC;
    RD_RST_BUSY : out STD_LOGIC;
    EMPTY_FB : out STD_LOGIC;
    FULL_FB : out STD_LOGIC;
    SCKT_WR_RST_O : out STD_LOGIC;
    SCKT_RD_RST_O : out STD_LOGIC
  );
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_BYTE_STRB_WIDTH : integer;
  attribute C_BYTE_STRB_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 8;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 5;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 5;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is "zynq";
  attribute C_FIFO_TYPE : integer;
  attribute C_FIFO_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 31;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 5;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 1;
  attribute C_USE_INPUT_CE : integer;
  attribute C_USE_INPUT_CE of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_USE_OUTPUT_CE : integer;
  attribute C_USE_OUTPUT_CE of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_USE_SYNC_CLK : integer;
  attribute C_USE_SYNC_CLK of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_USE_XPM_CDC : integer;
  attribute C_USE_XPM_CDC of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 32;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 5;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ : entity is "fifo_generator_top";
end \VIDEO_R6_auto_pc_0_fifo_generator_top__1\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_fifo_generator_top__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_grf.rf_ALMOST_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_ALMOST_FULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_EMPTY_FB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_FULL_FB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_PROG_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_PROG_FULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_RD_RST_BUSY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_SCKT_RD_RST_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_SCKT_WR_RST_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_VALID_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_WR_ACK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_WR_RST_BUSY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_grf.rf_RD_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_grf.rf_WR_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute C_AXI_TYPE of \grf.rf\ : label is 0;
  attribute C_BYTE_STRB_WIDTH of \grf.rf\ : label is 8;
  attribute C_COMMON_CLOCK of \grf.rf\ : label is 1;
  attribute C_DATA_COUNT_WIDTH of \grf.rf\ : label is 6;
  attribute C_DEPTH_RATIO_RD : integer;
  attribute C_DEPTH_RATIO_RD of \grf.rf\ : label is 1;
  attribute C_DEPTH_RATIO_WR : integer;
  attribute C_DEPTH_RATIO_WR of \grf.rf\ : label is 1;
  attribute C_DIN_WIDTH of \grf.rf\ : label is 5;
  attribute C_DOUT_RST_VAL of \grf.rf\ : label is "0000";
  attribute C_DOUT_WIDTH of \grf.rf\ : label is 5;
  attribute C_ENABLE_RST_SYNC of \grf.rf\ : label is 1;
  attribute C_EN_SAFETY_CKT of \grf.rf\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE of \grf.rf\ : label is 0;
  attribute C_FAMILY of \grf.rf\ : label is "zynq";
  attribute C_FIFO_TYPE of \grf.rf\ : label is 0;
  attribute C_FULL_FLAGS_RST_VAL of \grf.rf\ : label is 0;
  attribute C_HAS_ALMOST_EMPTY of \grf.rf\ : label is 0;
  attribute C_HAS_ALMOST_FULL of \grf.rf\ : label is 0;
  attribute C_HAS_DATA_COUNT of \grf.rf\ : label is 0;
  attribute C_HAS_OVERFLOW of \grf.rf\ : label is 0;
  attribute C_HAS_RD_DATA_COUNT of \grf.rf\ : label is 0;
  attribute C_HAS_RST of \grf.rf\ : label is 1;
  attribute C_HAS_SRST of \grf.rf\ : label is 0;
  attribute C_HAS_UNDERFLOW of \grf.rf\ : label is 0;
  attribute C_HAS_VALID of \grf.rf\ : label is 0;
  attribute C_HAS_WR_ACK of \grf.rf\ : label is 0;
  attribute C_HAS_WR_DATA_COUNT of \grf.rf\ : label is 0;
  attribute C_INTERFACE_TYPE of \grf.rf\ : label is 0;
  attribute C_MEMORY_TYPE of \grf.rf\ : label is 2;
  attribute C_MSGON_VAL of \grf.rf\ : label is 1;
  attribute C_OVERFLOW_LOW of \grf.rf\ : label is 0;
  attribute C_PRELOAD_LATENCY of \grf.rf\ : label is 0;
  attribute C_PRELOAD_REGS of \grf.rf\ : label is 1;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \grf.rf\ : label is 4;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \grf.rf\ : label is 5;
  attribute C_PROG_EMPTY_TYPE of \grf.rf\ : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \grf.rf\ : label is 31;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \grf.rf\ : label is 30;
  attribute C_PROG_FULL_TYPE of \grf.rf\ : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH of \grf.rf\ : label is 6;
  attribute C_RD_DEPTH of \grf.rf\ : label is 32;
  attribute C_RD_PNTR_WIDTH of \grf.rf\ : label is 5;
  attribute C_SELECT_XPM of \grf.rf\ : label is 0;
  attribute C_SYNCHRONIZER_STAGE of \grf.rf\ : label is 3;
  attribute C_UNDERFLOW_LOW of \grf.rf\ : label is 0;
  attribute C_USE_DOUT_RST of \grf.rf\ : label is 0;
  attribute C_USE_ECC of \grf.rf\ : label is 0;
  attribute C_USE_EMBEDDED_REG of \grf.rf\ : label is 0;
  attribute C_USE_FWFT_DATA_COUNT of \grf.rf\ : label is 1;
  attribute C_USE_INPUT_CE of \grf.rf\ : label is 0;
  attribute C_USE_OUTPUT_CE of \grf.rf\ : label is 0;
  attribute C_USE_PIPELINE_REG of \grf.rf\ : label is 0;
  attribute C_USE_SYNC_CLK of \grf.rf\ : label is 0;
  attribute C_USE_XPM_CDC of \grf.rf\ : label is 0;
  attribute C_VALID_LOW of \grf.rf\ : label is 0;
  attribute C_WR_ACK_LOW of \grf.rf\ : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH of \grf.rf\ : label is 6;
  attribute C_WR_DEPTH of \grf.rf\ : label is 32;
  attribute C_WR_PNTR_WIDTH of \grf.rf\ : label is 5;
  attribute DowngradeIPIdentifiedWarnings of \grf.rf\ : label is "yes";
begin
  ALMOST_EMPTY <= \<const0>\;
  ALMOST_FULL <= \<const0>\;
  DATA_COUNT(5) <= \<const0>\;
  DATA_COUNT(4) <= \<const0>\;
  DATA_COUNT(3) <= \<const0>\;
  DATA_COUNT(2) <= \<const0>\;
  DATA_COUNT(1) <= \<const0>\;
  DATA_COUNT(0) <= \<const0>\;
  DBITERR <= \<const0>\;
  EMPTY_FB <= \<const0>\;
  FULL_FB <= \<const0>\;
  OVERFLOW <= \<const0>\;
  PROG_EMPTY <= \<const0>\;
  PROG_FULL <= \<const0>\;
  RD_DATA_COUNT(5) <= \<const0>\;
  RD_DATA_COUNT(4) <= \<const0>\;
  RD_DATA_COUNT(3) <= \<const0>\;
  RD_DATA_COUNT(2) <= \<const0>\;
  RD_DATA_COUNT(1) <= \<const0>\;
  RD_DATA_COUNT(0) <= \<const0>\;
  RD_RST_BUSY <= \<const0>\;
  SBITERR <= \<const0>\;
  SCKT_RD_RST_O <= \<const0>\;
  SCKT_WR_RST_O <= \<const0>\;
  UNDERFLOW <= \<const0>\;
  VALID <= \<const0>\;
  WR_ACK <= \<const0>\;
  WR_DATA_COUNT(5) <= \<const0>\;
  WR_DATA_COUNT(4) <= \<const0>\;
  WR_DATA_COUNT(3) <= \<const0>\;
  WR_DATA_COUNT(2) <= \<const0>\;
  WR_DATA_COUNT(1) <= \<const0>\;
  WR_DATA_COUNT(0) <= \<const0>\;
  WR_RST_BUSY <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\grf.rf\: entity work.\VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__1\
     port map (
      ALMOST_EMPTY => \NLW_grf.rf_ALMOST_EMPTY_UNCONNECTED\,
      ALMOST_FULL => \NLW_grf.rf_ALMOST_FULL_UNCONNECTED\,
      CLK => CLK,
      DATA_COUNT(5 downto 0) => \NLW_grf.rf_DATA_COUNT_UNCONNECTED\(5 downto 0),
      DBITERR => \NLW_grf.rf_DBITERR_UNCONNECTED\,
      DIN(4 downto 0) => DIN(4 downto 0),
      DOUT(4 downto 0) => DOUT(4 downto 0),
      EMPTY => EMPTY,
      EMPTY_FB => \NLW_grf.rf_EMPTY_FB_UNCONNECTED\,
      FULL => FULL,
      FULL_FB => \NLW_grf.rf_FULL_FB_UNCONNECTED\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      INPUT_CE => '0',
      OUTPUT_CE => '0',
      OVERFLOW => \NLW_grf.rf_OVERFLOW_UNCONNECTED\,
      PROG_EMPTY => \NLW_grf.rf_PROG_EMPTY_UNCONNECTED\,
      PROG_EMPTY_THRESH(4 downto 0) => B"00000",
      PROG_EMPTY_THRESH_ASSERT(4 downto 0) => B"00000",
      PROG_EMPTY_THRESH_NEGATE(4 downto 0) => B"00000",
      PROG_FULL => \NLW_grf.rf_PROG_FULL_UNCONNECTED\,
      PROG_FULL_THRESH(4 downto 0) => B"00000",
      PROG_FULL_THRESH_ASSERT(4 downto 0) => B"00000",
      PROG_FULL_THRESH_NEGATE(4 downto 0) => B"00000",
      RD_CLK => '0',
      RD_DATA_COUNT(5 downto 0) => \NLW_grf.rf_RD_DATA_COUNT_UNCONNECTED\(5 downto 0),
      RD_EN => RD_EN,
      RD_RST => '0',
      RD_RST_BUSY => \NLW_grf.rf_RD_RST_BUSY_UNCONNECTED\,
      RST => RST,
      SBITERR => \NLW_grf.rf_SBITERR_UNCONNECTED\,
      SCKT_RD_RST_O => \NLW_grf.rf_SCKT_RD_RST_O_UNCONNECTED\,
      SCKT_WR_RST_O => \NLW_grf.rf_SCKT_WR_RST_O_UNCONNECTED\,
      SLEEP => '0',
      SRST => '0',
      UNDERFLOW => \NLW_grf.rf_UNDERFLOW_UNCONNECTED\,
      VALID => \NLW_grf.rf_VALID_UNCONNECTED\,
      WR_ACK => \NLW_grf.rf_WR_ACK_UNCONNECTED\,
      WR_CLK => '0',
      WR_DATA_COUNT(5 downto 0) => \NLW_grf.rf_WR_DATA_COUNT_UNCONNECTED\(5 downto 0),
      WR_EN => WR_EN,
      WR_END_OF_PACKET => '0',
      WR_RST => '0',
      WR_RST_BUSY => \NLW_grf.rf_WR_RST_BUSY_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ is
  port (
    BACKUP : in STD_LOGIC;
    BACKUP_MARKER : in STD_LOGIC;
    INT_CLK : in STD_LOGIC;
    SLEEP : in STD_LOGIC;
    CLK : in STD_LOGIC;
    WR_CLK : in STD_LOGIC;
    RD_CLK : in STD_LOGIC;
    RST : in STD_LOGIC;
    SRST : in STD_LOGIC;
    WR_RST : in STD_LOGIC;
    RD_RST : in STD_LOGIC;
    DIN : in STD_LOGIC_VECTOR ( 0 to 0 );
    WR_EN : in STD_LOGIC;
    RD_EN : in STD_LOGIC;
    PROG_EMPTY_THRESH : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_EMPTY_THRESH_ASSERT : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_EMPTY_THRESH_NEGATE : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_FULL_THRESH : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_FULL_THRESH_ASSERT : in STD_LOGIC_VECTOR ( 4 downto 0 );
    PROG_FULL_THRESH_NEGATE : in STD_LOGIC_VECTOR ( 4 downto 0 );
    INJECTDBITERR : in STD_LOGIC;
    INJECTSBITERR : in STD_LOGIC;
    INPUT_CE : in STD_LOGIC;
    OUTPUT_CE : in STD_LOGIC;
    END_OF_PACKET : in STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 0 to 0 );
    FULL : out STD_LOGIC;
    ALMOST_FULL : out STD_LOGIC;
    WR_ACK : out STD_LOGIC;
    OVERFLOW : out STD_LOGIC;
    EMPTY : out STD_LOGIC;
    ALMOST_EMPTY : out STD_LOGIC;
    VALID : out STD_LOGIC;
    UNDERFLOW : out STD_LOGIC;
    DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    RD_DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WR_DATA_COUNT : out STD_LOGIC_VECTOR ( 5 downto 0 );
    PROG_FULL : out STD_LOGIC;
    PROG_EMPTY : out STD_LOGIC;
    SBITERR : out STD_LOGIC;
    DBITERR : out STD_LOGIC;
    WR_RST_BUSY : out STD_LOGIC;
    RD_RST_BUSY : out STD_LOGIC;
    EMPTY_FB : out STD_LOGIC;
    FULL_FB : out STD_LOGIC;
    SCKT_WR_RST_O : out STD_LOGIC;
    SCKT_RD_RST_O : out STD_LOGIC
  );
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_BYTE_STRB_WIDTH : integer;
  attribute C_BYTE_STRB_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 8;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 1;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 1;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is "zynq";
  attribute C_FIFO_TYPE : integer;
  attribute C_FIFO_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 1;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 31;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 5;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 1;
  attribute C_USE_INPUT_CE : integer;
  attribute C_USE_INPUT_CE of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_USE_OUTPUT_CE : integer;
  attribute C_USE_OUTPUT_CE of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_USE_SYNC_CLK : integer;
  attribute C_USE_SYNC_CLK of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_USE_XPM_CDC : integer;
  attribute C_USE_XPM_CDC of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 32;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 5;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_grf.rf_ALMOST_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_ALMOST_FULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_EMPTY_FB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_FULL_FB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_PROG_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_PROG_FULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_RD_RST_BUSY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_SCKT_RD_RST_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_SCKT_WR_RST_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_VALID_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_WR_ACK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_WR_RST_BUSY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_grf.rf_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_grf.rf_RD_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_grf.rf_WR_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute C_AXI_TYPE of \grf.rf\ : label is 0;
  attribute C_BYTE_STRB_WIDTH of \grf.rf\ : label is 8;
  attribute C_COMMON_CLOCK of \grf.rf\ : label is 1;
  attribute C_DATA_COUNT_WIDTH of \grf.rf\ : label is 6;
  attribute C_DEPTH_RATIO_RD : integer;
  attribute C_DEPTH_RATIO_RD of \grf.rf\ : label is 1;
  attribute C_DEPTH_RATIO_WR : integer;
  attribute C_DEPTH_RATIO_WR of \grf.rf\ : label is 1;
  attribute C_DIN_WIDTH of \grf.rf\ : label is 1;
  attribute C_DOUT_RST_VAL of \grf.rf\ : label is "0000";
  attribute C_DOUT_WIDTH of \grf.rf\ : label is 1;
  attribute C_ENABLE_RST_SYNC of \grf.rf\ : label is 1;
  attribute C_EN_SAFETY_CKT of \grf.rf\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE of \grf.rf\ : label is 0;
  attribute C_FAMILY of \grf.rf\ : label is "zynq";
  attribute C_FIFO_TYPE of \grf.rf\ : label is 0;
  attribute C_FULL_FLAGS_RST_VAL of \grf.rf\ : label is 0;
  attribute C_HAS_ALMOST_EMPTY of \grf.rf\ : label is 0;
  attribute C_HAS_ALMOST_FULL of \grf.rf\ : label is 0;
  attribute C_HAS_DATA_COUNT of \grf.rf\ : label is 0;
  attribute C_HAS_OVERFLOW of \grf.rf\ : label is 0;
  attribute C_HAS_RD_DATA_COUNT of \grf.rf\ : label is 0;
  attribute C_HAS_RST of \grf.rf\ : label is 1;
  attribute C_HAS_SRST of \grf.rf\ : label is 0;
  attribute C_HAS_UNDERFLOW of \grf.rf\ : label is 0;
  attribute C_HAS_VALID of \grf.rf\ : label is 0;
  attribute C_HAS_WR_ACK of \grf.rf\ : label is 0;
  attribute C_HAS_WR_DATA_COUNT of \grf.rf\ : label is 0;
  attribute C_INTERFACE_TYPE of \grf.rf\ : label is 0;
  attribute C_MEMORY_TYPE of \grf.rf\ : label is 2;
  attribute C_MSGON_VAL of \grf.rf\ : label is 1;
  attribute C_OVERFLOW_LOW of \grf.rf\ : label is 0;
  attribute C_PRELOAD_LATENCY of \grf.rf\ : label is 0;
  attribute C_PRELOAD_REGS of \grf.rf\ : label is 1;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \grf.rf\ : label is 4;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \grf.rf\ : label is 5;
  attribute C_PROG_EMPTY_TYPE of \grf.rf\ : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \grf.rf\ : label is 31;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \grf.rf\ : label is 30;
  attribute C_PROG_FULL_TYPE of \grf.rf\ : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH of \grf.rf\ : label is 6;
  attribute C_RD_DEPTH of \grf.rf\ : label is 32;
  attribute C_RD_PNTR_WIDTH of \grf.rf\ : label is 5;
  attribute C_SELECT_XPM of \grf.rf\ : label is 0;
  attribute C_SYNCHRONIZER_STAGE of \grf.rf\ : label is 3;
  attribute C_UNDERFLOW_LOW of \grf.rf\ : label is 0;
  attribute C_USE_DOUT_RST of \grf.rf\ : label is 0;
  attribute C_USE_ECC of \grf.rf\ : label is 0;
  attribute C_USE_EMBEDDED_REG of \grf.rf\ : label is 0;
  attribute C_USE_FWFT_DATA_COUNT of \grf.rf\ : label is 1;
  attribute C_USE_INPUT_CE of \grf.rf\ : label is 0;
  attribute C_USE_OUTPUT_CE of \grf.rf\ : label is 0;
  attribute C_USE_PIPELINE_REG of \grf.rf\ : label is 0;
  attribute C_USE_SYNC_CLK of \grf.rf\ : label is 0;
  attribute C_USE_XPM_CDC of \grf.rf\ : label is 0;
  attribute C_VALID_LOW of \grf.rf\ : label is 0;
  attribute C_WR_ACK_LOW of \grf.rf\ : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH of \grf.rf\ : label is 6;
  attribute C_WR_DEPTH of \grf.rf\ : label is 32;
  attribute C_WR_PNTR_WIDTH of \grf.rf\ : label is 5;
  attribute DowngradeIPIdentifiedWarnings of \grf.rf\ : label is "yes";
begin
  ALMOST_EMPTY <= \<const0>\;
  ALMOST_FULL <= \<const0>\;
  DATA_COUNT(5) <= \<const0>\;
  DATA_COUNT(4) <= \<const0>\;
  DATA_COUNT(3) <= \<const0>\;
  DATA_COUNT(2) <= \<const0>\;
  DATA_COUNT(1) <= \<const0>\;
  DATA_COUNT(0) <= \<const0>\;
  DBITERR <= \<const0>\;
  EMPTY_FB <= \<const0>\;
  FULL_FB <= \<const0>\;
  OVERFLOW <= \<const0>\;
  PROG_EMPTY <= \<const0>\;
  PROG_FULL <= \<const0>\;
  RD_DATA_COUNT(5) <= \<const0>\;
  RD_DATA_COUNT(4) <= \<const0>\;
  RD_DATA_COUNT(3) <= \<const0>\;
  RD_DATA_COUNT(2) <= \<const0>\;
  RD_DATA_COUNT(1) <= \<const0>\;
  RD_DATA_COUNT(0) <= \<const0>\;
  RD_RST_BUSY <= \<const0>\;
  SBITERR <= \<const0>\;
  SCKT_RD_RST_O <= \<const0>\;
  SCKT_WR_RST_O <= \<const0>\;
  UNDERFLOW <= \<const0>\;
  VALID <= \<const0>\;
  WR_ACK <= \<const0>\;
  WR_DATA_COUNT(5) <= \<const0>\;
  WR_DATA_COUNT(4) <= \<const0>\;
  WR_DATA_COUNT(3) <= \<const0>\;
  WR_DATA_COUNT(2) <= \<const0>\;
  WR_DATA_COUNT(1) <= \<const0>\;
  WR_DATA_COUNT(0) <= \<const0>\;
  WR_RST_BUSY <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\grf.rf\: entity work.\VIDEO_R6_auto_pc_0_fifo_generator_ramfifo__parameterized0\
     port map (
      ALMOST_EMPTY => \NLW_grf.rf_ALMOST_EMPTY_UNCONNECTED\,
      ALMOST_FULL => \NLW_grf.rf_ALMOST_FULL_UNCONNECTED\,
      CLK => CLK,
      DATA_COUNT(5 downto 0) => \NLW_grf.rf_DATA_COUNT_UNCONNECTED\(5 downto 0),
      DBITERR => \NLW_grf.rf_DBITERR_UNCONNECTED\,
      DIN(0) => DIN(0),
      DOUT(0) => DOUT(0),
      EMPTY => EMPTY,
      EMPTY_FB => \NLW_grf.rf_EMPTY_FB_UNCONNECTED\,
      FULL => FULL,
      FULL_FB => \NLW_grf.rf_FULL_FB_UNCONNECTED\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      INPUT_CE => '0',
      OUTPUT_CE => '0',
      OVERFLOW => \NLW_grf.rf_OVERFLOW_UNCONNECTED\,
      PROG_EMPTY => \NLW_grf.rf_PROG_EMPTY_UNCONNECTED\,
      PROG_EMPTY_THRESH(4 downto 0) => B"00000",
      PROG_EMPTY_THRESH_ASSERT(4 downto 0) => B"00000",
      PROG_EMPTY_THRESH_NEGATE(4 downto 0) => B"00000",
      PROG_FULL => \NLW_grf.rf_PROG_FULL_UNCONNECTED\,
      PROG_FULL_THRESH(4 downto 0) => B"00000",
      PROG_FULL_THRESH_ASSERT(4 downto 0) => B"00000",
      PROG_FULL_THRESH_NEGATE(4 downto 0) => B"00000",
      RD_CLK => '0',
      RD_DATA_COUNT(5 downto 0) => \NLW_grf.rf_RD_DATA_COUNT_UNCONNECTED\(5 downto 0),
      RD_EN => RD_EN,
      RD_RST => '0',
      RD_RST_BUSY => \NLW_grf.rf_RD_RST_BUSY_UNCONNECTED\,
      RST => RST,
      SBITERR => \NLW_grf.rf_SBITERR_UNCONNECTED\,
      SCKT_RD_RST_O => \NLW_grf.rf_SCKT_RD_RST_O_UNCONNECTED\,
      SCKT_WR_RST_O => \NLW_grf.rf_SCKT_WR_RST_O_UNCONNECTED\,
      SLEEP => '0',
      SRST => '0',
      UNDERFLOW => \NLW_grf.rf_UNDERFLOW_UNCONNECTED\,
      VALID => \NLW_grf.rf_VALID_UNCONNECTED\,
      WR_ACK => \NLW_grf.rf_WR_ACK_UNCONNECTED\,
      WR_CLK => '0',
      WR_DATA_COUNT(5 downto 0) => \NLW_grf.rf_WR_DATA_COUNT_UNCONNECTED\(5 downto 0),
      WR_EN => WR_EN,
      WR_END_OF_PACKET => '0',
      WR_RST => '0',
      WR_RST_BUSY => \NLW_grf.rf_WR_RST_BUSY_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    sleep : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 5;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 5;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_USE_XPM_CDC : integer;
  attribute C_USE_XPM_CDC of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth : entity is "fifo_generator_v13_1_2_synth";
end VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth;

architecture STRUCTURE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_ALMOST_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_ALMOST_FULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_EMPTY_FB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_FULL_FB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_PROG_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_PROG_FULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_RD_RST_BUSY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_SCKT_RD_RST_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_SCKT_WR_RST_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_VALID_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_WR_ACK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_WR_RST_BUSY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gconvfifo.rf_RD_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gconvfifo.rf_WR_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute C_AXI_TYPE of \gconvfifo.rf\ : label is 0;
  attribute C_BYTE_STRB_WIDTH : integer;
  attribute C_BYTE_STRB_WIDTH of \gconvfifo.rf\ : label is 8;
  attribute C_COMMON_CLOCK of \gconvfifo.rf\ : label is 1;
  attribute C_COUNT_TYPE of \gconvfifo.rf\ : label is 0;
  attribute C_DATA_COUNT_WIDTH of \gconvfifo.rf\ : label is 6;
  attribute C_DEFAULT_VALUE of \gconvfifo.rf\ : label is "BlankString";
  attribute C_DIN_WIDTH of \gconvfifo.rf\ : label is 5;
  attribute C_DOUT_RST_VAL of \gconvfifo.rf\ : label is "0";
  attribute C_DOUT_WIDTH of \gconvfifo.rf\ : label is 5;
  attribute C_ENABLE_RLOCS of \gconvfifo.rf\ : label is 0;
  attribute C_ENABLE_RST_SYNC of \gconvfifo.rf\ : label is 1;
  attribute C_EN_SAFETY_CKT of \gconvfifo.rf\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE of \gconvfifo.rf\ : label is 0;
  attribute C_FAMILY of \gconvfifo.rf\ : label is "zynq";
  attribute C_FIFO_TYPE : integer;
  attribute C_FIFO_TYPE of \gconvfifo.rf\ : label is 0;
  attribute C_FULL_FLAGS_RST_VAL of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_ALMOST_EMPTY of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_ALMOST_FULL of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_BACKUP of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_DATA_COUNT of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_INT_CLK of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_MEMINIT_FILE of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_OVERFLOW of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_RD_DATA_COUNT of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_RD_RST of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_RST of \gconvfifo.rf\ : label is 1;
  attribute C_HAS_SRST of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_UNDERFLOW of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_VALID of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_WR_ACK of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_WR_DATA_COUNT of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_WR_RST of \gconvfifo.rf\ : label is 0;
  attribute C_IMPLEMENTATION_TYPE of \gconvfifo.rf\ : label is 0;
  attribute C_INIT_WR_PNTR_VAL of \gconvfifo.rf\ : label is 0;
  attribute C_INTERFACE_TYPE of \gconvfifo.rf\ : label is 0;
  attribute C_MEMORY_TYPE of \gconvfifo.rf\ : label is 2;
  attribute C_MIF_FILE_NAME of \gconvfifo.rf\ : label is "BlankString";
  attribute C_MSGON_VAL of \gconvfifo.rf\ : label is 1;
  attribute C_OPTIMIZATION_MODE of \gconvfifo.rf\ : label is 0;
  attribute C_OVERFLOW_LOW of \gconvfifo.rf\ : label is 0;
  attribute C_POWER_SAVING_MODE of \gconvfifo.rf\ : label is 0;
  attribute C_PRELOAD_LATENCY of \gconvfifo.rf\ : label is 0;
  attribute C_PRELOAD_REGS of \gconvfifo.rf\ : label is 1;
  attribute C_PRIM_FIFO_TYPE of \gconvfifo.rf\ : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \gconvfifo.rf\ : label is 4;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \gconvfifo.rf\ : label is 5;
  attribute C_PROG_EMPTY_TYPE of \gconvfifo.rf\ : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \gconvfifo.rf\ : label is 31;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \gconvfifo.rf\ : label is 30;
  attribute C_PROG_FULL_TYPE of \gconvfifo.rf\ : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH of \gconvfifo.rf\ : label is 6;
  attribute C_RD_DEPTH of \gconvfifo.rf\ : label is 32;
  attribute C_RD_FREQ of \gconvfifo.rf\ : label is 1;
  attribute C_RD_PNTR_WIDTH of \gconvfifo.rf\ : label is 5;
  attribute C_SELECT_XPM of \gconvfifo.rf\ : label is 0;
  attribute C_SYNCHRONIZER_STAGE of \gconvfifo.rf\ : label is 3;
  attribute C_UNDERFLOW_LOW of \gconvfifo.rf\ : label is 0;
  attribute C_USE_DOUT_RST of \gconvfifo.rf\ : label is 0;
  attribute C_USE_ECC of \gconvfifo.rf\ : label is 0;
  attribute C_USE_EMBEDDED_REG of \gconvfifo.rf\ : label is 0;
  attribute C_USE_FIFO16_FLAGS of \gconvfifo.rf\ : label is 0;
  attribute C_USE_FWFT_DATA_COUNT of \gconvfifo.rf\ : label is 1;
  attribute C_USE_INPUT_CE : integer;
  attribute C_USE_INPUT_CE of \gconvfifo.rf\ : label is 0;
  attribute C_USE_OUTPUT_CE : integer;
  attribute C_USE_OUTPUT_CE of \gconvfifo.rf\ : label is 0;
  attribute C_USE_PIPELINE_REG of \gconvfifo.rf\ : label is 0;
  attribute C_USE_SYNC_CLK : integer;
  attribute C_USE_SYNC_CLK of \gconvfifo.rf\ : label is 0;
  attribute C_USE_XPM_CDC of \gconvfifo.rf\ : label is 0;
  attribute C_VALID_LOW of \gconvfifo.rf\ : label is 0;
  attribute C_WR_ACK_LOW of \gconvfifo.rf\ : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH of \gconvfifo.rf\ : label is 6;
  attribute C_WR_DEPTH of \gconvfifo.rf\ : label is 32;
  attribute C_WR_FREQ of \gconvfifo.rf\ : label is 1;
  attribute C_WR_PNTR_WIDTH of \gconvfifo.rf\ : label is 5;
  attribute C_WR_RESPONSE_LATENCY of \gconvfifo.rf\ : label is 1;
  attribute DowngradeIPIdentifiedWarnings of \gconvfifo.rf\ : label is "yes";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gconvfifo.rf\: entity work.VIDEO_R6_auto_pc_0_fifo_generator_top
     port map (
      ALMOST_EMPTY => \NLW_gconvfifo.rf_ALMOST_EMPTY_UNCONNECTED\,
      ALMOST_FULL => \NLW_gconvfifo.rf_ALMOST_FULL_UNCONNECTED\,
      BACKUP => '0',
      BACKUP_MARKER => '0',
      CLK => clk,
      DATA_COUNT(5 downto 0) => \NLW_gconvfifo.rf_DATA_COUNT_UNCONNECTED\(5 downto 0),
      DBITERR => \NLW_gconvfifo.rf_DBITERR_UNCONNECTED\,
      DIN(4 downto 0) => din(4 downto 0),
      DOUT(4 downto 0) => dout(4 downto 0),
      EMPTY => empty,
      EMPTY_FB => \NLW_gconvfifo.rf_EMPTY_FB_UNCONNECTED\,
      END_OF_PACKET => '0',
      FULL => full,
      FULL_FB => \NLW_gconvfifo.rf_FULL_FB_UNCONNECTED\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      INPUT_CE => '0',
      INT_CLK => '0',
      OUTPUT_CE => '0',
      OVERFLOW => \NLW_gconvfifo.rf_OVERFLOW_UNCONNECTED\,
      PROG_EMPTY => \NLW_gconvfifo.rf_PROG_EMPTY_UNCONNECTED\,
      PROG_EMPTY_THRESH(4 downto 0) => B"00000",
      PROG_EMPTY_THRESH_ASSERT(4 downto 0) => B"00000",
      PROG_EMPTY_THRESH_NEGATE(4 downto 0) => B"00000",
      PROG_FULL => \NLW_gconvfifo.rf_PROG_FULL_UNCONNECTED\,
      PROG_FULL_THRESH(4 downto 0) => B"00000",
      PROG_FULL_THRESH_ASSERT(4 downto 0) => B"00000",
      PROG_FULL_THRESH_NEGATE(4 downto 0) => B"00000",
      RD_CLK => '0',
      RD_DATA_COUNT(5 downto 0) => \NLW_gconvfifo.rf_RD_DATA_COUNT_UNCONNECTED\(5 downto 0),
      RD_EN => rd_en,
      RD_RST => '0',
      RD_RST_BUSY => \NLW_gconvfifo.rf_RD_RST_BUSY_UNCONNECTED\,
      RST => rst,
      SBITERR => \NLW_gconvfifo.rf_SBITERR_UNCONNECTED\,
      SCKT_RD_RST_O => \NLW_gconvfifo.rf_SCKT_RD_RST_O_UNCONNECTED\,
      SCKT_WR_RST_O => \NLW_gconvfifo.rf_SCKT_WR_RST_O_UNCONNECTED\,
      SLEEP => '0',
      SRST => '0',
      UNDERFLOW => \NLW_gconvfifo.rf_UNDERFLOW_UNCONNECTED\,
      VALID => \NLW_gconvfifo.rf_VALID_UNCONNECTED\,
      WR_ACK => \NLW_gconvfifo.rf_WR_ACK_UNCONNECTED\,
      WR_CLK => '0',
      WR_DATA_COUNT(5 downto 0) => \NLW_gconvfifo.rf_WR_DATA_COUNT_UNCONNECTED\(5 downto 0),
      WR_EN => wr_en,
      WR_RST => '0',
      WR_RST_BUSY => \NLW_gconvfifo.rf_WR_RST_BUSY_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    sleep : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 5;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 5;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_USE_XPM_CDC : integer;
  attribute C_USE_XPM_CDC of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ : entity is "fifo_generator_v13_1_2_synth";
end \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_ALMOST_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_ALMOST_FULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_EMPTY_FB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_FULL_FB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_PROG_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_PROG_FULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_RD_RST_BUSY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_SCKT_RD_RST_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_SCKT_WR_RST_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_VALID_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_WR_ACK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_WR_RST_BUSY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gconvfifo.rf_RD_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gconvfifo.rf_WR_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute C_AXI_TYPE of \gconvfifo.rf\ : label is 0;
  attribute C_BYTE_STRB_WIDTH : integer;
  attribute C_BYTE_STRB_WIDTH of \gconvfifo.rf\ : label is 8;
  attribute C_COMMON_CLOCK of \gconvfifo.rf\ : label is 1;
  attribute C_COUNT_TYPE of \gconvfifo.rf\ : label is 0;
  attribute C_DATA_COUNT_WIDTH of \gconvfifo.rf\ : label is 6;
  attribute C_DEFAULT_VALUE of \gconvfifo.rf\ : label is "BlankString";
  attribute C_DIN_WIDTH of \gconvfifo.rf\ : label is 5;
  attribute C_DOUT_RST_VAL of \gconvfifo.rf\ : label is "0";
  attribute C_DOUT_WIDTH of \gconvfifo.rf\ : label is 5;
  attribute C_ENABLE_RLOCS of \gconvfifo.rf\ : label is 0;
  attribute C_ENABLE_RST_SYNC of \gconvfifo.rf\ : label is 1;
  attribute C_EN_SAFETY_CKT of \gconvfifo.rf\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE of \gconvfifo.rf\ : label is 0;
  attribute C_FAMILY of \gconvfifo.rf\ : label is "zynq";
  attribute C_FIFO_TYPE : integer;
  attribute C_FIFO_TYPE of \gconvfifo.rf\ : label is 0;
  attribute C_FULL_FLAGS_RST_VAL of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_ALMOST_EMPTY of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_ALMOST_FULL of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_BACKUP of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_DATA_COUNT of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_INT_CLK of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_MEMINIT_FILE of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_OVERFLOW of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_RD_DATA_COUNT of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_RD_RST of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_RST of \gconvfifo.rf\ : label is 1;
  attribute C_HAS_SRST of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_UNDERFLOW of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_VALID of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_WR_ACK of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_WR_DATA_COUNT of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_WR_RST of \gconvfifo.rf\ : label is 0;
  attribute C_IMPLEMENTATION_TYPE of \gconvfifo.rf\ : label is 0;
  attribute C_INIT_WR_PNTR_VAL of \gconvfifo.rf\ : label is 0;
  attribute C_INTERFACE_TYPE of \gconvfifo.rf\ : label is 0;
  attribute C_MEMORY_TYPE of \gconvfifo.rf\ : label is 2;
  attribute C_MIF_FILE_NAME of \gconvfifo.rf\ : label is "BlankString";
  attribute C_MSGON_VAL of \gconvfifo.rf\ : label is 1;
  attribute C_OPTIMIZATION_MODE of \gconvfifo.rf\ : label is 0;
  attribute C_OVERFLOW_LOW of \gconvfifo.rf\ : label is 0;
  attribute C_POWER_SAVING_MODE of \gconvfifo.rf\ : label is 0;
  attribute C_PRELOAD_LATENCY of \gconvfifo.rf\ : label is 0;
  attribute C_PRELOAD_REGS of \gconvfifo.rf\ : label is 1;
  attribute C_PRIM_FIFO_TYPE of \gconvfifo.rf\ : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \gconvfifo.rf\ : label is 4;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \gconvfifo.rf\ : label is 5;
  attribute C_PROG_EMPTY_TYPE of \gconvfifo.rf\ : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \gconvfifo.rf\ : label is 31;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \gconvfifo.rf\ : label is 30;
  attribute C_PROG_FULL_TYPE of \gconvfifo.rf\ : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH of \gconvfifo.rf\ : label is 6;
  attribute C_RD_DEPTH of \gconvfifo.rf\ : label is 32;
  attribute C_RD_FREQ of \gconvfifo.rf\ : label is 1;
  attribute C_RD_PNTR_WIDTH of \gconvfifo.rf\ : label is 5;
  attribute C_SELECT_XPM of \gconvfifo.rf\ : label is 0;
  attribute C_SYNCHRONIZER_STAGE of \gconvfifo.rf\ : label is 3;
  attribute C_UNDERFLOW_LOW of \gconvfifo.rf\ : label is 0;
  attribute C_USE_DOUT_RST of \gconvfifo.rf\ : label is 0;
  attribute C_USE_ECC of \gconvfifo.rf\ : label is 0;
  attribute C_USE_EMBEDDED_REG of \gconvfifo.rf\ : label is 0;
  attribute C_USE_FIFO16_FLAGS of \gconvfifo.rf\ : label is 0;
  attribute C_USE_FWFT_DATA_COUNT of \gconvfifo.rf\ : label is 1;
  attribute C_USE_INPUT_CE : integer;
  attribute C_USE_INPUT_CE of \gconvfifo.rf\ : label is 0;
  attribute C_USE_OUTPUT_CE : integer;
  attribute C_USE_OUTPUT_CE of \gconvfifo.rf\ : label is 0;
  attribute C_USE_PIPELINE_REG of \gconvfifo.rf\ : label is 0;
  attribute C_USE_SYNC_CLK : integer;
  attribute C_USE_SYNC_CLK of \gconvfifo.rf\ : label is 0;
  attribute C_USE_XPM_CDC of \gconvfifo.rf\ : label is 0;
  attribute C_VALID_LOW of \gconvfifo.rf\ : label is 0;
  attribute C_WR_ACK_LOW of \gconvfifo.rf\ : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH of \gconvfifo.rf\ : label is 6;
  attribute C_WR_DEPTH of \gconvfifo.rf\ : label is 32;
  attribute C_WR_FREQ of \gconvfifo.rf\ : label is 1;
  attribute C_WR_PNTR_WIDTH of \gconvfifo.rf\ : label is 5;
  attribute C_WR_RESPONSE_LATENCY of \gconvfifo.rf\ : label is 1;
  attribute DowngradeIPIdentifiedWarnings of \gconvfifo.rf\ : label is "yes";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gconvfifo.rf\: entity work.\VIDEO_R6_auto_pc_0_fifo_generator_top__1\
     port map (
      ALMOST_EMPTY => \NLW_gconvfifo.rf_ALMOST_EMPTY_UNCONNECTED\,
      ALMOST_FULL => \NLW_gconvfifo.rf_ALMOST_FULL_UNCONNECTED\,
      BACKUP => '0',
      BACKUP_MARKER => '0',
      CLK => clk,
      DATA_COUNT(5 downto 0) => \NLW_gconvfifo.rf_DATA_COUNT_UNCONNECTED\(5 downto 0),
      DBITERR => \NLW_gconvfifo.rf_DBITERR_UNCONNECTED\,
      DIN(4 downto 0) => din(4 downto 0),
      DOUT(4 downto 0) => dout(4 downto 0),
      EMPTY => empty,
      EMPTY_FB => \NLW_gconvfifo.rf_EMPTY_FB_UNCONNECTED\,
      END_OF_PACKET => '0',
      FULL => full,
      FULL_FB => \NLW_gconvfifo.rf_FULL_FB_UNCONNECTED\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      INPUT_CE => '0',
      INT_CLK => '0',
      OUTPUT_CE => '0',
      OVERFLOW => \NLW_gconvfifo.rf_OVERFLOW_UNCONNECTED\,
      PROG_EMPTY => \NLW_gconvfifo.rf_PROG_EMPTY_UNCONNECTED\,
      PROG_EMPTY_THRESH(4 downto 0) => B"00000",
      PROG_EMPTY_THRESH_ASSERT(4 downto 0) => B"00000",
      PROG_EMPTY_THRESH_NEGATE(4 downto 0) => B"00000",
      PROG_FULL => \NLW_gconvfifo.rf_PROG_FULL_UNCONNECTED\,
      PROG_FULL_THRESH(4 downto 0) => B"00000",
      PROG_FULL_THRESH_ASSERT(4 downto 0) => B"00000",
      PROG_FULL_THRESH_NEGATE(4 downto 0) => B"00000",
      RD_CLK => '0',
      RD_DATA_COUNT(5 downto 0) => \NLW_gconvfifo.rf_RD_DATA_COUNT_UNCONNECTED\(5 downto 0),
      RD_EN => rd_en,
      RD_RST => '0',
      RD_RST_BUSY => \NLW_gconvfifo.rf_RD_RST_BUSY_UNCONNECTED\,
      RST => rst,
      SBITERR => \NLW_gconvfifo.rf_SBITERR_UNCONNECTED\,
      SCKT_RD_RST_O => \NLW_gconvfifo.rf_SCKT_RD_RST_O_UNCONNECTED\,
      SCKT_WR_RST_O => \NLW_gconvfifo.rf_SCKT_WR_RST_O_UNCONNECTED\,
      SLEEP => '0',
      SRST => '0',
      UNDERFLOW => \NLW_gconvfifo.rf_UNDERFLOW_UNCONNECTED\,
      VALID => \NLW_gconvfifo.rf_VALID_UNCONNECTED\,
      WR_ACK => \NLW_gconvfifo.rf_WR_ACK_UNCONNECTED\,
      WR_CLK => '0',
      WR_DATA_COUNT(5 downto 0) => \NLW_gconvfifo.rf_WR_DATA_COUNT_UNCONNECTED\(5 downto 0),
      WR_EN => wr_en,
      WR_RST => '0',
      WR_RST_BUSY => \NLW_gconvfifo.rf_WR_RST_BUSY_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    sleep : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_USE_XPM_CDC : integer;
  attribute C_USE_XPM_CDC of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ : entity is "fifo_generator_v13_1_2_synth";
end \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_ALMOST_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_ALMOST_FULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_EMPTY_FB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_FULL_FB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_PROG_EMPTY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_PROG_FULL_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_RD_RST_BUSY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_SCKT_RD_RST_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_SCKT_WR_RST_O_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_VALID_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_WR_ACK_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_WR_RST_BUSY_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gconvfifo.rf_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gconvfifo.rf_RD_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gconvfifo.rf_WR_DATA_COUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute C_AXI_TYPE of \gconvfifo.rf\ : label is 0;
  attribute C_BYTE_STRB_WIDTH : integer;
  attribute C_BYTE_STRB_WIDTH of \gconvfifo.rf\ : label is 8;
  attribute C_COMMON_CLOCK of \gconvfifo.rf\ : label is 1;
  attribute C_COUNT_TYPE of \gconvfifo.rf\ : label is 0;
  attribute C_DATA_COUNT_WIDTH of \gconvfifo.rf\ : label is 6;
  attribute C_DEFAULT_VALUE of \gconvfifo.rf\ : label is "BlankString";
  attribute C_DIN_WIDTH of \gconvfifo.rf\ : label is 1;
  attribute C_DOUT_RST_VAL of \gconvfifo.rf\ : label is "0";
  attribute C_DOUT_WIDTH of \gconvfifo.rf\ : label is 1;
  attribute C_ENABLE_RLOCS of \gconvfifo.rf\ : label is 0;
  attribute C_ENABLE_RST_SYNC of \gconvfifo.rf\ : label is 1;
  attribute C_EN_SAFETY_CKT of \gconvfifo.rf\ : label is 0;
  attribute C_ERROR_INJECTION_TYPE of \gconvfifo.rf\ : label is 0;
  attribute C_FAMILY of \gconvfifo.rf\ : label is "zynq";
  attribute C_FIFO_TYPE : integer;
  attribute C_FIFO_TYPE of \gconvfifo.rf\ : label is 0;
  attribute C_FULL_FLAGS_RST_VAL of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_ALMOST_EMPTY of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_ALMOST_FULL of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_BACKUP of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_DATA_COUNT of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_INT_CLK of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_MEMINIT_FILE of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_OVERFLOW of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_RD_DATA_COUNT of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_RD_RST of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_RST of \gconvfifo.rf\ : label is 1;
  attribute C_HAS_SRST of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_UNDERFLOW of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_VALID of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_WR_ACK of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_WR_DATA_COUNT of \gconvfifo.rf\ : label is 0;
  attribute C_HAS_WR_RST of \gconvfifo.rf\ : label is 0;
  attribute C_IMPLEMENTATION_TYPE of \gconvfifo.rf\ : label is 0;
  attribute C_INIT_WR_PNTR_VAL of \gconvfifo.rf\ : label is 0;
  attribute C_INTERFACE_TYPE of \gconvfifo.rf\ : label is 0;
  attribute C_MEMORY_TYPE of \gconvfifo.rf\ : label is 2;
  attribute C_MIF_FILE_NAME of \gconvfifo.rf\ : label is "BlankString";
  attribute C_MSGON_VAL of \gconvfifo.rf\ : label is 1;
  attribute C_OPTIMIZATION_MODE of \gconvfifo.rf\ : label is 0;
  attribute C_OVERFLOW_LOW of \gconvfifo.rf\ : label is 0;
  attribute C_POWER_SAVING_MODE of \gconvfifo.rf\ : label is 0;
  attribute C_PRELOAD_LATENCY of \gconvfifo.rf\ : label is 0;
  attribute C_PRELOAD_REGS of \gconvfifo.rf\ : label is 1;
  attribute C_PRIM_FIFO_TYPE of \gconvfifo.rf\ : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \gconvfifo.rf\ : label is 4;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \gconvfifo.rf\ : label is 5;
  attribute C_PROG_EMPTY_TYPE of \gconvfifo.rf\ : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \gconvfifo.rf\ : label is 31;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \gconvfifo.rf\ : label is 30;
  attribute C_PROG_FULL_TYPE of \gconvfifo.rf\ : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH of \gconvfifo.rf\ : label is 6;
  attribute C_RD_DEPTH of \gconvfifo.rf\ : label is 32;
  attribute C_RD_FREQ of \gconvfifo.rf\ : label is 1;
  attribute C_RD_PNTR_WIDTH of \gconvfifo.rf\ : label is 5;
  attribute C_SELECT_XPM of \gconvfifo.rf\ : label is 0;
  attribute C_SYNCHRONIZER_STAGE of \gconvfifo.rf\ : label is 3;
  attribute C_UNDERFLOW_LOW of \gconvfifo.rf\ : label is 0;
  attribute C_USE_DOUT_RST of \gconvfifo.rf\ : label is 0;
  attribute C_USE_ECC of \gconvfifo.rf\ : label is 0;
  attribute C_USE_EMBEDDED_REG of \gconvfifo.rf\ : label is 0;
  attribute C_USE_FIFO16_FLAGS of \gconvfifo.rf\ : label is 0;
  attribute C_USE_FWFT_DATA_COUNT of \gconvfifo.rf\ : label is 1;
  attribute C_USE_INPUT_CE : integer;
  attribute C_USE_INPUT_CE of \gconvfifo.rf\ : label is 0;
  attribute C_USE_OUTPUT_CE : integer;
  attribute C_USE_OUTPUT_CE of \gconvfifo.rf\ : label is 0;
  attribute C_USE_PIPELINE_REG of \gconvfifo.rf\ : label is 0;
  attribute C_USE_SYNC_CLK : integer;
  attribute C_USE_SYNC_CLK of \gconvfifo.rf\ : label is 0;
  attribute C_USE_XPM_CDC of \gconvfifo.rf\ : label is 0;
  attribute C_VALID_LOW of \gconvfifo.rf\ : label is 0;
  attribute C_WR_ACK_LOW of \gconvfifo.rf\ : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH of \gconvfifo.rf\ : label is 6;
  attribute C_WR_DEPTH of \gconvfifo.rf\ : label is 32;
  attribute C_WR_FREQ of \gconvfifo.rf\ : label is 1;
  attribute C_WR_PNTR_WIDTH of \gconvfifo.rf\ : label is 5;
  attribute C_WR_RESPONSE_LATENCY of \gconvfifo.rf\ : label is 1;
  attribute DowngradeIPIdentifiedWarnings of \gconvfifo.rf\ : label is "yes";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gconvfifo.rf\: entity work.\VIDEO_R6_auto_pc_0_fifo_generator_top__parameterized0\
     port map (
      ALMOST_EMPTY => \NLW_gconvfifo.rf_ALMOST_EMPTY_UNCONNECTED\,
      ALMOST_FULL => \NLW_gconvfifo.rf_ALMOST_FULL_UNCONNECTED\,
      BACKUP => '0',
      BACKUP_MARKER => '0',
      CLK => clk,
      DATA_COUNT(5 downto 0) => \NLW_gconvfifo.rf_DATA_COUNT_UNCONNECTED\(5 downto 0),
      DBITERR => \NLW_gconvfifo.rf_DBITERR_UNCONNECTED\,
      DIN(0) => din(0),
      DOUT(0) => dout(0),
      EMPTY => empty,
      EMPTY_FB => \NLW_gconvfifo.rf_EMPTY_FB_UNCONNECTED\,
      END_OF_PACKET => '0',
      FULL => full,
      FULL_FB => \NLW_gconvfifo.rf_FULL_FB_UNCONNECTED\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      INPUT_CE => '0',
      INT_CLK => '0',
      OUTPUT_CE => '0',
      OVERFLOW => \NLW_gconvfifo.rf_OVERFLOW_UNCONNECTED\,
      PROG_EMPTY => \NLW_gconvfifo.rf_PROG_EMPTY_UNCONNECTED\,
      PROG_EMPTY_THRESH(4 downto 0) => B"00000",
      PROG_EMPTY_THRESH_ASSERT(4 downto 0) => B"00000",
      PROG_EMPTY_THRESH_NEGATE(4 downto 0) => B"00000",
      PROG_FULL => \NLW_gconvfifo.rf_PROG_FULL_UNCONNECTED\,
      PROG_FULL_THRESH(4 downto 0) => B"00000",
      PROG_FULL_THRESH_ASSERT(4 downto 0) => B"00000",
      PROG_FULL_THRESH_NEGATE(4 downto 0) => B"00000",
      RD_CLK => '0',
      RD_DATA_COUNT(5 downto 0) => \NLW_gconvfifo.rf_RD_DATA_COUNT_UNCONNECTED\(5 downto 0),
      RD_EN => rd_en,
      RD_RST => '0',
      RD_RST_BUSY => \NLW_gconvfifo.rf_RD_RST_BUSY_UNCONNECTED\,
      RST => rst,
      SBITERR => \NLW_gconvfifo.rf_SBITERR_UNCONNECTED\,
      SCKT_RD_RST_O => \NLW_gconvfifo.rf_SCKT_RD_RST_O_UNCONNECTED\,
      SCKT_WR_RST_O => \NLW_gconvfifo.rf_SCKT_WR_RST_O_UNCONNECTED\,
      SLEEP => '0',
      SRST => '0',
      UNDERFLOW => \NLW_gconvfifo.rf_UNDERFLOW_UNCONNECTED\,
      VALID => \NLW_gconvfifo.rf_VALID_UNCONNECTED\,
      WR_ACK => \NLW_gconvfifo.rf_WR_ACK_UNCONNECTED\,
      WR_CLK => '0',
      WR_DATA_COUNT(5 downto 0) => \NLW_gconvfifo.rf_WR_DATA_COUNT_UNCONNECTED\(5 downto 0),
      WR_EN => wr_en,
      WR_RST => '0',
      WR_RST_BUSY => \NLW_gconvfifo.rf_WR_RST_BUSY_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 5;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 5;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 : entity is "fifo_generator_v13_1_2";
end VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2;

architecture STRUCTURE of VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_inst_fifo_gen_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_fifo_gen_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_fifo_gen_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_fifo_gen_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_fifo_gen_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_fifo_gen_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_fifo_gen_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_fifo_gen_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_fifo_gen_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_fifo_gen_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_fifo_gen_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_fifo_gen_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_fifo_gen_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_fifo_gen_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_fifo_gen_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_fifo_gen_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_fifo_gen_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_fifo_gen_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_fifo_gen_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_fifo_gen_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_fifo_gen_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_fifo_gen_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_fifo_gen_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_fifo_gen_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_fifo_gen_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_fifo_gen_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_fifo_gen_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_fifo_gen_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_fifo_gen_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_fifo_gen_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT of inst_fifo_gen : label is 0;
  attribute C_APPLICATION_TYPE_AXIS of inst_fifo_gen : label is 0;
  attribute C_APPLICATION_TYPE_RACH of inst_fifo_gen : label is 0;
  attribute C_APPLICATION_TYPE_RDCH of inst_fifo_gen : label is 0;
  attribute C_APPLICATION_TYPE_WACH of inst_fifo_gen : label is 0;
  attribute C_APPLICATION_TYPE_WDCH of inst_fifo_gen : label is 0;
  attribute C_APPLICATION_TYPE_WRCH of inst_fifo_gen : label is 0;
  attribute C_AXIS_TDATA_WIDTH of inst_fifo_gen : label is 64;
  attribute C_AXIS_TDEST_WIDTH of inst_fifo_gen : label is 4;
  attribute C_AXIS_TID_WIDTH of inst_fifo_gen : label is 8;
  attribute C_AXIS_TKEEP_WIDTH of inst_fifo_gen : label is 4;
  attribute C_AXIS_TSTRB_WIDTH of inst_fifo_gen : label is 4;
  attribute C_AXIS_TUSER_WIDTH of inst_fifo_gen : label is 4;
  attribute C_AXIS_TYPE of inst_fifo_gen : label is 0;
  attribute C_AXI_ADDR_WIDTH of inst_fifo_gen : label is 32;
  attribute C_AXI_ARUSER_WIDTH of inst_fifo_gen : label is 1;
  attribute C_AXI_AWUSER_WIDTH of inst_fifo_gen : label is 1;
  attribute C_AXI_BUSER_WIDTH of inst_fifo_gen : label is 1;
  attribute C_AXI_DATA_WIDTH of inst_fifo_gen : label is 64;
  attribute C_AXI_ID_WIDTH of inst_fifo_gen : label is 4;
  attribute C_AXI_LEN_WIDTH of inst_fifo_gen : label is 8;
  attribute C_AXI_LOCK_WIDTH of inst_fifo_gen : label is 2;
  attribute C_AXI_RUSER_WIDTH of inst_fifo_gen : label is 1;
  attribute C_AXI_TYPE of inst_fifo_gen : label is 0;
  attribute C_AXI_WUSER_WIDTH of inst_fifo_gen : label is 1;
  attribute C_COMMON_CLOCK of inst_fifo_gen : label is 1;
  attribute C_COUNT_TYPE of inst_fifo_gen : label is 0;
  attribute C_DATA_COUNT_WIDTH of inst_fifo_gen : label is 6;
  attribute C_DEFAULT_VALUE of inst_fifo_gen : label is "BlankString";
  attribute C_DIN_WIDTH of inst_fifo_gen : label is 5;
  attribute C_DIN_WIDTH_AXIS of inst_fifo_gen : label is 1;
  attribute C_DIN_WIDTH_RACH of inst_fifo_gen : label is 32;
  attribute C_DIN_WIDTH_RDCH of inst_fifo_gen : label is 64;
  attribute C_DIN_WIDTH_WACH of inst_fifo_gen : label is 32;
  attribute C_DIN_WIDTH_WDCH of inst_fifo_gen : label is 64;
  attribute C_DIN_WIDTH_WRCH of inst_fifo_gen : label is 2;
  attribute C_DOUT_RST_VAL of inst_fifo_gen : label is "0";
  attribute C_DOUT_WIDTH of inst_fifo_gen : label is 5;
  attribute C_ENABLE_RLOCS of inst_fifo_gen : label is 0;
  attribute C_ENABLE_RST_SYNC of inst_fifo_gen : label is 1;
  attribute C_EN_SAFETY_CKT of inst_fifo_gen : label is 0;
  attribute C_ERROR_INJECTION_TYPE of inst_fifo_gen : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS of inst_fifo_gen : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH of inst_fifo_gen : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH of inst_fifo_gen : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH of inst_fifo_gen : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH of inst_fifo_gen : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH of inst_fifo_gen : label is 0;
  attribute C_FAMILY of inst_fifo_gen : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL of inst_fifo_gen : label is 0;
  attribute C_HAS_ALMOST_EMPTY of inst_fifo_gen : label is 0;
  attribute C_HAS_ALMOST_FULL of inst_fifo_gen : label is 0;
  attribute C_HAS_AXIS_TDATA of inst_fifo_gen : label is 0;
  attribute C_HAS_AXIS_TDEST of inst_fifo_gen : label is 0;
  attribute C_HAS_AXIS_TID of inst_fifo_gen : label is 0;
  attribute C_HAS_AXIS_TKEEP of inst_fifo_gen : label is 0;
  attribute C_HAS_AXIS_TLAST of inst_fifo_gen : label is 0;
  attribute C_HAS_AXIS_TREADY of inst_fifo_gen : label is 1;
  attribute C_HAS_AXIS_TSTRB of inst_fifo_gen : label is 0;
  attribute C_HAS_AXIS_TUSER of inst_fifo_gen : label is 0;
  attribute C_HAS_AXI_ARUSER of inst_fifo_gen : label is 0;
  attribute C_HAS_AXI_AWUSER of inst_fifo_gen : label is 0;
  attribute C_HAS_AXI_BUSER of inst_fifo_gen : label is 0;
  attribute C_HAS_AXI_ID of inst_fifo_gen : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL of inst_fifo_gen : label is 0;
  attribute C_HAS_AXI_RUSER of inst_fifo_gen : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL of inst_fifo_gen : label is 0;
  attribute C_HAS_AXI_WUSER of inst_fifo_gen : label is 0;
  attribute C_HAS_BACKUP of inst_fifo_gen : label is 0;
  attribute C_HAS_DATA_COUNT of inst_fifo_gen : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS of inst_fifo_gen : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH of inst_fifo_gen : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH of inst_fifo_gen : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH of inst_fifo_gen : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH of inst_fifo_gen : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH of inst_fifo_gen : label is 0;
  attribute C_HAS_INT_CLK of inst_fifo_gen : label is 0;
  attribute C_HAS_MASTER_CE of inst_fifo_gen : label is 0;
  attribute C_HAS_MEMINIT_FILE of inst_fifo_gen : label is 0;
  attribute C_HAS_OVERFLOW of inst_fifo_gen : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS of inst_fifo_gen : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH of inst_fifo_gen : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH of inst_fifo_gen : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH of inst_fifo_gen : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH of inst_fifo_gen : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH of inst_fifo_gen : label is 0;
  attribute C_HAS_RD_DATA_COUNT of inst_fifo_gen : label is 0;
  attribute C_HAS_RD_RST of inst_fifo_gen : label is 0;
  attribute C_HAS_RST of inst_fifo_gen : label is 1;
  attribute C_HAS_SLAVE_CE of inst_fifo_gen : label is 0;
  attribute C_HAS_SRST of inst_fifo_gen : label is 0;
  attribute C_HAS_UNDERFLOW of inst_fifo_gen : label is 0;
  attribute C_HAS_VALID of inst_fifo_gen : label is 0;
  attribute C_HAS_WR_ACK of inst_fifo_gen : label is 0;
  attribute C_HAS_WR_DATA_COUNT of inst_fifo_gen : label is 0;
  attribute C_HAS_WR_RST of inst_fifo_gen : label is 0;
  attribute C_IMPLEMENTATION_TYPE of inst_fifo_gen : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS of inst_fifo_gen : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH of inst_fifo_gen : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH of inst_fifo_gen : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH of inst_fifo_gen : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH of inst_fifo_gen : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH of inst_fifo_gen : label is 1;
  attribute C_INIT_WR_PNTR_VAL of inst_fifo_gen : label is 0;
  attribute C_INTERFACE_TYPE of inst_fifo_gen : label is 0;
  attribute C_MEMORY_TYPE of inst_fifo_gen : label is 2;
  attribute C_MIF_FILE_NAME of inst_fifo_gen : label is "BlankString";
  attribute C_MSGON_VAL of inst_fifo_gen : label is 1;
  attribute C_OPTIMIZATION_MODE of inst_fifo_gen : label is 0;
  attribute C_OVERFLOW_LOW of inst_fifo_gen : label is 0;
  attribute C_POWER_SAVING_MODE of inst_fifo_gen : label is 0;
  attribute C_PRELOAD_LATENCY of inst_fifo_gen : label is 0;
  attribute C_PRELOAD_REGS of inst_fifo_gen : label is 1;
  attribute C_PRIM_FIFO_TYPE of inst_fifo_gen : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS of inst_fifo_gen : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH of inst_fifo_gen : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH of inst_fifo_gen : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH of inst_fifo_gen : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH of inst_fifo_gen : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH of inst_fifo_gen : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of inst_fifo_gen : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of inst_fifo_gen : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of inst_fifo_gen : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of inst_fifo_gen : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of inst_fifo_gen : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of inst_fifo_gen : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of inst_fifo_gen : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of inst_fifo_gen : label is 5;
  attribute C_PROG_EMPTY_TYPE of inst_fifo_gen : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS of inst_fifo_gen : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH of inst_fifo_gen : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH of inst_fifo_gen : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH of inst_fifo_gen : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH of inst_fifo_gen : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH of inst_fifo_gen : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of inst_fifo_gen : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of inst_fifo_gen : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of inst_fifo_gen : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of inst_fifo_gen : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of inst_fifo_gen : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of inst_fifo_gen : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of inst_fifo_gen : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of inst_fifo_gen : label is 30;
  attribute C_PROG_FULL_TYPE of inst_fifo_gen : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS of inst_fifo_gen : label is 0;
  attribute C_PROG_FULL_TYPE_RACH of inst_fifo_gen : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH of inst_fifo_gen : label is 0;
  attribute C_PROG_FULL_TYPE_WACH of inst_fifo_gen : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH of inst_fifo_gen : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH of inst_fifo_gen : label is 0;
  attribute C_RACH_TYPE of inst_fifo_gen : label is 0;
  attribute C_RDCH_TYPE of inst_fifo_gen : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH of inst_fifo_gen : label is 6;
  attribute C_RD_DEPTH of inst_fifo_gen : label is 32;
  attribute C_RD_FREQ of inst_fifo_gen : label is 1;
  attribute C_RD_PNTR_WIDTH of inst_fifo_gen : label is 5;
  attribute C_REG_SLICE_MODE_AXIS of inst_fifo_gen : label is 0;
  attribute C_REG_SLICE_MODE_RACH of inst_fifo_gen : label is 0;
  attribute C_REG_SLICE_MODE_RDCH of inst_fifo_gen : label is 0;
  attribute C_REG_SLICE_MODE_WACH of inst_fifo_gen : label is 0;
  attribute C_REG_SLICE_MODE_WDCH of inst_fifo_gen : label is 0;
  attribute C_REG_SLICE_MODE_WRCH of inst_fifo_gen : label is 0;
  attribute C_SELECT_XPM of inst_fifo_gen : label is 0;
  attribute C_SYNCHRONIZER_STAGE of inst_fifo_gen : label is 3;
  attribute C_UNDERFLOW_LOW of inst_fifo_gen : label is 0;
  attribute C_USE_COMMON_OVERFLOW of inst_fifo_gen : label is 0;
  attribute C_USE_COMMON_UNDERFLOW of inst_fifo_gen : label is 0;
  attribute C_USE_DEFAULT_SETTINGS of inst_fifo_gen : label is 0;
  attribute C_USE_DOUT_RST of inst_fifo_gen : label is 0;
  attribute C_USE_ECC of inst_fifo_gen : label is 0;
  attribute C_USE_ECC_AXIS of inst_fifo_gen : label is 0;
  attribute C_USE_ECC_RACH of inst_fifo_gen : label is 0;
  attribute C_USE_ECC_RDCH of inst_fifo_gen : label is 0;
  attribute C_USE_ECC_WACH of inst_fifo_gen : label is 0;
  attribute C_USE_ECC_WDCH of inst_fifo_gen : label is 0;
  attribute C_USE_ECC_WRCH of inst_fifo_gen : label is 0;
  attribute C_USE_EMBEDDED_REG of inst_fifo_gen : label is 0;
  attribute C_USE_FIFO16_FLAGS of inst_fifo_gen : label is 0;
  attribute C_USE_FWFT_DATA_COUNT of inst_fifo_gen : label is 1;
  attribute C_USE_PIPELINE_REG of inst_fifo_gen : label is 0;
  attribute C_USE_XPM_CDC : integer;
  attribute C_USE_XPM_CDC of inst_fifo_gen : label is 0;
  attribute C_VALID_LOW of inst_fifo_gen : label is 0;
  attribute C_WACH_TYPE of inst_fifo_gen : label is 0;
  attribute C_WDCH_TYPE of inst_fifo_gen : label is 0;
  attribute C_WRCH_TYPE of inst_fifo_gen : label is 0;
  attribute C_WR_ACK_LOW of inst_fifo_gen : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH of inst_fifo_gen : label is 6;
  attribute C_WR_DEPTH of inst_fifo_gen : label is 32;
  attribute C_WR_DEPTH_AXIS of inst_fifo_gen : label is 1024;
  attribute C_WR_DEPTH_RACH of inst_fifo_gen : label is 16;
  attribute C_WR_DEPTH_RDCH of inst_fifo_gen : label is 1024;
  attribute C_WR_DEPTH_WACH of inst_fifo_gen : label is 16;
  attribute C_WR_DEPTH_WDCH of inst_fifo_gen : label is 1024;
  attribute C_WR_DEPTH_WRCH of inst_fifo_gen : label is 16;
  attribute C_WR_FREQ of inst_fifo_gen : label is 1;
  attribute C_WR_PNTR_WIDTH of inst_fifo_gen : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS of inst_fifo_gen : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH of inst_fifo_gen : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH of inst_fifo_gen : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH of inst_fifo_gen : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH of inst_fifo_gen : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH of inst_fifo_gen : label is 4;
  attribute C_WR_RESPONSE_LATENCY of inst_fifo_gen : label is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of inst_fifo_gen : label is "yes";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth
     port map (
      almost_empty => NLW_inst_fifo_gen_almost_empty_UNCONNECTED,
      almost_full => NLW_inst_fifo_gen_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_inst_fifo_gen_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_inst_fifo_gen_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_inst_fifo_gen_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_inst_fifo_gen_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_inst_fifo_gen_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_inst_fifo_gen_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_inst_fifo_gen_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_inst_fifo_gen_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_inst_fifo_gen_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_inst_fifo_gen_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_inst_fifo_gen_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_inst_fifo_gen_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_inst_fifo_gen_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_inst_fifo_gen_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_inst_fifo_gen_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_inst_fifo_gen_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_inst_fifo_gen_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_inst_fifo_gen_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_inst_fifo_gen_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_inst_fifo_gen_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_inst_fifo_gen_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_inst_fifo_gen_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_inst_fifo_gen_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_inst_fifo_gen_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_inst_fifo_gen_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_inst_fifo_gen_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_inst_fifo_gen_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_inst_fifo_gen_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_inst_fifo_gen_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_inst_fifo_gen_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_inst_fifo_gen_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_inst_fifo_gen_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_inst_fifo_gen_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_inst_fifo_gen_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_inst_fifo_gen_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_inst_fifo_gen_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_inst_fifo_gen_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_inst_fifo_gen_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_inst_fifo_gen_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_inst_fifo_gen_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_inst_fifo_gen_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_inst_fifo_gen_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_inst_fifo_gen_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_inst_fifo_gen_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_inst_fifo_gen_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_inst_fifo_gen_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_inst_fifo_gen_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_inst_fifo_gen_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_inst_fifo_gen_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_inst_fifo_gen_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_inst_fifo_gen_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_inst_fifo_gen_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_inst_fifo_gen_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_inst_fifo_gen_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(5 downto 0) => NLW_inst_fifo_gen_data_count_UNCONNECTED(5 downto 0),
      dbiterr => NLW_inst_fifo_gen_dbiterr_UNCONNECTED,
      din(4 downto 0) => din(4 downto 0),
      dout(4 downto 0) => dout(4 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_inst_fifo_gen_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_inst_fifo_gen_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_inst_fifo_gen_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_inst_fifo_gen_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_inst_fifo_gen_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_inst_fifo_gen_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_inst_fifo_gen_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_inst_fifo_gen_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_inst_fifo_gen_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_inst_fifo_gen_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_inst_fifo_gen_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_inst_fifo_gen_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_inst_fifo_gen_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_inst_fifo_gen_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_inst_fifo_gen_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_inst_fifo_gen_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_inst_fifo_gen_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_inst_fifo_gen_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_inst_fifo_gen_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_inst_fifo_gen_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_inst_fifo_gen_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_inst_fifo_gen_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_inst_fifo_gen_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_inst_fifo_gen_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_inst_fifo_gen_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_inst_fifo_gen_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_inst_fifo_gen_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_inst_fifo_gen_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_inst_fifo_gen_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_inst_fifo_gen_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_inst_fifo_gen_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_inst_fifo_gen_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_inst_fifo_gen_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_inst_fifo_gen_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_inst_fifo_gen_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_inst_fifo_gen_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_inst_fifo_gen_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_inst_fifo_gen_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_inst_fifo_gen_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_inst_fifo_gen_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_inst_fifo_gen_overflow_UNCONNECTED,
      prog_empty => NLW_inst_fifo_gen_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_inst_fifo_gen_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => '0',
      rd_data_count(5 downto 0) => NLW_inst_fifo_gen_rd_data_count_UNCONNECTED(5 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_inst_fifo_gen_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_inst_fifo_gen_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_inst_fifo_gen_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_inst_fifo_gen_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_inst_fifo_gen_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_inst_fifo_gen_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_inst_fifo_gen_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_inst_fifo_gen_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_inst_fifo_gen_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_inst_fifo_gen_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_inst_fifo_gen_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_inst_fifo_gen_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_inst_fifo_gen_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_inst_fifo_gen_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_inst_fifo_gen_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_inst_fifo_gen_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_inst_fifo_gen_underflow_UNCONNECTED,
      valid => NLW_inst_fifo_gen_valid_UNCONNECTED,
      wr_ack => NLW_inst_fifo_gen_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(5 downto 0) => NLW_inst_fifo_gen_wr_data_count_UNCONNECTED(5 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_inst_fifo_gen_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 5;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 5;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ : entity is "fifo_generator_v13_1_2";
end \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_inst_fifo_gen_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_fifo_gen_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_fifo_gen_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_fifo_gen_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_fifo_gen_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_fifo_gen_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_fifo_gen_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_fifo_gen_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_fifo_gen_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_fifo_gen_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_fifo_gen_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_fifo_gen_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_fifo_gen_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_fifo_gen_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_fifo_gen_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_fifo_gen_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_fifo_gen_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_fifo_gen_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_fifo_gen_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_fifo_gen_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_fifo_gen_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_fifo_gen_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_fifo_gen_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_fifo_gen_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_fifo_gen_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_fifo_gen_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_fifo_gen_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_fifo_gen_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_fifo_gen_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_fifo_gen_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT of inst_fifo_gen : label is 0;
  attribute C_APPLICATION_TYPE_AXIS of inst_fifo_gen : label is 0;
  attribute C_APPLICATION_TYPE_RACH of inst_fifo_gen : label is 0;
  attribute C_APPLICATION_TYPE_RDCH of inst_fifo_gen : label is 0;
  attribute C_APPLICATION_TYPE_WACH of inst_fifo_gen : label is 0;
  attribute C_APPLICATION_TYPE_WDCH of inst_fifo_gen : label is 0;
  attribute C_APPLICATION_TYPE_WRCH of inst_fifo_gen : label is 0;
  attribute C_AXIS_TDATA_WIDTH of inst_fifo_gen : label is 64;
  attribute C_AXIS_TDEST_WIDTH of inst_fifo_gen : label is 4;
  attribute C_AXIS_TID_WIDTH of inst_fifo_gen : label is 8;
  attribute C_AXIS_TKEEP_WIDTH of inst_fifo_gen : label is 4;
  attribute C_AXIS_TSTRB_WIDTH of inst_fifo_gen : label is 4;
  attribute C_AXIS_TUSER_WIDTH of inst_fifo_gen : label is 4;
  attribute C_AXIS_TYPE of inst_fifo_gen : label is 0;
  attribute C_AXI_ADDR_WIDTH of inst_fifo_gen : label is 32;
  attribute C_AXI_ARUSER_WIDTH of inst_fifo_gen : label is 1;
  attribute C_AXI_AWUSER_WIDTH of inst_fifo_gen : label is 1;
  attribute C_AXI_BUSER_WIDTH of inst_fifo_gen : label is 1;
  attribute C_AXI_DATA_WIDTH of inst_fifo_gen : label is 64;
  attribute C_AXI_ID_WIDTH of inst_fifo_gen : label is 4;
  attribute C_AXI_LEN_WIDTH of inst_fifo_gen : label is 8;
  attribute C_AXI_LOCK_WIDTH of inst_fifo_gen : label is 2;
  attribute C_AXI_RUSER_WIDTH of inst_fifo_gen : label is 1;
  attribute C_AXI_TYPE of inst_fifo_gen : label is 0;
  attribute C_AXI_WUSER_WIDTH of inst_fifo_gen : label is 1;
  attribute C_COMMON_CLOCK of inst_fifo_gen : label is 1;
  attribute C_COUNT_TYPE of inst_fifo_gen : label is 0;
  attribute C_DATA_COUNT_WIDTH of inst_fifo_gen : label is 6;
  attribute C_DEFAULT_VALUE of inst_fifo_gen : label is "BlankString";
  attribute C_DIN_WIDTH of inst_fifo_gen : label is 5;
  attribute C_DIN_WIDTH_AXIS of inst_fifo_gen : label is 1;
  attribute C_DIN_WIDTH_RACH of inst_fifo_gen : label is 32;
  attribute C_DIN_WIDTH_RDCH of inst_fifo_gen : label is 64;
  attribute C_DIN_WIDTH_WACH of inst_fifo_gen : label is 32;
  attribute C_DIN_WIDTH_WDCH of inst_fifo_gen : label is 64;
  attribute C_DIN_WIDTH_WRCH of inst_fifo_gen : label is 2;
  attribute C_DOUT_RST_VAL of inst_fifo_gen : label is "0";
  attribute C_DOUT_WIDTH of inst_fifo_gen : label is 5;
  attribute C_ENABLE_RLOCS of inst_fifo_gen : label is 0;
  attribute C_ENABLE_RST_SYNC of inst_fifo_gen : label is 1;
  attribute C_EN_SAFETY_CKT of inst_fifo_gen : label is 0;
  attribute C_ERROR_INJECTION_TYPE of inst_fifo_gen : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS of inst_fifo_gen : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH of inst_fifo_gen : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH of inst_fifo_gen : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH of inst_fifo_gen : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH of inst_fifo_gen : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH of inst_fifo_gen : label is 0;
  attribute C_FAMILY of inst_fifo_gen : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL of inst_fifo_gen : label is 0;
  attribute C_HAS_ALMOST_EMPTY of inst_fifo_gen : label is 0;
  attribute C_HAS_ALMOST_FULL of inst_fifo_gen : label is 0;
  attribute C_HAS_AXIS_TDATA of inst_fifo_gen : label is 0;
  attribute C_HAS_AXIS_TDEST of inst_fifo_gen : label is 0;
  attribute C_HAS_AXIS_TID of inst_fifo_gen : label is 0;
  attribute C_HAS_AXIS_TKEEP of inst_fifo_gen : label is 0;
  attribute C_HAS_AXIS_TLAST of inst_fifo_gen : label is 0;
  attribute C_HAS_AXIS_TREADY of inst_fifo_gen : label is 1;
  attribute C_HAS_AXIS_TSTRB of inst_fifo_gen : label is 0;
  attribute C_HAS_AXIS_TUSER of inst_fifo_gen : label is 0;
  attribute C_HAS_AXI_ARUSER of inst_fifo_gen : label is 0;
  attribute C_HAS_AXI_AWUSER of inst_fifo_gen : label is 0;
  attribute C_HAS_AXI_BUSER of inst_fifo_gen : label is 0;
  attribute C_HAS_AXI_ID of inst_fifo_gen : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL of inst_fifo_gen : label is 0;
  attribute C_HAS_AXI_RUSER of inst_fifo_gen : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL of inst_fifo_gen : label is 0;
  attribute C_HAS_AXI_WUSER of inst_fifo_gen : label is 0;
  attribute C_HAS_BACKUP of inst_fifo_gen : label is 0;
  attribute C_HAS_DATA_COUNT of inst_fifo_gen : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS of inst_fifo_gen : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH of inst_fifo_gen : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH of inst_fifo_gen : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH of inst_fifo_gen : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH of inst_fifo_gen : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH of inst_fifo_gen : label is 0;
  attribute C_HAS_INT_CLK of inst_fifo_gen : label is 0;
  attribute C_HAS_MASTER_CE of inst_fifo_gen : label is 0;
  attribute C_HAS_MEMINIT_FILE of inst_fifo_gen : label is 0;
  attribute C_HAS_OVERFLOW of inst_fifo_gen : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS of inst_fifo_gen : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH of inst_fifo_gen : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH of inst_fifo_gen : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH of inst_fifo_gen : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH of inst_fifo_gen : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH of inst_fifo_gen : label is 0;
  attribute C_HAS_RD_DATA_COUNT of inst_fifo_gen : label is 0;
  attribute C_HAS_RD_RST of inst_fifo_gen : label is 0;
  attribute C_HAS_RST of inst_fifo_gen : label is 1;
  attribute C_HAS_SLAVE_CE of inst_fifo_gen : label is 0;
  attribute C_HAS_SRST of inst_fifo_gen : label is 0;
  attribute C_HAS_UNDERFLOW of inst_fifo_gen : label is 0;
  attribute C_HAS_VALID of inst_fifo_gen : label is 0;
  attribute C_HAS_WR_ACK of inst_fifo_gen : label is 0;
  attribute C_HAS_WR_DATA_COUNT of inst_fifo_gen : label is 0;
  attribute C_HAS_WR_RST of inst_fifo_gen : label is 0;
  attribute C_IMPLEMENTATION_TYPE of inst_fifo_gen : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS of inst_fifo_gen : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH of inst_fifo_gen : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH of inst_fifo_gen : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH of inst_fifo_gen : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH of inst_fifo_gen : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH of inst_fifo_gen : label is 1;
  attribute C_INIT_WR_PNTR_VAL of inst_fifo_gen : label is 0;
  attribute C_INTERFACE_TYPE of inst_fifo_gen : label is 0;
  attribute C_MEMORY_TYPE of inst_fifo_gen : label is 2;
  attribute C_MIF_FILE_NAME of inst_fifo_gen : label is "BlankString";
  attribute C_MSGON_VAL of inst_fifo_gen : label is 1;
  attribute C_OPTIMIZATION_MODE of inst_fifo_gen : label is 0;
  attribute C_OVERFLOW_LOW of inst_fifo_gen : label is 0;
  attribute C_POWER_SAVING_MODE of inst_fifo_gen : label is 0;
  attribute C_PRELOAD_LATENCY of inst_fifo_gen : label is 0;
  attribute C_PRELOAD_REGS of inst_fifo_gen : label is 1;
  attribute C_PRIM_FIFO_TYPE of inst_fifo_gen : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS of inst_fifo_gen : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH of inst_fifo_gen : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH of inst_fifo_gen : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH of inst_fifo_gen : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH of inst_fifo_gen : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH of inst_fifo_gen : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of inst_fifo_gen : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of inst_fifo_gen : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of inst_fifo_gen : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of inst_fifo_gen : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of inst_fifo_gen : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of inst_fifo_gen : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of inst_fifo_gen : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of inst_fifo_gen : label is 5;
  attribute C_PROG_EMPTY_TYPE of inst_fifo_gen : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS of inst_fifo_gen : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH of inst_fifo_gen : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH of inst_fifo_gen : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH of inst_fifo_gen : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH of inst_fifo_gen : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH of inst_fifo_gen : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of inst_fifo_gen : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of inst_fifo_gen : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of inst_fifo_gen : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of inst_fifo_gen : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of inst_fifo_gen : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of inst_fifo_gen : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of inst_fifo_gen : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of inst_fifo_gen : label is 30;
  attribute C_PROG_FULL_TYPE of inst_fifo_gen : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS of inst_fifo_gen : label is 0;
  attribute C_PROG_FULL_TYPE_RACH of inst_fifo_gen : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH of inst_fifo_gen : label is 0;
  attribute C_PROG_FULL_TYPE_WACH of inst_fifo_gen : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH of inst_fifo_gen : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH of inst_fifo_gen : label is 0;
  attribute C_RACH_TYPE of inst_fifo_gen : label is 0;
  attribute C_RDCH_TYPE of inst_fifo_gen : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH of inst_fifo_gen : label is 6;
  attribute C_RD_DEPTH of inst_fifo_gen : label is 32;
  attribute C_RD_FREQ of inst_fifo_gen : label is 1;
  attribute C_RD_PNTR_WIDTH of inst_fifo_gen : label is 5;
  attribute C_REG_SLICE_MODE_AXIS of inst_fifo_gen : label is 0;
  attribute C_REG_SLICE_MODE_RACH of inst_fifo_gen : label is 0;
  attribute C_REG_SLICE_MODE_RDCH of inst_fifo_gen : label is 0;
  attribute C_REG_SLICE_MODE_WACH of inst_fifo_gen : label is 0;
  attribute C_REG_SLICE_MODE_WDCH of inst_fifo_gen : label is 0;
  attribute C_REG_SLICE_MODE_WRCH of inst_fifo_gen : label is 0;
  attribute C_SELECT_XPM of inst_fifo_gen : label is 0;
  attribute C_SYNCHRONIZER_STAGE of inst_fifo_gen : label is 3;
  attribute C_UNDERFLOW_LOW of inst_fifo_gen : label is 0;
  attribute C_USE_COMMON_OVERFLOW of inst_fifo_gen : label is 0;
  attribute C_USE_COMMON_UNDERFLOW of inst_fifo_gen : label is 0;
  attribute C_USE_DEFAULT_SETTINGS of inst_fifo_gen : label is 0;
  attribute C_USE_DOUT_RST of inst_fifo_gen : label is 0;
  attribute C_USE_ECC of inst_fifo_gen : label is 0;
  attribute C_USE_ECC_AXIS of inst_fifo_gen : label is 0;
  attribute C_USE_ECC_RACH of inst_fifo_gen : label is 0;
  attribute C_USE_ECC_RDCH of inst_fifo_gen : label is 0;
  attribute C_USE_ECC_WACH of inst_fifo_gen : label is 0;
  attribute C_USE_ECC_WDCH of inst_fifo_gen : label is 0;
  attribute C_USE_ECC_WRCH of inst_fifo_gen : label is 0;
  attribute C_USE_EMBEDDED_REG of inst_fifo_gen : label is 0;
  attribute C_USE_FIFO16_FLAGS of inst_fifo_gen : label is 0;
  attribute C_USE_FWFT_DATA_COUNT of inst_fifo_gen : label is 1;
  attribute C_USE_PIPELINE_REG of inst_fifo_gen : label is 0;
  attribute C_USE_XPM_CDC : integer;
  attribute C_USE_XPM_CDC of inst_fifo_gen : label is 0;
  attribute C_VALID_LOW of inst_fifo_gen : label is 0;
  attribute C_WACH_TYPE of inst_fifo_gen : label is 0;
  attribute C_WDCH_TYPE of inst_fifo_gen : label is 0;
  attribute C_WRCH_TYPE of inst_fifo_gen : label is 0;
  attribute C_WR_ACK_LOW of inst_fifo_gen : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH of inst_fifo_gen : label is 6;
  attribute C_WR_DEPTH of inst_fifo_gen : label is 32;
  attribute C_WR_DEPTH_AXIS of inst_fifo_gen : label is 1024;
  attribute C_WR_DEPTH_RACH of inst_fifo_gen : label is 16;
  attribute C_WR_DEPTH_RDCH of inst_fifo_gen : label is 1024;
  attribute C_WR_DEPTH_WACH of inst_fifo_gen : label is 16;
  attribute C_WR_DEPTH_WDCH of inst_fifo_gen : label is 1024;
  attribute C_WR_DEPTH_WRCH of inst_fifo_gen : label is 16;
  attribute C_WR_FREQ of inst_fifo_gen : label is 1;
  attribute C_WR_PNTR_WIDTH of inst_fifo_gen : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS of inst_fifo_gen : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH of inst_fifo_gen : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH of inst_fifo_gen : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH of inst_fifo_gen : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH of inst_fifo_gen : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH of inst_fifo_gen : label is 4;
  attribute C_WR_RESPONSE_LATENCY of inst_fifo_gen : label is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of inst_fifo_gen : label is "yes";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.\VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__1\
     port map (
      almost_empty => NLW_inst_fifo_gen_almost_empty_UNCONNECTED,
      almost_full => NLW_inst_fifo_gen_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_inst_fifo_gen_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_inst_fifo_gen_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_inst_fifo_gen_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_inst_fifo_gen_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_inst_fifo_gen_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_inst_fifo_gen_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_inst_fifo_gen_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_inst_fifo_gen_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_inst_fifo_gen_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_inst_fifo_gen_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_inst_fifo_gen_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_inst_fifo_gen_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_inst_fifo_gen_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_inst_fifo_gen_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_inst_fifo_gen_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_inst_fifo_gen_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_inst_fifo_gen_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_inst_fifo_gen_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_inst_fifo_gen_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_inst_fifo_gen_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_inst_fifo_gen_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_inst_fifo_gen_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_inst_fifo_gen_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_inst_fifo_gen_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_inst_fifo_gen_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_inst_fifo_gen_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_inst_fifo_gen_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_inst_fifo_gen_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_inst_fifo_gen_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_inst_fifo_gen_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_inst_fifo_gen_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_inst_fifo_gen_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_inst_fifo_gen_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_inst_fifo_gen_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_inst_fifo_gen_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_inst_fifo_gen_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_inst_fifo_gen_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_inst_fifo_gen_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_inst_fifo_gen_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_inst_fifo_gen_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_inst_fifo_gen_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_inst_fifo_gen_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_inst_fifo_gen_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_inst_fifo_gen_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_inst_fifo_gen_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_inst_fifo_gen_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_inst_fifo_gen_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_inst_fifo_gen_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_inst_fifo_gen_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_inst_fifo_gen_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_inst_fifo_gen_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_inst_fifo_gen_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_inst_fifo_gen_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_inst_fifo_gen_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(5 downto 0) => NLW_inst_fifo_gen_data_count_UNCONNECTED(5 downto 0),
      dbiterr => NLW_inst_fifo_gen_dbiterr_UNCONNECTED,
      din(4 downto 0) => din(4 downto 0),
      dout(4 downto 0) => dout(4 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_inst_fifo_gen_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_inst_fifo_gen_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_inst_fifo_gen_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_inst_fifo_gen_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_inst_fifo_gen_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_inst_fifo_gen_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_inst_fifo_gen_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_inst_fifo_gen_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_inst_fifo_gen_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_inst_fifo_gen_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_inst_fifo_gen_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_inst_fifo_gen_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_inst_fifo_gen_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_inst_fifo_gen_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_inst_fifo_gen_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_inst_fifo_gen_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_inst_fifo_gen_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_inst_fifo_gen_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_inst_fifo_gen_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_inst_fifo_gen_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_inst_fifo_gen_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_inst_fifo_gen_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_inst_fifo_gen_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_inst_fifo_gen_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_inst_fifo_gen_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_inst_fifo_gen_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_inst_fifo_gen_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_inst_fifo_gen_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_inst_fifo_gen_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_inst_fifo_gen_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_inst_fifo_gen_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_inst_fifo_gen_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_inst_fifo_gen_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_inst_fifo_gen_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_inst_fifo_gen_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_inst_fifo_gen_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_inst_fifo_gen_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_inst_fifo_gen_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_inst_fifo_gen_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_inst_fifo_gen_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_inst_fifo_gen_overflow_UNCONNECTED,
      prog_empty => NLW_inst_fifo_gen_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_inst_fifo_gen_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => '0',
      rd_data_count(5 downto 0) => NLW_inst_fifo_gen_rd_data_count_UNCONNECTED(5 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_inst_fifo_gen_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_inst_fifo_gen_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_inst_fifo_gen_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_inst_fifo_gen_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_inst_fifo_gen_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_inst_fifo_gen_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_inst_fifo_gen_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_inst_fifo_gen_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_inst_fifo_gen_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_inst_fifo_gen_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_inst_fifo_gen_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_inst_fifo_gen_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_inst_fifo_gen_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_inst_fifo_gen_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_inst_fifo_gen_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_inst_fifo_gen_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_inst_fifo_gen_underflow_UNCONNECTED,
      valid => NLW_inst_fifo_gen_valid_UNCONNECTED,
      wr_ack => NLW_inst_fifo_gen_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(5 downto 0) => NLW_inst_fifo_gen_wr_data_count_UNCONNECTED(5 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_inst_fifo_gen_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ : entity is "fifo_generator_v13_1_2";
end \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_inst_fifo_gen_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_fifo_gen_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_fifo_gen_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_fifo_gen_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_fifo_gen_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_fifo_gen_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_fifo_gen_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_fifo_gen_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_fifo_gen_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_fifo_gen_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_fifo_gen_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_fifo_gen_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_fifo_gen_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_fifo_gen_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_fifo_gen_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_fifo_gen_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_fifo_gen_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_fifo_gen_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_fifo_gen_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_inst_fifo_gen_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_fifo_gen_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_fifo_gen_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_fifo_gen_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_fifo_gen_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_fifo_gen_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_fifo_gen_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_fifo_gen_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_fifo_gen_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_fifo_gen_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_fifo_gen_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_fifo_gen_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_fifo_gen_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_fifo_gen_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT of inst_fifo_gen : label is 0;
  attribute C_APPLICATION_TYPE_AXIS of inst_fifo_gen : label is 0;
  attribute C_APPLICATION_TYPE_RACH of inst_fifo_gen : label is 0;
  attribute C_APPLICATION_TYPE_RDCH of inst_fifo_gen : label is 0;
  attribute C_APPLICATION_TYPE_WACH of inst_fifo_gen : label is 0;
  attribute C_APPLICATION_TYPE_WDCH of inst_fifo_gen : label is 0;
  attribute C_APPLICATION_TYPE_WRCH of inst_fifo_gen : label is 0;
  attribute C_AXIS_TDATA_WIDTH of inst_fifo_gen : label is 64;
  attribute C_AXIS_TDEST_WIDTH of inst_fifo_gen : label is 4;
  attribute C_AXIS_TID_WIDTH of inst_fifo_gen : label is 8;
  attribute C_AXIS_TKEEP_WIDTH of inst_fifo_gen : label is 4;
  attribute C_AXIS_TSTRB_WIDTH of inst_fifo_gen : label is 4;
  attribute C_AXIS_TUSER_WIDTH of inst_fifo_gen : label is 4;
  attribute C_AXIS_TYPE of inst_fifo_gen : label is 0;
  attribute C_AXI_ADDR_WIDTH of inst_fifo_gen : label is 32;
  attribute C_AXI_ARUSER_WIDTH of inst_fifo_gen : label is 1;
  attribute C_AXI_AWUSER_WIDTH of inst_fifo_gen : label is 1;
  attribute C_AXI_BUSER_WIDTH of inst_fifo_gen : label is 1;
  attribute C_AXI_DATA_WIDTH of inst_fifo_gen : label is 64;
  attribute C_AXI_ID_WIDTH of inst_fifo_gen : label is 4;
  attribute C_AXI_LEN_WIDTH of inst_fifo_gen : label is 8;
  attribute C_AXI_LOCK_WIDTH of inst_fifo_gen : label is 2;
  attribute C_AXI_RUSER_WIDTH of inst_fifo_gen : label is 1;
  attribute C_AXI_TYPE of inst_fifo_gen : label is 0;
  attribute C_AXI_WUSER_WIDTH of inst_fifo_gen : label is 1;
  attribute C_COMMON_CLOCK of inst_fifo_gen : label is 1;
  attribute C_COUNT_TYPE of inst_fifo_gen : label is 0;
  attribute C_DATA_COUNT_WIDTH of inst_fifo_gen : label is 6;
  attribute C_DEFAULT_VALUE of inst_fifo_gen : label is "BlankString";
  attribute C_DIN_WIDTH of inst_fifo_gen : label is 1;
  attribute C_DIN_WIDTH_AXIS of inst_fifo_gen : label is 1;
  attribute C_DIN_WIDTH_RACH of inst_fifo_gen : label is 32;
  attribute C_DIN_WIDTH_RDCH of inst_fifo_gen : label is 64;
  attribute C_DIN_WIDTH_WACH of inst_fifo_gen : label is 32;
  attribute C_DIN_WIDTH_WDCH of inst_fifo_gen : label is 64;
  attribute C_DIN_WIDTH_WRCH of inst_fifo_gen : label is 2;
  attribute C_DOUT_RST_VAL of inst_fifo_gen : label is "0";
  attribute C_DOUT_WIDTH of inst_fifo_gen : label is 1;
  attribute C_ENABLE_RLOCS of inst_fifo_gen : label is 0;
  attribute C_ENABLE_RST_SYNC of inst_fifo_gen : label is 1;
  attribute C_EN_SAFETY_CKT of inst_fifo_gen : label is 0;
  attribute C_ERROR_INJECTION_TYPE of inst_fifo_gen : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS of inst_fifo_gen : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH of inst_fifo_gen : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH of inst_fifo_gen : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH of inst_fifo_gen : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH of inst_fifo_gen : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH of inst_fifo_gen : label is 0;
  attribute C_FAMILY of inst_fifo_gen : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL of inst_fifo_gen : label is 0;
  attribute C_HAS_ALMOST_EMPTY of inst_fifo_gen : label is 0;
  attribute C_HAS_ALMOST_FULL of inst_fifo_gen : label is 0;
  attribute C_HAS_AXIS_TDATA of inst_fifo_gen : label is 0;
  attribute C_HAS_AXIS_TDEST of inst_fifo_gen : label is 0;
  attribute C_HAS_AXIS_TID of inst_fifo_gen : label is 0;
  attribute C_HAS_AXIS_TKEEP of inst_fifo_gen : label is 0;
  attribute C_HAS_AXIS_TLAST of inst_fifo_gen : label is 0;
  attribute C_HAS_AXIS_TREADY of inst_fifo_gen : label is 1;
  attribute C_HAS_AXIS_TSTRB of inst_fifo_gen : label is 0;
  attribute C_HAS_AXIS_TUSER of inst_fifo_gen : label is 0;
  attribute C_HAS_AXI_ARUSER of inst_fifo_gen : label is 0;
  attribute C_HAS_AXI_AWUSER of inst_fifo_gen : label is 0;
  attribute C_HAS_AXI_BUSER of inst_fifo_gen : label is 0;
  attribute C_HAS_AXI_ID of inst_fifo_gen : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL of inst_fifo_gen : label is 0;
  attribute C_HAS_AXI_RUSER of inst_fifo_gen : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL of inst_fifo_gen : label is 0;
  attribute C_HAS_AXI_WUSER of inst_fifo_gen : label is 0;
  attribute C_HAS_BACKUP of inst_fifo_gen : label is 0;
  attribute C_HAS_DATA_COUNT of inst_fifo_gen : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS of inst_fifo_gen : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH of inst_fifo_gen : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH of inst_fifo_gen : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH of inst_fifo_gen : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH of inst_fifo_gen : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH of inst_fifo_gen : label is 0;
  attribute C_HAS_INT_CLK of inst_fifo_gen : label is 0;
  attribute C_HAS_MASTER_CE of inst_fifo_gen : label is 0;
  attribute C_HAS_MEMINIT_FILE of inst_fifo_gen : label is 0;
  attribute C_HAS_OVERFLOW of inst_fifo_gen : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS of inst_fifo_gen : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH of inst_fifo_gen : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH of inst_fifo_gen : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH of inst_fifo_gen : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH of inst_fifo_gen : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH of inst_fifo_gen : label is 0;
  attribute C_HAS_RD_DATA_COUNT of inst_fifo_gen : label is 0;
  attribute C_HAS_RD_RST of inst_fifo_gen : label is 0;
  attribute C_HAS_RST of inst_fifo_gen : label is 1;
  attribute C_HAS_SLAVE_CE of inst_fifo_gen : label is 0;
  attribute C_HAS_SRST of inst_fifo_gen : label is 0;
  attribute C_HAS_UNDERFLOW of inst_fifo_gen : label is 0;
  attribute C_HAS_VALID of inst_fifo_gen : label is 0;
  attribute C_HAS_WR_ACK of inst_fifo_gen : label is 0;
  attribute C_HAS_WR_DATA_COUNT of inst_fifo_gen : label is 0;
  attribute C_HAS_WR_RST of inst_fifo_gen : label is 0;
  attribute C_IMPLEMENTATION_TYPE of inst_fifo_gen : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS of inst_fifo_gen : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH of inst_fifo_gen : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH of inst_fifo_gen : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH of inst_fifo_gen : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH of inst_fifo_gen : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH of inst_fifo_gen : label is 1;
  attribute C_INIT_WR_PNTR_VAL of inst_fifo_gen : label is 0;
  attribute C_INTERFACE_TYPE of inst_fifo_gen : label is 0;
  attribute C_MEMORY_TYPE of inst_fifo_gen : label is 2;
  attribute C_MIF_FILE_NAME of inst_fifo_gen : label is "BlankString";
  attribute C_MSGON_VAL of inst_fifo_gen : label is 1;
  attribute C_OPTIMIZATION_MODE of inst_fifo_gen : label is 0;
  attribute C_OVERFLOW_LOW of inst_fifo_gen : label is 0;
  attribute C_POWER_SAVING_MODE of inst_fifo_gen : label is 0;
  attribute C_PRELOAD_LATENCY of inst_fifo_gen : label is 0;
  attribute C_PRELOAD_REGS of inst_fifo_gen : label is 1;
  attribute C_PRIM_FIFO_TYPE of inst_fifo_gen : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS of inst_fifo_gen : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH of inst_fifo_gen : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH of inst_fifo_gen : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH of inst_fifo_gen : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH of inst_fifo_gen : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH of inst_fifo_gen : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of inst_fifo_gen : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of inst_fifo_gen : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of inst_fifo_gen : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of inst_fifo_gen : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of inst_fifo_gen : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of inst_fifo_gen : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of inst_fifo_gen : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of inst_fifo_gen : label is 5;
  attribute C_PROG_EMPTY_TYPE of inst_fifo_gen : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS of inst_fifo_gen : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH of inst_fifo_gen : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH of inst_fifo_gen : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH of inst_fifo_gen : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH of inst_fifo_gen : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH of inst_fifo_gen : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of inst_fifo_gen : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of inst_fifo_gen : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of inst_fifo_gen : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of inst_fifo_gen : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of inst_fifo_gen : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of inst_fifo_gen : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of inst_fifo_gen : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of inst_fifo_gen : label is 30;
  attribute C_PROG_FULL_TYPE of inst_fifo_gen : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS of inst_fifo_gen : label is 0;
  attribute C_PROG_FULL_TYPE_RACH of inst_fifo_gen : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH of inst_fifo_gen : label is 0;
  attribute C_PROG_FULL_TYPE_WACH of inst_fifo_gen : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH of inst_fifo_gen : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH of inst_fifo_gen : label is 0;
  attribute C_RACH_TYPE of inst_fifo_gen : label is 0;
  attribute C_RDCH_TYPE of inst_fifo_gen : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH of inst_fifo_gen : label is 6;
  attribute C_RD_DEPTH of inst_fifo_gen : label is 32;
  attribute C_RD_FREQ of inst_fifo_gen : label is 1;
  attribute C_RD_PNTR_WIDTH of inst_fifo_gen : label is 5;
  attribute C_REG_SLICE_MODE_AXIS of inst_fifo_gen : label is 0;
  attribute C_REG_SLICE_MODE_RACH of inst_fifo_gen : label is 0;
  attribute C_REG_SLICE_MODE_RDCH of inst_fifo_gen : label is 0;
  attribute C_REG_SLICE_MODE_WACH of inst_fifo_gen : label is 0;
  attribute C_REG_SLICE_MODE_WDCH of inst_fifo_gen : label is 0;
  attribute C_REG_SLICE_MODE_WRCH of inst_fifo_gen : label is 0;
  attribute C_SELECT_XPM of inst_fifo_gen : label is 0;
  attribute C_SYNCHRONIZER_STAGE of inst_fifo_gen : label is 3;
  attribute C_UNDERFLOW_LOW of inst_fifo_gen : label is 0;
  attribute C_USE_COMMON_OVERFLOW of inst_fifo_gen : label is 0;
  attribute C_USE_COMMON_UNDERFLOW of inst_fifo_gen : label is 0;
  attribute C_USE_DEFAULT_SETTINGS of inst_fifo_gen : label is 0;
  attribute C_USE_DOUT_RST of inst_fifo_gen : label is 0;
  attribute C_USE_ECC of inst_fifo_gen : label is 0;
  attribute C_USE_ECC_AXIS of inst_fifo_gen : label is 0;
  attribute C_USE_ECC_RACH of inst_fifo_gen : label is 0;
  attribute C_USE_ECC_RDCH of inst_fifo_gen : label is 0;
  attribute C_USE_ECC_WACH of inst_fifo_gen : label is 0;
  attribute C_USE_ECC_WDCH of inst_fifo_gen : label is 0;
  attribute C_USE_ECC_WRCH of inst_fifo_gen : label is 0;
  attribute C_USE_EMBEDDED_REG of inst_fifo_gen : label is 0;
  attribute C_USE_FIFO16_FLAGS of inst_fifo_gen : label is 0;
  attribute C_USE_FWFT_DATA_COUNT of inst_fifo_gen : label is 1;
  attribute C_USE_PIPELINE_REG of inst_fifo_gen : label is 0;
  attribute C_USE_XPM_CDC : integer;
  attribute C_USE_XPM_CDC of inst_fifo_gen : label is 0;
  attribute C_VALID_LOW of inst_fifo_gen : label is 0;
  attribute C_WACH_TYPE of inst_fifo_gen : label is 0;
  attribute C_WDCH_TYPE of inst_fifo_gen : label is 0;
  attribute C_WRCH_TYPE of inst_fifo_gen : label is 0;
  attribute C_WR_ACK_LOW of inst_fifo_gen : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH of inst_fifo_gen : label is 6;
  attribute C_WR_DEPTH of inst_fifo_gen : label is 32;
  attribute C_WR_DEPTH_AXIS of inst_fifo_gen : label is 1024;
  attribute C_WR_DEPTH_RACH of inst_fifo_gen : label is 16;
  attribute C_WR_DEPTH_RDCH of inst_fifo_gen : label is 1024;
  attribute C_WR_DEPTH_WACH of inst_fifo_gen : label is 16;
  attribute C_WR_DEPTH_WDCH of inst_fifo_gen : label is 1024;
  attribute C_WR_DEPTH_WRCH of inst_fifo_gen : label is 16;
  attribute C_WR_FREQ of inst_fifo_gen : label is 1;
  attribute C_WR_PNTR_WIDTH of inst_fifo_gen : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS of inst_fifo_gen : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH of inst_fifo_gen : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH of inst_fifo_gen : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH of inst_fifo_gen : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH of inst_fifo_gen : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH of inst_fifo_gen : label is 4;
  attribute C_WR_RESPONSE_LATENCY of inst_fifo_gen : label is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of inst_fifo_gen : label is "yes";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const0>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const0>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const0>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const0>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const0>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const0>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(5) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(3) <= \<const0>\;
  m_axi_arid(2) <= \<const0>\;
  m_axi_arid(1) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(3) <= \<const0>\;
  m_axi_awid(2) <= \<const0>\;
  m_axi_awid(1) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(3) <= \<const0>\;
  m_axi_wid(2) <= \<const0>\;
  m_axi_wid(1) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(63) <= \<const0>\;
  m_axis_tdata(62) <= \<const0>\;
  m_axis_tdata(61) <= \<const0>\;
  m_axis_tdata(60) <= \<const0>\;
  m_axis_tdata(59) <= \<const0>\;
  m_axis_tdata(58) <= \<const0>\;
  m_axis_tdata(57) <= \<const0>\;
  m_axis_tdata(56) <= \<const0>\;
  m_axis_tdata(55) <= \<const0>\;
  m_axis_tdata(54) <= \<const0>\;
  m_axis_tdata(53) <= \<const0>\;
  m_axis_tdata(52) <= \<const0>\;
  m_axis_tdata(51) <= \<const0>\;
  m_axis_tdata(50) <= \<const0>\;
  m_axis_tdata(49) <= \<const0>\;
  m_axis_tdata(48) <= \<const0>\;
  m_axis_tdata(47) <= \<const0>\;
  m_axis_tdata(46) <= \<const0>\;
  m_axis_tdata(45) <= \<const0>\;
  m_axis_tdata(44) <= \<const0>\;
  m_axis_tdata(43) <= \<const0>\;
  m_axis_tdata(42) <= \<const0>\;
  m_axis_tdata(41) <= \<const0>\;
  m_axis_tdata(40) <= \<const0>\;
  m_axis_tdata(39) <= \<const0>\;
  m_axis_tdata(38) <= \<const0>\;
  m_axis_tdata(37) <= \<const0>\;
  m_axis_tdata(36) <= \<const0>\;
  m_axis_tdata(35) <= \<const0>\;
  m_axis_tdata(34) <= \<const0>\;
  m_axis_tdata(33) <= \<const0>\;
  m_axis_tdata(32) <= \<const0>\;
  m_axis_tdata(31) <= \<const0>\;
  m_axis_tdata(30) <= \<const0>\;
  m_axis_tdata(29) <= \<const0>\;
  m_axis_tdata(28) <= \<const0>\;
  m_axis_tdata(27) <= \<const0>\;
  m_axis_tdata(26) <= \<const0>\;
  m_axis_tdata(25) <= \<const0>\;
  m_axis_tdata(24) <= \<const0>\;
  m_axis_tdata(23) <= \<const0>\;
  m_axis_tdata(22) <= \<const0>\;
  m_axis_tdata(21) <= \<const0>\;
  m_axis_tdata(20) <= \<const0>\;
  m_axis_tdata(19) <= \<const0>\;
  m_axis_tdata(18) <= \<const0>\;
  m_axis_tdata(17) <= \<const0>\;
  m_axis_tdata(16) <= \<const0>\;
  m_axis_tdata(15) <= \<const0>\;
  m_axis_tdata(14) <= \<const0>\;
  m_axis_tdata(13) <= \<const0>\;
  m_axis_tdata(12) <= \<const0>\;
  m_axis_tdata(11) <= \<const0>\;
  m_axis_tdata(10) <= \<const0>\;
  m_axis_tdata(9) <= \<const0>\;
  m_axis_tdata(8) <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(7) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(3) <= \<const0>\;
  m_axis_tkeep(2) <= \<const0>\;
  m_axis_tkeep(1) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_fifo_gen: entity work.\VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2_synth__parameterized0\
     port map (
      almost_empty => NLW_inst_fifo_gen_almost_empty_UNCONNECTED,
      almost_full => NLW_inst_fifo_gen_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_inst_fifo_gen_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_inst_fifo_gen_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_inst_fifo_gen_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_inst_fifo_gen_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_inst_fifo_gen_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_inst_fifo_gen_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_inst_fifo_gen_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_inst_fifo_gen_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_inst_fifo_gen_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_inst_fifo_gen_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_inst_fifo_gen_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_inst_fifo_gen_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_inst_fifo_gen_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_inst_fifo_gen_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_inst_fifo_gen_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_inst_fifo_gen_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_inst_fifo_gen_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_inst_fifo_gen_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_inst_fifo_gen_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_inst_fifo_gen_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_inst_fifo_gen_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_inst_fifo_gen_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_inst_fifo_gen_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_inst_fifo_gen_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_inst_fifo_gen_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_inst_fifo_gen_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_inst_fifo_gen_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_inst_fifo_gen_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_inst_fifo_gen_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_inst_fifo_gen_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_inst_fifo_gen_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_inst_fifo_gen_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_inst_fifo_gen_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_inst_fifo_gen_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_inst_fifo_gen_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_inst_fifo_gen_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_inst_fifo_gen_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_inst_fifo_gen_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_inst_fifo_gen_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_inst_fifo_gen_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_inst_fifo_gen_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_inst_fifo_gen_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_inst_fifo_gen_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_inst_fifo_gen_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_inst_fifo_gen_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_inst_fifo_gen_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_inst_fifo_gen_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_inst_fifo_gen_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_inst_fifo_gen_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_inst_fifo_gen_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_inst_fifo_gen_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_inst_fifo_gen_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_inst_fifo_gen_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_inst_fifo_gen_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(5 downto 0) => NLW_inst_fifo_gen_data_count_UNCONNECTED(5 downto 0),
      dbiterr => NLW_inst_fifo_gen_dbiterr_UNCONNECTED,
      din(0) => din(0),
      dout(0) => dout(0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_inst_fifo_gen_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_inst_fifo_gen_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_inst_fifo_gen_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_inst_fifo_gen_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_inst_fifo_gen_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_inst_fifo_gen_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_inst_fifo_gen_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_inst_fifo_gen_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_inst_fifo_gen_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_inst_fifo_gen_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_inst_fifo_gen_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_inst_fifo_gen_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_inst_fifo_gen_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_inst_fifo_gen_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_inst_fifo_gen_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_inst_fifo_gen_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_inst_fifo_gen_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_inst_fifo_gen_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_inst_fifo_gen_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_inst_fifo_gen_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_inst_fifo_gen_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_inst_fifo_gen_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_inst_fifo_gen_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_inst_fifo_gen_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_inst_fifo_gen_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_inst_fifo_gen_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_inst_fifo_gen_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_inst_fifo_gen_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_inst_fifo_gen_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_inst_fifo_gen_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_inst_fifo_gen_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_inst_fifo_gen_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_inst_fifo_gen_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_inst_fifo_gen_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_inst_fifo_gen_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_inst_fifo_gen_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_inst_fifo_gen_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_inst_fifo_gen_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_inst_fifo_gen_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_inst_fifo_gen_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_inst_fifo_gen_overflow_UNCONNECTED,
      prog_empty => NLW_inst_fifo_gen_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_inst_fifo_gen_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => '0',
      rd_data_count(5 downto 0) => NLW_inst_fifo_gen_rd_data_count_UNCONNECTED(5 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_inst_fifo_gen_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_inst_fifo_gen_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_inst_fifo_gen_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_inst_fifo_gen_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_inst_fifo_gen_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_inst_fifo_gen_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_inst_fifo_gen_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_inst_fifo_gen_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_inst_fifo_gen_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_inst_fifo_gen_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_inst_fifo_gen_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_inst_fifo_gen_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_inst_fifo_gen_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_inst_fifo_gen_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_inst_fifo_gen_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_inst_fifo_gen_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_inst_fifo_gen_underflow_UNCONNECTED,
      valid => NLW_inst_fifo_gen_valid_UNCONNECTED,
      wr_ack => NLW_inst_fifo_gen_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(5 downto 0) => NLW_inst_fifo_gen_wr_data_count_UNCONNECTED(5 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_inst_fifo_gen_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_ready : out STD_LOGIC;
    wr_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_valid : out STD_LOGIC;
    rd_data : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen : entity is "zynq";
  attribute C_FIFO_DEPTH_LOG : integer;
  attribute C_FIFO_DEPTH_LOG of VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen : entity is 5;
  attribute C_FIFO_TYPE : string;
  attribute C_FIFO_TYPE of VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen : entity is "lut";
  attribute C_FIFO_WIDTH : integer;
  attribute C_FIFO_WIDTH of VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen : entity is 5;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen : entity is 2;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen : entity is 3;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen : entity is "axi_data_fifo_v2_1_9_fifo_gen";
end VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen;

architecture STRUCTURE of VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen is
  signal empty : STD_LOGIC;
  signal full : STD_LOGIC;
  signal NLW_fifo_gen_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of fifo_gen_inst : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of fifo_gen_inst : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of fifo_gen_inst : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of fifo_gen_inst : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of fifo_gen_inst : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of fifo_gen_inst : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of fifo_gen_inst : label is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of fifo_gen_inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_COMMON_CLOCK of fifo_gen_inst : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of fifo_gen_inst : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of fifo_gen_inst : label is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of fifo_gen_inst : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of fifo_gen_inst : label is 5;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of fifo_gen_inst : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of fifo_gen_inst : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of fifo_gen_inst : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of fifo_gen_inst : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of fifo_gen_inst : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of fifo_gen_inst : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of fifo_gen_inst : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of fifo_gen_inst : label is 5;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of fifo_gen_inst : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of fifo_gen_inst : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_FAMILY of fifo_gen_inst : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of fifo_gen_inst : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of fifo_gen_inst : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of fifo_gen_inst : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of fifo_gen_inst : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of fifo_gen_inst : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of fifo_gen_inst : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of fifo_gen_inst : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of fifo_gen_inst : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of fifo_gen_inst : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of fifo_gen_inst : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of fifo_gen_inst : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of fifo_gen_inst : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of fifo_gen_inst : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of fifo_gen_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE of fifo_gen_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of fifo_gen_inst : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of fifo_gen_inst : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of fifo_gen_inst : label is 0;
  attribute C_MEMORY_TYPE of fifo_gen_inst : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of fifo_gen_inst : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of fifo_gen_inst : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of fifo_gen_inst : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of fifo_gen_inst : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of fifo_gen_inst : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of fifo_gen_inst : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of fifo_gen_inst : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of fifo_gen_inst : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of fifo_gen_inst : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of fifo_gen_inst : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of fifo_gen_inst : label is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of fifo_gen_inst : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of fifo_gen_inst : label is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of fifo_gen_inst : label is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of fifo_gen_inst : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of fifo_gen_inst : label is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of fifo_gen_inst : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of fifo_gen_inst : label is 0;
  attribute C_SYNCHRONIZER_STAGE of fifo_gen_inst : label is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of fifo_gen_inst : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of fifo_gen_inst : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of fifo_gen_inst : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of fifo_gen_inst : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of fifo_gen_inst : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of fifo_gen_inst : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of fifo_gen_inst : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of fifo_gen_inst : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of fifo_gen_inst : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of fifo_gen_inst : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of fifo_gen_inst : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of fifo_gen_inst : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of fifo_gen_inst : label is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of fifo_gen_inst : label is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of fifo_gen_inst : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of fifo_gen_inst : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of fifo_gen_inst : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of fifo_gen_inst : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of fifo_gen_inst : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of fifo_gen_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of fifo_gen_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of fifo_gen_inst : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of fifo_gen_inst : label is 1;
begin
fifo_gen_inst: entity work.VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2
     port map (
      almost_empty => NLW_fifo_gen_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_fifo_gen_inst_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_fifo_gen_inst_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_fifo_gen_inst_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(5 downto 0) => NLW_fifo_gen_inst_data_count_UNCONNECTED(5 downto 0),
      dbiterr => NLW_fifo_gen_inst_dbiterr_UNCONNECTED,
      din(4 downto 0) => wr_data(4 downto 0),
      dout(4 downto 0) => rd_data(4 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_fifo_gen_inst_overflow_UNCONNECTED,
      prog_empty => NLW_fifo_gen_inst_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_fifo_gen_inst_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => '0',
      rd_data_count(5 downto 0) => NLW_fifo_gen_inst_rd_data_count_UNCONNECTED(5 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_fifo_gen_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_fifo_gen_inst_underflow_UNCONNECTED,
      valid => NLW_fifo_gen_inst_valid_UNCONNECTED,
      wr_ack => NLW_fifo_gen_inst_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(5 downto 0) => NLW_fifo_gen_inst_wr_data_count_UNCONNECTED(5 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED
    );
rd_valid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty,
      O => rd_valid
    );
wr_ready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => full,
      O => wr_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__1\ is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_ready : out STD_LOGIC;
    wr_data : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_valid : out STD_LOGIC;
    rd_data : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__1\ : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__1\ : entity is "zynq";
  attribute C_FIFO_DEPTH_LOG : integer;
  attribute C_FIFO_DEPTH_LOG of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__1\ : entity is 5;
  attribute C_FIFO_TYPE : string;
  attribute C_FIFO_TYPE of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__1\ : entity is "lut";
  attribute C_FIFO_WIDTH : integer;
  attribute C_FIFO_WIDTH of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__1\ : entity is 5;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__1\ : entity is 2;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__1\ : entity is 3;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__1\ : entity is "axi_data_fifo_v2_1_9_fifo_gen";
end \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__1\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__1\ is
  signal empty : STD_LOGIC;
  signal full : STD_LOGIC;
  signal NLW_fifo_gen_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of fifo_gen_inst : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of fifo_gen_inst : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of fifo_gen_inst : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of fifo_gen_inst : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of fifo_gen_inst : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of fifo_gen_inst : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of fifo_gen_inst : label is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of fifo_gen_inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_COMMON_CLOCK of fifo_gen_inst : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of fifo_gen_inst : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of fifo_gen_inst : label is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of fifo_gen_inst : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of fifo_gen_inst : label is 5;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of fifo_gen_inst : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of fifo_gen_inst : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of fifo_gen_inst : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of fifo_gen_inst : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of fifo_gen_inst : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of fifo_gen_inst : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of fifo_gen_inst : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of fifo_gen_inst : label is 5;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of fifo_gen_inst : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of fifo_gen_inst : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_FAMILY of fifo_gen_inst : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of fifo_gen_inst : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of fifo_gen_inst : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of fifo_gen_inst : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of fifo_gen_inst : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of fifo_gen_inst : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of fifo_gen_inst : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of fifo_gen_inst : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of fifo_gen_inst : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of fifo_gen_inst : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of fifo_gen_inst : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of fifo_gen_inst : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of fifo_gen_inst : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of fifo_gen_inst : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of fifo_gen_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE of fifo_gen_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of fifo_gen_inst : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of fifo_gen_inst : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of fifo_gen_inst : label is 0;
  attribute C_MEMORY_TYPE of fifo_gen_inst : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of fifo_gen_inst : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of fifo_gen_inst : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of fifo_gen_inst : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of fifo_gen_inst : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of fifo_gen_inst : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of fifo_gen_inst : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of fifo_gen_inst : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of fifo_gen_inst : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of fifo_gen_inst : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of fifo_gen_inst : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of fifo_gen_inst : label is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of fifo_gen_inst : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of fifo_gen_inst : label is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of fifo_gen_inst : label is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of fifo_gen_inst : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of fifo_gen_inst : label is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of fifo_gen_inst : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of fifo_gen_inst : label is 0;
  attribute C_SYNCHRONIZER_STAGE of fifo_gen_inst : label is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of fifo_gen_inst : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of fifo_gen_inst : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of fifo_gen_inst : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of fifo_gen_inst : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of fifo_gen_inst : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of fifo_gen_inst : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of fifo_gen_inst : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of fifo_gen_inst : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of fifo_gen_inst : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of fifo_gen_inst : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of fifo_gen_inst : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of fifo_gen_inst : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of fifo_gen_inst : label is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of fifo_gen_inst : label is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of fifo_gen_inst : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of fifo_gen_inst : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of fifo_gen_inst : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of fifo_gen_inst : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of fifo_gen_inst : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of fifo_gen_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of fifo_gen_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of fifo_gen_inst : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of fifo_gen_inst : label is 1;
begin
fifo_gen_inst: entity work.\VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__1\
     port map (
      almost_empty => NLW_fifo_gen_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_fifo_gen_inst_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_fifo_gen_inst_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_fifo_gen_inst_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(5 downto 0) => NLW_fifo_gen_inst_data_count_UNCONNECTED(5 downto 0),
      dbiterr => NLW_fifo_gen_inst_dbiterr_UNCONNECTED,
      din(4 downto 0) => wr_data(4 downto 0),
      dout(4 downto 0) => rd_data(4 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_fifo_gen_inst_overflow_UNCONNECTED,
      prog_empty => NLW_fifo_gen_inst_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_fifo_gen_inst_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => '0',
      rd_data_count(5 downto 0) => NLW_fifo_gen_inst_rd_data_count_UNCONNECTED(5 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_fifo_gen_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_fifo_gen_inst_underflow_UNCONNECTED,
      valid => NLW_fifo_gen_inst_valid_UNCONNECTED,
      wr_ack => NLW_fifo_gen_inst_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(5 downto 0) => NLW_fifo_gen_inst_wr_data_count_UNCONNECTED(5 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED
    );
rd_valid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty,
      O => rd_valid
    );
wr_ready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => full,
      O => wr_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__parameterized0\ is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_ready : out STD_LOGIC;
    wr_data : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_valid : out STD_LOGIC;
    rd_data : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__parameterized0\ : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__parameterized0\ : entity is "zynq";
  attribute C_FIFO_DEPTH_LOG : integer;
  attribute C_FIFO_DEPTH_LOG of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__parameterized0\ : entity is 5;
  attribute C_FIFO_TYPE : string;
  attribute C_FIFO_TYPE of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__parameterized0\ : entity is "lut";
  attribute C_FIFO_WIDTH : integer;
  attribute C_FIFO_WIDTH of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__parameterized0\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__parameterized0\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__parameterized0\ : entity is 2;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__parameterized0\ : entity is 3;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__parameterized0\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__parameterized0\ : entity is "axi_data_fifo_v2_1_9_fifo_gen";
end \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__parameterized0\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__parameterized0\ is
  signal empty : STD_LOGIC;
  signal full : STD_LOGIC;
  signal NLW_fifo_gen_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_fifo_gen_inst_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_fifo_gen_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of fifo_gen_inst : label is 64;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of fifo_gen_inst : label is 8;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of fifo_gen_inst : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of fifo_gen_inst : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of fifo_gen_inst : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of fifo_gen_inst : label is 4;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of fifo_gen_inst : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of fifo_gen_inst : label is 2;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of fifo_gen_inst : label is 0;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of fifo_gen_inst : label is 1;
  attribute C_COMMON_CLOCK of fifo_gen_inst : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of fifo_gen_inst : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of fifo_gen_inst : label is 6;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of fifo_gen_inst : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of fifo_gen_inst : label is 1;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of fifo_gen_inst : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of fifo_gen_inst : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of fifo_gen_inst : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of fifo_gen_inst : label is 32;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of fifo_gen_inst : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of fifo_gen_inst : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of fifo_gen_inst : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of fifo_gen_inst : label is 1;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of fifo_gen_inst : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of fifo_gen_inst : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_FAMILY of fifo_gen_inst : label is "zynq";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of fifo_gen_inst : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of fifo_gen_inst : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of fifo_gen_inst : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of fifo_gen_inst : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of fifo_gen_inst : label is 0;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of fifo_gen_inst : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of fifo_gen_inst : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of fifo_gen_inst : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of fifo_gen_inst : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of fifo_gen_inst : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of fifo_gen_inst : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of fifo_gen_inst : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of fifo_gen_inst : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of fifo_gen_inst : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of fifo_gen_inst : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of fifo_gen_inst : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of fifo_gen_inst : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of fifo_gen_inst : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of fifo_gen_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE of fifo_gen_inst : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of fifo_gen_inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of fifo_gen_inst : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of fifo_gen_inst : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of fifo_gen_inst : label is 0;
  attribute C_MEMORY_TYPE of fifo_gen_inst : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of fifo_gen_inst : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of fifo_gen_inst : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of fifo_gen_inst : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of fifo_gen_inst : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of fifo_gen_inst : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of fifo_gen_inst : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of fifo_gen_inst : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of fifo_gen_inst : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of fifo_gen_inst : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of fifo_gen_inst : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of fifo_gen_inst : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of fifo_gen_inst : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of fifo_gen_inst : label is 31;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of fifo_gen_inst : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of fifo_gen_inst : label is 30;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of fifo_gen_inst : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of fifo_gen_inst : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of fifo_gen_inst : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of fifo_gen_inst : label is 6;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of fifo_gen_inst : label is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of fifo_gen_inst : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of fifo_gen_inst : label is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of fifo_gen_inst : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of fifo_gen_inst : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of fifo_gen_inst : label is 0;
  attribute C_SYNCHRONIZER_STAGE of fifo_gen_inst : label is 3;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of fifo_gen_inst : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of fifo_gen_inst : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of fifo_gen_inst : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of fifo_gen_inst : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of fifo_gen_inst : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of fifo_gen_inst : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of fifo_gen_inst : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of fifo_gen_inst : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of fifo_gen_inst : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of fifo_gen_inst : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of fifo_gen_inst : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of fifo_gen_inst : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of fifo_gen_inst : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of fifo_gen_inst : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of fifo_gen_inst : label is 6;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of fifo_gen_inst : label is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of fifo_gen_inst : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of fifo_gen_inst : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of fifo_gen_inst : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of fifo_gen_inst : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of fifo_gen_inst : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of fifo_gen_inst : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of fifo_gen_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of fifo_gen_inst : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of fifo_gen_inst : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of fifo_gen_inst : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of fifo_gen_inst : label is 1;
begin
fifo_gen_inst: entity work.\VIDEO_R6_auto_pc_0_fifo_generator_v13_1_2__parameterized0\
     port map (
      almost_empty => NLW_fifo_gen_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_fifo_gen_inst_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_fifo_gen_inst_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_fifo_gen_inst_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_fifo_gen_inst_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_fifo_gen_inst_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_fifo_gen_inst_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_fifo_gen_inst_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_fifo_gen_inst_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_fifo_gen_inst_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_fifo_gen_inst_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_fifo_gen_inst_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_fifo_gen_inst_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_fifo_gen_inst_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_fifo_gen_inst_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_fifo_gen_inst_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_fifo_gen_inst_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_fifo_gen_inst_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_fifo_gen_inst_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_fifo_gen_inst_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_fifo_gen_inst_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_fifo_gen_inst_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_fifo_gen_inst_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_fifo_gen_inst_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_fifo_gen_inst_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_fifo_gen_inst_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_fifo_gen_inst_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_fifo_gen_inst_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_fifo_gen_inst_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_fifo_gen_inst_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_fifo_gen_inst_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_fifo_gen_inst_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_fifo_gen_inst_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_fifo_gen_inst_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_fifo_gen_inst_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_fifo_gen_inst_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_fifo_gen_inst_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_fifo_gen_inst_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_fifo_gen_inst_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_fifo_gen_inst_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(5 downto 0) => NLW_fifo_gen_inst_data_count_UNCONNECTED(5 downto 0),
      dbiterr => NLW_fifo_gen_inst_dbiterr_UNCONNECTED,
      din(0) => wr_data(0),
      dout(0) => rd_data(0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_fifo_gen_inst_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_fifo_gen_inst_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_fifo_gen_inst_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(3 downto 0) => NLW_fifo_gen_inst_m_axi_arid_UNCONNECTED(3 downto 0),
      m_axi_arlen(7 downto 0) => NLW_fifo_gen_inst_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(1 downto 0) => NLW_fifo_gen_inst_m_axi_arlock_UNCONNECTED(1 downto 0),
      m_axi_arprot(2 downto 0) => NLW_fifo_gen_inst_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_fifo_gen_inst_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_fifo_gen_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_fifo_gen_inst_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_fifo_gen_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_fifo_gen_inst_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_fifo_gen_inst_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_fifo_gen_inst_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_fifo_gen_inst_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(3 downto 0) => NLW_fifo_gen_inst_m_axi_awid_UNCONNECTED(3 downto 0),
      m_axi_awlen(7 downto 0) => NLW_fifo_gen_inst_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(1 downto 0) => NLW_fifo_gen_inst_m_axi_awlock_UNCONNECTED(1 downto 0),
      m_axi_awprot(2 downto 0) => NLW_fifo_gen_inst_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_fifo_gen_inst_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_fifo_gen_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_fifo_gen_inst_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_fifo_gen_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_fifo_gen_inst_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(3 downto 0) => B"0000",
      m_axi_bready => NLW_fifo_gen_inst_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(3 downto 0) => B"0000",
      m_axi_rlast => '0',
      m_axi_rready => NLW_fifo_gen_inst_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_fifo_gen_inst_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(3 downto 0) => NLW_fifo_gen_inst_m_axi_wid_UNCONNECTED(3 downto 0),
      m_axi_wlast => NLW_fifo_gen_inst_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_fifo_gen_inst_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_fifo_gen_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_fifo_gen_inst_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => NLW_fifo_gen_inst_m_axis_tdata_UNCONNECTED(63 downto 0),
      m_axis_tdest(3 downto 0) => NLW_fifo_gen_inst_m_axis_tdest_UNCONNECTED(3 downto 0),
      m_axis_tid(7 downto 0) => NLW_fifo_gen_inst_m_axis_tid_UNCONNECTED(7 downto 0),
      m_axis_tkeep(3 downto 0) => NLW_fifo_gen_inst_m_axis_tkeep_UNCONNECTED(3 downto 0),
      m_axis_tlast => NLW_fifo_gen_inst_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(3 downto 0) => NLW_fifo_gen_inst_m_axis_tstrb_UNCONNECTED(3 downto 0),
      m_axis_tuser(3 downto 0) => NLW_fifo_gen_inst_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_fifo_gen_inst_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_fifo_gen_inst_overflow_UNCONNECTED,
      prog_empty => NLW_fifo_gen_inst_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_fifo_gen_inst_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => '0',
      rd_data_count(5 downto 0) => NLW_fifo_gen_inst_rd_data_count_UNCONNECTED(5 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_fifo_gen_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(1 downto 0) => B"00",
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_fifo_gen_inst_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(1 downto 0) => B"00",
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_fifo_gen_inst_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_fifo_gen_inst_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_fifo_gen_inst_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_fifo_gen_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_fifo_gen_inst_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_fifo_gen_inst_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(3 downto 0) => NLW_fifo_gen_inst_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_fifo_gen_inst_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_fifo_gen_inst_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_fifo_gen_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_fifo_gen_inst_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_fifo_gen_inst_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axis_tdest(3 downto 0) => B"0000",
      s_axis_tid(7 downto 0) => B"00000000",
      s_axis_tkeep(3 downto 0) => B"0000",
      s_axis_tlast => '0',
      s_axis_tready => NLW_fifo_gen_inst_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(3 downto 0) => B"0000",
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_fifo_gen_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_fifo_gen_inst_underflow_UNCONNECTED,
      valid => NLW_fifo_gen_inst_valid_UNCONNECTED,
      wr_ack => NLW_fifo_gen_inst_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(5 downto 0) => NLW_fifo_gen_inst_wr_data_count_UNCONNECTED(5 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_fifo_gen_inst_wr_rst_busy_UNCONNECTED
    );
rd_valid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty,
      O => rd_valid
    );
wr_ready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => full,
      O => wr_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo is
  port (
    ACLK : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    S_MESG : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S_VALID : in STD_LOGIC;
    S_READY : out STD_LOGIC;
    M_MESG : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_VALID : out STD_LOGIC;
    M_READY : in STD_LOGIC
  );
  attribute C_FAMILY : string;
  attribute C_FAMILY of VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo : entity is "zynq";
  attribute C_FIFO_DEPTH_LOG : integer;
  attribute C_FIFO_DEPTH_LOG of VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo : entity is 5;
  attribute C_FIFO_TYPE : string;
  attribute C_FIFO_TYPE of VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo : entity is "lut";
  attribute C_FIFO_WIDTH : integer;
  attribute C_FIFO_WIDTH of VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo : entity is "axi_data_fifo_v2_1_9_axic_fifo";
end VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo;

architecture STRUCTURE of VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo is
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of inst : label is 1;
  attribute C_FAMILY of inst : label is "zynq";
  attribute C_FIFO_DEPTH_LOG of inst : label is 5;
  attribute C_FIFO_TYPE of inst : label is "lut";
  attribute C_FIFO_WIDTH of inst : label is 5;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of inst : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of inst : label is 2;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of inst : label is 3;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
begin
inst: entity work.VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen
     port map (
      clk => ACLK,
      rd_clk => '0',
      rd_data(4 downto 0) => M_MESG(4 downto 0),
      rd_en => M_READY,
      rd_valid => M_VALID,
      rst => ARESET,
      wr_clk => '0',
      wr_data(4 downto 0) => S_MESG(4 downto 0),
      wr_en => S_VALID,
      wr_ready => S_READY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo__1\ is
  port (
    ACLK : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    S_MESG : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S_VALID : in STD_LOGIC;
    S_READY : out STD_LOGIC;
    M_MESG : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_VALID : out STD_LOGIC;
    M_READY : in STD_LOGIC
  );
  attribute C_FAMILY : string;
  attribute C_FAMILY of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo__1\ : entity is "zynq";
  attribute C_FIFO_DEPTH_LOG : integer;
  attribute C_FIFO_DEPTH_LOG of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo__1\ : entity is 5;
  attribute C_FIFO_TYPE : string;
  attribute C_FIFO_TYPE of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo__1\ : entity is "lut";
  attribute C_FIFO_WIDTH : integer;
  attribute C_FIFO_WIDTH of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo__1\ : entity is 5;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo__1\ : entity is "axi_data_fifo_v2_1_9_axic_fifo";
end \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo__1\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo__1\ is
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of inst : label is 1;
  attribute C_FAMILY of inst : label is "zynq";
  attribute C_FIFO_DEPTH_LOG of inst : label is 5;
  attribute C_FIFO_TYPE of inst : label is "lut";
  attribute C_FIFO_WIDTH of inst : label is 5;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of inst : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of inst : label is 2;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of inst : label is 3;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
begin
inst: entity work.\VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__1\
     port map (
      clk => ACLK,
      rd_clk => '0',
      rd_data(4 downto 0) => M_MESG(4 downto 0),
      rd_en => M_READY,
      rd_valid => M_VALID,
      rst => ARESET,
      wr_clk => '0',
      wr_data(4 downto 0) => S_MESG(4 downto 0),
      wr_en => S_VALID,
      wr_ready => S_READY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo__parameterized0\ is
  port (
    ACLK : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    S_MESG : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_VALID : in STD_LOGIC;
    S_READY : out STD_LOGIC;
    M_MESG : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_VALID : out STD_LOGIC;
    M_READY : in STD_LOGIC
  );
  attribute C_FAMILY : string;
  attribute C_FAMILY of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo__parameterized0\ : entity is "zynq";
  attribute C_FIFO_DEPTH_LOG : integer;
  attribute C_FIFO_DEPTH_LOG of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo__parameterized0\ : entity is 5;
  attribute C_FIFO_TYPE : string;
  attribute C_FIFO_TYPE of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo__parameterized0\ : entity is "lut";
  attribute C_FIFO_WIDTH : integer;
  attribute C_FIFO_WIDTH of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo__parameterized0\ : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo__parameterized0\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo__parameterized0\ : entity is "axi_data_fifo_v2_1_9_axic_fifo";
end \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo__parameterized0\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo__parameterized0\ is
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of inst : label is 1;
  attribute C_FAMILY of inst : label is "zynq";
  attribute C_FIFO_DEPTH_LOG of inst : label is 5;
  attribute C_FIFO_TYPE of inst : label is "lut";
  attribute C_FIFO_WIDTH of inst : label is 1;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of inst : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of inst : label is 2;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of inst : label is 3;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
begin
inst: entity work.\VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_fifo_gen__parameterized0\
     port map (
      clk => ACLK,
      rd_clk => '0',
      rd_data(0) => M_MESG(0),
      rd_en => M_READY,
      rd_valid => M_VALID,
      rst => ARESET,
      wr_clk => '0',
      wr_data(0) => S_MESG(0),
      wr_en => S_VALID,
      wr_ready => S_READY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv is
  port (
    ACLK : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    cmd_valid : out STD_LOGIC;
    cmd_split : out STD_LOGIC;
    cmd_id : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_length : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cmd_ready : in STD_LOGIC;
    cmd_b_valid : out STD_LOGIC;
    cmd_b_split : out STD_LOGIC;
    cmd_b_repeat : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cmd_b_ready : in STD_LOGIC;
    S_AXI_AID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_AADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ALEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_ASIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ABURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_ALOCK : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ACACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_APROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_AUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_AVALID : in STD_LOGIC;
    S_AXI_AREADY : out STD_LOGIC;
    M_AXI_AID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_AADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_ALEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_ASIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_ABURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_ALOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_ACACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_APROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_AQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_AUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_AVALID : out STD_LOGIC;
    M_AXI_AREADY : in STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv : entity is 32;
  attribute C_AXI_AUSER_WIDTH : integer;
  attribute C_AXI_AUSER_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv : entity is 1;
  attribute C_AXI_CHANNEL : integer;
  attribute C_AXI_CHANNEL of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv : entity is 0;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv : entity is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv : entity is "zynq";
  attribute C_FIFO_DEPTH_LOG : integer;
  attribute C_FIFO_DEPTH_LOG of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv : entity is 5;
  attribute C_FIX_BURST : string;
  attribute C_FIX_BURST of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv : entity is "2'b00";
  attribute C_INCR_BURST : string;
  attribute C_INCR_BURST of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv : entity is "2'b01";
  attribute C_SINGLE_THREAD : integer;
  attribute C_SINGLE_THREAD of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv : entity is 1;
  attribute C_SIZE_MASK : string;
  attribute C_SIZE_MASK of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv : entity is "40'b1111111111111111111111111111111100000000";
  attribute C_SUPPORT_BURSTS : integer;
  attribute C_SUPPORT_BURSTS of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv : entity is 1;
  attribute C_SUPPORT_SPLITTING : integer;
  attribute C_SUPPORT_SPLITTING of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv : entity is 1;
  attribute C_WRAP_BURST : string;
  attribute C_WRAP_BURST of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv : entity is "2'b10";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv : entity is "axi_protocol_converter_v2_1_10_a_axi3_conv";
end VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv;

architecture STRUCTURE of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axi_aaddr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal M_AXI_AADDR_I1 : STD_LOGIC;
  signal \^m_axi_aid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_alen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_alock\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_avalid\ : STD_LOGIC;
  signal M_AXI_AVALID_INST_0_i_2_n_0 : STD_LOGIC;
  signal S_AXI_AADDR_Q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_ALEN_Q : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \S_AXI_ALOCK_Q_reg_n_0_[0]\ : STD_LOGIC;
  signal \^s_axi_aready\ : STD_LOGIC;
  signal S_AXI_AREADY_I_i_1_n_0 : STD_LOGIC;
  signal S_AXI_AREADY_I_i_2_n_0 : STD_LOGIC;
  signal \USE_BURSTS.cmd_queue_i_1_n_0\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_depth[0]_i_1_n_0\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_depth[1]_i_1_n_0\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_depth[2]_i_1_n_0\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_depth[3]_i_1_n_0\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_depth[4]_i_1_n_0\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_depth[4]_i_2_n_0\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_depth[5]_i_1_n_0\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_depth[5]_i_2_n_0\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_depth[5]_i_3_n_0\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_depth_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \USE_B_CHANNEL.cmd_b_empty_i_1_n_0\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_queue_i_1_n_0\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_queue_i_2_n_0\ : STD_LOGIC;
  signal \USE_B_CHANNEL.cmd_b_queue_i_3_n_0\ : STD_LOGIC;
  signal access_is_incr_q : STD_LOGIC;
  signal access_is_incr_q_i_1_n_0 : STD_LOGIC;
  signal addr_step : STD_LOGIC_VECTOR ( 11 downto 5 );
  signal addr_step_q : STD_LOGIC_VECTOR ( 11 downto 5 );
  signal \addr_step_q[6]_i_1_n_0\ : STD_LOGIC;
  signal \addr_step_q[7]_i_1_n_0\ : STD_LOGIC;
  signal \addr_step_q[8]_i_1_n_0\ : STD_LOGIC;
  signal \addr_step_q[9]_i_1_n_0\ : STD_LOGIC;
  signal allow_split_cmd : STD_LOGIC;
  signal almost_b_empty : STD_LOGIC;
  signal almost_empty : STD_LOGIC;
  signal areset_d : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cmd_b_empty : STD_LOGIC;
  signal cmd_b_push_block : STD_LOGIC;
  signal cmd_b_push_block_i_1_n_0 : STD_LOGIC;
  signal \cmd_depth[0]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_depth[1]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_depth[2]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_depth[3]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_depth[4]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_depth[4]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_depth[5]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_depth[5]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_depth[5]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_depth_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal cmd_empty : STD_LOGIC;
  signal cmd_empty_i_1_n_0 : STD_LOGIC;
  signal cmd_push_block : STD_LOGIC;
  signal cmd_push_block_i_1_n_0 : STD_LOGIC;
  signal command_ongoing : STD_LOGIC;
  signal command_ongoing_i_1_n_0 : STD_LOGIC;
  signal command_ongoing_i_2_n_0 : STD_LOGIC;
  signal first_split : STD_LOGIC;
  signal first_step : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal first_step_q : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \first_step_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \first_step_q[10]_i_2_n_0\ : STD_LOGIC;
  signal \first_step_q[11]_i_2_n_0\ : STD_LOGIC;
  signal \first_step_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \first_step_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \first_step_q[3]_i_1_n_0\ : STD_LOGIC;
  signal \first_step_q[6]_i_2_n_0\ : STD_LOGIC;
  signal \first_step_q[7]_i_2_n_0\ : STD_LOGIC;
  signal \first_step_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \first_step_q[9]_i_2_n_0\ : STD_LOGIC;
  signal incr_need_to_split : STD_LOGIC;
  signal multiple_id_non_split : STD_LOGIC;
  signal multiple_id_non_split011_out : STD_LOGIC;
  signal multiple_id_non_split_i_1_n_0 : STD_LOGIC;
  signal need_to_split_q : STD_LOGIC;
  signal next_mi_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \next_mi_addr[11]_i_2_n_0\ : STD_LOGIC;
  signal \next_mi_addr[11]_i_3_n_0\ : STD_LOGIC;
  signal \next_mi_addr[11]_i_4_n_0\ : STD_LOGIC;
  signal \next_mi_addr[11]_i_5_n_0\ : STD_LOGIC;
  signal \next_mi_addr[15]_i_2_n_0\ : STD_LOGIC;
  signal \next_mi_addr[15]_i_3_n_0\ : STD_LOGIC;
  signal \next_mi_addr[15]_i_4_n_0\ : STD_LOGIC;
  signal \next_mi_addr[15]_i_5_n_0\ : STD_LOGIC;
  signal \next_mi_addr[15]_i_6_n_0\ : STD_LOGIC;
  signal \next_mi_addr[15]_i_7_n_0\ : STD_LOGIC;
  signal \next_mi_addr[15]_i_8_n_0\ : STD_LOGIC;
  signal \next_mi_addr[15]_i_9_n_0\ : STD_LOGIC;
  signal \next_mi_addr[19]_i_2_n_0\ : STD_LOGIC;
  signal \next_mi_addr[19]_i_3_n_0\ : STD_LOGIC;
  signal \next_mi_addr[19]_i_4_n_0\ : STD_LOGIC;
  signal \next_mi_addr[19]_i_5_n_0\ : STD_LOGIC;
  signal \next_mi_addr[23]_i_2_n_0\ : STD_LOGIC;
  signal \next_mi_addr[23]_i_3_n_0\ : STD_LOGIC;
  signal \next_mi_addr[23]_i_4_n_0\ : STD_LOGIC;
  signal \next_mi_addr[23]_i_5_n_0\ : STD_LOGIC;
  signal \next_mi_addr[27]_i_2_n_0\ : STD_LOGIC;
  signal \next_mi_addr[27]_i_3_n_0\ : STD_LOGIC;
  signal \next_mi_addr[27]_i_4_n_0\ : STD_LOGIC;
  signal \next_mi_addr[27]_i_5_n_0\ : STD_LOGIC;
  signal \next_mi_addr[31]_i_2_n_0\ : STD_LOGIC;
  signal \next_mi_addr[31]_i_3_n_0\ : STD_LOGIC;
  signal \next_mi_addr[31]_i_4_n_0\ : STD_LOGIC;
  signal \next_mi_addr[31]_i_5_n_0\ : STD_LOGIC;
  signal \next_mi_addr[3]_i_2_n_0\ : STD_LOGIC;
  signal \next_mi_addr[3]_i_3_n_0\ : STD_LOGIC;
  signal \next_mi_addr[3]_i_4_n_0\ : STD_LOGIC;
  signal \next_mi_addr[3]_i_5_n_0\ : STD_LOGIC;
  signal \next_mi_addr[7]_i_2_n_0\ : STD_LOGIC;
  signal \next_mi_addr[7]_i_3_n_0\ : STD_LOGIC;
  signal \next_mi_addr[7]_i_4_n_0\ : STD_LOGIC;
  signal \next_mi_addr[7]_i_5_n_0\ : STD_LOGIC;
  signal \next_mi_addr_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \next_mi_addr_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \next_mi_addr_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \next_mi_addr_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \next_mi_addr_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \next_mi_addr_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \next_mi_addr_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \next_mi_addr_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \next_mi_addr_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \next_mi_addr_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \next_mi_addr_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \next_mi_addr_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \next_mi_addr_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \next_mi_addr_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \next_mi_addr_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \next_mi_addr_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \next_mi_addr_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \next_mi_addr_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \next_mi_addr_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \next_mi_addr_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \next_mi_addr_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \next_mi_addr_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \next_mi_addr_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \next_mi_addr_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \next_mi_addr_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \next_mi_addr_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \next_mi_addr_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \next_mi_addr_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \next_mi_addr_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \next_mi_addr_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \next_mi_addr_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \next_mi_addr_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \next_mi_addr_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \next_mi_addr_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \next_mi_addr_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \next_mi_addr_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \next_mi_addr_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \next_mi_addr_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \next_mi_addr_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \next_mi_addr_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \next_mi_addr_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \next_mi_addr_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \next_mi_addr_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \next_mi_addr_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \next_mi_addr_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \next_mi_addr_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \next_mi_addr_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \next_mi_addr_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \next_mi_addr_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \next_mi_addr_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \next_mi_addr_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \next_mi_addr_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \next_mi_addr_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \next_mi_addr_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \next_mi_addr_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \next_mi_addr_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \next_mi_addr_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \next_mi_addr_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \next_mi_addr_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \next_mi_addr_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \next_mi_addr_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \next_mi_addr_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \next_mi_addr_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal num_transactions_q : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \pushed_commands[0]_i_1_n_0\ : STD_LOGIC;
  signal \pushed_commands[1]_i_1_n_0\ : STD_LOGIC;
  signal \pushed_commands[2]_i_1_n_0\ : STD_LOGIC;
  signal \pushed_commands[3]_i_1_n_0\ : STD_LOGIC;
  signal \pushed_commands[3]_i_2_n_0\ : STD_LOGIC;
  signal \pushed_commands_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pushed_new_cmd : STD_LOGIC;
  signal queue_id : STD_LOGIC;
  signal \queue_id[0]_i_1_n_0\ : STD_LOGIC;
  signal s_b_ready : STD_LOGIC;
  signal s_ready : STD_LOGIC;
  signal size_mask : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal size_mask_q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal split_in_progress : STD_LOGIC;
  signal split_in_progress_i_1_n_0 : STD_LOGIC;
  signal split_in_progress_reg_n_0 : STD_LOGIC;
  signal split_ongoing : STD_LOGIC;
  signal \NLW_next_mi_addr_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of S_AXI_AREADY_I_i_2 : label is "soft_lutpair14";
  attribute C_FAMILY of \USE_BURSTS.cmd_queue\ : label is "zynq";
  attribute C_FIFO_DEPTH_LOG of \USE_BURSTS.cmd_queue\ : label is 5;
  attribute C_FIFO_TYPE : string;
  attribute C_FIFO_TYPE of \USE_BURSTS.cmd_queue\ : label is "lut";
  attribute C_FIFO_WIDTH : integer;
  attribute C_FIFO_WIDTH of \USE_BURSTS.cmd_queue\ : label is 5;
  attribute DowngradeIPIdentifiedWarnings of \USE_BURSTS.cmd_queue\ : label is "yes";
  attribute SOFT_HLUTNM of \USE_B_CHANNEL.cmd_b_depth[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \USE_B_CHANNEL.cmd_b_depth[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \USE_B_CHANNEL.cmd_b_depth[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \USE_B_CHANNEL.cmd_b_depth[3]_i_1\ : label is "soft_lutpair12";
  attribute C_FAMILY of \USE_B_CHANNEL.cmd_b_queue\ : label is "zynq";
  attribute C_FIFO_DEPTH_LOG of \USE_B_CHANNEL.cmd_b_queue\ : label is 5;
  attribute C_FIFO_TYPE of \USE_B_CHANNEL.cmd_b_queue\ : label is "lut";
  attribute C_FIFO_WIDTH of \USE_B_CHANNEL.cmd_b_queue\ : label is 5;
  attribute DowngradeIPIdentifiedWarnings of \USE_B_CHANNEL.cmd_b_queue\ : label is "yes";
  attribute SOFT_HLUTNM of \USE_B_CHANNEL.cmd_b_queue_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \addr_step_q[10]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \addr_step_q[11]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \addr_step_q[5]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \addr_step_q[6]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \addr_step_q[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \addr_step_q[8]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \addr_step_q[9]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of cmd_b_push_block_i_1 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \cmd_depth[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \cmd_depth[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \cmd_depth[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \cmd_depth[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \cmd_depth[4]_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of cmd_empty_i_1 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of cmd_push_block_i_1 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \first_step_q[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \first_step_q[10]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \first_step_q[11]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \first_step_q[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \first_step_q[3]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \first_step_q[4]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \first_step_q[6]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \first_step_q[7]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \first_step_q[8]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \first_step_q[9]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of multiple_id_non_split_i_2 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \next_mi_addr[11]_i_6\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \next_mi_addr[3]_i_6\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \pushed_commands[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \pushed_commands[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \pushed_commands[3]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \size_mask_q[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \size_mask_q[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \size_mask_q[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \size_mask_q[3]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \size_mask_q[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \size_mask_q[5]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \size_mask_q[6]_i_1\ : label is "soft_lutpair20";
begin
  M_AXI_AADDR(31 downto 0) <= \^m_axi_aaddr\(31 downto 0);
  M_AXI_AID(0) <= \^m_axi_aid\(0);
  M_AXI_ALEN(3 downto 0) <= \^m_axi_alen\(3 downto 0);
  M_AXI_ALOCK(1) <= \<const0>\;
  M_AXI_ALOCK(0) <= \^m_axi_alock\(0);
  M_AXI_AUSER(0) <= \<const0>\;
  M_AXI_AVALID <= \^m_axi_avalid\;
  S_AXI_AREADY <= \^s_axi_aready\;
  cmd_split <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\M_AXI_AADDR[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(0),
      I1 => size_mask_q(0),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(0),
      O => \^m_axi_aaddr\(0)
    );
\M_AXI_AADDR[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(10),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(10),
      O => \^m_axi_aaddr\(10)
    );
\M_AXI_AADDR[11]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(11),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(11),
      O => \^m_axi_aaddr\(11)
    );
\M_AXI_AADDR[12]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(12),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(12),
      O => \^m_axi_aaddr\(12)
    );
\M_AXI_AADDR[13]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(13),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(13),
      O => \^m_axi_aaddr\(13)
    );
\M_AXI_AADDR[14]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(14),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(14),
      O => \^m_axi_aaddr\(14)
    );
\M_AXI_AADDR[15]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(15),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(15),
      O => \^m_axi_aaddr\(15)
    );
\M_AXI_AADDR[16]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(16),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(16),
      O => \^m_axi_aaddr\(16)
    );
\M_AXI_AADDR[17]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(17),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(17),
      O => \^m_axi_aaddr\(17)
    );
\M_AXI_AADDR[18]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(18),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(18),
      O => \^m_axi_aaddr\(18)
    );
\M_AXI_AADDR[19]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(19),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(19),
      O => \^m_axi_aaddr\(19)
    );
\M_AXI_AADDR[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(1),
      I1 => size_mask_q(1),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(1),
      O => \^m_axi_aaddr\(1)
    );
\M_AXI_AADDR[20]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(20),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(20),
      O => \^m_axi_aaddr\(20)
    );
\M_AXI_AADDR[21]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(21),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(21),
      O => \^m_axi_aaddr\(21)
    );
\M_AXI_AADDR[22]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(22),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(22),
      O => \^m_axi_aaddr\(22)
    );
\M_AXI_AADDR[23]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(23),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(23),
      O => \^m_axi_aaddr\(23)
    );
\M_AXI_AADDR[24]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(24),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(24),
      O => \^m_axi_aaddr\(24)
    );
\M_AXI_AADDR[25]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(25),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(25),
      O => \^m_axi_aaddr\(25)
    );
\M_AXI_AADDR[26]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(26),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(26),
      O => \^m_axi_aaddr\(26)
    );
\M_AXI_AADDR[27]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(27),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(27),
      O => \^m_axi_aaddr\(27)
    );
\M_AXI_AADDR[28]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(28),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(28),
      O => \^m_axi_aaddr\(28)
    );
\M_AXI_AADDR[29]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(29),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(29),
      O => \^m_axi_aaddr\(29)
    );
\M_AXI_AADDR[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(2),
      I1 => size_mask_q(2),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(2),
      O => \^m_axi_aaddr\(2)
    );
\M_AXI_AADDR[30]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(30),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(30),
      O => \^m_axi_aaddr\(30)
    );
\M_AXI_AADDR[31]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(31),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(31),
      O => \^m_axi_aaddr\(31)
    );
\M_AXI_AADDR[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(3),
      I1 => size_mask_q(3),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(3),
      O => \^m_axi_aaddr\(3)
    );
\M_AXI_AADDR[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(4),
      I1 => size_mask_q(4),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(4),
      O => \^m_axi_aaddr\(4)
    );
\M_AXI_AADDR[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(5),
      I1 => size_mask_q(5),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(5),
      O => \^m_axi_aaddr\(5)
    );
\M_AXI_AADDR[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(6),
      I1 => size_mask_q(6),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(6),
      O => \^m_axi_aaddr\(6)
    );
\M_AXI_AADDR[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(7),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(7),
      O => \^m_axi_aaddr\(7)
    );
\M_AXI_AADDR[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(8),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(8),
      O => \^m_axi_aaddr\(8)
    );
\M_AXI_AADDR[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(9),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(9),
      O => \^m_axi_aaddr\(9)
    );
\M_AXI_ALEN[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEA"
    )
        port map (
      I0 => S_AXI_ALEN_Q(0),
      I1 => need_to_split_q,
      I2 => \pushed_commands_reg__0\(3),
      I3 => \pushed_commands_reg__0\(2),
      I4 => \pushed_commands_reg__0\(0),
      I5 => \pushed_commands_reg__0\(1),
      O => \^m_axi_alen\(0)
    );
\M_AXI_ALEN[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEA"
    )
        port map (
      I0 => S_AXI_ALEN_Q(1),
      I1 => need_to_split_q,
      I2 => \pushed_commands_reg__0\(3),
      I3 => \pushed_commands_reg__0\(2),
      I4 => \pushed_commands_reg__0\(0),
      I5 => \pushed_commands_reg__0\(1),
      O => \^m_axi_alen\(1)
    );
\M_AXI_ALEN[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEA"
    )
        port map (
      I0 => S_AXI_ALEN_Q(2),
      I1 => need_to_split_q,
      I2 => \pushed_commands_reg__0\(3),
      I3 => \pushed_commands_reg__0\(2),
      I4 => \pushed_commands_reg__0\(0),
      I5 => \pushed_commands_reg__0\(1),
      O => \^m_axi_alen\(2)
    );
\M_AXI_ALEN[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEA"
    )
        port map (
      I0 => S_AXI_ALEN_Q(3),
      I1 => need_to_split_q,
      I2 => \pushed_commands_reg__0\(3),
      I3 => \pushed_commands_reg__0\(2),
      I4 => \pushed_commands_reg__0\(0),
      I5 => \pushed_commands_reg__0\(1),
      O => \^m_axi_alen\(3)
    );
\M_AXI_ALOCK[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \S_AXI_ALOCK_Q_reg_n_0_[0]\,
      I1 => need_to_split_q,
      O => \^m_axi_alock\(0)
    );
M_AXI_AVALID_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA88800000"
    )
        port map (
      I0 => command_ongoing,
      I1 => s_ready,
      I2 => allow_split_cmd,
      I3 => M_AXI_AVALID_INST_0_i_2_n_0,
      I4 => s_b_ready,
      I5 => cmd_push_block,
      O => \^m_axi_avalid\
    );
M_AXI_AVALID_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444400440044004"
    )
        port map (
      I0 => multiple_id_non_split,
      I1 => need_to_split_q,
      I2 => queue_id,
      I3 => \^m_axi_aid\(0),
      I4 => cmd_b_empty,
      I5 => cmd_empty,
      O => allow_split_cmd
    );
M_AXI_AVALID_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFD7D7D7"
    )
        port map (
      I0 => split_in_progress_reg_n_0,
      I1 => queue_id,
      I2 => \^m_axi_aid\(0),
      I3 => cmd_b_empty,
      I4 => cmd_empty,
      I5 => need_to_split_q,
      O => M_AXI_AVALID_INST_0_i_2_n_0
    );
\S_AXI_AADDR_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(0),
      Q => S_AXI_AADDR_Q(0),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(10),
      Q => S_AXI_AADDR_Q(10),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(11),
      Q => S_AXI_AADDR_Q(11),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(12),
      Q => S_AXI_AADDR_Q(12),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(13),
      Q => S_AXI_AADDR_Q(13),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(14),
      Q => S_AXI_AADDR_Q(14),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(15),
      Q => S_AXI_AADDR_Q(15),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(16),
      Q => S_AXI_AADDR_Q(16),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(17),
      Q => S_AXI_AADDR_Q(17),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(18),
      Q => S_AXI_AADDR_Q(18),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(19),
      Q => S_AXI_AADDR_Q(19),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(1),
      Q => S_AXI_AADDR_Q(1),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(20),
      Q => S_AXI_AADDR_Q(20),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(21),
      Q => S_AXI_AADDR_Q(21),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(22),
      Q => S_AXI_AADDR_Q(22),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(23),
      Q => S_AXI_AADDR_Q(23),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(24),
      Q => S_AXI_AADDR_Q(24),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(25),
      Q => S_AXI_AADDR_Q(25),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(26),
      Q => S_AXI_AADDR_Q(26),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(27),
      Q => S_AXI_AADDR_Q(27),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(28),
      Q => S_AXI_AADDR_Q(28),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(29),
      Q => S_AXI_AADDR_Q(29),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(2),
      Q => S_AXI_AADDR_Q(2),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(30),
      Q => S_AXI_AADDR_Q(30),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(31),
      Q => S_AXI_AADDR_Q(31),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(3),
      Q => S_AXI_AADDR_Q(3),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(4),
      Q => S_AXI_AADDR_Q(4),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(5),
      Q => S_AXI_AADDR_Q(5),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(6),
      Q => S_AXI_AADDR_Q(6),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(7),
      Q => S_AXI_AADDR_Q(7),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(8),
      Q => S_AXI_AADDR_Q(8),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(9),
      Q => S_AXI_AADDR_Q(9),
      R => ARESET
    );
\S_AXI_ABURST_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ABURST(0),
      Q => M_AXI_ABURST(0),
      R => ARESET
    );
\S_AXI_ABURST_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ABURST(1),
      Q => M_AXI_ABURST(1),
      R => ARESET
    );
\S_AXI_ACACHE_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ACACHE(0),
      Q => M_AXI_ACACHE(0),
      R => ARESET
    );
\S_AXI_ACACHE_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ACACHE(1),
      Q => M_AXI_ACACHE(1),
      R => ARESET
    );
\S_AXI_ACACHE_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ACACHE(2),
      Q => M_AXI_ACACHE(2),
      R => ARESET
    );
\S_AXI_ACACHE_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ACACHE(3),
      Q => M_AXI_ACACHE(3),
      R => ARESET
    );
\S_AXI_AID_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AID(0),
      Q => \^m_axi_aid\(0),
      R => ARESET
    );
\S_AXI_ALEN_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ALEN(0),
      Q => S_AXI_ALEN_Q(0),
      R => ARESET
    );
\S_AXI_ALEN_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ALEN(1),
      Q => S_AXI_ALEN_Q(1),
      R => ARESET
    );
\S_AXI_ALEN_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ALEN(2),
      Q => S_AXI_ALEN_Q(2),
      R => ARESET
    );
\S_AXI_ALEN_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ALEN(3),
      Q => S_AXI_ALEN_Q(3),
      R => ARESET
    );
\S_AXI_ALOCK_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ALOCK(0),
      Q => \S_AXI_ALOCK_Q_reg_n_0_[0]\,
      R => ARESET
    );
\S_AXI_APROT_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_APROT(0),
      Q => M_AXI_APROT(0),
      R => ARESET
    );
\S_AXI_APROT_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_APROT(1),
      Q => M_AXI_APROT(1),
      R => ARESET
    );
\S_AXI_APROT_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_APROT(2),
      Q => M_AXI_APROT(2),
      R => ARESET
    );
\S_AXI_AQOS_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AQOS(0),
      Q => M_AXI_AQOS(0),
      R => ARESET
    );
\S_AXI_AQOS_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AQOS(1),
      Q => M_AXI_AQOS(1),
      R => ARESET
    );
\S_AXI_AQOS_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AQOS(2),
      Q => M_AXI_AQOS(2),
      R => ARESET
    );
\S_AXI_AQOS_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AQOS(3),
      Q => M_AXI_AQOS(3),
      R => ARESET
    );
S_AXI_AREADY_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F88FFFF0F880F88"
    )
        port map (
      I0 => pushed_new_cmd,
      I1 => S_AXI_AREADY_I_i_2_n_0,
      I2 => S_AXI_AVALID,
      I3 => \^s_axi_aready\,
      I4 => areset_d(0),
      I5 => areset_d(1),
      O => S_AXI_AREADY_I_i_1_n_0
    );
S_AXI_AREADY_I_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"82FF"
    )
        port map (
      I0 => \USE_B_CHANNEL.cmd_b_queue_i_3_n_0\,
      I1 => \pushed_commands_reg__0\(3),
      I2 => num_transactions_q(3),
      I3 => access_is_incr_q,
      O => S_AXI_AREADY_I_i_2_n_0
    );
S_AXI_AREADY_I_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => S_AXI_AREADY_I_i_1_n_0,
      Q => \^s_axi_aready\,
      R => ARESET
    );
\S_AXI_ASIZE_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ASIZE(0),
      Q => M_AXI_ASIZE(0),
      R => ARESET
    );
\S_AXI_ASIZE_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ASIZE(1),
      Q => M_AXI_ASIZE(1),
      R => ARESET
    );
\S_AXI_ASIZE_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ASIZE(2),
      Q => M_AXI_ASIZE(2),
      R => ARESET
    );
\USE_BURSTS.cmd_queue\: entity work.\VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo__1\
     port map (
      ACLK => ACLK,
      ARESET => ARESET,
      M_MESG(4) => cmd_id(0),
      M_MESG(3 downto 0) => cmd_length(3 downto 0),
      M_READY => cmd_ready,
      M_VALID => cmd_valid,
      S_MESG(4) => \^m_axi_aid\(0),
      S_MESG(3 downto 0) => \^m_axi_alen\(3 downto 0),
      S_READY => s_ready,
      S_VALID => \USE_BURSTS.cmd_queue_i_1_n_0\
    );
\USE_BURSTS.cmd_queue_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8000000"
    )
        port map (
      I0 => s_b_ready,
      I1 => M_AXI_AVALID_INST_0_i_2_n_0,
      I2 => allow_split_cmd,
      I3 => s_ready,
      I4 => command_ongoing,
      I5 => cmd_push_block,
      O => \USE_BURSTS.cmd_queue_i_1_n_0\
    );
\USE_B_CHANNEL.cmd_b_depth[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(0),
      O => \USE_B_CHANNEL.cmd_b_depth[0]_i_1_n_0\
    );
\USE_B_CHANNEL.cmd_b_depth[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(0),
      I1 => \USE_B_CHANNEL.cmd_b_depth[4]_i_2_n_0\,
      I2 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(1),
      O => \USE_B_CHANNEL.cmd_b_depth[1]_i_1_n_0\
    );
\USE_B_CHANNEL.cmd_b_depth[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(1),
      I1 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(0),
      I2 => \USE_B_CHANNEL.cmd_b_depth[4]_i_2_n_0\,
      I3 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(2),
      O => \USE_B_CHANNEL.cmd_b_depth[2]_i_1_n_0\
    );
\USE_B_CHANNEL.cmd_b_depth[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(1),
      I1 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(0),
      I2 => \USE_B_CHANNEL.cmd_b_depth[4]_i_2_n_0\,
      I3 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(3),
      I4 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(2),
      O => \USE_B_CHANNEL.cmd_b_depth[3]_i_1_n_0\
    );
\USE_B_CHANNEL.cmd_b_depth[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(2),
      I1 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(1),
      I2 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(0),
      I3 => \USE_B_CHANNEL.cmd_b_depth[4]_i_2_n_0\,
      I4 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(4),
      I5 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(3),
      O => \USE_B_CHANNEL.cmd_b_depth[4]_i_1_n_0\
    );
\USE_B_CHANNEL.cmd_b_depth[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => cmd_b_push_block,
      I1 => \^m_axi_avalid\,
      I2 => cmd_b_ready,
      O => \USE_B_CHANNEL.cmd_b_depth[4]_i_2_n_0\
    );
\USE_B_CHANNEL.cmd_b_depth[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \USE_B_CHANNEL.cmd_b_queue_i_2_n_0\,
      I1 => cmd_b_ready,
      O => \USE_B_CHANNEL.cmd_b_depth[5]_i_1_n_0\
    );
\USE_B_CHANNEL.cmd_b_depth[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(3),
      I1 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(2),
      I2 => \USE_B_CHANNEL.cmd_b_depth[5]_i_3_n_0\,
      I3 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(5),
      I4 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(4),
      O => \USE_B_CHANNEL.cmd_b_depth[5]_i_2_n_0\
    );
\USE_B_CHANNEL.cmd_b_depth[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF0000FF04"
    )
        port map (
      I0 => cmd_b_ready,
      I1 => \^m_axi_avalid\,
      I2 => cmd_b_push_block,
      I3 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(0),
      I4 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(2),
      I5 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(1),
      O => \USE_B_CHANNEL.cmd_b_depth[5]_i_3_n_0\
    );
\USE_B_CHANNEL.cmd_b_depth_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \USE_B_CHANNEL.cmd_b_depth[5]_i_1_n_0\,
      D => \USE_B_CHANNEL.cmd_b_depth[0]_i_1_n_0\,
      Q => \USE_B_CHANNEL.cmd_b_depth_reg__0\(0),
      R => ARESET
    );
\USE_B_CHANNEL.cmd_b_depth_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \USE_B_CHANNEL.cmd_b_depth[5]_i_1_n_0\,
      D => \USE_B_CHANNEL.cmd_b_depth[1]_i_1_n_0\,
      Q => \USE_B_CHANNEL.cmd_b_depth_reg__0\(1),
      R => ARESET
    );
\USE_B_CHANNEL.cmd_b_depth_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \USE_B_CHANNEL.cmd_b_depth[5]_i_1_n_0\,
      D => \USE_B_CHANNEL.cmd_b_depth[2]_i_1_n_0\,
      Q => \USE_B_CHANNEL.cmd_b_depth_reg__0\(2),
      R => ARESET
    );
\USE_B_CHANNEL.cmd_b_depth_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \USE_B_CHANNEL.cmd_b_depth[5]_i_1_n_0\,
      D => \USE_B_CHANNEL.cmd_b_depth[3]_i_1_n_0\,
      Q => \USE_B_CHANNEL.cmd_b_depth_reg__0\(3),
      R => ARESET
    );
\USE_B_CHANNEL.cmd_b_depth_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \USE_B_CHANNEL.cmd_b_depth[5]_i_1_n_0\,
      D => \USE_B_CHANNEL.cmd_b_depth[4]_i_1_n_0\,
      Q => \USE_B_CHANNEL.cmd_b_depth_reg__0\(4),
      R => ARESET
    );
\USE_B_CHANNEL.cmd_b_depth_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \USE_B_CHANNEL.cmd_b_depth[5]_i_1_n_0\,
      D => \USE_B_CHANNEL.cmd_b_depth[5]_i_2_n_0\,
      Q => \USE_B_CHANNEL.cmd_b_depth_reg__0\(5),
      R => ARESET
    );
\USE_B_CHANNEL.cmd_b_empty_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CB08"
    )
        port map (
      I0 => almost_b_empty,
      I1 => cmd_b_ready,
      I2 => \USE_B_CHANNEL.cmd_b_queue_i_2_n_0\,
      I3 => cmd_b_empty,
      O => \USE_B_CHANNEL.cmd_b_empty_i_1_n_0\
    );
\USE_B_CHANNEL.cmd_b_empty_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(5),
      I1 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(4),
      I2 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(1),
      I3 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(0),
      I4 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(3),
      I5 => \USE_B_CHANNEL.cmd_b_depth_reg__0\(2),
      O => almost_b_empty
    );
\USE_B_CHANNEL.cmd_b_empty_reg\: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => '1',
      D => \USE_B_CHANNEL.cmd_b_empty_i_1_n_0\,
      Q => cmd_b_empty,
      S => ARESET
    );
\USE_B_CHANNEL.cmd_b_queue\: entity work.VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo
     port map (
      ACLK => ACLK,
      ARESET => ARESET,
      M_MESG(4) => cmd_b_split,
      M_MESG(3 downto 0) => cmd_b_repeat(3 downto 0),
      M_READY => cmd_b_ready,
      M_VALID => cmd_b_valid,
      S_MESG(4) => \USE_B_CHANNEL.cmd_b_queue_i_1_n_0\,
      S_MESG(3 downto 0) => num_transactions_q(3 downto 0),
      S_READY => s_b_ready,
      S_VALID => \USE_B_CHANNEL.cmd_b_queue_i_2_n_0\
    );
\USE_B_CHANNEL.cmd_b_queue_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08808888"
    )
        port map (
      I0 => need_to_split_q,
      I1 => access_is_incr_q,
      I2 => num_transactions_q(3),
      I3 => \pushed_commands_reg__0\(3),
      I4 => \USE_B_CHANNEL.cmd_b_queue_i_3_n_0\,
      O => \USE_B_CHANNEL.cmd_b_queue_i_1_n_0\
    );
\USE_B_CHANNEL.cmd_b_queue_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => cmd_b_push_block,
      I1 => \^m_axi_avalid\,
      O => \USE_B_CHANNEL.cmd_b_queue_i_2_n_0\
    );
\USE_B_CHANNEL.cmd_b_queue_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => num_transactions_q(0),
      I1 => \pushed_commands_reg__0\(0),
      I2 => \pushed_commands_reg__0\(2),
      I3 => num_transactions_q(2),
      I4 => \pushed_commands_reg__0\(1),
      I5 => num_transactions_q(1),
      O => \USE_B_CHANNEL.cmd_b_queue_i_3_n_0\
    );
access_is_incr_q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_ABURST(0),
      I1 => S_AXI_ABURST(1),
      O => access_is_incr_q_i_1_n_0
    );
access_is_incr_q_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => access_is_incr_q_i_1_n_0,
      Q => access_is_incr_q,
      R => ARESET
    );
\addr_step_q[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => S_AXI_ASIZE(0),
      I1 => S_AXI_ASIZE(2),
      I2 => S_AXI_ASIZE(1),
      O => addr_step(10)
    );
\addr_step_q[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ASIZE(0),
      I2 => S_AXI_ASIZE(2),
      O => addr_step(11)
    );
\addr_step_q[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => S_AXI_ASIZE(0),
      I1 => S_AXI_ASIZE(2),
      I2 => S_AXI_ASIZE(1),
      O => addr_step(5)
    );
\addr_step_q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ASIZE(0),
      I2 => S_AXI_ASIZE(2),
      O => \addr_step_q[6]_i_1_n_0\
    );
\addr_step_q[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ASIZE(0),
      I2 => S_AXI_ASIZE(2),
      O => \addr_step_q[7]_i_1_n_0\
    );
\addr_step_q[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => S_AXI_ASIZE(2),
      I1 => S_AXI_ASIZE(1),
      I2 => S_AXI_ASIZE(0),
      O => \addr_step_q[8]_i_1_n_0\
    );
\addr_step_q[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => S_AXI_ASIZE(2),
      I1 => S_AXI_ASIZE(1),
      I2 => S_AXI_ASIZE(0),
      O => \addr_step_q[9]_i_1_n_0\
    );
\addr_step_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => addr_step(10),
      Q => addr_step_q(10),
      R => ARESET
    );
\addr_step_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => addr_step(11),
      Q => addr_step_q(11),
      R => ARESET
    );
\addr_step_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => addr_step(5),
      Q => addr_step_q(5),
      R => ARESET
    );
\addr_step_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => \addr_step_q[6]_i_1_n_0\,
      Q => addr_step_q(6),
      R => ARESET
    );
\addr_step_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => \addr_step_q[7]_i_1_n_0\,
      Q => addr_step_q(7),
      R => ARESET
    );
\addr_step_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => \addr_step_q[8]_i_1_n_0\,
      Q => addr_step_q(8),
      R => ARESET
    );
\addr_step_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => \addr_step_q[9]_i_1_n_0\,
      Q => addr_step_q(9),
      R => ARESET
    );
\areset_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => ARESET,
      Q => areset_d(0),
      R => '0'
    );
\areset_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => areset_d(0),
      Q => areset_d(1),
      R => '0'
    );
cmd_b_push_block_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => cmd_b_push_block,
      I1 => \USE_B_CHANNEL.cmd_b_queue_i_2_n_0\,
      I2 => \^s_axi_aready\,
      I3 => ARESET,
      O => cmd_b_push_block_i_1_n_0
    );
cmd_b_push_block_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => cmd_b_push_block_i_1_n_0,
      Q => cmd_b_push_block,
      R => '0'
    );
\cmd_depth[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cmd_depth_reg__0\(0),
      O => \cmd_depth[0]_i_1_n_0\
    );
\cmd_depth[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cmd_depth_reg__0\(0),
      I1 => \cmd_depth[4]_i_2_n_0\,
      I2 => \cmd_depth_reg__0\(1),
      O => \cmd_depth[1]_i_1_n_0\
    );
\cmd_depth[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \cmd_depth_reg__0\(1),
      I1 => \cmd_depth_reg__0\(0),
      I2 => \cmd_depth[4]_i_2_n_0\,
      I3 => \cmd_depth_reg__0\(2),
      O => \cmd_depth[2]_i_1_n_0\
    );
\cmd_depth[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \cmd_depth_reg__0\(1),
      I1 => \cmd_depth_reg__0\(0),
      I2 => \cmd_depth[4]_i_2_n_0\,
      I3 => \cmd_depth_reg__0\(3),
      I4 => \cmd_depth_reg__0\(2),
      O => \cmd_depth[3]_i_1_n_0\
    );
\cmd_depth[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => \cmd_depth_reg__0\(2),
      I1 => \cmd_depth_reg__0\(1),
      I2 => \cmd_depth_reg__0\(0),
      I3 => \cmd_depth[4]_i_2_n_0\,
      I4 => \cmd_depth_reg__0\(4),
      I5 => \cmd_depth_reg__0\(3),
      O => \cmd_depth[4]_i_1_n_0\
    );
\cmd_depth[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => cmd_ready,
      I1 => \USE_BURSTS.cmd_queue_i_1_n_0\,
      O => \cmd_depth[4]_i_2_n_0\
    );
\cmd_depth[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \USE_BURSTS.cmd_queue_i_1_n_0\,
      I1 => cmd_ready,
      O => \cmd_depth[5]_i_1_n_0\
    );
\cmd_depth[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \cmd_depth_reg__0\(3),
      I1 => \cmd_depth[5]_i_3_n_0\,
      I2 => \cmd_depth_reg__0\(5),
      I3 => \cmd_depth_reg__0\(4),
      O => \cmd_depth[5]_i_2_n_0\
    );
\cmd_depth[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF0000FFF4"
    )
        port map (
      I0 => cmd_ready,
      I1 => \USE_BURSTS.cmd_queue_i_1_n_0\,
      I2 => \cmd_depth_reg__0\(0),
      I3 => \cmd_depth_reg__0\(1),
      I4 => \cmd_depth_reg__0\(3),
      I5 => \cmd_depth_reg__0\(2),
      O => \cmd_depth[5]_i_3_n_0\
    );
\cmd_depth_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \cmd_depth[5]_i_1_n_0\,
      D => \cmd_depth[0]_i_1_n_0\,
      Q => \cmd_depth_reg__0\(0),
      R => ARESET
    );
\cmd_depth_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \cmd_depth[5]_i_1_n_0\,
      D => \cmd_depth[1]_i_1_n_0\,
      Q => \cmd_depth_reg__0\(1),
      R => ARESET
    );
\cmd_depth_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \cmd_depth[5]_i_1_n_0\,
      D => \cmd_depth[2]_i_1_n_0\,
      Q => \cmd_depth_reg__0\(2),
      R => ARESET
    );
\cmd_depth_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \cmd_depth[5]_i_1_n_0\,
      D => \cmd_depth[3]_i_1_n_0\,
      Q => \cmd_depth_reg__0\(3),
      R => ARESET
    );
\cmd_depth_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \cmd_depth[5]_i_1_n_0\,
      D => \cmd_depth[4]_i_1_n_0\,
      Q => \cmd_depth_reg__0\(4),
      R => ARESET
    );
\cmd_depth_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \cmd_depth[5]_i_1_n_0\,
      D => \cmd_depth[5]_i_2_n_0\,
      Q => \cmd_depth_reg__0\(5),
      R => ARESET
    );
cmd_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CB08"
    )
        port map (
      I0 => almost_empty,
      I1 => cmd_ready,
      I2 => \USE_BURSTS.cmd_queue_i_1_n_0\,
      I3 => cmd_empty,
      O => cmd_empty_i_1_n_0
    );
cmd_empty_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \cmd_depth_reg__0\(5),
      I1 => \cmd_depth_reg__0\(4),
      I2 => \cmd_depth_reg__0\(1),
      I3 => \cmd_depth_reg__0\(0),
      I4 => \cmd_depth_reg__0\(3),
      I5 => \cmd_depth_reg__0\(2),
      O => almost_empty
    );
cmd_empty_reg: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => '1',
      D => cmd_empty_i_1_n_0,
      Q => cmd_empty,
      S => ARESET
    );
cmd_push_block_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002E"
    )
        port map (
      I0 => cmd_push_block,
      I1 => \^m_axi_avalid\,
      I2 => M_AXI_AREADY,
      I3 => ARESET,
      O => cmd_push_block_i_1_n_0
    );
cmd_push_block_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => cmd_push_block_i_1_n_0,
      Q => cmd_push_block,
      R => '0'
    );
command_ongoing_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7770000F000"
    )
        port map (
      I0 => pushed_new_cmd,
      I1 => S_AXI_AREADY_I_i_2_n_0,
      I2 => S_AXI_AVALID,
      I3 => \^s_axi_aready\,
      I4 => command_ongoing_i_2_n_0,
      I5 => command_ongoing,
      O => command_ongoing_i_1_n_0
    );
command_ongoing_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => areset_d(1),
      I1 => areset_d(0),
      O => command_ongoing_i_2_n_0
    );
command_ongoing_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => command_ongoing_i_1_n_0,
      Q => command_ongoing,
      R => ARESET
    );
\first_step_q[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => S_AXI_ALEN(0),
      I1 => S_AXI_ASIZE(0),
      I2 => S_AXI_ASIZE(1),
      I3 => S_AXI_ASIZE(2),
      O => \first_step_q[0]_i_1_n_0\
    );
\first_step_q[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S_AXI_ASIZE(2),
      I1 => \first_step_q[10]_i_2_n_0\,
      O => first_step(10)
    );
\first_step_q[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAA800080000000"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ALEN(2),
      I2 => S_AXI_ALEN(0),
      I3 => S_AXI_ALEN(1),
      I4 => S_AXI_ALEN(3),
      I5 => S_AXI_ASIZE(0),
      O => \first_step_q[10]_i_2_n_0\
    );
\first_step_q[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S_AXI_ASIZE(2),
      I1 => \first_step_q[11]_i_2_n_0\,
      O => first_step(11)
    );
\first_step_q[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ALEN(3),
      I2 => S_AXI_ALEN(1),
      I3 => S_AXI_ALEN(0),
      I4 => S_AXI_ALEN(2),
      I5 => S_AXI_ASIZE(0),
      O => \first_step_q[11]_i_2_n_0\
    );
\first_step_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000514"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ASIZE(0),
      I2 => S_AXI_ALEN(0),
      I3 => S_AXI_ALEN(1),
      I4 => S_AXI_ASIZE(2),
      O => \first_step_q[1]_i_1_n_0\
    );
\first_step_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000F3C6A"
    )
        port map (
      I0 => S_AXI_ALEN(2),
      I1 => S_AXI_ALEN(1),
      I2 => S_AXI_ALEN(0),
      I3 => S_AXI_ASIZE(0),
      I4 => S_AXI_ASIZE(1),
      I5 => S_AXI_ASIZE(2),
      O => \first_step_q[2]_i_1_n_0\
    );
\first_step_q[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \first_step_q[7]_i_2_n_0\,
      I1 => S_AXI_ASIZE(2),
      O => \first_step_q[3]_i_1_n_0\
    );
\first_step_q[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => S_AXI_ALEN(0),
      I1 => S_AXI_ASIZE(0),
      I2 => S_AXI_ASIZE(1),
      I3 => S_AXI_ASIZE(2),
      I4 => \first_step_q[8]_i_2_n_0\,
      O => first_step(4)
    );
\first_step_q[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0036FFFF00360000"
    )
        port map (
      I0 => S_AXI_ALEN(1),
      I1 => S_AXI_ALEN(0),
      I2 => S_AXI_ASIZE(0),
      I3 => S_AXI_ASIZE(1),
      I4 => S_AXI_ASIZE(2),
      I5 => \first_step_q[9]_i_2_n_0\,
      O => first_step(5)
    );
\first_step_q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \first_step_q[6]_i_2_n_0\,
      I1 => S_AXI_ASIZE(2),
      I2 => \first_step_q[10]_i_2_n_0\,
      O => first_step(6)
    );
\first_step_q[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07531642"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ASIZE(0),
      I2 => S_AXI_ALEN(0),
      I3 => S_AXI_ALEN(1),
      I4 => S_AXI_ALEN(2),
      O => \first_step_q[6]_i_2_n_0\
    );
\first_step_q[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \first_step_q[7]_i_2_n_0\,
      I1 => S_AXI_ASIZE(2),
      I2 => \first_step_q[11]_i_2_n_0\,
      O => first_step(7)
    );
\first_step_q[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FD53B916EC42A8"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ASIZE(0),
      I2 => S_AXI_ALEN(1),
      I3 => S_AXI_ALEN(0),
      I4 => S_AXI_ALEN(2),
      I5 => S_AXI_ALEN(3),
      O => \first_step_q[7]_i_2_n_0\
    );
\first_step_q[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S_AXI_ASIZE(2),
      I1 => \first_step_q[8]_i_2_n_0\,
      O => first_step(8)
    );
\first_step_q[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14EAEA6262C8C840"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ASIZE(0),
      I2 => S_AXI_ALEN(3),
      I3 => S_AXI_ALEN(1),
      I4 => S_AXI_ALEN(0),
      I5 => S_AXI_ALEN(2),
      O => \first_step_q[8]_i_2_n_0\
    );
\first_step_q[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S_AXI_ASIZE(2),
      I1 => \first_step_q[9]_i_2_n_0\,
      O => first_step(9)
    );
\first_step_q[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4AA2A2A228808080"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ASIZE(0),
      I2 => S_AXI_ALEN(2),
      I3 => S_AXI_ALEN(0),
      I4 => S_AXI_ALEN(1),
      I5 => S_AXI_ALEN(3),
      O => \first_step_q[9]_i_2_n_0\
    );
\first_step_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => \first_step_q[0]_i_1_n_0\,
      Q => first_step_q(0),
      R => ARESET
    );
\first_step_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => first_step(10),
      Q => first_step_q(10),
      R => ARESET
    );
\first_step_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => first_step(11),
      Q => first_step_q(11),
      R => ARESET
    );
\first_step_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => \first_step_q[1]_i_1_n_0\,
      Q => first_step_q(1),
      R => ARESET
    );
\first_step_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => \first_step_q[2]_i_1_n_0\,
      Q => first_step_q(2),
      R => ARESET
    );
\first_step_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => \first_step_q[3]_i_1_n_0\,
      Q => first_step_q(3),
      R => ARESET
    );
\first_step_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => first_step(4),
      Q => first_step_q(4),
      R => ARESET
    );
\first_step_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => first_step(5),
      Q => first_step_q(5),
      R => ARESET
    );
\first_step_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => first_step(6),
      Q => first_step_q(6),
      R => ARESET
    );
\first_step_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => first_step(7),
      Q => first_step_q(7),
      R => ARESET
    );
\first_step_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => first_step(8),
      Q => first_step_q(8),
      R => ARESET
    );
\first_step_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => first_step(9),
      Q => first_step_q(9),
      R => ARESET
    );
incr_need_to_split_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => S_AXI_ABURST(1),
      I1 => S_AXI_ABURST(0),
      I2 => S_AXI_ALEN(5),
      I3 => S_AXI_ALEN(4),
      I4 => S_AXI_ALEN(6),
      I5 => S_AXI_ALEN(7),
      O => incr_need_to_split
    );
incr_need_to_split_q_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => incr_need_to_split,
      Q => need_to_split_q,
      R => ARESET
    );
multiple_id_non_split_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BEAAAAAA"
    )
        port map (
      I0 => multiple_id_non_split,
      I1 => queue_id,
      I2 => \^m_axi_aid\(0),
      I3 => \USE_BURSTS.cmd_queue_i_1_n_0\,
      I4 => M_AXI_AVALID_INST_0_i_2_n_0,
      I5 => split_in_progress,
      O => multiple_id_non_split_i_1_n_0
    );
multiple_id_non_split_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ARESET,
      I1 => multiple_id_non_split011_out,
      O => split_in_progress
    );
multiple_id_non_split_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8000000"
    )
        port map (
      I0 => almost_empty,
      I1 => cmd_ready,
      I2 => cmd_empty,
      I3 => almost_b_empty,
      I4 => cmd_b_ready,
      I5 => cmd_b_empty,
      O => multiple_id_non_split011_out
    );
multiple_id_non_split_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => multiple_id_non_split_i_1_n_0,
      Q => multiple_id_non_split,
      R => '0'
    );
\next_mi_addr[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^m_axi_aaddr\(11),
      I1 => addr_step_q(11),
      I2 => first_split,
      I3 => first_step_q(11),
      O => \next_mi_addr[11]_i_2_n_0\
    );
\next_mi_addr[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^m_axi_aaddr\(10),
      I1 => addr_step_q(10),
      I2 => first_split,
      I3 => first_step_q(10),
      O => \next_mi_addr[11]_i_3_n_0\
    );
\next_mi_addr[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^m_axi_aaddr\(9),
      I1 => addr_step_q(9),
      I2 => first_split,
      I3 => first_step_q(9),
      O => \next_mi_addr[11]_i_4_n_0\
    );
\next_mi_addr[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^m_axi_aaddr\(8),
      I1 => addr_step_q(8),
      I2 => first_split,
      I3 => first_step_q(8),
      O => \next_mi_addr[11]_i_5_n_0\
    );
\next_mi_addr[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pushed_commands_reg__0\(3),
      I1 => \pushed_commands_reg__0\(2),
      I2 => \pushed_commands_reg__0\(0),
      I3 => \pushed_commands_reg__0\(1),
      O => first_split
    );
\next_mi_addr[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(15),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(15),
      O => \next_mi_addr[15]_i_2_n_0\
    );
\next_mi_addr[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(14),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(14),
      O => \next_mi_addr[15]_i_3_n_0\
    );
\next_mi_addr[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(13),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(13),
      O => \next_mi_addr[15]_i_4_n_0\
    );
\next_mi_addr[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(12),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(12),
      O => \next_mi_addr[15]_i_5_n_0\
    );
\next_mi_addr[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(15),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(15),
      O => \next_mi_addr[15]_i_6_n_0\
    );
\next_mi_addr[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(14),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(14),
      O => \next_mi_addr[15]_i_7_n_0\
    );
\next_mi_addr[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(13),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(13),
      O => \next_mi_addr[15]_i_8_n_0\
    );
\next_mi_addr[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(12),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(12),
      O => \next_mi_addr[15]_i_9_n_0\
    );
\next_mi_addr[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(19),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(19),
      O => \next_mi_addr[19]_i_2_n_0\
    );
\next_mi_addr[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(18),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(18),
      O => \next_mi_addr[19]_i_3_n_0\
    );
\next_mi_addr[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(17),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(17),
      O => \next_mi_addr[19]_i_4_n_0\
    );
\next_mi_addr[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(16),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(16),
      O => \next_mi_addr[19]_i_5_n_0\
    );
\next_mi_addr[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(23),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(23),
      O => \next_mi_addr[23]_i_2_n_0\
    );
\next_mi_addr[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(22),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(22),
      O => \next_mi_addr[23]_i_3_n_0\
    );
\next_mi_addr[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(21),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(21),
      O => \next_mi_addr[23]_i_4_n_0\
    );
\next_mi_addr[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(20),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(20),
      O => \next_mi_addr[23]_i_5_n_0\
    );
\next_mi_addr[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(27),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(27),
      O => \next_mi_addr[27]_i_2_n_0\
    );
\next_mi_addr[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(26),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(26),
      O => \next_mi_addr[27]_i_3_n_0\
    );
\next_mi_addr[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(25),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(25),
      O => \next_mi_addr[27]_i_4_n_0\
    );
\next_mi_addr[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(24),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(24),
      O => \next_mi_addr[27]_i_5_n_0\
    );
\next_mi_addr[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(31),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(31),
      O => \next_mi_addr[31]_i_2_n_0\
    );
\next_mi_addr[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(30),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(30),
      O => \next_mi_addr[31]_i_3_n_0\
    );
\next_mi_addr[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(29),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(29),
      O => \next_mi_addr[31]_i_4_n_0\
    );
\next_mi_addr[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(28),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(28),
      O => \next_mi_addr[31]_i_5_n_0\
    );
\next_mi_addr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DDDE222E222E222"
    )
        port map (
      I0 => S_AXI_AADDR_Q(3),
      I1 => M_AXI_AADDR_I1,
      I2 => size_mask_q(3),
      I3 => next_mi_addr(3),
      I4 => first_step_q(3),
      I5 => first_split,
      O => \next_mi_addr[3]_i_2_n_0\
    );
\next_mi_addr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DDDE222E222E222"
    )
        port map (
      I0 => S_AXI_AADDR_Q(2),
      I1 => M_AXI_AADDR_I1,
      I2 => size_mask_q(2),
      I3 => next_mi_addr(2),
      I4 => first_step_q(2),
      I5 => first_split,
      O => \next_mi_addr[3]_i_3_n_0\
    );
\next_mi_addr[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DDDE222E222E222"
    )
        port map (
      I0 => S_AXI_AADDR_Q(1),
      I1 => M_AXI_AADDR_I1,
      I2 => size_mask_q(1),
      I3 => next_mi_addr(1),
      I4 => first_step_q(1),
      I5 => first_split,
      O => \next_mi_addr[3]_i_4_n_0\
    );
\next_mi_addr[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DDDE222E222E222"
    )
        port map (
      I0 => S_AXI_AADDR_Q(0),
      I1 => M_AXI_AADDR_I1,
      I2 => size_mask_q(0),
      I3 => next_mi_addr(0),
      I4 => first_step_q(0),
      I5 => first_split,
      O => \next_mi_addr[3]_i_5_n_0\
    );
\next_mi_addr[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => access_is_incr_q,
      I1 => split_ongoing,
      O => M_AXI_AADDR_I1
    );
\next_mi_addr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^m_axi_aaddr\(7),
      I1 => addr_step_q(7),
      I2 => first_split,
      I3 => first_step_q(7),
      O => \next_mi_addr[7]_i_2_n_0\
    );
\next_mi_addr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^m_axi_aaddr\(6),
      I1 => addr_step_q(6),
      I2 => first_split,
      I3 => first_step_q(6),
      O => \next_mi_addr[7]_i_3_n_0\
    );
\next_mi_addr[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^m_axi_aaddr\(5),
      I1 => addr_step_q(5),
      I2 => first_split,
      I3 => first_step_q(5),
      O => \next_mi_addr[7]_i_4_n_0\
    );
\next_mi_addr[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^m_axi_aaddr\(4),
      I1 => size_mask_q(0),
      I2 => first_split,
      I3 => first_step_q(4),
      O => \next_mi_addr[7]_i_5_n_0\
    );
\next_mi_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[3]_i_1_n_7\,
      Q => next_mi_addr(0),
      R => ARESET
    );
\next_mi_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[11]_i_1_n_5\,
      Q => next_mi_addr(10),
      R => ARESET
    );
\next_mi_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[11]_i_1_n_4\,
      Q => next_mi_addr(11),
      R => ARESET
    );
\next_mi_addr_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mi_addr_reg[7]_i_1_n_0\,
      CO(3) => \next_mi_addr_reg[11]_i_1_n_0\,
      CO(2) => \next_mi_addr_reg[11]_i_1_n_1\,
      CO(1) => \next_mi_addr_reg[11]_i_1_n_2\,
      CO(0) => \next_mi_addr_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_aaddr\(11 downto 8),
      O(3) => \next_mi_addr_reg[11]_i_1_n_4\,
      O(2) => \next_mi_addr_reg[11]_i_1_n_5\,
      O(1) => \next_mi_addr_reg[11]_i_1_n_6\,
      O(0) => \next_mi_addr_reg[11]_i_1_n_7\,
      S(3) => \next_mi_addr[11]_i_2_n_0\,
      S(2) => \next_mi_addr[11]_i_3_n_0\,
      S(1) => \next_mi_addr[11]_i_4_n_0\,
      S(0) => \next_mi_addr[11]_i_5_n_0\
    );
\next_mi_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[15]_i_1_n_7\,
      Q => next_mi_addr(12),
      R => ARESET
    );
\next_mi_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[15]_i_1_n_6\,
      Q => next_mi_addr(13),
      R => ARESET
    );
\next_mi_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[15]_i_1_n_5\,
      Q => next_mi_addr(14),
      R => ARESET
    );
\next_mi_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[15]_i_1_n_4\,
      Q => next_mi_addr(15),
      R => ARESET
    );
\next_mi_addr_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mi_addr_reg[11]_i_1_n_0\,
      CO(3) => \next_mi_addr_reg[15]_i_1_n_0\,
      CO(2) => \next_mi_addr_reg[15]_i_1_n_1\,
      CO(1) => \next_mi_addr_reg[15]_i_1_n_2\,
      CO(0) => \next_mi_addr_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \next_mi_addr[15]_i_2_n_0\,
      DI(2) => \next_mi_addr[15]_i_3_n_0\,
      DI(1) => \next_mi_addr[15]_i_4_n_0\,
      DI(0) => \next_mi_addr[15]_i_5_n_0\,
      O(3) => \next_mi_addr_reg[15]_i_1_n_4\,
      O(2) => \next_mi_addr_reg[15]_i_1_n_5\,
      O(1) => \next_mi_addr_reg[15]_i_1_n_6\,
      O(0) => \next_mi_addr_reg[15]_i_1_n_7\,
      S(3) => \next_mi_addr[15]_i_6_n_0\,
      S(2) => \next_mi_addr[15]_i_7_n_0\,
      S(1) => \next_mi_addr[15]_i_8_n_0\,
      S(0) => \next_mi_addr[15]_i_9_n_0\
    );
\next_mi_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[19]_i_1_n_7\,
      Q => next_mi_addr(16),
      R => ARESET
    );
\next_mi_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[19]_i_1_n_6\,
      Q => next_mi_addr(17),
      R => ARESET
    );
\next_mi_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[19]_i_1_n_5\,
      Q => next_mi_addr(18),
      R => ARESET
    );
\next_mi_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[19]_i_1_n_4\,
      Q => next_mi_addr(19),
      R => ARESET
    );
\next_mi_addr_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mi_addr_reg[15]_i_1_n_0\,
      CO(3) => \next_mi_addr_reg[19]_i_1_n_0\,
      CO(2) => \next_mi_addr_reg[19]_i_1_n_1\,
      CO(1) => \next_mi_addr_reg[19]_i_1_n_2\,
      CO(0) => \next_mi_addr_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \next_mi_addr_reg[19]_i_1_n_4\,
      O(2) => \next_mi_addr_reg[19]_i_1_n_5\,
      O(1) => \next_mi_addr_reg[19]_i_1_n_6\,
      O(0) => \next_mi_addr_reg[19]_i_1_n_7\,
      S(3) => \next_mi_addr[19]_i_2_n_0\,
      S(2) => \next_mi_addr[19]_i_3_n_0\,
      S(1) => \next_mi_addr[19]_i_4_n_0\,
      S(0) => \next_mi_addr[19]_i_5_n_0\
    );
\next_mi_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[3]_i_1_n_6\,
      Q => next_mi_addr(1),
      R => ARESET
    );
\next_mi_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[23]_i_1_n_7\,
      Q => next_mi_addr(20),
      R => ARESET
    );
\next_mi_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[23]_i_1_n_6\,
      Q => next_mi_addr(21),
      R => ARESET
    );
\next_mi_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[23]_i_1_n_5\,
      Q => next_mi_addr(22),
      R => ARESET
    );
\next_mi_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[23]_i_1_n_4\,
      Q => next_mi_addr(23),
      R => ARESET
    );
\next_mi_addr_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mi_addr_reg[19]_i_1_n_0\,
      CO(3) => \next_mi_addr_reg[23]_i_1_n_0\,
      CO(2) => \next_mi_addr_reg[23]_i_1_n_1\,
      CO(1) => \next_mi_addr_reg[23]_i_1_n_2\,
      CO(0) => \next_mi_addr_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \next_mi_addr_reg[23]_i_1_n_4\,
      O(2) => \next_mi_addr_reg[23]_i_1_n_5\,
      O(1) => \next_mi_addr_reg[23]_i_1_n_6\,
      O(0) => \next_mi_addr_reg[23]_i_1_n_7\,
      S(3) => \next_mi_addr[23]_i_2_n_0\,
      S(2) => \next_mi_addr[23]_i_3_n_0\,
      S(1) => \next_mi_addr[23]_i_4_n_0\,
      S(0) => \next_mi_addr[23]_i_5_n_0\
    );
\next_mi_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[27]_i_1_n_7\,
      Q => next_mi_addr(24),
      R => ARESET
    );
\next_mi_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[27]_i_1_n_6\,
      Q => next_mi_addr(25),
      R => ARESET
    );
\next_mi_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[27]_i_1_n_5\,
      Q => next_mi_addr(26),
      R => ARESET
    );
\next_mi_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[27]_i_1_n_4\,
      Q => next_mi_addr(27),
      R => ARESET
    );
\next_mi_addr_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mi_addr_reg[23]_i_1_n_0\,
      CO(3) => \next_mi_addr_reg[27]_i_1_n_0\,
      CO(2) => \next_mi_addr_reg[27]_i_1_n_1\,
      CO(1) => \next_mi_addr_reg[27]_i_1_n_2\,
      CO(0) => \next_mi_addr_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \next_mi_addr_reg[27]_i_1_n_4\,
      O(2) => \next_mi_addr_reg[27]_i_1_n_5\,
      O(1) => \next_mi_addr_reg[27]_i_1_n_6\,
      O(0) => \next_mi_addr_reg[27]_i_1_n_7\,
      S(3) => \next_mi_addr[27]_i_2_n_0\,
      S(2) => \next_mi_addr[27]_i_3_n_0\,
      S(1) => \next_mi_addr[27]_i_4_n_0\,
      S(0) => \next_mi_addr[27]_i_5_n_0\
    );
\next_mi_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[31]_i_1_n_7\,
      Q => next_mi_addr(28),
      R => ARESET
    );
\next_mi_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[31]_i_1_n_6\,
      Q => next_mi_addr(29),
      R => ARESET
    );
\next_mi_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[3]_i_1_n_5\,
      Q => next_mi_addr(2),
      R => ARESET
    );
\next_mi_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[31]_i_1_n_5\,
      Q => next_mi_addr(30),
      R => ARESET
    );
\next_mi_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[31]_i_1_n_4\,
      Q => next_mi_addr(31),
      R => ARESET
    );
\next_mi_addr_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mi_addr_reg[27]_i_1_n_0\,
      CO(3) => \NLW_next_mi_addr_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \next_mi_addr_reg[31]_i_1_n_1\,
      CO(1) => \next_mi_addr_reg[31]_i_1_n_2\,
      CO(0) => \next_mi_addr_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \next_mi_addr_reg[31]_i_1_n_4\,
      O(2) => \next_mi_addr_reg[31]_i_1_n_5\,
      O(1) => \next_mi_addr_reg[31]_i_1_n_6\,
      O(0) => \next_mi_addr_reg[31]_i_1_n_7\,
      S(3) => \next_mi_addr[31]_i_2_n_0\,
      S(2) => \next_mi_addr[31]_i_3_n_0\,
      S(1) => \next_mi_addr[31]_i_4_n_0\,
      S(0) => \next_mi_addr[31]_i_5_n_0\
    );
\next_mi_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[3]_i_1_n_4\,
      Q => next_mi_addr(3),
      R => ARESET
    );
\next_mi_addr_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \next_mi_addr_reg[3]_i_1_n_0\,
      CO(2) => \next_mi_addr_reg[3]_i_1_n_1\,
      CO(1) => \next_mi_addr_reg[3]_i_1_n_2\,
      CO(0) => \next_mi_addr_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_aaddr\(3 downto 0),
      O(3) => \next_mi_addr_reg[3]_i_1_n_4\,
      O(2) => \next_mi_addr_reg[3]_i_1_n_5\,
      O(1) => \next_mi_addr_reg[3]_i_1_n_6\,
      O(0) => \next_mi_addr_reg[3]_i_1_n_7\,
      S(3) => \next_mi_addr[3]_i_2_n_0\,
      S(2) => \next_mi_addr[3]_i_3_n_0\,
      S(1) => \next_mi_addr[3]_i_4_n_0\,
      S(0) => \next_mi_addr[3]_i_5_n_0\
    );
\next_mi_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[7]_i_1_n_7\,
      Q => next_mi_addr(4),
      R => ARESET
    );
\next_mi_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[7]_i_1_n_6\,
      Q => next_mi_addr(5),
      R => ARESET
    );
\next_mi_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[7]_i_1_n_5\,
      Q => next_mi_addr(6),
      R => ARESET
    );
\next_mi_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[7]_i_1_n_4\,
      Q => next_mi_addr(7),
      R => ARESET
    );
\next_mi_addr_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mi_addr_reg[3]_i_1_n_0\,
      CO(3) => \next_mi_addr_reg[7]_i_1_n_0\,
      CO(2) => \next_mi_addr_reg[7]_i_1_n_1\,
      CO(1) => \next_mi_addr_reg[7]_i_1_n_2\,
      CO(0) => \next_mi_addr_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_aaddr\(7 downto 4),
      O(3) => \next_mi_addr_reg[7]_i_1_n_4\,
      O(2) => \next_mi_addr_reg[7]_i_1_n_5\,
      O(1) => \next_mi_addr_reg[7]_i_1_n_6\,
      O(0) => \next_mi_addr_reg[7]_i_1_n_7\,
      S(3) => \next_mi_addr[7]_i_2_n_0\,
      S(2) => \next_mi_addr[7]_i_3_n_0\,
      S(1) => \next_mi_addr[7]_i_4_n_0\,
      S(0) => \next_mi_addr[7]_i_5_n_0\
    );
\next_mi_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[11]_i_1_n_7\,
      Q => next_mi_addr(8),
      R => ARESET
    );
\next_mi_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[11]_i_1_n_6\,
      Q => next_mi_addr(9),
      R => ARESET
    );
\num_transactions_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ALEN(4),
      Q => num_transactions_q(0),
      R => ARESET
    );
\num_transactions_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ALEN(5),
      Q => num_transactions_q(1),
      R => ARESET
    );
\num_transactions_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ALEN(6),
      Q => num_transactions_q(2),
      R => ARESET
    );
\num_transactions_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ALEN(7),
      Q => num_transactions_q(3),
      R => ARESET
    );
\pushed_commands[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pushed_commands_reg__0\(0),
      O => \pushed_commands[0]_i_1_n_0\
    );
\pushed_commands[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pushed_commands_reg__0\(0),
      I1 => \pushed_commands_reg__0\(1),
      O => \pushed_commands[1]_i_1_n_0\
    );
\pushed_commands[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \pushed_commands_reg__0\(0),
      I1 => \pushed_commands_reg__0\(1),
      I2 => \pushed_commands_reg__0\(2),
      O => \pushed_commands[2]_i_1_n_0\
    );
\pushed_commands[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ARESET,
      I1 => \^s_axi_aready\,
      O => \pushed_commands[3]_i_1_n_0\
    );
\pushed_commands[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \pushed_commands_reg__0\(3),
      I1 => \pushed_commands_reg__0\(2),
      I2 => \pushed_commands_reg__0\(0),
      I3 => \pushed_commands_reg__0\(1),
      O => \pushed_commands[3]_i_2_n_0\
    );
\pushed_commands_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \pushed_commands[0]_i_1_n_0\,
      Q => \pushed_commands_reg__0\(0),
      R => \pushed_commands[3]_i_1_n_0\
    );
\pushed_commands_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \pushed_commands[1]_i_1_n_0\,
      Q => \pushed_commands_reg__0\(1),
      R => \pushed_commands[3]_i_1_n_0\
    );
\pushed_commands_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \pushed_commands[2]_i_1_n_0\,
      Q => \pushed_commands_reg__0\(2),
      R => \pushed_commands[3]_i_1_n_0\
    );
\pushed_commands_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \pushed_commands[3]_i_2_n_0\,
      Q => \pushed_commands_reg__0\(3),
      R => \pushed_commands[3]_i_1_n_0\
    );
\queue_id[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axi_aid\(0),
      I1 => \USE_BURSTS.cmd_queue_i_1_n_0\,
      I2 => queue_id,
      O => \queue_id[0]_i_1_n_0\
    );
\queue_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \queue_id[0]_i_1_n_0\,
      Q => queue_id,
      R => ARESET
    );
\size_mask_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ASIZE(0),
      I2 => S_AXI_ASIZE(2),
      O => size_mask(0)
    );
\size_mask_q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ASIZE(2),
      O => size_mask(1)
    );
\size_mask_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ASIZE(0),
      I2 => S_AXI_ASIZE(2),
      O => size_mask(2)
    );
\size_mask_q[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S_AXI_ASIZE(2),
      O => size_mask(3)
    );
\size_mask_q[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => S_AXI_ASIZE(2),
      I1 => S_AXI_ASIZE(1),
      I2 => S_AXI_ASIZE(0),
      O => size_mask(4)
    );
\size_mask_q[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ASIZE(2),
      O => size_mask(5)
    );
\size_mask_q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => S_AXI_ASIZE(2),
      I1 => S_AXI_ASIZE(1),
      I2 => S_AXI_ASIZE(0),
      O => size_mask(6)
    );
\size_mask_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => size_mask(0),
      Q => size_mask_q(0),
      R => ARESET
    );
\size_mask_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => size_mask(1),
      Q => size_mask_q(1),
      R => ARESET
    );
\size_mask_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => size_mask(2),
      Q => size_mask_q(2),
      R => ARESET
    );
\size_mask_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => '1',
      Q => size_mask_q(31),
      R => ARESET
    );
\size_mask_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => size_mask(3),
      Q => size_mask_q(3),
      R => ARESET
    );
\size_mask_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => size_mask(4),
      Q => size_mask_q(4),
      R => ARESET
    );
\size_mask_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => size_mask(5),
      Q => size_mask_q(5),
      R => ARESET
    );
\size_mask_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => size_mask(6),
      Q => size_mask_q(6),
      R => ARESET
    );
split_in_progress_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => split_in_progress_reg_n_0,
      I1 => \USE_BURSTS.cmd_queue_i_1_n_0\,
      I2 => allow_split_cmd,
      I3 => split_in_progress,
      O => split_in_progress_i_1_n_0
    );
split_in_progress_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => split_in_progress_i_1_n_0,
      Q => split_in_progress_reg_n_0,
      R => '0'
    );
split_ongoing_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_avalid\,
      I1 => M_AXI_AREADY,
      O => pushed_new_cmd
    );
split_ongoing_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \USE_B_CHANNEL.cmd_b_queue_i_1_n_0\,
      Q => split_ongoing,
      R => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv__parameterized0\ is
  port (
    ACLK : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    cmd_valid : out STD_LOGIC;
    cmd_split : out STD_LOGIC;
    cmd_id : out STD_LOGIC_VECTOR ( 0 to 0 );
    cmd_length : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cmd_ready : in STD_LOGIC;
    cmd_b_valid : out STD_LOGIC;
    cmd_b_split : out STD_LOGIC;
    cmd_b_repeat : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cmd_b_ready : in STD_LOGIC;
    S_AXI_AID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_AADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ALEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_ASIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ABURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_ALOCK : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ACACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_APROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_AUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_AVALID : in STD_LOGIC;
    S_AXI_AREADY : out STD_LOGIC;
    M_AXI_AID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_AADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_ALEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_ASIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_ABURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_ALOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_ACACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_APROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_AQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_AUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_AVALID : out STD_LOGIC;
    M_AXI_AREADY : in STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv__parameterized0\ : entity is 32;
  attribute C_AXI_AUSER_WIDTH : integer;
  attribute C_AXI_AUSER_WIDTH of \VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv__parameterized0\ : entity is 1;
  attribute C_AXI_CHANNEL : integer;
  attribute C_AXI_CHANNEL of \VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv__parameterized0\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv__parameterized0\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv__parameterized0\ : entity is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of \VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv__parameterized0\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv__parameterized0\ : entity is "zynq";
  attribute C_FIFO_DEPTH_LOG : integer;
  attribute C_FIFO_DEPTH_LOG of \VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv__parameterized0\ : entity is 5;
  attribute C_FIX_BURST : string;
  attribute C_FIX_BURST of \VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv__parameterized0\ : entity is "2'b00";
  attribute C_INCR_BURST : string;
  attribute C_INCR_BURST of \VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv__parameterized0\ : entity is "2'b01";
  attribute C_SINGLE_THREAD : integer;
  attribute C_SINGLE_THREAD of \VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv__parameterized0\ : entity is 1;
  attribute C_SIZE_MASK : string;
  attribute C_SIZE_MASK of \VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv__parameterized0\ : entity is "40'b1111111111111111111111111111111100000000";
  attribute C_SUPPORT_BURSTS : integer;
  attribute C_SUPPORT_BURSTS of \VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv__parameterized0\ : entity is 1;
  attribute C_SUPPORT_SPLITTING : integer;
  attribute C_SUPPORT_SPLITTING of \VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv__parameterized0\ : entity is 1;
  attribute C_WRAP_BURST : string;
  attribute C_WRAP_BURST of \VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv__parameterized0\ : entity is "2'b10";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv__parameterized0\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv__parameterized0\ : entity is "axi_protocol_converter_v2_1_10_a_axi3_conv";
end \VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv__parameterized0\;

architecture STRUCTURE of \VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axi_aaddr\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal M_AXI_AADDR_I1 : STD_LOGIC;
  signal \^m_axi_aid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_alock\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_avalid\ : STD_LOGIC;
  signal M_AXI_AVALID_INST_0_i_1_n_0 : STD_LOGIC;
  signal S_AXI_AADDR_Q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_ALEN_Q : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \S_AXI_ALOCK_Q_reg_n_0_[0]\ : STD_LOGIC;
  signal \^s_axi_aready\ : STD_LOGIC;
  signal S_AXI_AREADY_I_i_1_n_0 : STD_LOGIC;
  signal S_AXI_AREADY_I_i_2_n_0 : STD_LOGIC;
  signal \USE_R_CHANNEL.cmd_queue_i_1_n_0\ : STD_LOGIC;
  signal \USE_R_CHANNEL.cmd_queue_i_2_n_0\ : STD_LOGIC;
  signal \USE_R_CHANNEL.cmd_queue_i_3_n_0\ : STD_LOGIC;
  signal access_is_incr_q : STD_LOGIC;
  signal access_is_incr_q_i_1_n_0 : STD_LOGIC;
  signal addr_step : STD_LOGIC_VECTOR ( 11 downto 5 );
  signal addr_step_q : STD_LOGIC_VECTOR ( 11 downto 5 );
  signal \addr_step_q[6]_i_1_n_0\ : STD_LOGIC;
  signal \addr_step_q[7]_i_1_n_0\ : STD_LOGIC;
  signal \addr_step_q[8]_i_1_n_0\ : STD_LOGIC;
  signal \addr_step_q[9]_i_1_n_0\ : STD_LOGIC;
  signal allow_split_cmd : STD_LOGIC;
  signal almost_empty : STD_LOGIC;
  signal areset_d : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \cmd_depth[0]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_depth[1]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_depth[2]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_depth[3]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_depth[4]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_depth[4]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_depth[5]_i_1_n_0\ : STD_LOGIC;
  signal \cmd_depth[5]_i_2_n_0\ : STD_LOGIC;
  signal \cmd_depth[5]_i_3_n_0\ : STD_LOGIC;
  signal \cmd_depth_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal cmd_empty : STD_LOGIC;
  signal cmd_empty_i_1_n_0 : STD_LOGIC;
  signal cmd_push_block : STD_LOGIC;
  signal cmd_push_block_i_1_n_0 : STD_LOGIC;
  signal command_ongoing : STD_LOGIC;
  signal command_ongoing_i_1_n_0 : STD_LOGIC;
  signal command_ongoing_i_2_n_0 : STD_LOGIC;
  signal first_split : STD_LOGIC;
  signal first_step : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal first_step_q : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \first_step_q[0]_i_1_n_0\ : STD_LOGIC;
  signal \first_step_q[10]_i_2_n_0\ : STD_LOGIC;
  signal \first_step_q[11]_i_2_n_0\ : STD_LOGIC;
  signal \first_step_q[1]_i_1_n_0\ : STD_LOGIC;
  signal \first_step_q[2]_i_1_n_0\ : STD_LOGIC;
  signal \first_step_q[3]_i_1_n_0\ : STD_LOGIC;
  signal \first_step_q[6]_i_2_n_0\ : STD_LOGIC;
  signal \first_step_q[7]_i_2_n_0\ : STD_LOGIC;
  signal \first_step_q[8]_i_2_n_0\ : STD_LOGIC;
  signal \first_step_q[9]_i_2_n_0\ : STD_LOGIC;
  signal incr_need_to_split : STD_LOGIC;
  signal multiple_id_non_split : STD_LOGIC;
  signal multiple_id_non_split_i_1_n_0 : STD_LOGIC;
  signal multiple_id_non_split_i_2_n_0 : STD_LOGIC;
  signal need_to_split_q : STD_LOGIC;
  signal next_mi_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \next_mi_addr[11]_i_2_n_0\ : STD_LOGIC;
  signal \next_mi_addr[11]_i_3_n_0\ : STD_LOGIC;
  signal \next_mi_addr[11]_i_4_n_0\ : STD_LOGIC;
  signal \next_mi_addr[11]_i_5_n_0\ : STD_LOGIC;
  signal \next_mi_addr[15]_i_2_n_0\ : STD_LOGIC;
  signal \next_mi_addr[15]_i_3_n_0\ : STD_LOGIC;
  signal \next_mi_addr[15]_i_4_n_0\ : STD_LOGIC;
  signal \next_mi_addr[15]_i_5_n_0\ : STD_LOGIC;
  signal \next_mi_addr[15]_i_6_n_0\ : STD_LOGIC;
  signal \next_mi_addr[15]_i_7_n_0\ : STD_LOGIC;
  signal \next_mi_addr[15]_i_8_n_0\ : STD_LOGIC;
  signal \next_mi_addr[15]_i_9_n_0\ : STD_LOGIC;
  signal \next_mi_addr[19]_i_2_n_0\ : STD_LOGIC;
  signal \next_mi_addr[19]_i_3_n_0\ : STD_LOGIC;
  signal \next_mi_addr[19]_i_4_n_0\ : STD_LOGIC;
  signal \next_mi_addr[19]_i_5_n_0\ : STD_LOGIC;
  signal \next_mi_addr[23]_i_2_n_0\ : STD_LOGIC;
  signal \next_mi_addr[23]_i_3_n_0\ : STD_LOGIC;
  signal \next_mi_addr[23]_i_4_n_0\ : STD_LOGIC;
  signal \next_mi_addr[23]_i_5_n_0\ : STD_LOGIC;
  signal \next_mi_addr[27]_i_2_n_0\ : STD_LOGIC;
  signal \next_mi_addr[27]_i_3_n_0\ : STD_LOGIC;
  signal \next_mi_addr[27]_i_4_n_0\ : STD_LOGIC;
  signal \next_mi_addr[27]_i_5_n_0\ : STD_LOGIC;
  signal \next_mi_addr[31]_i_2_n_0\ : STD_LOGIC;
  signal \next_mi_addr[31]_i_3_n_0\ : STD_LOGIC;
  signal \next_mi_addr[31]_i_4_n_0\ : STD_LOGIC;
  signal \next_mi_addr[31]_i_5_n_0\ : STD_LOGIC;
  signal \next_mi_addr[3]_i_2_n_0\ : STD_LOGIC;
  signal \next_mi_addr[3]_i_3_n_0\ : STD_LOGIC;
  signal \next_mi_addr[3]_i_4_n_0\ : STD_LOGIC;
  signal \next_mi_addr[3]_i_5_n_0\ : STD_LOGIC;
  signal \next_mi_addr[7]_i_2_n_0\ : STD_LOGIC;
  signal \next_mi_addr[7]_i_3_n_0\ : STD_LOGIC;
  signal \next_mi_addr[7]_i_4_n_0\ : STD_LOGIC;
  signal \next_mi_addr[7]_i_5_n_0\ : STD_LOGIC;
  signal \next_mi_addr_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \next_mi_addr_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \next_mi_addr_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \next_mi_addr_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \next_mi_addr_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \next_mi_addr_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \next_mi_addr_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \next_mi_addr_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \next_mi_addr_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \next_mi_addr_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \next_mi_addr_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \next_mi_addr_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \next_mi_addr_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \next_mi_addr_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \next_mi_addr_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \next_mi_addr_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \next_mi_addr_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \next_mi_addr_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \next_mi_addr_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \next_mi_addr_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \next_mi_addr_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \next_mi_addr_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \next_mi_addr_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \next_mi_addr_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \next_mi_addr_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \next_mi_addr_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \next_mi_addr_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \next_mi_addr_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \next_mi_addr_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \next_mi_addr_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \next_mi_addr_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \next_mi_addr_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \next_mi_addr_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \next_mi_addr_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \next_mi_addr_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \next_mi_addr_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \next_mi_addr_reg[27]_i_1_n_4\ : STD_LOGIC;
  signal \next_mi_addr_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \next_mi_addr_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \next_mi_addr_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \next_mi_addr_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \next_mi_addr_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \next_mi_addr_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \next_mi_addr_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \next_mi_addr_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \next_mi_addr_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \next_mi_addr_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \next_mi_addr_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \next_mi_addr_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \next_mi_addr_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \next_mi_addr_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \next_mi_addr_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \next_mi_addr_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \next_mi_addr_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \next_mi_addr_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \next_mi_addr_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \next_mi_addr_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \next_mi_addr_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \next_mi_addr_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \next_mi_addr_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \next_mi_addr_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \next_mi_addr_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \next_mi_addr_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal num_transactions_q : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \pushed_commands[0]_i_1_n_0\ : STD_LOGIC;
  signal \pushed_commands[1]_i_1_n_0\ : STD_LOGIC;
  signal \pushed_commands[2]_i_1_n_0\ : STD_LOGIC;
  signal \pushed_commands[3]_i_1_n_0\ : STD_LOGIC;
  signal \pushed_commands[3]_i_2_n_0\ : STD_LOGIC;
  signal \pushed_commands_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal pushed_new_cmd : STD_LOGIC;
  signal queue_id : STD_LOGIC;
  signal \queue_id[0]_i_1_n_0\ : STD_LOGIC;
  signal s_ready : STD_LOGIC;
  signal size_mask : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal size_mask_q : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal split_in_progress : STD_LOGIC;
  signal split_in_progress_i_1_n_0 : STD_LOGIC;
  signal split_in_progress_reg_n_0 : STD_LOGIC;
  signal split_ongoing : STD_LOGIC;
  signal \NLW_next_mi_addr_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of M_AXI_AVALID_INST_0 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of S_AXI_AREADY_I_i_2 : label is "soft_lutpair44";
  attribute C_FAMILY of \USE_R_CHANNEL.cmd_queue\ : label is "zynq";
  attribute C_FIFO_DEPTH_LOG of \USE_R_CHANNEL.cmd_queue\ : label is 5;
  attribute C_FIFO_TYPE : string;
  attribute C_FIFO_TYPE of \USE_R_CHANNEL.cmd_queue\ : label is "lut";
  attribute C_FIFO_WIDTH : integer;
  attribute C_FIFO_WIDTH of \USE_R_CHANNEL.cmd_queue\ : label is 1;
  attribute DowngradeIPIdentifiedWarnings of \USE_R_CHANNEL.cmd_queue\ : label is "yes";
  attribute SOFT_HLUTNM of \USE_R_CHANNEL.cmd_queue_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \addr_step_q[10]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \addr_step_q[11]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \addr_step_q[5]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \addr_step_q[6]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \addr_step_q[7]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \addr_step_q[8]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \addr_step_q[9]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \cmd_depth[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \cmd_depth[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \cmd_depth[2]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \cmd_depth[3]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \cmd_depth[4]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of cmd_empty_i_1 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \first_step_q[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \first_step_q[10]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \first_step_q[11]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \first_step_q[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \first_step_q[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \first_step_q[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \first_step_q[6]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \first_step_q[7]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \first_step_q[8]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \first_step_q[9]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of multiple_id_non_split_i_3 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \next_mi_addr[11]_i_6\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \next_mi_addr[3]_i_6\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \pushed_commands[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \pushed_commands[2]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \pushed_commands[3]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \size_mask_q[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \size_mask_q[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \size_mask_q[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \size_mask_q[3]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \size_mask_q[4]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \size_mask_q[5]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \size_mask_q[6]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of split_in_progress_i_1 : label is "soft_lutpair58";
begin
  M_AXI_AADDR(31 downto 0) <= \^m_axi_aaddr\(31 downto 0);
  M_AXI_AID(0) <= \^m_axi_aid\(0);
  M_AXI_ALOCK(1) <= \<const0>\;
  M_AXI_ALOCK(0) <= \^m_axi_alock\(0);
  M_AXI_AUSER(0) <= \<const0>\;
  M_AXI_AVALID <= \^m_axi_avalid\;
  S_AXI_AREADY <= \^s_axi_aready\;
  cmd_b_repeat(3) <= \<const0>\;
  cmd_b_repeat(2) <= \<const0>\;
  cmd_b_repeat(1) <= \<const0>\;
  cmd_b_repeat(0) <= \<const0>\;
  cmd_b_split <= \<const0>\;
  cmd_b_valid <= \<const0>\;
  cmd_id(0) <= \<const0>\;
  cmd_length(3) <= \<const0>\;
  cmd_length(2) <= \<const0>\;
  cmd_length(1) <= \<const0>\;
  cmd_length(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\M_AXI_AADDR[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(0),
      I1 => size_mask_q(0),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(0),
      O => \^m_axi_aaddr\(0)
    );
\M_AXI_AADDR[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(10),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(10),
      O => \^m_axi_aaddr\(10)
    );
\M_AXI_AADDR[11]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(11),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(11),
      O => \^m_axi_aaddr\(11)
    );
\M_AXI_AADDR[12]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(12),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(12),
      O => \^m_axi_aaddr\(12)
    );
\M_AXI_AADDR[13]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(13),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(13),
      O => \^m_axi_aaddr\(13)
    );
\M_AXI_AADDR[14]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(14),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(14),
      O => \^m_axi_aaddr\(14)
    );
\M_AXI_AADDR[15]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(15),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(15),
      O => \^m_axi_aaddr\(15)
    );
\M_AXI_AADDR[16]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(16),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(16),
      O => \^m_axi_aaddr\(16)
    );
\M_AXI_AADDR[17]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(17),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(17),
      O => \^m_axi_aaddr\(17)
    );
\M_AXI_AADDR[18]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(18),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(18),
      O => \^m_axi_aaddr\(18)
    );
\M_AXI_AADDR[19]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(19),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(19),
      O => \^m_axi_aaddr\(19)
    );
\M_AXI_AADDR[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(1),
      I1 => size_mask_q(1),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(1),
      O => \^m_axi_aaddr\(1)
    );
\M_AXI_AADDR[20]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(20),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(20),
      O => \^m_axi_aaddr\(20)
    );
\M_AXI_AADDR[21]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(21),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(21),
      O => \^m_axi_aaddr\(21)
    );
\M_AXI_AADDR[22]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(22),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(22),
      O => \^m_axi_aaddr\(22)
    );
\M_AXI_AADDR[23]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(23),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(23),
      O => \^m_axi_aaddr\(23)
    );
\M_AXI_AADDR[24]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(24),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(24),
      O => \^m_axi_aaddr\(24)
    );
\M_AXI_AADDR[25]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(25),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(25),
      O => \^m_axi_aaddr\(25)
    );
\M_AXI_AADDR[26]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(26),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(26),
      O => \^m_axi_aaddr\(26)
    );
\M_AXI_AADDR[27]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(27),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(27),
      O => \^m_axi_aaddr\(27)
    );
\M_AXI_AADDR[28]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(28),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(28),
      O => \^m_axi_aaddr\(28)
    );
\M_AXI_AADDR[29]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(29),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(29),
      O => \^m_axi_aaddr\(29)
    );
\M_AXI_AADDR[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(2),
      I1 => size_mask_q(2),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(2),
      O => \^m_axi_aaddr\(2)
    );
\M_AXI_AADDR[30]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(30),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(30),
      O => \^m_axi_aaddr\(30)
    );
\M_AXI_AADDR[31]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(31),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(31),
      O => \^m_axi_aaddr\(31)
    );
\M_AXI_AADDR[3]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(3),
      I1 => size_mask_q(3),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(3),
      O => \^m_axi_aaddr\(3)
    );
\M_AXI_AADDR[4]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(4),
      I1 => size_mask_q(4),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(4),
      O => \^m_axi_aaddr\(4)
    );
\M_AXI_AADDR[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(5),
      I1 => size_mask_q(5),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(5),
      O => \^m_axi_aaddr\(5)
    );
\M_AXI_AADDR[6]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(6),
      I1 => size_mask_q(6),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(6),
      O => \^m_axi_aaddr\(6)
    );
\M_AXI_AADDR[7]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(7),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(7),
      O => \^m_axi_aaddr\(7)
    );
\M_AXI_AADDR[8]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(8),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(8),
      O => \^m_axi_aaddr\(8)
    );
\M_AXI_AADDR[9]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(9),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(9),
      O => \^m_axi_aaddr\(9)
    );
\M_AXI_ALEN[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEA"
    )
        port map (
      I0 => S_AXI_ALEN_Q(0),
      I1 => need_to_split_q,
      I2 => \pushed_commands_reg__0\(3),
      I3 => \pushed_commands_reg__0\(2),
      I4 => \pushed_commands_reg__0\(0),
      I5 => \pushed_commands_reg__0\(1),
      O => M_AXI_ALEN(0)
    );
\M_AXI_ALEN[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEA"
    )
        port map (
      I0 => S_AXI_ALEN_Q(1),
      I1 => need_to_split_q,
      I2 => \pushed_commands_reg__0\(3),
      I3 => \pushed_commands_reg__0\(2),
      I4 => \pushed_commands_reg__0\(0),
      I5 => \pushed_commands_reg__0\(1),
      O => M_AXI_ALEN(1)
    );
\M_AXI_ALEN[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEA"
    )
        port map (
      I0 => S_AXI_ALEN_Q(2),
      I1 => need_to_split_q,
      I2 => \pushed_commands_reg__0\(3),
      I3 => \pushed_commands_reg__0\(2),
      I4 => \pushed_commands_reg__0\(0),
      I5 => \pushed_commands_reg__0\(1),
      O => M_AXI_ALEN(2)
    );
\M_AXI_ALEN[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEA"
    )
        port map (
      I0 => S_AXI_ALEN_Q(3),
      I1 => need_to_split_q,
      I2 => \pushed_commands_reg__0\(3),
      I3 => \pushed_commands_reg__0\(2),
      I4 => \pushed_commands_reg__0\(0),
      I5 => \pushed_commands_reg__0\(1),
      O => M_AXI_ALEN(3)
    );
\M_AXI_ALOCK[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \S_AXI_ALOCK_Q_reg_n_0_[0]\,
      I1 => need_to_split_q,
      O => \^m_axi_alock\(0)
    );
M_AXI_AVALID_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F080"
    )
        port map (
      I0 => M_AXI_AVALID_INST_0_i_1_n_0,
      I1 => s_ready,
      I2 => command_ongoing,
      I3 => cmd_push_block,
      O => \^m_axi_avalid\
    );
M_AXI_AVALID_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7770707777737377"
    )
        port map (
      I0 => multiple_id_non_split,
      I1 => need_to_split_q,
      I2 => cmd_empty,
      I3 => \^m_axi_aid\(0),
      I4 => queue_id,
      I5 => split_in_progress_reg_n_0,
      O => M_AXI_AVALID_INST_0_i_1_n_0
    );
\S_AXI_AADDR_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(0),
      Q => S_AXI_AADDR_Q(0),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(10),
      Q => S_AXI_AADDR_Q(10),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(11),
      Q => S_AXI_AADDR_Q(11),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(12),
      Q => S_AXI_AADDR_Q(12),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(13),
      Q => S_AXI_AADDR_Q(13),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(14),
      Q => S_AXI_AADDR_Q(14),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(15),
      Q => S_AXI_AADDR_Q(15),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(16),
      Q => S_AXI_AADDR_Q(16),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(17),
      Q => S_AXI_AADDR_Q(17),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(18),
      Q => S_AXI_AADDR_Q(18),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(19),
      Q => S_AXI_AADDR_Q(19),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(1),
      Q => S_AXI_AADDR_Q(1),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(20),
      Q => S_AXI_AADDR_Q(20),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(21),
      Q => S_AXI_AADDR_Q(21),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(22),
      Q => S_AXI_AADDR_Q(22),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(23),
      Q => S_AXI_AADDR_Q(23),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(24),
      Q => S_AXI_AADDR_Q(24),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(25),
      Q => S_AXI_AADDR_Q(25),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(26),
      Q => S_AXI_AADDR_Q(26),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(27),
      Q => S_AXI_AADDR_Q(27),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(28),
      Q => S_AXI_AADDR_Q(28),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(29),
      Q => S_AXI_AADDR_Q(29),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(2),
      Q => S_AXI_AADDR_Q(2),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(30),
      Q => S_AXI_AADDR_Q(30),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(31),
      Q => S_AXI_AADDR_Q(31),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(3),
      Q => S_AXI_AADDR_Q(3),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(4),
      Q => S_AXI_AADDR_Q(4),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(5),
      Q => S_AXI_AADDR_Q(5),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(6),
      Q => S_AXI_AADDR_Q(6),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(7),
      Q => S_AXI_AADDR_Q(7),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(8),
      Q => S_AXI_AADDR_Q(8),
      R => ARESET
    );
\S_AXI_AADDR_Q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AADDR(9),
      Q => S_AXI_AADDR_Q(9),
      R => ARESET
    );
\S_AXI_ABURST_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ABURST(0),
      Q => M_AXI_ABURST(0),
      R => ARESET
    );
\S_AXI_ABURST_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ABURST(1),
      Q => M_AXI_ABURST(1),
      R => ARESET
    );
\S_AXI_ACACHE_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ACACHE(0),
      Q => M_AXI_ACACHE(0),
      R => ARESET
    );
\S_AXI_ACACHE_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ACACHE(1),
      Q => M_AXI_ACACHE(1),
      R => ARESET
    );
\S_AXI_ACACHE_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ACACHE(2),
      Q => M_AXI_ACACHE(2),
      R => ARESET
    );
\S_AXI_ACACHE_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ACACHE(3),
      Q => M_AXI_ACACHE(3),
      R => ARESET
    );
\S_AXI_AID_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AID(0),
      Q => \^m_axi_aid\(0),
      R => ARESET
    );
\S_AXI_ALEN_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ALEN(0),
      Q => S_AXI_ALEN_Q(0),
      R => ARESET
    );
\S_AXI_ALEN_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ALEN(1),
      Q => S_AXI_ALEN_Q(1),
      R => ARESET
    );
\S_AXI_ALEN_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ALEN(2),
      Q => S_AXI_ALEN_Q(2),
      R => ARESET
    );
\S_AXI_ALEN_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ALEN(3),
      Q => S_AXI_ALEN_Q(3),
      R => ARESET
    );
\S_AXI_ALOCK_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ALOCK(0),
      Q => \S_AXI_ALOCK_Q_reg_n_0_[0]\,
      R => ARESET
    );
\S_AXI_APROT_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_APROT(0),
      Q => M_AXI_APROT(0),
      R => ARESET
    );
\S_AXI_APROT_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_APROT(1),
      Q => M_AXI_APROT(1),
      R => ARESET
    );
\S_AXI_APROT_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_APROT(2),
      Q => M_AXI_APROT(2),
      R => ARESET
    );
\S_AXI_AQOS_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AQOS(0),
      Q => M_AXI_AQOS(0),
      R => ARESET
    );
\S_AXI_AQOS_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AQOS(1),
      Q => M_AXI_AQOS(1),
      R => ARESET
    );
\S_AXI_AQOS_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AQOS(2),
      Q => M_AXI_AQOS(2),
      R => ARESET
    );
\S_AXI_AQOS_Q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_AQOS(3),
      Q => M_AXI_AQOS(3),
      R => ARESET
    );
S_AXI_AREADY_I_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F88FFFF0F880F88"
    )
        port map (
      I0 => pushed_new_cmd,
      I1 => S_AXI_AREADY_I_i_2_n_0,
      I2 => S_AXI_AVALID,
      I3 => \^s_axi_aready\,
      I4 => areset_d(0),
      I5 => areset_d(1),
      O => S_AXI_AREADY_I_i_1_n_0
    );
S_AXI_AREADY_I_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"82FF"
    )
        port map (
      I0 => \USE_R_CHANNEL.cmd_queue_i_3_n_0\,
      I1 => \pushed_commands_reg__0\(3),
      I2 => num_transactions_q(3),
      I3 => access_is_incr_q,
      O => S_AXI_AREADY_I_i_2_n_0
    );
S_AXI_AREADY_I_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => S_AXI_AREADY_I_i_1_n_0,
      Q => \^s_axi_aready\,
      R => ARESET
    );
\S_AXI_ASIZE_Q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ASIZE(0),
      Q => M_AXI_ASIZE(0),
      R => ARESET
    );
\S_AXI_ASIZE_Q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ASIZE(1),
      Q => M_AXI_ASIZE(1),
      R => ARESET
    );
\S_AXI_ASIZE_Q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ASIZE(2),
      Q => M_AXI_ASIZE(2),
      R => ARESET
    );
\USE_R_CHANNEL.cmd_queue\: entity work.\VIDEO_R6_auto_pc_0_axi_data_fifo_v2_1_9_axic_fifo__parameterized0\
     port map (
      ACLK => ACLK,
      ARESET => ARESET,
      M_MESG(0) => cmd_split,
      M_READY => cmd_ready,
      M_VALID => cmd_valid,
      S_MESG(0) => \USE_R_CHANNEL.cmd_queue_i_1_n_0\,
      S_READY => s_ready,
      S_VALID => \USE_R_CHANNEL.cmd_queue_i_2_n_0\
    );
\USE_R_CHANNEL.cmd_queue_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08808888"
    )
        port map (
      I0 => need_to_split_q,
      I1 => access_is_incr_q,
      I2 => num_transactions_q(3),
      I3 => \pushed_commands_reg__0\(3),
      I4 => \USE_R_CHANNEL.cmd_queue_i_3_n_0\,
      O => \USE_R_CHANNEL.cmd_queue_i_1_n_0\
    );
\USE_R_CHANNEL.cmd_queue_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => M_AXI_AVALID_INST_0_i_1_n_0,
      I1 => s_ready,
      I2 => command_ongoing,
      I3 => cmd_push_block,
      O => \USE_R_CHANNEL.cmd_queue_i_2_n_0\
    );
\USE_R_CHANNEL.cmd_queue_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => num_transactions_q(0),
      I1 => \pushed_commands_reg__0\(0),
      I2 => \pushed_commands_reg__0\(2),
      I3 => num_transactions_q(2),
      I4 => \pushed_commands_reg__0\(1),
      I5 => num_transactions_q(1),
      O => \USE_R_CHANNEL.cmd_queue_i_3_n_0\
    );
access_is_incr_q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_AXI_ABURST(0),
      I1 => S_AXI_ABURST(1),
      O => access_is_incr_q_i_1_n_0
    );
access_is_incr_q_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => access_is_incr_q_i_1_n_0,
      Q => access_is_incr_q,
      R => ARESET
    );
\addr_step_q[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ASIZE(0),
      I2 => S_AXI_ASIZE(2),
      O => addr_step(10)
    );
\addr_step_q[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S_AXI_ASIZE(0),
      I1 => S_AXI_ASIZE(1),
      I2 => S_AXI_ASIZE(2),
      O => addr_step(11)
    );
\addr_step_q[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => S_AXI_ASIZE(0),
      I1 => S_AXI_ASIZE(2),
      I2 => S_AXI_ASIZE(1),
      O => addr_step(5)
    );
\addr_step_q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ASIZE(0),
      I2 => S_AXI_ASIZE(2),
      O => \addr_step_q[6]_i_1_n_0\
    );
\addr_step_q[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ASIZE(0),
      I2 => S_AXI_ASIZE(2),
      O => \addr_step_q[7]_i_1_n_0\
    );
\addr_step_q[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => S_AXI_ASIZE(2),
      I1 => S_AXI_ASIZE(1),
      I2 => S_AXI_ASIZE(0),
      O => \addr_step_q[8]_i_1_n_0\
    );
\addr_step_q[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => S_AXI_ASIZE(2),
      I1 => S_AXI_ASIZE(1),
      I2 => S_AXI_ASIZE(0),
      O => \addr_step_q[9]_i_1_n_0\
    );
\addr_step_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => addr_step(10),
      Q => addr_step_q(10),
      R => ARESET
    );
\addr_step_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => addr_step(11),
      Q => addr_step_q(11),
      R => ARESET
    );
\addr_step_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => addr_step(5),
      Q => addr_step_q(5),
      R => ARESET
    );
\addr_step_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => \addr_step_q[6]_i_1_n_0\,
      Q => addr_step_q(6),
      R => ARESET
    );
\addr_step_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => \addr_step_q[7]_i_1_n_0\,
      Q => addr_step_q(7),
      R => ARESET
    );
\addr_step_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => \addr_step_q[8]_i_1_n_0\,
      Q => addr_step_q(8),
      R => ARESET
    );
\addr_step_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => \addr_step_q[9]_i_1_n_0\,
      Q => addr_step_q(9),
      R => ARESET
    );
\areset_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => ARESET,
      Q => areset_d(0),
      R => '0'
    );
\areset_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => areset_d(0),
      Q => areset_d(1),
      R => '0'
    );
\cmd_depth[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cmd_depth_reg__0\(0),
      O => \cmd_depth[0]_i_1_n_0\
    );
\cmd_depth[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \cmd_depth_reg__0\(0),
      I1 => \cmd_depth[4]_i_2_n_0\,
      I2 => \cmd_depth_reg__0\(1),
      O => \cmd_depth[1]_i_1_n_0\
    );
\cmd_depth[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \cmd_depth_reg__0\(1),
      I1 => \cmd_depth_reg__0\(0),
      I2 => \cmd_depth[4]_i_2_n_0\,
      I3 => \cmd_depth_reg__0\(2),
      O => \cmd_depth[2]_i_1_n_0\
    );
\cmd_depth[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \cmd_depth_reg__0\(1),
      I1 => \cmd_depth_reg__0\(0),
      I2 => \cmd_depth[4]_i_2_n_0\,
      I3 => \cmd_depth_reg__0\(3),
      I4 => \cmd_depth_reg__0\(2),
      O => \cmd_depth[3]_i_1_n_0\
    );
\cmd_depth[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => \cmd_depth_reg__0\(2),
      I1 => \cmd_depth_reg__0\(1),
      I2 => \cmd_depth_reg__0\(0),
      I3 => \cmd_depth[4]_i_2_n_0\,
      I4 => \cmd_depth_reg__0\(4),
      I5 => \cmd_depth_reg__0\(3),
      O => \cmd_depth[4]_i_1_n_0\
    );
\cmd_depth[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \USE_R_CHANNEL.cmd_queue_i_2_n_0\,
      I1 => cmd_ready,
      O => \cmd_depth[4]_i_2_n_0\
    );
\cmd_depth[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \USE_R_CHANNEL.cmd_queue_i_2_n_0\,
      I1 => cmd_ready,
      O => \cmd_depth[5]_i_1_n_0\
    );
\cmd_depth[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \cmd_depth_reg__0\(3),
      I1 => \cmd_depth[5]_i_3_n_0\,
      I2 => \cmd_depth_reg__0\(5),
      I3 => \cmd_depth_reg__0\(4),
      O => \cmd_depth[5]_i_2_n_0\
    );
\cmd_depth[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF0000FFF4"
    )
        port map (
      I0 => cmd_ready,
      I1 => \USE_R_CHANNEL.cmd_queue_i_2_n_0\,
      I2 => \cmd_depth_reg__0\(0),
      I3 => \cmd_depth_reg__0\(1),
      I4 => \cmd_depth_reg__0\(3),
      I5 => \cmd_depth_reg__0\(2),
      O => \cmd_depth[5]_i_3_n_0\
    );
\cmd_depth_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \cmd_depth[5]_i_1_n_0\,
      D => \cmd_depth[0]_i_1_n_0\,
      Q => \cmd_depth_reg__0\(0),
      R => ARESET
    );
\cmd_depth_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \cmd_depth[5]_i_1_n_0\,
      D => \cmd_depth[1]_i_1_n_0\,
      Q => \cmd_depth_reg__0\(1),
      R => ARESET
    );
\cmd_depth_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \cmd_depth[5]_i_1_n_0\,
      D => \cmd_depth[2]_i_1_n_0\,
      Q => \cmd_depth_reg__0\(2),
      R => ARESET
    );
\cmd_depth_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \cmd_depth[5]_i_1_n_0\,
      D => \cmd_depth[3]_i_1_n_0\,
      Q => \cmd_depth_reg__0\(3),
      R => ARESET
    );
\cmd_depth_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \cmd_depth[5]_i_1_n_0\,
      D => \cmd_depth[4]_i_1_n_0\,
      Q => \cmd_depth_reg__0\(4),
      R => ARESET
    );
\cmd_depth_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \cmd_depth[5]_i_1_n_0\,
      D => \cmd_depth[5]_i_2_n_0\,
      Q => \cmd_depth_reg__0\(5),
      R => ARESET
    );
cmd_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CB08"
    )
        port map (
      I0 => almost_empty,
      I1 => cmd_ready,
      I2 => \USE_R_CHANNEL.cmd_queue_i_2_n_0\,
      I3 => cmd_empty,
      O => cmd_empty_i_1_n_0
    );
cmd_empty_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \cmd_depth_reg__0\(5),
      I1 => \cmd_depth_reg__0\(4),
      I2 => \cmd_depth_reg__0\(1),
      I3 => \cmd_depth_reg__0\(0),
      I4 => \cmd_depth_reg__0\(3),
      I5 => \cmd_depth_reg__0\(2),
      O => almost_empty
    );
cmd_empty_reg: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => '1',
      D => cmd_empty_i_1_n_0,
      Q => cmd_empty,
      S => ARESET
    );
cmd_push_block_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002E"
    )
        port map (
      I0 => cmd_push_block,
      I1 => \^m_axi_avalid\,
      I2 => M_AXI_AREADY,
      I3 => ARESET,
      O => cmd_push_block_i_1_n_0
    );
cmd_push_block_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => cmd_push_block_i_1_n_0,
      Q => cmd_push_block,
      R => '0'
    );
command_ongoing_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7770000F000"
    )
        port map (
      I0 => pushed_new_cmd,
      I1 => S_AXI_AREADY_I_i_2_n_0,
      I2 => S_AXI_AVALID,
      I3 => \^s_axi_aready\,
      I4 => command_ongoing_i_2_n_0,
      I5 => command_ongoing,
      O => command_ongoing_i_1_n_0
    );
command_ongoing_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => areset_d(1),
      I1 => areset_d(0),
      O => command_ongoing_i_2_n_0
    );
command_ongoing_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => command_ongoing_i_1_n_0,
      Q => command_ongoing,
      R => ARESET
    );
\first_step_q[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ASIZE(0),
      I2 => S_AXI_ALEN(0),
      I3 => S_AXI_ASIZE(2),
      O => \first_step_q[0]_i_1_n_0\
    );
\first_step_q[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S_AXI_ASIZE(2),
      I1 => \first_step_q[10]_i_2_n_0\,
      O => first_step(10)
    );
\first_step_q[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAA800080000000"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ALEN(2),
      I2 => S_AXI_ALEN(0),
      I3 => S_AXI_ALEN(1),
      I4 => S_AXI_ALEN(3),
      I5 => S_AXI_ASIZE(0),
      O => \first_step_q[10]_i_2_n_0\
    );
\first_step_q[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S_AXI_ASIZE(2),
      I1 => \first_step_q[11]_i_2_n_0\,
      O => first_step(11)
    );
\first_step_q[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ALEN(3),
      I2 => S_AXI_ALEN(1),
      I3 => S_AXI_ALEN(0),
      I4 => S_AXI_ALEN(2),
      I5 => S_AXI_ASIZE(0),
      O => \first_step_q[11]_i_2_n_0\
    );
\first_step_q[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000514"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ASIZE(0),
      I2 => S_AXI_ALEN(0),
      I3 => S_AXI_ALEN(1),
      I4 => S_AXI_ASIZE(2),
      O => \first_step_q[1]_i_1_n_0\
    );
\first_step_q[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000F3C6A"
    )
        port map (
      I0 => S_AXI_ALEN(2),
      I1 => S_AXI_ALEN(1),
      I2 => S_AXI_ALEN(0),
      I3 => S_AXI_ASIZE(0),
      I4 => S_AXI_ASIZE(1),
      I5 => S_AXI_ASIZE(2),
      O => \first_step_q[2]_i_1_n_0\
    );
\first_step_q[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \first_step_q[7]_i_2_n_0\,
      I1 => S_AXI_ASIZE(2),
      O => \first_step_q[3]_i_1_n_0\
    );
\first_step_q[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => S_AXI_ALEN(0),
      I1 => S_AXI_ASIZE(0),
      I2 => S_AXI_ASIZE(1),
      I3 => S_AXI_ASIZE(2),
      I4 => \first_step_q[8]_i_2_n_0\,
      O => first_step(4)
    );
\first_step_q[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0036FFFF00360000"
    )
        port map (
      I0 => S_AXI_ALEN(1),
      I1 => S_AXI_ALEN(0),
      I2 => S_AXI_ASIZE(0),
      I3 => S_AXI_ASIZE(1),
      I4 => S_AXI_ASIZE(2),
      I5 => \first_step_q[9]_i_2_n_0\,
      O => first_step(5)
    );
\first_step_q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \first_step_q[6]_i_2_n_0\,
      I1 => S_AXI_ASIZE(2),
      I2 => \first_step_q[10]_i_2_n_0\,
      O => first_step(6)
    );
\first_step_q[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07531642"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ASIZE(0),
      I2 => S_AXI_ALEN(0),
      I3 => S_AXI_ALEN(1),
      I4 => S_AXI_ALEN(2),
      O => \first_step_q[6]_i_2_n_0\
    );
\first_step_q[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \first_step_q[7]_i_2_n_0\,
      I1 => S_AXI_ASIZE(2),
      I2 => \first_step_q[11]_i_2_n_0\,
      O => first_step(7)
    );
\first_step_q[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FD53B916EC42A8"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ASIZE(0),
      I2 => S_AXI_ALEN(1),
      I3 => S_AXI_ALEN(0),
      I4 => S_AXI_ALEN(2),
      I5 => S_AXI_ALEN(3),
      O => \first_step_q[7]_i_2_n_0\
    );
\first_step_q[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S_AXI_ASIZE(2),
      I1 => \first_step_q[8]_i_2_n_0\,
      O => first_step(8)
    );
\first_step_q[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14EAEA6262C8C840"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ASIZE(0),
      I2 => S_AXI_ALEN(3),
      I3 => S_AXI_ALEN(1),
      I4 => S_AXI_ALEN(0),
      I5 => S_AXI_ALEN(2),
      O => \first_step_q[8]_i_2_n_0\
    );
\first_step_q[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => S_AXI_ASIZE(2),
      I1 => \first_step_q[9]_i_2_n_0\,
      O => first_step(9)
    );
\first_step_q[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4AA2A2A228808080"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ASIZE(0),
      I2 => S_AXI_ALEN(2),
      I3 => S_AXI_ALEN(0),
      I4 => S_AXI_ALEN(1),
      I5 => S_AXI_ALEN(3),
      O => \first_step_q[9]_i_2_n_0\
    );
\first_step_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => \first_step_q[0]_i_1_n_0\,
      Q => first_step_q(0),
      R => ARESET
    );
\first_step_q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => first_step(10),
      Q => first_step_q(10),
      R => ARESET
    );
\first_step_q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => first_step(11),
      Q => first_step_q(11),
      R => ARESET
    );
\first_step_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => \first_step_q[1]_i_1_n_0\,
      Q => first_step_q(1),
      R => ARESET
    );
\first_step_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => \first_step_q[2]_i_1_n_0\,
      Q => first_step_q(2),
      R => ARESET
    );
\first_step_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => \first_step_q[3]_i_1_n_0\,
      Q => first_step_q(3),
      R => ARESET
    );
\first_step_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => first_step(4),
      Q => first_step_q(4),
      R => ARESET
    );
\first_step_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => first_step(5),
      Q => first_step_q(5),
      R => ARESET
    );
\first_step_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => first_step(6),
      Q => first_step_q(6),
      R => ARESET
    );
\first_step_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => first_step(7),
      Q => first_step_q(7),
      R => ARESET
    );
\first_step_q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => first_step(8),
      Q => first_step_q(8),
      R => ARESET
    );
\first_step_q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => first_step(9),
      Q => first_step_q(9),
      R => ARESET
    );
incr_need_to_split_q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444440"
    )
        port map (
      I0 => S_AXI_ABURST(1),
      I1 => S_AXI_ABURST(0),
      I2 => S_AXI_ALEN(5),
      I3 => S_AXI_ALEN(4),
      I4 => S_AXI_ALEN(6),
      I5 => S_AXI_ALEN(7),
      O => incr_need_to_split
    );
incr_need_to_split_q_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => incr_need_to_split,
      Q => need_to_split_q,
      R => ARESET
    );
multiple_id_non_split_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BEAAAAAA"
    )
        port map (
      I0 => multiple_id_non_split,
      I1 => queue_id,
      I2 => \^m_axi_aid\(0),
      I3 => \USE_R_CHANNEL.cmd_queue_i_2_n_0\,
      I4 => multiple_id_non_split_i_2_n_0,
      I5 => split_in_progress,
      O => multiple_id_non_split_i_1_n_0
    );
multiple_id_non_split_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFD7"
    )
        port map (
      I0 => split_in_progress_reg_n_0,
      I1 => queue_id,
      I2 => \^m_axi_aid\(0),
      I3 => cmd_empty,
      I4 => need_to_split_q,
      O => multiple_id_non_split_i_2_n_0
    );
multiple_id_non_split_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => almost_empty,
      I1 => cmd_ready,
      I2 => cmd_empty,
      I3 => ARESET,
      O => split_in_progress
    );
multiple_id_non_split_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => multiple_id_non_split_i_1_n_0,
      Q => multiple_id_non_split,
      R => '0'
    );
\next_mi_addr[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^m_axi_aaddr\(11),
      I1 => addr_step_q(11),
      I2 => first_split,
      I3 => first_step_q(11),
      O => \next_mi_addr[11]_i_2_n_0\
    );
\next_mi_addr[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^m_axi_aaddr\(10),
      I1 => addr_step_q(10),
      I2 => first_split,
      I3 => first_step_q(10),
      O => \next_mi_addr[11]_i_3_n_0\
    );
\next_mi_addr[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^m_axi_aaddr\(9),
      I1 => addr_step_q(9),
      I2 => first_split,
      I3 => first_step_q(9),
      O => \next_mi_addr[11]_i_4_n_0\
    );
\next_mi_addr[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^m_axi_aaddr\(8),
      I1 => addr_step_q(8),
      I2 => first_split,
      I3 => first_step_q(8),
      O => \next_mi_addr[11]_i_5_n_0\
    );
\next_mi_addr[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pushed_commands_reg__0\(1),
      I1 => \pushed_commands_reg__0\(0),
      I2 => \pushed_commands_reg__0\(2),
      I3 => \pushed_commands_reg__0\(3),
      O => first_split
    );
\next_mi_addr[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(15),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(15),
      O => \next_mi_addr[15]_i_2_n_0\
    );
\next_mi_addr[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(14),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(14),
      O => \next_mi_addr[15]_i_3_n_0\
    );
\next_mi_addr[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(13),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(13),
      O => \next_mi_addr[15]_i_4_n_0\
    );
\next_mi_addr[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(12),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(12),
      O => \next_mi_addr[15]_i_5_n_0\
    );
\next_mi_addr[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(15),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(15),
      O => \next_mi_addr[15]_i_6_n_0\
    );
\next_mi_addr[15]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(14),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(14),
      O => \next_mi_addr[15]_i_7_n_0\
    );
\next_mi_addr[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(13),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(13),
      O => \next_mi_addr[15]_i_8_n_0\
    );
\next_mi_addr[15]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(12),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(12),
      O => \next_mi_addr[15]_i_9_n_0\
    );
\next_mi_addr[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(19),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(19),
      O => \next_mi_addr[19]_i_2_n_0\
    );
\next_mi_addr[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(18),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(18),
      O => \next_mi_addr[19]_i_3_n_0\
    );
\next_mi_addr[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(17),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(17),
      O => \next_mi_addr[19]_i_4_n_0\
    );
\next_mi_addr[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(16),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(16),
      O => \next_mi_addr[19]_i_5_n_0\
    );
\next_mi_addr[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(23),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(23),
      O => \next_mi_addr[23]_i_2_n_0\
    );
\next_mi_addr[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(22),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(22),
      O => \next_mi_addr[23]_i_3_n_0\
    );
\next_mi_addr[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(21),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(21),
      O => \next_mi_addr[23]_i_4_n_0\
    );
\next_mi_addr[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(20),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(20),
      O => \next_mi_addr[23]_i_5_n_0\
    );
\next_mi_addr[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(27),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(27),
      O => \next_mi_addr[27]_i_2_n_0\
    );
\next_mi_addr[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(26),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(26),
      O => \next_mi_addr[27]_i_3_n_0\
    );
\next_mi_addr[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(25),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(25),
      O => \next_mi_addr[27]_i_4_n_0\
    );
\next_mi_addr[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(24),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(24),
      O => \next_mi_addr[27]_i_5_n_0\
    );
\next_mi_addr[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(31),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(31),
      O => \next_mi_addr[31]_i_2_n_0\
    );
\next_mi_addr[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(30),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(30),
      O => \next_mi_addr[31]_i_3_n_0\
    );
\next_mi_addr[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(29),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(29),
      O => \next_mi_addr[31]_i_4_n_0\
    );
\next_mi_addr[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8000"
    )
        port map (
      I0 => next_mi_addr(28),
      I1 => size_mask_q(31),
      I2 => split_ongoing,
      I3 => access_is_incr_q,
      I4 => S_AXI_AADDR_Q(28),
      O => \next_mi_addr[31]_i_5_n_0\
    );
\next_mi_addr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DDDE222E222E222"
    )
        port map (
      I0 => S_AXI_AADDR_Q(3),
      I1 => M_AXI_AADDR_I1,
      I2 => size_mask_q(3),
      I3 => next_mi_addr(3),
      I4 => first_step_q(3),
      I5 => first_split,
      O => \next_mi_addr[3]_i_2_n_0\
    );
\next_mi_addr[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DDDE222E222E222"
    )
        port map (
      I0 => S_AXI_AADDR_Q(2),
      I1 => M_AXI_AADDR_I1,
      I2 => size_mask_q(2),
      I3 => next_mi_addr(2),
      I4 => first_step_q(2),
      I5 => first_split,
      O => \next_mi_addr[3]_i_3_n_0\
    );
\next_mi_addr[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DDDE222E222E222"
    )
        port map (
      I0 => S_AXI_AADDR_Q(1),
      I1 => M_AXI_AADDR_I1,
      I2 => size_mask_q(1),
      I3 => next_mi_addr(1),
      I4 => first_step_q(1),
      I5 => first_split,
      O => \next_mi_addr[3]_i_4_n_0\
    );
\next_mi_addr[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DDDE222E222E222"
    )
        port map (
      I0 => S_AXI_AADDR_Q(0),
      I1 => M_AXI_AADDR_I1,
      I2 => size_mask_q(0),
      I3 => next_mi_addr(0),
      I4 => first_step_q(0),
      I5 => first_split,
      O => \next_mi_addr[3]_i_5_n_0\
    );
\next_mi_addr[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => access_is_incr_q,
      I1 => split_ongoing,
      O => M_AXI_AADDR_I1
    );
\next_mi_addr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^m_axi_aaddr\(7),
      I1 => addr_step_q(7),
      I2 => first_split,
      I3 => first_step_q(7),
      O => \next_mi_addr[7]_i_2_n_0\
    );
\next_mi_addr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^m_axi_aaddr\(6),
      I1 => addr_step_q(6),
      I2 => first_split,
      I3 => first_step_q(6),
      O => \next_mi_addr[7]_i_3_n_0\
    );
\next_mi_addr[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^m_axi_aaddr\(5),
      I1 => addr_step_q(5),
      I2 => first_split,
      I3 => first_step_q(5),
      O => \next_mi_addr[7]_i_4_n_0\
    );
\next_mi_addr[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^m_axi_aaddr\(4),
      I1 => size_mask_q(0),
      I2 => first_split,
      I3 => first_step_q(4),
      O => \next_mi_addr[7]_i_5_n_0\
    );
\next_mi_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[3]_i_1_n_7\,
      Q => next_mi_addr(0),
      R => ARESET
    );
\next_mi_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[11]_i_1_n_5\,
      Q => next_mi_addr(10),
      R => ARESET
    );
\next_mi_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[11]_i_1_n_4\,
      Q => next_mi_addr(11),
      R => ARESET
    );
\next_mi_addr_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mi_addr_reg[7]_i_1_n_0\,
      CO(3) => \next_mi_addr_reg[11]_i_1_n_0\,
      CO(2) => \next_mi_addr_reg[11]_i_1_n_1\,
      CO(1) => \next_mi_addr_reg[11]_i_1_n_2\,
      CO(0) => \next_mi_addr_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_aaddr\(11 downto 8),
      O(3) => \next_mi_addr_reg[11]_i_1_n_4\,
      O(2) => \next_mi_addr_reg[11]_i_1_n_5\,
      O(1) => \next_mi_addr_reg[11]_i_1_n_6\,
      O(0) => \next_mi_addr_reg[11]_i_1_n_7\,
      S(3) => \next_mi_addr[11]_i_2_n_0\,
      S(2) => \next_mi_addr[11]_i_3_n_0\,
      S(1) => \next_mi_addr[11]_i_4_n_0\,
      S(0) => \next_mi_addr[11]_i_5_n_0\
    );
\next_mi_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[15]_i_1_n_7\,
      Q => next_mi_addr(12),
      R => ARESET
    );
\next_mi_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[15]_i_1_n_6\,
      Q => next_mi_addr(13),
      R => ARESET
    );
\next_mi_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[15]_i_1_n_5\,
      Q => next_mi_addr(14),
      R => ARESET
    );
\next_mi_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[15]_i_1_n_4\,
      Q => next_mi_addr(15),
      R => ARESET
    );
\next_mi_addr_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mi_addr_reg[11]_i_1_n_0\,
      CO(3) => \next_mi_addr_reg[15]_i_1_n_0\,
      CO(2) => \next_mi_addr_reg[15]_i_1_n_1\,
      CO(1) => \next_mi_addr_reg[15]_i_1_n_2\,
      CO(0) => \next_mi_addr_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \next_mi_addr[15]_i_2_n_0\,
      DI(2) => \next_mi_addr[15]_i_3_n_0\,
      DI(1) => \next_mi_addr[15]_i_4_n_0\,
      DI(0) => \next_mi_addr[15]_i_5_n_0\,
      O(3) => \next_mi_addr_reg[15]_i_1_n_4\,
      O(2) => \next_mi_addr_reg[15]_i_1_n_5\,
      O(1) => \next_mi_addr_reg[15]_i_1_n_6\,
      O(0) => \next_mi_addr_reg[15]_i_1_n_7\,
      S(3) => \next_mi_addr[15]_i_6_n_0\,
      S(2) => \next_mi_addr[15]_i_7_n_0\,
      S(1) => \next_mi_addr[15]_i_8_n_0\,
      S(0) => \next_mi_addr[15]_i_9_n_0\
    );
\next_mi_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[19]_i_1_n_7\,
      Q => next_mi_addr(16),
      R => ARESET
    );
\next_mi_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[19]_i_1_n_6\,
      Q => next_mi_addr(17),
      R => ARESET
    );
\next_mi_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[19]_i_1_n_5\,
      Q => next_mi_addr(18),
      R => ARESET
    );
\next_mi_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[19]_i_1_n_4\,
      Q => next_mi_addr(19),
      R => ARESET
    );
\next_mi_addr_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mi_addr_reg[15]_i_1_n_0\,
      CO(3) => \next_mi_addr_reg[19]_i_1_n_0\,
      CO(2) => \next_mi_addr_reg[19]_i_1_n_1\,
      CO(1) => \next_mi_addr_reg[19]_i_1_n_2\,
      CO(0) => \next_mi_addr_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \next_mi_addr_reg[19]_i_1_n_4\,
      O(2) => \next_mi_addr_reg[19]_i_1_n_5\,
      O(1) => \next_mi_addr_reg[19]_i_1_n_6\,
      O(0) => \next_mi_addr_reg[19]_i_1_n_7\,
      S(3) => \next_mi_addr[19]_i_2_n_0\,
      S(2) => \next_mi_addr[19]_i_3_n_0\,
      S(1) => \next_mi_addr[19]_i_4_n_0\,
      S(0) => \next_mi_addr[19]_i_5_n_0\
    );
\next_mi_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[3]_i_1_n_6\,
      Q => next_mi_addr(1),
      R => ARESET
    );
\next_mi_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[23]_i_1_n_7\,
      Q => next_mi_addr(20),
      R => ARESET
    );
\next_mi_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[23]_i_1_n_6\,
      Q => next_mi_addr(21),
      R => ARESET
    );
\next_mi_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[23]_i_1_n_5\,
      Q => next_mi_addr(22),
      R => ARESET
    );
\next_mi_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[23]_i_1_n_4\,
      Q => next_mi_addr(23),
      R => ARESET
    );
\next_mi_addr_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mi_addr_reg[19]_i_1_n_0\,
      CO(3) => \next_mi_addr_reg[23]_i_1_n_0\,
      CO(2) => \next_mi_addr_reg[23]_i_1_n_1\,
      CO(1) => \next_mi_addr_reg[23]_i_1_n_2\,
      CO(0) => \next_mi_addr_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \next_mi_addr_reg[23]_i_1_n_4\,
      O(2) => \next_mi_addr_reg[23]_i_1_n_5\,
      O(1) => \next_mi_addr_reg[23]_i_1_n_6\,
      O(0) => \next_mi_addr_reg[23]_i_1_n_7\,
      S(3) => \next_mi_addr[23]_i_2_n_0\,
      S(2) => \next_mi_addr[23]_i_3_n_0\,
      S(1) => \next_mi_addr[23]_i_4_n_0\,
      S(0) => \next_mi_addr[23]_i_5_n_0\
    );
\next_mi_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[27]_i_1_n_7\,
      Q => next_mi_addr(24),
      R => ARESET
    );
\next_mi_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[27]_i_1_n_6\,
      Q => next_mi_addr(25),
      R => ARESET
    );
\next_mi_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[27]_i_1_n_5\,
      Q => next_mi_addr(26),
      R => ARESET
    );
\next_mi_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[27]_i_1_n_4\,
      Q => next_mi_addr(27),
      R => ARESET
    );
\next_mi_addr_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mi_addr_reg[23]_i_1_n_0\,
      CO(3) => \next_mi_addr_reg[27]_i_1_n_0\,
      CO(2) => \next_mi_addr_reg[27]_i_1_n_1\,
      CO(1) => \next_mi_addr_reg[27]_i_1_n_2\,
      CO(0) => \next_mi_addr_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \next_mi_addr_reg[27]_i_1_n_4\,
      O(2) => \next_mi_addr_reg[27]_i_1_n_5\,
      O(1) => \next_mi_addr_reg[27]_i_1_n_6\,
      O(0) => \next_mi_addr_reg[27]_i_1_n_7\,
      S(3) => \next_mi_addr[27]_i_2_n_0\,
      S(2) => \next_mi_addr[27]_i_3_n_0\,
      S(1) => \next_mi_addr[27]_i_4_n_0\,
      S(0) => \next_mi_addr[27]_i_5_n_0\
    );
\next_mi_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[31]_i_1_n_7\,
      Q => next_mi_addr(28),
      R => ARESET
    );
\next_mi_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[31]_i_1_n_6\,
      Q => next_mi_addr(29),
      R => ARESET
    );
\next_mi_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[3]_i_1_n_5\,
      Q => next_mi_addr(2),
      R => ARESET
    );
\next_mi_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[31]_i_1_n_5\,
      Q => next_mi_addr(30),
      R => ARESET
    );
\next_mi_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[31]_i_1_n_4\,
      Q => next_mi_addr(31),
      R => ARESET
    );
\next_mi_addr_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mi_addr_reg[27]_i_1_n_0\,
      CO(3) => \NLW_next_mi_addr_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \next_mi_addr_reg[31]_i_1_n_1\,
      CO(1) => \next_mi_addr_reg[31]_i_1_n_2\,
      CO(0) => \next_mi_addr_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \next_mi_addr_reg[31]_i_1_n_4\,
      O(2) => \next_mi_addr_reg[31]_i_1_n_5\,
      O(1) => \next_mi_addr_reg[31]_i_1_n_6\,
      O(0) => \next_mi_addr_reg[31]_i_1_n_7\,
      S(3) => \next_mi_addr[31]_i_2_n_0\,
      S(2) => \next_mi_addr[31]_i_3_n_0\,
      S(1) => \next_mi_addr[31]_i_4_n_0\,
      S(0) => \next_mi_addr[31]_i_5_n_0\
    );
\next_mi_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[3]_i_1_n_4\,
      Q => next_mi_addr(3),
      R => ARESET
    );
\next_mi_addr_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \next_mi_addr_reg[3]_i_1_n_0\,
      CO(2) => \next_mi_addr_reg[3]_i_1_n_1\,
      CO(1) => \next_mi_addr_reg[3]_i_1_n_2\,
      CO(0) => \next_mi_addr_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_aaddr\(3 downto 0),
      O(3) => \next_mi_addr_reg[3]_i_1_n_4\,
      O(2) => \next_mi_addr_reg[3]_i_1_n_5\,
      O(1) => \next_mi_addr_reg[3]_i_1_n_6\,
      O(0) => \next_mi_addr_reg[3]_i_1_n_7\,
      S(3) => \next_mi_addr[3]_i_2_n_0\,
      S(2) => \next_mi_addr[3]_i_3_n_0\,
      S(1) => \next_mi_addr[3]_i_4_n_0\,
      S(0) => \next_mi_addr[3]_i_5_n_0\
    );
\next_mi_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[7]_i_1_n_7\,
      Q => next_mi_addr(4),
      R => ARESET
    );
\next_mi_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[7]_i_1_n_6\,
      Q => next_mi_addr(5),
      R => ARESET
    );
\next_mi_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[7]_i_1_n_5\,
      Q => next_mi_addr(6),
      R => ARESET
    );
\next_mi_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[7]_i_1_n_4\,
      Q => next_mi_addr(7),
      R => ARESET
    );
\next_mi_addr_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \next_mi_addr_reg[3]_i_1_n_0\,
      CO(3) => \next_mi_addr_reg[7]_i_1_n_0\,
      CO(2) => \next_mi_addr_reg[7]_i_1_n_1\,
      CO(1) => \next_mi_addr_reg[7]_i_1_n_2\,
      CO(0) => \next_mi_addr_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_aaddr\(7 downto 4),
      O(3) => \next_mi_addr_reg[7]_i_1_n_4\,
      O(2) => \next_mi_addr_reg[7]_i_1_n_5\,
      O(1) => \next_mi_addr_reg[7]_i_1_n_6\,
      O(0) => \next_mi_addr_reg[7]_i_1_n_7\,
      S(3) => \next_mi_addr[7]_i_2_n_0\,
      S(2) => \next_mi_addr[7]_i_3_n_0\,
      S(1) => \next_mi_addr[7]_i_4_n_0\,
      S(0) => \next_mi_addr[7]_i_5_n_0\
    );
\next_mi_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[11]_i_1_n_7\,
      Q => next_mi_addr(8),
      R => ARESET
    );
\next_mi_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \next_mi_addr_reg[11]_i_1_n_6\,
      Q => next_mi_addr(9),
      R => ARESET
    );
\num_transactions_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ALEN(4),
      Q => num_transactions_q(0),
      R => ARESET
    );
\num_transactions_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ALEN(5),
      Q => num_transactions_q(1),
      R => ARESET
    );
\num_transactions_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ALEN(6),
      Q => num_transactions_q(2),
      R => ARESET
    );
\num_transactions_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => S_AXI_ALEN(7),
      Q => num_transactions_q(3),
      R => ARESET
    );
\pushed_commands[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pushed_commands_reg__0\(0),
      O => \pushed_commands[0]_i_1_n_0\
    );
\pushed_commands[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \pushed_commands_reg__0\(0),
      I1 => \pushed_commands_reg__0\(1),
      O => \pushed_commands[1]_i_1_n_0\
    );
\pushed_commands[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \pushed_commands_reg__0\(0),
      I1 => \pushed_commands_reg__0\(1),
      I2 => \pushed_commands_reg__0\(2),
      O => \pushed_commands[2]_i_1_n_0\
    );
\pushed_commands[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ARESET,
      I1 => \^s_axi_aready\,
      O => \pushed_commands[3]_i_1_n_0\
    );
\pushed_commands[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \pushed_commands_reg__0\(1),
      I1 => \pushed_commands_reg__0\(0),
      I2 => \pushed_commands_reg__0\(2),
      I3 => \pushed_commands_reg__0\(3),
      O => \pushed_commands[3]_i_2_n_0\
    );
\pushed_commands_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \pushed_commands[0]_i_1_n_0\,
      Q => \pushed_commands_reg__0\(0),
      R => \pushed_commands[3]_i_1_n_0\
    );
\pushed_commands_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \pushed_commands[1]_i_1_n_0\,
      Q => \pushed_commands_reg__0\(1),
      R => \pushed_commands[3]_i_1_n_0\
    );
\pushed_commands_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \pushed_commands[2]_i_1_n_0\,
      Q => \pushed_commands_reg__0\(2),
      R => \pushed_commands[3]_i_1_n_0\
    );
\pushed_commands_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \pushed_commands[3]_i_2_n_0\,
      Q => \pushed_commands_reg__0\(3),
      R => \pushed_commands[3]_i_1_n_0\
    );
\queue_id[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_axi_aid\(0),
      I1 => \USE_R_CHANNEL.cmd_queue_i_2_n_0\,
      I2 => queue_id,
      O => \queue_id[0]_i_1_n_0\
    );
\queue_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \queue_id[0]_i_1_n_0\,
      Q => queue_id,
      R => ARESET
    );
\size_mask_q[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ASIZE(0),
      I2 => S_AXI_ASIZE(2),
      O => size_mask(0)
    );
\size_mask_q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ASIZE(2),
      O => size_mask(1)
    );
\size_mask_q[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => S_AXI_ASIZE(2),
      I1 => S_AXI_ASIZE(1),
      I2 => S_AXI_ASIZE(0),
      O => size_mask(2)
    );
\size_mask_q[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => S_AXI_ASIZE(2),
      O => size_mask(3)
    );
\size_mask_q[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => S_AXI_ASIZE(2),
      I1 => S_AXI_ASIZE(1),
      I2 => S_AXI_ASIZE(0),
      O => size_mask(4)
    );
\size_mask_q[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => S_AXI_ASIZE(1),
      I1 => S_AXI_ASIZE(2),
      O => size_mask(5)
    );
\size_mask_q[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => S_AXI_ASIZE(0),
      I1 => S_AXI_ASIZE(2),
      I2 => S_AXI_ASIZE(1),
      O => size_mask(6)
    );
\size_mask_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => size_mask(0),
      Q => size_mask_q(0),
      R => ARESET
    );
\size_mask_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => size_mask(1),
      Q => size_mask_q(1),
      R => ARESET
    );
\size_mask_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => size_mask(2),
      Q => size_mask_q(2),
      R => ARESET
    );
\size_mask_q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => '1',
      Q => size_mask_q(31),
      R => ARESET
    );
\size_mask_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => size_mask(3),
      Q => size_mask_q(3),
      R => ARESET
    );
\size_mask_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => size_mask(4),
      Q => size_mask_q(4),
      R => ARESET
    );
\size_mask_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => size_mask(5),
      Q => size_mask_q(5),
      R => ARESET
    );
\size_mask_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^s_axi_aready\,
      D => size_mask(6),
      Q => size_mask_q(6),
      R => ARESET
    );
split_in_progress_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => split_in_progress_reg_n_0,
      I1 => \USE_R_CHANNEL.cmd_queue_i_2_n_0\,
      I2 => allow_split_cmd,
      I3 => split_in_progress,
      O => split_in_progress_i_1_n_0
    );
split_in_progress_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444004"
    )
        port map (
      I0 => multiple_id_non_split,
      I1 => need_to_split_q,
      I2 => queue_id,
      I3 => \^m_axi_aid\(0),
      I4 => cmd_empty,
      O => allow_split_cmd
    );
split_in_progress_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => split_in_progress_i_1_n_0,
      Q => split_in_progress_reg_n_0,
      R => '0'
    );
split_ongoing_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axi_avalid\,
      I1 => M_AXI_AREADY,
      O => pushed_new_cmd
    );
split_ongoing_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => pushed_new_cmd,
      D => \USE_R_CHANNEL.cmd_queue_i_1_n_0\,
      Q => split_ongoing,
      R => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi3_conv is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    S_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_AWLOCK : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_AWUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_AWVALID : in STD_LOGIC;
    S_AXI_AWREADY : out STD_LOGIC;
    S_AXI_WDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_WSTRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_WLAST : in STD_LOGIC;
    S_AXI_WUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_WVALID : in STD_LOGIC;
    S_AXI_WREADY : out STD_LOGIC;
    S_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_BUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_BVALID : out STD_LOGIC;
    S_AXI_BREADY : in STD_LOGIC;
    S_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_ARLOCK : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_ARUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_ARVALID : in STD_LOGIC;
    S_AXI_ARREADY : out STD_LOGIC;
    S_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_RDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_RLAST : out STD_LOGIC;
    S_AXI_RUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_RVALID : out STD_LOGIC;
    S_AXI_RREADY : in STD_LOGIC;
    M_AXI_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_AWLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_AWVALID : out STD_LOGIC;
    M_AXI_AWREADY : in STD_LOGIC;
    M_AXI_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXI_WSTRB : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_WLAST : out STD_LOGIC;
    M_AXI_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WVALID : out STD_LOGIC;
    M_AXI_WREADY : in STD_LOGIC;
    M_AXI_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_BVALID : in STD_LOGIC;
    M_AXI_BREADY : out STD_LOGIC;
    M_AXI_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_ARLEN : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_ARVALID : out STD_LOGIC;
    M_AXI_ARREADY : in STD_LOGIC;
    M_AXI_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_RDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXI_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_RLAST : in STD_LOGIC;
    M_AXI_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_RVALID : in STD_LOGIC;
    M_AXI_RREADY : out STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi3_conv : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi3_conv : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi3_conv : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi3_conv : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi3_conv : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi3_conv : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi3_conv : entity is 1;
  attribute C_AXI_SUPPORTS_READ : integer;
  attribute C_AXI_SUPPORTS_READ of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi3_conv : entity is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi3_conv : entity is 0;
  attribute C_AXI_SUPPORTS_WRITE : integer;
  attribute C_AXI_SUPPORTS_WRITE of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi3_conv : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi3_conv : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi3_conv : entity is "zynq";
  attribute C_SINGLE_THREAD : integer;
  attribute C_SINGLE_THREAD of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi3_conv : entity is 1;
  attribute C_SUPPORT_BURSTS : integer;
  attribute C_SUPPORT_BURSTS of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi3_conv : entity is 1;
  attribute C_SUPPORT_SPLITTING : integer;
  attribute C_SUPPORT_SPLITTING of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi3_conv : entity is 1;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi3_conv : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi3_conv : entity is "axi_protocol_converter_v2_1_10_axi3_conv";
end VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi3_conv;

architecture STRUCTURE of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi3_conv is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axi_arlock\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_awlock\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \USE_WRITE.write_addr_inst_i_1_n_0\ : STD_LOGIC;
  signal rd_cmd_ready : STD_LOGIC;
  signal rd_cmd_split : STD_LOGIC;
  signal rd_cmd_valid : STD_LOGIC;
  signal wr_cmd_b_ready : STD_LOGIC;
  signal wr_cmd_b_repeat : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_cmd_b_split : STD_LOGIC;
  signal wr_cmd_b_valid : STD_LOGIC;
  signal wr_cmd_length : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_cmd_ready : STD_LOGIC;
  signal wr_cmd_valid : STD_LOGIC;
  signal \NLW_USE_READ.USE_SPLIT_R.read_addr_inst_cmd_b_split_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_READ.USE_SPLIT_R.read_addr_inst_cmd_b_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_READ.USE_SPLIT_R.read_addr_inst_M_AXI_ALOCK_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_USE_READ.USE_SPLIT_R.read_addr_inst_M_AXI_AUSER_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_USE_READ.USE_SPLIT_R.read_addr_inst_cmd_b_repeat_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_USE_READ.USE_SPLIT_R.read_addr_inst_cmd_id_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_USE_READ.USE_SPLIT_R.read_addr_inst_cmd_length_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_USE_READ.USE_SPLIT_R.read_data_inst_S_AXI_RDATA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \NLW_USE_READ.USE_SPLIT_R.read_data_inst_S_AXI_RID_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_USE_READ.USE_SPLIT_R.read_data_inst_S_AXI_RRESP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_USE_READ.USE_SPLIT_R.read_data_inst_S_AXI_RUSER_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_USE_WRITE.USE_SPLIT_W.write_resp_inst_S_AXI_BID_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_USE_WRITE.USE_SPLIT_W.write_resp_inst_S_AXI_BUSER_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_USE_WRITE.write_addr_inst_cmd_split_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_USE_WRITE.write_addr_inst_M_AXI_ALOCK_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_USE_WRITE.write_addr_inst_M_AXI_AUSER_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_USE_WRITE.write_data_inst_M_AXI_WDATA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \NLW_USE_WRITE.write_data_inst_M_AXI_WID_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_USE_WRITE.write_data_inst_M_AXI_WSTRB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_USE_WRITE.write_data_inst_M_AXI_WUSER_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_AXI_ADDR_WIDTH of \USE_READ.USE_SPLIT_R.read_addr_inst\ : label is 32;
  attribute C_AXI_AUSER_WIDTH : integer;
  attribute C_AXI_AUSER_WIDTH of \USE_READ.USE_SPLIT_R.read_addr_inst\ : label is 1;
  attribute C_AXI_CHANNEL : integer;
  attribute C_AXI_CHANNEL of \USE_READ.USE_SPLIT_R.read_addr_inst\ : label is 1;
  attribute C_AXI_DATA_WIDTH of \USE_READ.USE_SPLIT_R.read_addr_inst\ : label is 64;
  attribute C_AXI_ID_WIDTH of \USE_READ.USE_SPLIT_R.read_addr_inst\ : label is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of \USE_READ.USE_SPLIT_R.read_addr_inst\ : label is 0;
  attribute C_FAMILY of \USE_READ.USE_SPLIT_R.read_addr_inst\ : label is "zynq";
  attribute C_FIFO_DEPTH_LOG : integer;
  attribute C_FIFO_DEPTH_LOG of \USE_READ.USE_SPLIT_R.read_addr_inst\ : label is 5;
  attribute C_FIX_BURST : string;
  attribute C_FIX_BURST of \USE_READ.USE_SPLIT_R.read_addr_inst\ : label is "2'b00";
  attribute C_INCR_BURST : string;
  attribute C_INCR_BURST of \USE_READ.USE_SPLIT_R.read_addr_inst\ : label is "2'b01";
  attribute C_SINGLE_THREAD of \USE_READ.USE_SPLIT_R.read_addr_inst\ : label is 1;
  attribute C_SIZE_MASK : string;
  attribute C_SIZE_MASK of \USE_READ.USE_SPLIT_R.read_addr_inst\ : label is "40'b1111111111111111111111111111111100000000";
  attribute C_SUPPORT_BURSTS of \USE_READ.USE_SPLIT_R.read_addr_inst\ : label is 1;
  attribute C_SUPPORT_SPLITTING of \USE_READ.USE_SPLIT_R.read_addr_inst\ : label is 1;
  attribute C_WRAP_BURST : string;
  attribute C_WRAP_BURST of \USE_READ.USE_SPLIT_R.read_addr_inst\ : label is "2'b10";
  attribute DowngradeIPIdentifiedWarnings of \USE_READ.USE_SPLIT_R.read_addr_inst\ : label is "yes";
  attribute C_AXI_ADDR_WIDTH of \USE_READ.USE_SPLIT_R.read_data_inst\ : label is 32;
  attribute C_AXI_DATA_WIDTH of \USE_READ.USE_SPLIT_R.read_data_inst\ : label is 64;
  attribute C_AXI_ID_WIDTH of \USE_READ.USE_SPLIT_R.read_data_inst\ : label is 1;
  attribute C_AXI_RUSER_WIDTH of \USE_READ.USE_SPLIT_R.read_data_inst\ : label is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of \USE_READ.USE_SPLIT_R.read_data_inst\ : label is 0;
  attribute C_FAMILY of \USE_READ.USE_SPLIT_R.read_data_inst\ : label is "zynq";
  attribute C_RESP_DECERR : string;
  attribute C_RESP_DECERR of \USE_READ.USE_SPLIT_R.read_data_inst\ : label is "2'b11";
  attribute C_RESP_EXOKAY : string;
  attribute C_RESP_EXOKAY of \USE_READ.USE_SPLIT_R.read_data_inst\ : label is "2'b01";
  attribute C_RESP_OKAY : string;
  attribute C_RESP_OKAY of \USE_READ.USE_SPLIT_R.read_data_inst\ : label is "2'b00";
  attribute C_RESP_SLVERROR : string;
  attribute C_RESP_SLVERROR of \USE_READ.USE_SPLIT_R.read_data_inst\ : label is "2'b10";
  attribute C_SUPPORT_BURSTS of \USE_READ.USE_SPLIT_R.read_data_inst\ : label is 1;
  attribute C_SUPPORT_SPLITTING of \USE_READ.USE_SPLIT_R.read_data_inst\ : label is 1;
  attribute DowngradeIPIdentifiedWarnings of \USE_READ.USE_SPLIT_R.read_data_inst\ : label is "yes";
  attribute C_AXI_BUSER_WIDTH of \USE_WRITE.USE_SPLIT_W.write_resp_inst\ : label is 1;
  attribute C_AXI_ID_WIDTH of \USE_WRITE.USE_SPLIT_W.write_resp_inst\ : label is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of \USE_WRITE.USE_SPLIT_W.write_resp_inst\ : label is 0;
  attribute C_FAMILY of \USE_WRITE.USE_SPLIT_W.write_resp_inst\ : label is "zynq";
  attribute C_RESP_DECERR of \USE_WRITE.USE_SPLIT_W.write_resp_inst\ : label is "2'b11";
  attribute C_RESP_EXOKAY of \USE_WRITE.USE_SPLIT_W.write_resp_inst\ : label is "2'b01";
  attribute C_RESP_OKAY of \USE_WRITE.USE_SPLIT_W.write_resp_inst\ : label is "2'b00";
  attribute C_RESP_SLVERROR of \USE_WRITE.USE_SPLIT_W.write_resp_inst\ : label is "2'b10";
  attribute DowngradeIPIdentifiedWarnings of \USE_WRITE.USE_SPLIT_W.write_resp_inst\ : label is "yes";
  attribute C_AXI_ADDR_WIDTH of \USE_WRITE.write_addr_inst\ : label is 32;
  attribute C_AXI_AUSER_WIDTH of \USE_WRITE.write_addr_inst\ : label is 1;
  attribute C_AXI_CHANNEL of \USE_WRITE.write_addr_inst\ : label is 0;
  attribute C_AXI_DATA_WIDTH of \USE_WRITE.write_addr_inst\ : label is 64;
  attribute C_AXI_ID_WIDTH of \USE_WRITE.write_addr_inst\ : label is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of \USE_WRITE.write_addr_inst\ : label is 0;
  attribute C_FAMILY of \USE_WRITE.write_addr_inst\ : label is "zynq";
  attribute C_FIFO_DEPTH_LOG of \USE_WRITE.write_addr_inst\ : label is 5;
  attribute C_FIX_BURST of \USE_WRITE.write_addr_inst\ : label is "2'b00";
  attribute C_INCR_BURST of \USE_WRITE.write_addr_inst\ : label is "2'b01";
  attribute C_SINGLE_THREAD of \USE_WRITE.write_addr_inst\ : label is 1;
  attribute C_SIZE_MASK of \USE_WRITE.write_addr_inst\ : label is "40'b1111111111111111111111111111111100000000";
  attribute C_SUPPORT_BURSTS of \USE_WRITE.write_addr_inst\ : label is 1;
  attribute C_SUPPORT_SPLITTING of \USE_WRITE.write_addr_inst\ : label is 1;
  attribute C_WRAP_BURST of \USE_WRITE.write_addr_inst\ : label is "2'b10";
  attribute DowngradeIPIdentifiedWarnings of \USE_WRITE.write_addr_inst\ : label is "yes";
  attribute C_AXI_ADDR_WIDTH of \USE_WRITE.write_data_inst\ : label is 32;
  attribute C_AXI_DATA_WIDTH of \USE_WRITE.write_data_inst\ : label is 64;
  attribute C_AXI_ID_WIDTH of \USE_WRITE.write_data_inst\ : label is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of \USE_WRITE.write_data_inst\ : label is 0;
  attribute C_AXI_WUSER_WIDTH of \USE_WRITE.write_data_inst\ : label is 1;
  attribute C_FAMILY of \USE_WRITE.write_data_inst\ : label is "zynq";
  attribute C_SUPPORT_BURSTS of \USE_WRITE.write_data_inst\ : label is 1;
  attribute C_SUPPORT_SPLITTING of \USE_WRITE.write_data_inst\ : label is 1;
  attribute DowngradeIPIdentifiedWarnings of \USE_WRITE.write_data_inst\ : label is "yes";
begin
  M_AXI_ARLOCK(1) <= \<const0>\;
  M_AXI_ARLOCK(0) <= \^m_axi_arlock\(0);
  M_AXI_ARUSER(0) <= \<const0>\;
  M_AXI_AWLOCK(1) <= \<const0>\;
  M_AXI_AWLOCK(0) <= \^m_axi_awlock\(0);
  M_AXI_AWUSER(0) <= \<const0>\;
  M_AXI_WDATA(63) <= \<const0>\;
  M_AXI_WDATA(62) <= \<const0>\;
  M_AXI_WDATA(61) <= \<const0>\;
  M_AXI_WDATA(60) <= \<const0>\;
  M_AXI_WDATA(59) <= \<const0>\;
  M_AXI_WDATA(58) <= \<const0>\;
  M_AXI_WDATA(57) <= \<const0>\;
  M_AXI_WDATA(56) <= \<const0>\;
  M_AXI_WDATA(55) <= \<const0>\;
  M_AXI_WDATA(54) <= \<const0>\;
  M_AXI_WDATA(53) <= \<const0>\;
  M_AXI_WDATA(52) <= \<const0>\;
  M_AXI_WDATA(51) <= \<const0>\;
  M_AXI_WDATA(50) <= \<const0>\;
  M_AXI_WDATA(49) <= \<const0>\;
  M_AXI_WDATA(48) <= \<const0>\;
  M_AXI_WDATA(47) <= \<const0>\;
  M_AXI_WDATA(46) <= \<const0>\;
  M_AXI_WDATA(45) <= \<const0>\;
  M_AXI_WDATA(44) <= \<const0>\;
  M_AXI_WDATA(43) <= \<const0>\;
  M_AXI_WDATA(42) <= \<const0>\;
  M_AXI_WDATA(41) <= \<const0>\;
  M_AXI_WDATA(40) <= \<const0>\;
  M_AXI_WDATA(39) <= \<const0>\;
  M_AXI_WDATA(38) <= \<const0>\;
  M_AXI_WDATA(37) <= \<const0>\;
  M_AXI_WDATA(36) <= \<const0>\;
  M_AXI_WDATA(35) <= \<const0>\;
  M_AXI_WDATA(34) <= \<const0>\;
  M_AXI_WDATA(33) <= \<const0>\;
  M_AXI_WDATA(32) <= \<const0>\;
  M_AXI_WDATA(31) <= \<const0>\;
  M_AXI_WDATA(30) <= \<const0>\;
  M_AXI_WDATA(29) <= \<const0>\;
  M_AXI_WDATA(28) <= \<const0>\;
  M_AXI_WDATA(27) <= \<const0>\;
  M_AXI_WDATA(26) <= \<const0>\;
  M_AXI_WDATA(25) <= \<const0>\;
  M_AXI_WDATA(24) <= \<const0>\;
  M_AXI_WDATA(23) <= \<const0>\;
  M_AXI_WDATA(22) <= \<const0>\;
  M_AXI_WDATA(21) <= \<const0>\;
  M_AXI_WDATA(20) <= \<const0>\;
  M_AXI_WDATA(19) <= \<const0>\;
  M_AXI_WDATA(18) <= \<const0>\;
  M_AXI_WDATA(17) <= \<const0>\;
  M_AXI_WDATA(16) <= \<const0>\;
  M_AXI_WDATA(15) <= \<const0>\;
  M_AXI_WDATA(14) <= \<const0>\;
  M_AXI_WDATA(13) <= \<const0>\;
  M_AXI_WDATA(12) <= \<const0>\;
  M_AXI_WDATA(11) <= \<const0>\;
  M_AXI_WDATA(10) <= \<const0>\;
  M_AXI_WDATA(9) <= \<const0>\;
  M_AXI_WDATA(8) <= \<const0>\;
  M_AXI_WDATA(7) <= \<const0>\;
  M_AXI_WDATA(6) <= \<const0>\;
  M_AXI_WDATA(5) <= \<const0>\;
  M_AXI_WDATA(4) <= \<const0>\;
  M_AXI_WDATA(3) <= \<const0>\;
  M_AXI_WDATA(2) <= \<const0>\;
  M_AXI_WDATA(1) <= \<const0>\;
  M_AXI_WDATA(0) <= \<const0>\;
  M_AXI_WSTRB(7) <= \<const0>\;
  M_AXI_WSTRB(6) <= \<const0>\;
  M_AXI_WSTRB(5) <= \<const0>\;
  M_AXI_WSTRB(4) <= \<const0>\;
  M_AXI_WSTRB(3) <= \<const0>\;
  M_AXI_WSTRB(2) <= \<const0>\;
  M_AXI_WSTRB(1) <= \<const0>\;
  M_AXI_WSTRB(0) <= \<const0>\;
  M_AXI_WUSER(0) <= \<const0>\;
  S_AXI_BID(0) <= \<const0>\;
  S_AXI_BUSER(0) <= \<const0>\;
  S_AXI_RDATA(63) <= \<const0>\;
  S_AXI_RDATA(62) <= \<const0>\;
  S_AXI_RDATA(61) <= \<const0>\;
  S_AXI_RDATA(60) <= \<const0>\;
  S_AXI_RDATA(59) <= \<const0>\;
  S_AXI_RDATA(58) <= \<const0>\;
  S_AXI_RDATA(57) <= \<const0>\;
  S_AXI_RDATA(56) <= \<const0>\;
  S_AXI_RDATA(55) <= \<const0>\;
  S_AXI_RDATA(54) <= \<const0>\;
  S_AXI_RDATA(53) <= \<const0>\;
  S_AXI_RDATA(52) <= \<const0>\;
  S_AXI_RDATA(51) <= \<const0>\;
  S_AXI_RDATA(50) <= \<const0>\;
  S_AXI_RDATA(49) <= \<const0>\;
  S_AXI_RDATA(48) <= \<const0>\;
  S_AXI_RDATA(47) <= \<const0>\;
  S_AXI_RDATA(46) <= \<const0>\;
  S_AXI_RDATA(45) <= \<const0>\;
  S_AXI_RDATA(44) <= \<const0>\;
  S_AXI_RDATA(43) <= \<const0>\;
  S_AXI_RDATA(42) <= \<const0>\;
  S_AXI_RDATA(41) <= \<const0>\;
  S_AXI_RDATA(40) <= \<const0>\;
  S_AXI_RDATA(39) <= \<const0>\;
  S_AXI_RDATA(38) <= \<const0>\;
  S_AXI_RDATA(37) <= \<const0>\;
  S_AXI_RDATA(36) <= \<const0>\;
  S_AXI_RDATA(35) <= \<const0>\;
  S_AXI_RDATA(34) <= \<const0>\;
  S_AXI_RDATA(33) <= \<const0>\;
  S_AXI_RDATA(32) <= \<const0>\;
  S_AXI_RDATA(31) <= \<const0>\;
  S_AXI_RDATA(30) <= \<const0>\;
  S_AXI_RDATA(29) <= \<const0>\;
  S_AXI_RDATA(28) <= \<const0>\;
  S_AXI_RDATA(27) <= \<const0>\;
  S_AXI_RDATA(26) <= \<const0>\;
  S_AXI_RDATA(25) <= \<const0>\;
  S_AXI_RDATA(24) <= \<const0>\;
  S_AXI_RDATA(23) <= \<const0>\;
  S_AXI_RDATA(22) <= \<const0>\;
  S_AXI_RDATA(21) <= \<const0>\;
  S_AXI_RDATA(20) <= \<const0>\;
  S_AXI_RDATA(19) <= \<const0>\;
  S_AXI_RDATA(18) <= \<const0>\;
  S_AXI_RDATA(17) <= \<const0>\;
  S_AXI_RDATA(16) <= \<const0>\;
  S_AXI_RDATA(15) <= \<const0>\;
  S_AXI_RDATA(14) <= \<const0>\;
  S_AXI_RDATA(13) <= \<const0>\;
  S_AXI_RDATA(12) <= \<const0>\;
  S_AXI_RDATA(11) <= \<const0>\;
  S_AXI_RDATA(10) <= \<const0>\;
  S_AXI_RDATA(9) <= \<const0>\;
  S_AXI_RDATA(8) <= \<const0>\;
  S_AXI_RDATA(7) <= \<const0>\;
  S_AXI_RDATA(6) <= \<const0>\;
  S_AXI_RDATA(5) <= \<const0>\;
  S_AXI_RDATA(4) <= \<const0>\;
  S_AXI_RDATA(3) <= \<const0>\;
  S_AXI_RDATA(2) <= \<const0>\;
  S_AXI_RDATA(1) <= \<const0>\;
  S_AXI_RDATA(0) <= \<const0>\;
  S_AXI_RID(0) <= \<const0>\;
  S_AXI_RRESP(1) <= \<const0>\;
  S_AXI_RRESP(0) <= \<const0>\;
  S_AXI_RUSER(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\USE_READ.USE_SPLIT_R.read_addr_inst\: entity work.\VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv__parameterized0\
     port map (
      ACLK => ACLK,
      ARESET => \USE_WRITE.write_addr_inst_i_1_n_0\,
      M_AXI_AADDR(31 downto 0) => M_AXI_ARADDR(31 downto 0),
      M_AXI_ABURST(1 downto 0) => M_AXI_ARBURST(1 downto 0),
      M_AXI_ACACHE(3 downto 0) => M_AXI_ARCACHE(3 downto 0),
      M_AXI_AID(0) => M_AXI_ARID(0),
      M_AXI_ALEN(3 downto 0) => M_AXI_ARLEN(3 downto 0),
      M_AXI_ALOCK(1) => \NLW_USE_READ.USE_SPLIT_R.read_addr_inst_M_AXI_ALOCK_UNCONNECTED\(1),
      M_AXI_ALOCK(0) => \^m_axi_arlock\(0),
      M_AXI_APROT(2 downto 0) => M_AXI_ARPROT(2 downto 0),
      M_AXI_AQOS(3 downto 0) => M_AXI_ARQOS(3 downto 0),
      M_AXI_AREADY => M_AXI_ARREADY,
      M_AXI_ASIZE(2 downto 0) => M_AXI_ARSIZE(2 downto 0),
      M_AXI_AUSER(0) => \NLW_USE_READ.USE_SPLIT_R.read_addr_inst_M_AXI_AUSER_UNCONNECTED\(0),
      M_AXI_AVALID => M_AXI_ARVALID,
      S_AXI_AADDR(31 downto 0) => S_AXI_ARADDR(31 downto 0),
      S_AXI_ABURST(1 downto 0) => S_AXI_ARBURST(1 downto 0),
      S_AXI_ACACHE(3 downto 0) => S_AXI_ARCACHE(3 downto 0),
      S_AXI_AID(0) => S_AXI_ARID(0),
      S_AXI_ALEN(7 downto 0) => S_AXI_ARLEN(7 downto 0),
      S_AXI_ALOCK(0) => S_AXI_ARLOCK(0),
      S_AXI_APROT(2 downto 0) => S_AXI_ARPROT(2 downto 0),
      S_AXI_AQOS(3 downto 0) => S_AXI_ARQOS(3 downto 0),
      S_AXI_AREADY => S_AXI_ARREADY,
      S_AXI_ASIZE(2 downto 0) => S_AXI_ARSIZE(2 downto 0),
      S_AXI_AUSER(0) => '0',
      S_AXI_AVALID => S_AXI_ARVALID,
      cmd_b_ready => '0',
      cmd_b_repeat(3 downto 0) => \NLW_USE_READ.USE_SPLIT_R.read_addr_inst_cmd_b_repeat_UNCONNECTED\(3 downto 0),
      cmd_b_split => \NLW_USE_READ.USE_SPLIT_R.read_addr_inst_cmd_b_split_UNCONNECTED\,
      cmd_b_valid => \NLW_USE_READ.USE_SPLIT_R.read_addr_inst_cmd_b_valid_UNCONNECTED\,
      cmd_id(0) => \NLW_USE_READ.USE_SPLIT_R.read_addr_inst_cmd_id_UNCONNECTED\(0),
      cmd_length(3 downto 0) => \NLW_USE_READ.USE_SPLIT_R.read_addr_inst_cmd_length_UNCONNECTED\(3 downto 0),
      cmd_ready => rd_cmd_ready,
      cmd_split => rd_cmd_split,
      cmd_valid => rd_cmd_valid
    );
\USE_READ.USE_SPLIT_R.read_data_inst\: entity work.VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_r_axi3_conv
     port map (
      ACLK => '0',
      ARESET => '0',
      M_AXI_RDATA(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      M_AXI_RID(0) => '0',
      M_AXI_RLAST => M_AXI_RLAST,
      M_AXI_RREADY => M_AXI_RREADY,
      M_AXI_RRESP(1 downto 0) => B"00",
      M_AXI_RUSER(0) => '0',
      M_AXI_RVALID => M_AXI_RVALID,
      S_AXI_RDATA(63 downto 0) => \NLW_USE_READ.USE_SPLIT_R.read_data_inst_S_AXI_RDATA_UNCONNECTED\(63 downto 0),
      S_AXI_RID(0) => \NLW_USE_READ.USE_SPLIT_R.read_data_inst_S_AXI_RID_UNCONNECTED\(0),
      S_AXI_RLAST => S_AXI_RLAST,
      S_AXI_RREADY => S_AXI_RREADY,
      S_AXI_RRESP(1 downto 0) => \NLW_USE_READ.USE_SPLIT_R.read_data_inst_S_AXI_RRESP_UNCONNECTED\(1 downto 0),
      S_AXI_RUSER(0) => \NLW_USE_READ.USE_SPLIT_R.read_data_inst_S_AXI_RUSER_UNCONNECTED\(0),
      S_AXI_RVALID => S_AXI_RVALID,
      cmd_ready => rd_cmd_ready,
      cmd_split => rd_cmd_split,
      cmd_valid => rd_cmd_valid
    );
\USE_WRITE.USE_SPLIT_W.write_resp_inst\: entity work.VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_b_downsizer
     port map (
      ACLK => ACLK,
      ARESET => \USE_WRITE.write_addr_inst_i_1_n_0\,
      M_AXI_BID(0) => '0',
      M_AXI_BREADY => M_AXI_BREADY,
      M_AXI_BRESP(1 downto 0) => M_AXI_BRESP(1 downto 0),
      M_AXI_BUSER(0) => '0',
      M_AXI_BVALID => M_AXI_BVALID,
      S_AXI_BID(0) => \NLW_USE_WRITE.USE_SPLIT_W.write_resp_inst_S_AXI_BID_UNCONNECTED\(0),
      S_AXI_BREADY => S_AXI_BREADY,
      S_AXI_BRESP(1 downto 0) => S_AXI_BRESP(1 downto 0),
      S_AXI_BUSER(0) => \NLW_USE_WRITE.USE_SPLIT_W.write_resp_inst_S_AXI_BUSER_UNCONNECTED\(0),
      S_AXI_BVALID => S_AXI_BVALID,
      cmd_ready => wr_cmd_b_ready,
      cmd_repeat(3 downto 0) => wr_cmd_b_repeat(3 downto 0),
      cmd_split => wr_cmd_b_split,
      cmd_valid => wr_cmd_b_valid
    );
\USE_WRITE.write_addr_inst\: entity work.VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_a_axi3_conv
     port map (
      ACLK => ACLK,
      ARESET => \USE_WRITE.write_addr_inst_i_1_n_0\,
      M_AXI_AADDR(31 downto 0) => M_AXI_AWADDR(31 downto 0),
      M_AXI_ABURST(1 downto 0) => M_AXI_AWBURST(1 downto 0),
      M_AXI_ACACHE(3 downto 0) => M_AXI_AWCACHE(3 downto 0),
      M_AXI_AID(0) => M_AXI_AWID(0),
      M_AXI_ALEN(3 downto 0) => M_AXI_AWLEN(3 downto 0),
      M_AXI_ALOCK(1) => \NLW_USE_WRITE.write_addr_inst_M_AXI_ALOCK_UNCONNECTED\(1),
      M_AXI_ALOCK(0) => \^m_axi_awlock\(0),
      M_AXI_APROT(2 downto 0) => M_AXI_AWPROT(2 downto 0),
      M_AXI_AQOS(3 downto 0) => M_AXI_AWQOS(3 downto 0),
      M_AXI_AREADY => M_AXI_AWREADY,
      M_AXI_ASIZE(2 downto 0) => M_AXI_AWSIZE(2 downto 0),
      M_AXI_AUSER(0) => \NLW_USE_WRITE.write_addr_inst_M_AXI_AUSER_UNCONNECTED\(0),
      M_AXI_AVALID => M_AXI_AWVALID,
      S_AXI_AADDR(31 downto 0) => S_AXI_AWADDR(31 downto 0),
      S_AXI_ABURST(1 downto 0) => S_AXI_AWBURST(1 downto 0),
      S_AXI_ACACHE(3 downto 0) => S_AXI_AWCACHE(3 downto 0),
      S_AXI_AID(0) => S_AXI_AWID(0),
      S_AXI_ALEN(7 downto 0) => S_AXI_AWLEN(7 downto 0),
      S_AXI_ALOCK(0) => S_AXI_AWLOCK(0),
      S_AXI_APROT(2 downto 0) => S_AXI_AWPROT(2 downto 0),
      S_AXI_AQOS(3 downto 0) => S_AXI_AWQOS(3 downto 0),
      S_AXI_AREADY => S_AXI_AWREADY,
      S_AXI_ASIZE(2 downto 0) => S_AXI_AWSIZE(2 downto 0),
      S_AXI_AUSER(0) => '0',
      S_AXI_AVALID => S_AXI_AWVALID,
      cmd_b_ready => wr_cmd_b_ready,
      cmd_b_repeat(3 downto 0) => wr_cmd_b_repeat(3 downto 0),
      cmd_b_split => wr_cmd_b_split,
      cmd_b_valid => wr_cmd_b_valid,
      cmd_id(0) => M_AXI_WID(0),
      cmd_length(3 downto 0) => wr_cmd_length(3 downto 0),
      cmd_ready => wr_cmd_ready,
      cmd_split => \NLW_USE_WRITE.write_addr_inst_cmd_split_UNCONNECTED\,
      cmd_valid => wr_cmd_valid
    );
\USE_WRITE.write_addr_inst_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ARESETN,
      O => \USE_WRITE.write_addr_inst_i_1_n_0\
    );
\USE_WRITE.write_data_inst\: entity work.VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_w_axi3_conv
     port map (
      ACLK => ACLK,
      ARESET => \USE_WRITE.write_addr_inst_i_1_n_0\,
      M_AXI_WDATA(63 downto 0) => \NLW_USE_WRITE.write_data_inst_M_AXI_WDATA_UNCONNECTED\(63 downto 0),
      M_AXI_WID(0) => \NLW_USE_WRITE.write_data_inst_M_AXI_WID_UNCONNECTED\(0),
      M_AXI_WLAST => M_AXI_WLAST,
      M_AXI_WREADY => M_AXI_WREADY,
      M_AXI_WSTRB(7 downto 0) => \NLW_USE_WRITE.write_data_inst_M_AXI_WSTRB_UNCONNECTED\(7 downto 0),
      M_AXI_WUSER(0) => \NLW_USE_WRITE.write_data_inst_M_AXI_WUSER_UNCONNECTED\(0),
      M_AXI_WVALID => M_AXI_WVALID,
      S_AXI_WDATA(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      S_AXI_WLAST => '0',
      S_AXI_WREADY => S_AXI_WREADY,
      S_AXI_WSTRB(7 downto 0) => B"00000000",
      S_AXI_WUSER(0) => '0',
      S_AXI_WVALID => S_AXI_WVALID,
      cmd_id(0) => '0',
      cmd_length(3 downto 0) => wr_cmd_length(3 downto 0),
      cmd_ready => wr_cmd_ready,
      cmd_valid => wr_cmd_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter : entity is 1;
  attribute C_AXI_SUPPORTS_READ : integer;
  attribute C_AXI_SUPPORTS_READ of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter : entity is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter : entity is 0;
  attribute C_AXI_SUPPORTS_WRITE : integer;
  attribute C_AXI_SUPPORTS_WRITE of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter : entity is "zynq";
  attribute C_IGNORE_ID : integer;
  attribute C_IGNORE_ID of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter : entity is 0;
  attribute C_M_AXI_PROTOCOL : integer;
  attribute C_M_AXI_PROTOCOL of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter : entity is 1;
  attribute C_S_AXI_PROTOCOL : integer;
  attribute C_S_AXI_PROTOCOL of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter : entity is 0;
  attribute C_TRANSLATION_MODE : integer;
  attribute C_TRANSLATION_MODE of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter : entity is 2;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter : entity is "axi_protocol_converter_v2_1_10_axi_protocol_converter";
  attribute P_AXI3 : integer;
  attribute P_AXI3 of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter : entity is 1;
  attribute P_AXI4 : integer;
  attribute P_AXI4 of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter : entity is 0;
  attribute P_AXILITE : integer;
  attribute P_AXILITE of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter : entity is 2;
  attribute P_AXILITE_SIZE : string;
  attribute P_AXILITE_SIZE of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter : entity is "3'b011";
  attribute P_CONVERSION : integer;
  attribute P_CONVERSION of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter : entity is 2;
  attribute P_DECERR : string;
  attribute P_DECERR of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter : entity is "2'b11";
  attribute P_INCR : string;
  attribute P_INCR of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter : entity is "2'b01";
  attribute P_PROTECTION : integer;
  attribute P_PROTECTION of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter : entity is 1;
  attribute P_SLVERR : string;
  attribute P_SLVERR of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter : entity is "2'b10";
end VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter;

architecture STRUCTURE of VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axi_arlock\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_awlock\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_bid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_rdata\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^m_axi_rid\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_rresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m_axi_ruser\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^s_axi_wdata\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^s_axi_wstrb\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_axi4_axi3.axi3_conv_inst_M_AXI_ARLOCK_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gen_axi4_axi3.axi3_conv_inst_M_AXI_ARUSER_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_axi4_axi3.axi3_conv_inst_M_AXI_AWLOCK_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gen_axi4_axi3.axi3_conv_inst_M_AXI_AWUSER_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_axi4_axi3.axi3_conv_inst_M_AXI_WDATA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \NLW_gen_axi4_axi3.axi3_conv_inst_M_AXI_WSTRB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_axi4_axi3.axi3_conv_inst_M_AXI_WUSER_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_axi4_axi3.axi3_conv_inst_S_AXI_BID_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_axi4_axi3.axi3_conv_inst_S_AXI_BUSER_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_axi4_axi3.axi3_conv_inst_S_AXI_RDATA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \NLW_gen_axi4_axi3.axi3_conv_inst_S_AXI_RID_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_gen_axi4_axi3.axi3_conv_inst_S_AXI_RRESP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_axi4_axi3.axi3_conv_inst_S_AXI_RUSER_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_AXI_ADDR_WIDTH of \gen_axi4_axi3.axi3_conv_inst\ : label is 32;
  attribute C_AXI_ARUSER_WIDTH of \gen_axi4_axi3.axi3_conv_inst\ : label is 1;
  attribute C_AXI_AWUSER_WIDTH of \gen_axi4_axi3.axi3_conv_inst\ : label is 1;
  attribute C_AXI_BUSER_WIDTH of \gen_axi4_axi3.axi3_conv_inst\ : label is 1;
  attribute C_AXI_DATA_WIDTH of \gen_axi4_axi3.axi3_conv_inst\ : label is 64;
  attribute C_AXI_ID_WIDTH of \gen_axi4_axi3.axi3_conv_inst\ : label is 1;
  attribute C_AXI_RUSER_WIDTH of \gen_axi4_axi3.axi3_conv_inst\ : label is 1;
  attribute C_AXI_SUPPORTS_READ of \gen_axi4_axi3.axi3_conv_inst\ : label is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of \gen_axi4_axi3.axi3_conv_inst\ : label is 0;
  attribute C_AXI_SUPPORTS_WRITE of \gen_axi4_axi3.axi3_conv_inst\ : label is 1;
  attribute C_AXI_WUSER_WIDTH of \gen_axi4_axi3.axi3_conv_inst\ : label is 1;
  attribute C_FAMILY of \gen_axi4_axi3.axi3_conv_inst\ : label is "zynq";
  attribute C_SINGLE_THREAD : integer;
  attribute C_SINGLE_THREAD of \gen_axi4_axi3.axi3_conv_inst\ : label is 1;
  attribute C_SUPPORT_BURSTS : integer;
  attribute C_SUPPORT_BURSTS of \gen_axi4_axi3.axi3_conv_inst\ : label is 1;
  attribute C_SUPPORT_SPLITTING : integer;
  attribute C_SUPPORT_SPLITTING of \gen_axi4_axi3.axi3_conv_inst\ : label is 1;
  attribute DowngradeIPIdentifiedWarnings of \gen_axi4_axi3.axi3_conv_inst\ : label is "yes";
begin
  \^m_axi_bid\(0) <= m_axi_bid(0);
  \^m_axi_rdata\(63 downto 0) <= m_axi_rdata(63 downto 0);
  \^m_axi_rid\(0) <= m_axi_rid(0);
  \^m_axi_rresp\(1 downto 0) <= m_axi_rresp(1 downto 0);
  \^m_axi_ruser\(0) <= m_axi_ruser(0);
  \^s_axi_wdata\(63 downto 0) <= s_axi_wdata(63 downto 0);
  \^s_axi_wstrb\(7 downto 0) <= s_axi_wstrb(7 downto 0);
  m_axi_arlock(1) <= \<const0>\;
  m_axi_arlock(0) <= \^m_axi_arlock\(0);
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_awlock(1) <= \<const0>\;
  m_axi_awlock(0) <= \^m_axi_awlock\(0);
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_wdata(63 downto 0) <= \^s_axi_wdata\(63 downto 0);
  m_axi_wstrb(7 downto 0) <= \^s_axi_wstrb\(7 downto 0);
  m_axi_wuser(0) <= \<const0>\;
  s_axi_bid(0) <= \^m_axi_bid\(0);
  s_axi_buser(0) <= \<const0>\;
  s_axi_rdata(63 downto 0) <= \^m_axi_rdata\(63 downto 0);
  s_axi_rid(0) <= \^m_axi_rid\(0);
  s_axi_rresp(1 downto 0) <= \^m_axi_rresp\(1 downto 0);
  s_axi_ruser(0) <= \^m_axi_ruser\(0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_axi4_axi3.axi3_conv_inst\: entity work.VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi3_conv
     port map (
      ACLK => aclk,
      ARESETN => aresetn,
      M_AXI_ARADDR(31 downto 0) => m_axi_araddr(31 downto 0),
      M_AXI_ARBURST(1 downto 0) => m_axi_arburst(1 downto 0),
      M_AXI_ARCACHE(3 downto 0) => m_axi_arcache(3 downto 0),
      M_AXI_ARID(0) => m_axi_arid(0),
      M_AXI_ARLEN(3 downto 0) => m_axi_arlen(3 downto 0),
      M_AXI_ARLOCK(1) => \NLW_gen_axi4_axi3.axi3_conv_inst_M_AXI_ARLOCK_UNCONNECTED\(1),
      M_AXI_ARLOCK(0) => \^m_axi_arlock\(0),
      M_AXI_ARPROT(2 downto 0) => m_axi_arprot(2 downto 0),
      M_AXI_ARQOS(3 downto 0) => m_axi_arqos(3 downto 0),
      M_AXI_ARREADY => m_axi_arready,
      M_AXI_ARSIZE(2 downto 0) => m_axi_arsize(2 downto 0),
      M_AXI_ARUSER(0) => \NLW_gen_axi4_axi3.axi3_conv_inst_M_AXI_ARUSER_UNCONNECTED\(0),
      M_AXI_ARVALID => m_axi_arvalid,
      M_AXI_AWADDR(31 downto 0) => m_axi_awaddr(31 downto 0),
      M_AXI_AWBURST(1 downto 0) => m_axi_awburst(1 downto 0),
      M_AXI_AWCACHE(3 downto 0) => m_axi_awcache(3 downto 0),
      M_AXI_AWID(0) => m_axi_awid(0),
      M_AXI_AWLEN(3 downto 0) => m_axi_awlen(3 downto 0),
      M_AXI_AWLOCK(1) => \NLW_gen_axi4_axi3.axi3_conv_inst_M_AXI_AWLOCK_UNCONNECTED\(1),
      M_AXI_AWLOCK(0) => \^m_axi_awlock\(0),
      M_AXI_AWPROT(2 downto 0) => m_axi_awprot(2 downto 0),
      M_AXI_AWQOS(3 downto 0) => m_axi_awqos(3 downto 0),
      M_AXI_AWREADY => m_axi_awready,
      M_AXI_AWSIZE(2 downto 0) => m_axi_awsize(2 downto 0),
      M_AXI_AWUSER(0) => \NLW_gen_axi4_axi3.axi3_conv_inst_M_AXI_AWUSER_UNCONNECTED\(0),
      M_AXI_AWVALID => m_axi_awvalid,
      M_AXI_BID(0) => '0',
      M_AXI_BREADY => m_axi_bready,
      M_AXI_BRESP(1 downto 0) => m_axi_bresp(1 downto 0),
      M_AXI_BUSER(0) => '0',
      M_AXI_BVALID => m_axi_bvalid,
      M_AXI_RDATA(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      M_AXI_RID(0) => '0',
      M_AXI_RLAST => m_axi_rlast,
      M_AXI_RREADY => m_axi_rready,
      M_AXI_RRESP(1 downto 0) => B"00",
      M_AXI_RUSER(0) => '0',
      M_AXI_RVALID => m_axi_rvalid,
      M_AXI_WDATA(63 downto 0) => \NLW_gen_axi4_axi3.axi3_conv_inst_M_AXI_WDATA_UNCONNECTED\(63 downto 0),
      M_AXI_WID(0) => m_axi_wid(0),
      M_AXI_WLAST => m_axi_wlast,
      M_AXI_WREADY => m_axi_wready,
      M_AXI_WSTRB(7 downto 0) => \NLW_gen_axi4_axi3.axi3_conv_inst_M_AXI_WSTRB_UNCONNECTED\(7 downto 0),
      M_AXI_WUSER(0) => \NLW_gen_axi4_axi3.axi3_conv_inst_M_AXI_WUSER_UNCONNECTED\(0),
      M_AXI_WVALID => m_axi_wvalid,
      S_AXI_ARADDR(31 downto 0) => s_axi_araddr(31 downto 0),
      S_AXI_ARBURST(1 downto 0) => s_axi_arburst(1 downto 0),
      S_AXI_ARCACHE(3 downto 0) => s_axi_arcache(3 downto 0),
      S_AXI_ARID(0) => s_axi_arid(0),
      S_AXI_ARLEN(7 downto 0) => s_axi_arlen(7 downto 0),
      S_AXI_ARLOCK(0) => s_axi_arlock(0),
      S_AXI_ARPROT(2 downto 0) => s_axi_arprot(2 downto 0),
      S_AXI_ARQOS(3 downto 0) => s_axi_arqos(3 downto 0),
      S_AXI_ARREADY => s_axi_arready,
      S_AXI_ARSIZE(2 downto 0) => s_axi_arsize(2 downto 0),
      S_AXI_ARUSER(0) => '0',
      S_AXI_ARVALID => s_axi_arvalid,
      S_AXI_AWADDR(31 downto 0) => s_axi_awaddr(31 downto 0),
      S_AXI_AWBURST(1 downto 0) => s_axi_awburst(1 downto 0),
      S_AXI_AWCACHE(3 downto 0) => s_axi_awcache(3 downto 0),
      S_AXI_AWID(0) => s_axi_awid(0),
      S_AXI_AWLEN(7 downto 0) => s_axi_awlen(7 downto 0),
      S_AXI_AWLOCK(0) => s_axi_awlock(0),
      S_AXI_AWPROT(2 downto 0) => s_axi_awprot(2 downto 0),
      S_AXI_AWQOS(3 downto 0) => s_axi_awqos(3 downto 0),
      S_AXI_AWREADY => s_axi_awready,
      S_AXI_AWSIZE(2 downto 0) => s_axi_awsize(2 downto 0),
      S_AXI_AWUSER(0) => '0',
      S_AXI_AWVALID => s_axi_awvalid,
      S_AXI_BID(0) => \NLW_gen_axi4_axi3.axi3_conv_inst_S_AXI_BID_UNCONNECTED\(0),
      S_AXI_BREADY => s_axi_bready,
      S_AXI_BRESP(1 downto 0) => s_axi_bresp(1 downto 0),
      S_AXI_BUSER(0) => \NLW_gen_axi4_axi3.axi3_conv_inst_S_AXI_BUSER_UNCONNECTED\(0),
      S_AXI_BVALID => s_axi_bvalid,
      S_AXI_RDATA(63 downto 0) => \NLW_gen_axi4_axi3.axi3_conv_inst_S_AXI_RDATA_UNCONNECTED\(63 downto 0),
      S_AXI_RID(0) => \NLW_gen_axi4_axi3.axi3_conv_inst_S_AXI_RID_UNCONNECTED\(0),
      S_AXI_RLAST => s_axi_rlast,
      S_AXI_RREADY => s_axi_rready,
      S_AXI_RRESP(1 downto 0) => \NLW_gen_axi4_axi3.axi3_conv_inst_S_AXI_RRESP_UNCONNECTED\(1 downto 0),
      S_AXI_RUSER(0) => \NLW_gen_axi4_axi3.axi3_conv_inst_S_AXI_RUSER_UNCONNECTED\(0),
      S_AXI_RVALID => s_axi_rvalid,
      S_AXI_WDATA(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      S_AXI_WLAST => '0',
      S_AXI_WREADY => s_axi_wready,
      S_AXI_WSTRB(7 downto 0) => B"00000000",
      S_AXI_WUSER(0) => '0',
      S_AXI_WVALID => s_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity VIDEO_R6_auto_pc_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of VIDEO_R6_auto_pc_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of VIDEO_R6_auto_pc_0 : entity is "VIDEO_R6_auto_pc_0,axi_protocol_converter_v2_1_10_axi_protocol_converter,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of VIDEO_R6_auto_pc_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of VIDEO_R6_auto_pc_0 : entity is "axi_protocol_converter_v2_1_10_axi_protocol_converter,Vivado 2016.3";
end VIDEO_R6_auto_pc_0;

architecture STRUCTURE of VIDEO_R6_auto_pc_0 is
  signal NLW_inst_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of inst : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of inst : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of inst : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of inst : label is 1;
  attribute C_AXI_SUPPORTS_READ : integer;
  attribute C_AXI_SUPPORTS_READ of inst : label is 1;
  attribute C_AXI_SUPPORTS_USER_SIGNALS : integer;
  attribute C_AXI_SUPPORTS_USER_SIGNALS of inst : label is 0;
  attribute C_AXI_SUPPORTS_WRITE : integer;
  attribute C_AXI_SUPPORTS_WRITE of inst : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of inst : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "zynq";
  attribute C_IGNORE_ID : integer;
  attribute C_IGNORE_ID of inst : label is 0;
  attribute C_M_AXI_PROTOCOL : integer;
  attribute C_M_AXI_PROTOCOL of inst : label is 1;
  attribute C_S_AXI_PROTOCOL : integer;
  attribute C_S_AXI_PROTOCOL of inst : label is 0;
  attribute C_TRANSLATION_MODE : integer;
  attribute C_TRANSLATION_MODE of inst : label is 2;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute P_AXI3 : integer;
  attribute P_AXI3 of inst : label is 1;
  attribute P_AXI4 : integer;
  attribute P_AXI4 of inst : label is 0;
  attribute P_AXILITE : integer;
  attribute P_AXILITE of inst : label is 2;
  attribute P_AXILITE_SIZE : string;
  attribute P_AXILITE_SIZE of inst : label is "3'b011";
  attribute P_CONVERSION : integer;
  attribute P_CONVERSION of inst : label is 2;
  attribute P_DECERR : string;
  attribute P_DECERR of inst : label is "2'b11";
  attribute P_INCR : string;
  attribute P_INCR of inst : label is "2'b01";
  attribute P_PROTECTION : integer;
  attribute P_PROTECTION of inst : label is 1;
  attribute P_SLVERR : string;
  attribute P_SLVERR of inst : label is "2'b10";
begin
inst: entity work.VIDEO_R6_auto_pc_0_axi_protocol_converter_v2_1_10_axi_protocol_converter
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arid(0) => m_axi_arid(0),
      m_axi_arlen(3 downto 0) => m_axi_arlen(3 downto 0),
      m_axi_arlock(1 downto 0) => m_axi_arlock(1 downto 0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => NLW_inst_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_aruser(0) => NLW_inst_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awid(0) => m_axi_awid(0),
      m_axi_awlen(3 downto 0) => m_axi_awlen(3 downto 0),
      m_axi_awlock(1 downto 0) => m_axi_awlock(1 downto 0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => NLW_inst_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awuser(0) => NLW_inst_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(0) => m_axi_bid(0),
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_buser(0) => '0',
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(63 downto 0) => m_axi_rdata(63 downto 0),
      m_axi_rid(0) => m_axi_rid(0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_ruser(0) => '0',
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(63 downto 0) => m_axi_wdata(63 downto 0),
      m_axi_wid(0) => m_axi_wid(0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(7 downto 0) => m_axi_wstrb(7 downto 0),
      m_axi_wuser(0) => NLW_inst_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => m_axi_wvalid,
      s_axi_araddr(31 downto 0) => s_axi_araddr(31 downto 0),
      s_axi_arburst(1 downto 0) => s_axi_arburst(1 downto 0),
      s_axi_arcache(3 downto 0) => s_axi_arcache(3 downto 0),
      s_axi_arid(0) => s_axi_arid(0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arlock(0) => s_axi_arlock(0),
      s_axi_arprot(2 downto 0) => s_axi_arprot(2 downto 0),
      s_axi_arqos(3 downto 0) => s_axi_arqos(3 downto 0),
      s_axi_arready => s_axi_arready,
      s_axi_arregion(3 downto 0) => s_axi_arregion(3 downto 0),
      s_axi_arsize(2 downto 0) => s_axi_arsize(2 downto 0),
      s_axi_aruser(0) => '0',
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(31 downto 0) => s_axi_awaddr(31 downto 0),
      s_axi_awburst(1 downto 0) => s_axi_awburst(1 downto 0),
      s_axi_awcache(3 downto 0) => s_axi_awcache(3 downto 0),
      s_axi_awid(0) => s_axi_awid(0),
      s_axi_awlen(7 downto 0) => s_axi_awlen(7 downto 0),
      s_axi_awlock(0) => s_axi_awlock(0),
      s_axi_awprot(2 downto 0) => s_axi_awprot(2 downto 0),
      s_axi_awqos(3 downto 0) => s_axi_awqos(3 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awregion(3 downto 0) => s_axi_awregion(3 downto 0),
      s_axi_awsize(2 downto 0) => s_axi_awsize(2 downto 0),
      s_axi_awuser(0) => '0',
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(0) => s_axi_bid(0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_buser(0) => NLW_inst_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(63 downto 0) => s_axi_rdata(63 downto 0),
      s_axi_rid(0) => s_axi_rid(0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_ruser(0) => NLW_inst_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(63 downto 0) => s_axi_wdata(63 downto 0),
      s_axi_wid(0) => '0',
      s_axi_wlast => s_axi_wlast,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(7 downto 0) => s_axi_wstrb(7 downto 0),
      s_axi_wuser(0) => '0',
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
