<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Verilog</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part16.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part18.htm">Next &gt;</a></p><p class="s32" style="padding-top: 12pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark18">&zwnj;</a>Verilog</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="673" height="457" alt="image" src="Image_052.png"/></span></p><p style="text-indent: 0pt;line-height: 120%;text-align: left;">-- VHDL Component template <span class="s33">for </span>ACX_LUT6 component ACX_LUT6 is</p><p style="text-indent: 0pt;text-align: left;">generic (</p><p style="text-indent: 0pt;line-height: 120%;text-align: left;">-- VHDL Component template <span class="s33">for </span>ACX_LUT6 component ACX_LUT6 is</p><p style="text-indent: 0pt;text-align: left;">generic (</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;line-height: 120%;text-align: left;">-- VHDL Component template <span class="s33">for </span>ACX_LUT6 component ACX_LUT6 is</p><p style="text-indent: 0pt;text-align: left;">generic (</p><p style="text-indent: 0pt;text-align: left;">lut_function</p><p style="text-indent: 0pt;text-align: left;">lut_function</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;">lut_function</p><p style="text-indent: 0pt;text-align: left;">: std_logic_vector( <span style=" color: #090;">63 </span>downto <span style=" color: #090;">0</span>) := X<span style=" color: #036;">&quot;0000000000000000&quot;</span></p><p style="text-indent: 0pt;text-align: left;">: std_logic_vector( <span style=" color: #090;">63 </span>downto <span style=" color: #090;">0</span>) := X<span style=" color: #036;">&quot;0000000000000000&quot;</span></p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;">: std_logic_vector( <span style=" color: #090;">63 </span>downto <span style=" color: #090;">0</span>) := X<span style=" color: #036;">&quot;0000000000000000&quot;</span></p><p style="text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">port (</p><p style="text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">port (</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">port (</p><p style="text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">end component ACX_LUT6</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;line-height: 120%;text-align: left;">-- VHDL Instantiation template <span class="s33">for </span>ACX_LUT6 instance_name : ACX_LUT6</p><p style="text-indent: 0pt;text-align: left;">generic map (</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">lut_function   =&gt; lut_function</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">)</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">port map (</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">din0       =&gt; user_din0,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">din1       =&gt; user_din1,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">din2       =&gt; user_din2,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">din3       =&gt; user_din3,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">din4       =&gt; user_din4,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">din5       =&gt; user_din5,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">dout       =&gt; user_dout</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">);</p><p style="text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">end component ACX_LUT6</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;line-height: 120%;text-align: left;">-- VHDL Instantiation template <span class="s33">for </span>ACX_LUT6 instance_name : ACX_LUT6</p><p style="text-indent: 0pt;text-align: left;">generic map (</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">lut_function   =&gt; lut_function</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">)</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">port map (</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">din0       =&gt; user_din0,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">din1       =&gt; user_din1,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">din2       =&gt; user_din2,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">din3       =&gt; user_din3,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">din4       =&gt; user_din4,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">din5       =&gt; user_din5,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">dout       =&gt; user_dout</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">);</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">end component ACX_LUT6</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;line-height: 120%;text-align: left;">-- VHDL Instantiation template <span class="s33">for </span>ACX_LUT6 instance_name : ACX_LUT6</p><p style="text-indent: 0pt;text-align: left;">generic map (</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">lut_function   =&gt; lut_function</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">)</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">port map (</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">din0       =&gt; user_din0,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">din1       =&gt; user_din1,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">din2       =&gt; user_din2,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">din3       =&gt; user_din3,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">din4       =&gt; user_din4,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">din5       =&gt; user_din5,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">dout       =&gt; user_dout</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">);</p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part16.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part18.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
