/**
 * Copyright (c) 2022 Nordic Semiconductor ASA
 *
 * SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
 */

/**
 * @brief RPU sysbus register offsets
 */

#ifndef _UCCP530_77_REGISTERS_EXT_SYS_BUS_H_
#define _UCCP530_77_REGISTERS_EXT_SYS_BUS_H_

/*--------------------------------------------------------------------*/

/* Register FPGA_CONTROL (REGFPGA_SYS) */
#define SYS_FPGA_CONTROL                0x0000
#define ABS_SYS_FPGA_CONTROL            0xA4009000UL

#define SYS_FPGA_RF_ENABLE_MASK         0x00000001UL
#define SYS_FPGA_RF_ENABLE_WIDTH        1
#define SYS_FPGA_RF_ENABLE_SHIFT        0
#define SYS_FPGA_RF_ENABLE_SIGNED       0

#define SYS_FPGA_BT_ENABLE_SEL_MASK     0x00000002UL
#define SYS_FPGA_BT_ENABLE_SEL_WIDTH    1
#define SYS_FPGA_BT_ENABLE_SEL_SHIFT    1
#define SYS_FPGA_BT_ENABLE_SEL_SIGNED   0

#define SYS_FPGA_BT_SVI_SYNC_SEL_MASK   0x00000004UL
#define SYS_FPGA_BT_SVI_SYNC_SEL_WIDTH  1
#define SYS_FPGA_BT_SVI_SYNC_SEL_SHIFT  2
#define SYS_FPGA_BT_SVI_SYNC_SEL_SIGNED 0

/* Register FPGA_INTERRUPT_ENABLE (REGFPGA_SYS) */
#define SYS_FPGA_INTERRUPT_ENABLE       0x0004
#define ABS_SYS_FPGA_INTERRUPT_ENABLE   0xA4009004UL

#define SYS_FPGA_EXT_IRQ0_ENABLE_MASK   0x00000001UL
#define SYS_FPGA_EXT_IRQ0_ENABLE_WIDTH  1
#define SYS_FPGA_EXT_IRQ0_ENABLE_SHIFT  0
#define SYS_FPGA_EXT_IRQ0_ENABLE_SIGNED 0

#define SYS_FPGA_EXT_IRQ1_ENABLE_MASK   0x00000002UL
#define SYS_FPGA_EXT_IRQ1_ENABLE_WIDTH  1
#define SYS_FPGA_EXT_IRQ1_ENABLE_SHIFT  1
#define SYS_FPGA_EXT_IRQ1_ENABLE_SIGNED 0

/* Register FPGA_INTERRUPT_STATUS (REGFPGA_SYS) */
#define SYS_FPGA_INTERRUPT_STATUS       0x0008
#define ABS_SYS_FPGA_INTERRUPT_STATUS   0xA4009008UL

#define SYS_FPGA_EXT_IRQ0_STATUS_MASK   0x00000001UL
#define SYS_FPGA_EXT_IRQ0_STATUS_WIDTH  1
#define SYS_FPGA_EXT_IRQ0_STATUS_SHIFT  0
#define SYS_FPGA_EXT_IRQ0_STATUS_SIGNED 0

#define SYS_FPGA_EXT_IRQ1_STATUS_MASK   0x00000002UL
#define SYS_FPGA_EXT_IRQ1_STATUS_WIDTH  1
#define SYS_FPGA_EXT_IRQ1_STATUS_SHIFT  1
#define SYS_FPGA_EXT_IRQ1_STATUS_SIGNED 0

/* Register FPGA_INTERRUPT_CLEAR (REGFPGA_SYS) */
#define SYS_FPGA_INTERRUPT_CLEAR       0x000C
#define ABS_SYS_FPGA_INTERRUPT_CLEAR   0xA400900CUL

#define SYS_FPGA_EXT_IRQ0_CLEAR_MASK   0x00000001UL
#define SYS_FPGA_EXT_IRQ0_CLEAR_WIDTH  1
#define SYS_FPGA_EXT_IRQ0_CLEAR_SHIFT  0
#define SYS_FPGA_EXT_IRQ0_CLEAR_SIGNED 0

#define SYS_FPGA_EXT_IRQ1_CLEAR_MASK   0x00000002UL
#define SYS_FPGA_EXT_IRQ1_CLEAR_WIDTH  1
#define SYS_FPGA_EXT_IRQ1_CLEAR_SHIFT  1
#define SYS_FPGA_EXT_IRQ1_CLEAR_SIGNED 0

/* Register FPGA_VERSION (REGFPGA_SYS) */
#define SYS_FPGA_VERSION        0x0010
#define ABS_SYS_FPGA_VERSION    0xA4009010UL

#define SYS_FPGA_VERSION_MASK   0x000000FFUL
#define SYS_FPGA_VERSION_WIDTH  8
#define SYS_FPGA_VERSION_SHIFT  0
#define SYS_FPGA_VERSION_SIGNED 0

/* Register SLEEP_CONTROL (REGFPGA_SYS) */
#define SYS_FPGA_SLEEP_CONTROL                     0x0014
#define ABS_SYS_FPGA_SLEEP_CONTROL                 0xA4009014UL

#define SYS_FPGA_SLEEP_CLOCK_GATE_ENABLE_MASK      0x00000001UL
#define SYS_FPGA_SLEEP_CLOCK_GATE_ENABLE_WIDTH     1
#define SYS_FPGA_SLEEP_CLOCK_GATE_ENABLE_SHIFT     0
#define SYS_FPGA_SLEEP_CLOCK_GATE_ENABLE_SIGNED    0

#define SYS_FPGA_SLEEP_MEMORY_WIPING_ENABLE_MASK   0x00000002UL
#define SYS_FPGA_SLEEP_MEMORY_WIPING_ENABLE_WIDTH  1
#define SYS_FPGA_SLEEP_MEMORY_WIPING_ENABLE_SHIFT  1
#define SYS_FPGA_SLEEP_MEMORY_WIPING_ENABLE_SIGNED 0

#define SYS_FPGA_SLEEP_MEMORY_WIPING_START_MASK    0x0007FF00UL
#define SYS_FPGA_SLEEP_MEMORY_WIPING_START_WIDTH   11
#define SYS_FPGA_SLEEP_MEMORY_WIPING_START_SHIFT   8
#define SYS_FPGA_SLEEP_MEMORY_WIPING_START_SIGNED  0

#define SYS_FPGA_SLEEP_MEMORY_WIPING_END_MASK      0x7FF00000UL
#define SYS_FPGA_SLEEP_MEMORY_WIPING_END_WIDTH     11
#define SYS_FPGA_SLEEP_MEMORY_WIPING_END_SHIFT     20
#define SYS_FPGA_SLEEP_MEMORY_WIPING_END_SIGNED    0

/* Register FPGA_PO_CLK_DIV (REGFPGA_SYS) */
#define SYS_FPGA_PO_CLK_DIV        0x0018
#define ABS_SYS_FPGA_PO_CLK_DIV    0xA4009018UL

#define SYS_FPGA_PO_CLK_DIV_MASK   0x0000001FUL
#define SYS_FPGA_PO_CLK_DIV_WIDTH  5
#define SYS_FPGA_PO_CLK_DIV_SHIFT  0
#define SYS_FPGA_PO_CLK_DIV_SIGNED 0

/* Register FPGA_ARB_CLK_DIV_CTRL_SLEEP (REGFPGA_SYS) */
#define SYS_FPGA_ARB_CLK_DIV_CTRL_SLEEP        0x001C
#define ABS_SYS_FPGA_ARB_CLK_DIV_CTRL_SLEEP    0xA400901CUL

#define SYS_FPGA_ARB_CLK_FREQ_MUL_SLEEP_MASK   0x0000FFFFUL
#define SYS_FPGA_ARB_CLK_FREQ_MUL_SLEEP_WIDTH  16
#define SYS_FPGA_ARB_CLK_FREQ_MUL_SLEEP_SHIFT  0
#define SYS_FPGA_ARB_CLK_FREQ_MUL_SLEEP_SIGNED 0

#define SYS_FPGA_ARB_CLK_FREQ_DIV_SLEEP_MASK   0xFFFF0000UL
#define SYS_FPGA_ARB_CLK_FREQ_DIV_SLEEP_WIDTH  16
#define SYS_FPGA_ARB_CLK_FREQ_DIV_SLEEP_SHIFT  16
#define SYS_FPGA_ARB_CLK_FREQ_DIV_SLEEP_SIGNED 0

/* Register OSC_CLK_DIVIDER (REGFPGA_SYS) */
#define SYS_FPGA_OSC_CLK_DIVIDER        0x0020
#define ABS_SYS_FPGA_OSC_CLK_DIVIDER    0xA4009020UL

#define SYS_FPGA_OSC_CLK_DIVIDER_MASK   0x000000FFUL
#define SYS_FPGA_OSC_CLK_DIVIDER_WIDTH  8
#define SYS_FPGA_OSC_CLK_DIVIDER_SHIFT  0
#define SYS_FPGA_OSC_CLK_DIVIDER_SIGNED 0

#define SYS_FPGA_OSC_CLK_SEL_MASK       0x00008000UL
#define SYS_FPGA_OSC_CLK_SEL_WIDTH      1
#define SYS_FPGA_OSC_CLK_SEL_SHIFT      15
#define SYS_FPGA_OSC_CLK_SEL_SIGNED     0

/* Register ENABLE_CLK_FREEZE (REGFPGA_SYS) */
#define SYS_FPGA_ENABLE_CLK_FREEZE        0x0030
#define ABS_SYS_FPGA_ENABLE_CLK_FREEZE    0xA4009030UL

#define SYS_FPGA_ENABLE_CLK_FREEZE_MASK   0x00000001UL
#define SYS_FPGA_ENABLE_CLK_FREEZE_WIDTH  1
#define SYS_FPGA_ENABLE_CLK_FREEZE_SHIFT  0
#define SYS_FPGA_ENABLE_CLK_FREEZE_SIGNED 0

/* Register TS_ENABLE (REGFPGA_SYS) */
#define SYS_FPGA_TS_ENABLE        0x0034
#define ABS_SYS_FPGA_TS_ENABLE    0xA4009034UL

#define SYS_FPGA_TS_ENABLE_MASK   0x00000007UL
#define SYS_FPGA_TS_ENABLE_WIDTH  3
#define SYS_FPGA_TS_ENABLE_SHIFT  0
#define SYS_FPGA_TS_ENABLE_SIGNED 0

/* Register PDM_ENABLE (REGFPGA_SYS) */
#define SYS_FPGA_PDM_ENABLE             0x0038
#define ABS_SYS_FPGA_PDM_ENABLE         0xA4009038UL

#define SYS_FPGA_PDM_ENABLE_MASK        0x00000001UL
#define SYS_FPGA_PDM_ENABLE_WIDTH       1
#define SYS_FPGA_PDM_ENABLE_SHIFT       0
#define SYS_FPGA_PDM_ENABLE_SIGNED      0

#define SYS_FPGA_WLAN_TEST_SIG_0_MASK   0x000000F0UL
#define SYS_FPGA_WLAN_TEST_SIG_0_WIDTH  4
#define SYS_FPGA_WLAN_TEST_SIG_0_SHIFT  4
#define SYS_FPGA_WLAN_TEST_SIG_0_SIGNED 0

#define SYS_FPGA_WLAN_TEST_SIG_1_MASK   0x00000F00UL
#define SYS_FPGA_WLAN_TEST_SIG_1_WIDTH  4
#define SYS_FPGA_WLAN_TEST_SIG_1_SHIFT  8
#define SYS_FPGA_WLAN_TEST_SIG_1_SIGNED 0

/* Register ARB_CLK_DIV_CTRL_UART (REGFPGA_SYS) */
#define SYS_FPGA_ARB_CLK_DIV_CTRL_UART        0x003C
#define ABS_SYS_FPGA_ARB_CLK_DIV_CTRL_UART    0xA400903CUL

#define SYS_FPGA_ARB_CLK_FREQ_DIV_UART_MASK   0x0000FFFFUL
#define SYS_FPGA_ARB_CLK_FREQ_DIV_UART_WIDTH  16
#define SYS_FPGA_ARB_CLK_FREQ_DIV_UART_SHIFT  0
#define SYS_FPGA_ARB_CLK_FREQ_DIV_UART_SIGNED 0

#define SYS_FPGA_ARB_CLK_FREQ_MUL_UART_MASK   0xFFFF0000UL
#define SYS_FPGA_ARB_CLK_FREQ_MUL_UART_WIDTH  16
#define SYS_FPGA_ARB_CLK_FREQ_MUL_UART_SHIFT  16
#define SYS_FPGA_ARB_CLK_FREQ_MUL_UART_SIGNED 0

/* Register EXT_RAM_RECORD_CONTROL1 (REGEXT_RAM_REC) */
#define SYS_EXT_RAM_REC_EXT_RAM_RECORD_CONTROL1     0x0000
#define ABS_SYS_EXT_RAM_REC_EXT_RAM_RECORD_CONTROL1 0xA4009080UL

#define SYS_EXT_RAM_REC_START_CAPTURE_MASK          0x00000001UL
#define SYS_EXT_RAM_REC_START_CAPTURE_WIDTH         1
#define SYS_EXT_RAM_REC_START_CAPTURE_SHIFT         0
#define SYS_EXT_RAM_REC_START_CAPTURE_SIGNED        0

/* Register EXT_RAM_RECORD_CONTROL2 (REGEXT_RAM_REC) */
#define SYS_EXT_RAM_REC_EXT_RAM_RECORD_CONTROL2     0x0004
#define ABS_SYS_EXT_RAM_REC_EXT_RAM_RECORD_CONTROL2 0xA4009084UL

#define SYS_EXT_RAM_REC_CAPTURE_PERIOD_MASK         0x07FFFFFFUL
#define SYS_EXT_RAM_REC_CAPTURE_PERIOD_WIDTH        27
#define SYS_EXT_RAM_REC_CAPTURE_PERIOD_SHIFT        0
#define SYS_EXT_RAM_REC_CAPTURE_PERIOD_SIGNED       0

/* Register EXT_RAM_RECORD_CONTROL3 (REGEXT_RAM_REC) */
#define SYS_EXT_RAM_REC_EXT_RAM_RECORD_CONTROL3     0x0008
#define ABS_SYS_EXT_RAM_REC_EXT_RAM_RECORD_CONTROL3 0xA4009088UL

#define SYS_EXT_RAM_REC_READ_POINTER_MASK           0x003FFFFFUL
#define SYS_EXT_RAM_REC_READ_POINTER_WIDTH          22
#define SYS_EXT_RAM_REC_READ_POINTER_SHIFT          0
#define SYS_EXT_RAM_REC_READ_POINTER_SIGNED         0

/* Register EXT_RAM_RECORD_STATUS1 (REGEXT_RAM_REC) */
#define SYS_EXT_RAM_REC_EXT_RAM_RECORD_STATUS1     0x000C
#define ABS_SYS_EXT_RAM_REC_EXT_RAM_RECORD_STATUS1 0xA400908CUL

#define SYS_EXT_RAM_REC_CAPTURE_ENTRIES_MASK       0x007FFFFFUL
#define SYS_EXT_RAM_REC_CAPTURE_ENTRIES_WIDTH      23
#define SYS_EXT_RAM_REC_CAPTURE_ENTRIES_SHIFT      0
#define SYS_EXT_RAM_REC_CAPTURE_ENTRIES_SIGNED     0

/* Register EXT_RAM_RECORD_STATUS2 (REGEXT_RAM_REC) */
#define SYS_EXT_RAM_REC_EXT_RAM_RECORD_STATUS2     0x0010
#define ABS_SYS_EXT_RAM_REC_EXT_RAM_RECORD_STATUS2 0xA4009090UL

#define SYS_EXT_RAM_REC_CURRENT_TIME_MASK          0x03FFFFFFUL
#define SYS_EXT_RAM_REC_CURRENT_TIME_WIDTH         26
#define SYS_EXT_RAM_REC_CURRENT_TIME_SHIFT         0
#define SYS_EXT_RAM_REC_CURRENT_TIME_SIGNED        0

/* Register EXT_RAM_RECORD_STATUS3 (REGEXT_RAM_REC) */
#define SYS_EXT_RAM_REC_EXT_RAM_RECORD_STATUS3     0x0014
#define ABS_SYS_EXT_RAM_REC_EXT_RAM_RECORD_STATUS3 0xA4009094UL

#define SYS_EXT_RAM_REC_ENTRY_DATA_LO_MASK         0x3FFFFFFFUL
#define SYS_EXT_RAM_REC_ENTRY_DATA_LO_WIDTH        30
#define SYS_EXT_RAM_REC_ENTRY_DATA_LO_SHIFT        0
#define SYS_EXT_RAM_REC_ENTRY_DATA_LO_SIGNED       0

/* Register EXT_RAM_RECORD_STATUS4 (REGEXT_RAM_REC) */
#define SYS_EXT_RAM_REC_EXT_RAM_RECORD_STATUS4     0x0018
#define ABS_SYS_EXT_RAM_REC_EXT_RAM_RECORD_STATUS4 0xA4009098UL

#define SYS_EXT_RAM_REC_ENTRY_DATA_HI_MASK         0x1FFFFFFFUL
#define SYS_EXT_RAM_REC_ENTRY_DATA_HI_WIDTH        29
#define SYS_EXT_RAM_REC_ENTRY_DATA_HI_SHIFT        0
#define SYS_EXT_RAM_REC_ENTRY_DATA_HI_SIGNED       0

/* Register SDRAM_INIT_1 (REGSDRAM) */
#define SYS_SDRAM_INIT_1             0x0000
#define ABS_SYS_SDRAM_INIT_1         0xA4009100UL

#define SYS_SDRAM_MEM_TYPE_MASK      0x000000FFUL
#define SYS_SDRAM_MEM_TYPE_WIDTH     8
#define SYS_SDRAM_MEM_TYPE_SHIFT     0
#define SYS_SDRAM_MEM_TYPE_SIGNED    0

#define SYS_SDRAM_TRC_MASK           0x00000F00UL
#define SYS_SDRAM_TRC_WIDTH          4
#define SYS_SDRAM_TRC_SHIFT          8
#define SYS_SDRAM_TRC_SIGNED         0

#define SYS_SDRAM_TRCD_MASK          0x0000F000UL
#define SYS_SDRAM_TRCD_WIDTH         4
#define SYS_SDRAM_TRCD_SHIFT         12
#define SYS_SDRAM_TRCD_SIGNED        0

#define SYS_SDRAM_TRP_MASK           0x000F0000UL
#define SYS_SDRAM_TRP_WIDTH          4
#define SYS_SDRAM_TRP_SHIFT          16
#define SYS_SDRAM_TRP_SIGNED         0

#define SYS_SDRAM_TRAS_MASK          0x00F00000UL
#define SYS_SDRAM_TRAS_WIDTH         4
#define SYS_SDRAM_TRAS_SHIFT         20
#define SYS_SDRAM_TRAS_SIGNED        0

#define SYS_SDRAM_CKE_CONTROL_MASK   0x01000000UL
#define SYS_SDRAM_CKE_CONTROL_WIDTH  1
#define SYS_SDRAM_CKE_CONTROL_SHIFT  24
#define SYS_SDRAM_CKE_CONTROL_SIGNED 0

#define SYS_SDRAM_CAS_LATENCY_MASK   0x0E000000UL
#define SYS_SDRAM_CAS_LATENCY_WIDTH  3
#define SYS_SDRAM_CAS_LATENCY_SHIFT  25
#define SYS_SDRAM_CAS_LATENCY_SIGNED 0

#define SYS_SDRAM_INIT_START_MASK    0x10000000UL
#define SYS_SDRAM_INIT_START_WIDTH   1
#define SYS_SDRAM_INIT_START_SHIFT   28
#define SYS_SDRAM_INIT_START_SIGNED  0

/* Register SDRAM_INIT_2 (REGSDRAM) */
#define SYS_SDRAM_INIT_2            0x0004
#define ABS_SYS_SDRAM_INIT_2        0xA4009104UL

#define SYS_SDRAM_TREF_MASK         0x0000FFFFUL
#define SYS_SDRAM_TREF_WIDTH        16
#define SYS_SDRAM_TREF_SHIFT        0
#define SYS_SDRAM_TREF_SIGNED       0

#define SYS_SDRAM_RD_LATENCY_MASK   0x00030000UL
#define SYS_SDRAM_RD_LATENCY_WIDTH  2
#define SYS_SDRAM_RD_LATENCY_SHIFT  16
#define SYS_SDRAM_RD_LATENCY_SIGNED 0

/* Register SDRAM_INIT_3 (REGSDRAM) */
#define SYS_SDRAM_INIT_3                0x0008
#define ABS_SYS_SDRAM_INIT_3            0xA4009108UL

#define SYS_SDRAM_RETURN_LATENCY_MASK   0x000007FFUL
#define SYS_SDRAM_RETURN_LATENCY_WIDTH  11
#define SYS_SDRAM_RETURN_LATENCY_SHIFT  0
#define SYS_SDRAM_RETURN_LATENCY_SIGNED 0

#define SYS_SDRAM_READ_LIMIT_MASK       0x0000F800UL
#define SYS_SDRAM_READ_LIMIT_WIDTH      5
#define SYS_SDRAM_READ_LIMIT_SHIFT      11
#define SYS_SDRAM_READ_LIMIT_SIGNED     0

#define SYS_SDRAM_WRITE_LATENCY_MASK    0x07FF0000UL
#define SYS_SDRAM_WRITE_LATENCY_WIDTH   11
#define SYS_SDRAM_WRITE_LATENCY_SHIFT   16
#define SYS_SDRAM_WRITE_LATENCY_SIGNED  0

#define SYS_SDRAM_WRITE_LIMIT_MASK      0xF8000000UL
#define SYS_SDRAM_WRITE_LIMIT_WIDTH     5
#define SYS_SDRAM_WRITE_LIMIT_SHIFT     27
#define SYS_SDRAM_WRITE_LIMIT_SIGNED    0

/* Register SDRAM_INIT_4 (REGSDRAM) */
#define SYS_SDRAM_INIT_4               0x000C
#define ABS_SYS_SDRAM_INIT_4           0xA400910CUL

#define SYS_SDRAM_BURST_ENABLE_MASK    0x00000001UL
#define SYS_SDRAM_BURST_ENABLE_WIDTH   1
#define SYS_SDRAM_BURST_ENABLE_SHIFT   0
#define SYS_SDRAM_BURST_ENABLE_SIGNED  0

#define SYS_SDRAM_BURST_BREAK_MASK     0x00000002UL
#define SYS_SDRAM_BURST_BREAK_WIDTH    1
#define SYS_SDRAM_BURST_BREAK_SHIFT    1
#define SYS_SDRAM_BURST_BREAK_SIGNED   0

#define SYS_SDRAM_BURST_COLLECT_MASK   0x00000004UL
#define SYS_SDRAM_BURST_COLLECT_WIDTH  1
#define SYS_SDRAM_BURST_COLLECT_SHIFT  2
#define SYS_SDRAM_BURST_COLLECT_SIGNED 0

#define SYS_SDRAM_BURST_LEN_MASK       0x00003F00UL
#define SYS_SDRAM_BURST_LEN_WIDTH      6
#define SYS_SDRAM_BURST_LEN_SHIFT      8
#define SYS_SDRAM_BURST_LEN_SIGNED     0

#define SYS_SDRAM_BURST_GAP_MASK       0x0FFF0000UL
#define SYS_SDRAM_BURST_GAP_WIDTH      12
#define SYS_SDRAM_BURST_GAP_SHIFT      16
#define SYS_SDRAM_BURST_GAP_SIGNED     0

/* Register PO_CAP_MEM_GEN_CFG_01 (REGPO_MEM_GENERIC) */
#define SYS_PO_MEM_GENERIC_PO_CAP_MEM_GEN_CFG_01              0x0000
#define ABS_SYS_PO_MEM_GENERIC_PO_CAP_MEM_GEN_CFG_01          0xA4009200UL

#define SYS_PO_MEM_GENERIC_PAGE_NUMBER_MASK                   0x00000FFFUL
#define SYS_PO_MEM_GENERIC_PAGE_NUMBER_WIDTH                  12
#define SYS_PO_MEM_GENERIC_PAGE_NUMBER_SHIFT                  0
#define SYS_PO_MEM_GENERIC_PAGE_NUMBER_SIGNED                 0

#define SYS_PO_MEM_GENERIC_AUTO_SWITCH_MODE_MASK              0x00004000UL
#define SYS_PO_MEM_GENERIC_AUTO_SWITCH_MODE_WIDTH             1
#define SYS_PO_MEM_GENERIC_AUTO_SWITCH_MODE_SHIFT             14
#define SYS_PO_MEM_GENERIC_AUTO_SWITCH_MODE_SIGNED            0

#define SYS_PO_MEM_GENERIC_DISABLE_AUTO_RESET_POINTERS_MASK   0x00008000UL
#define SYS_PO_MEM_GENERIC_DISABLE_AUTO_RESET_POINTERS_WIDTH  1
#define SYS_PO_MEM_GENERIC_DISABLE_AUTO_RESET_POINTERS_SHIFT  15
#define SYS_PO_MEM_GENERIC_DISABLE_AUTO_RESET_POINTERS_SIGNED 0

#define SYS_PO_MEM_GENERIC_PLAYOUT_RX_EN_MASK                 0x00010000UL
#define SYS_PO_MEM_GENERIC_PLAYOUT_RX_EN_WIDTH                1
#define SYS_PO_MEM_GENERIC_PLAYOUT_RX_EN_SHIFT                16
#define SYS_PO_MEM_GENERIC_PLAYOUT_RX_EN_SIGNED               0

#define SYS_PO_MEM_GENERIC_CAPTURE_TX_EN_MASK                 0x00020000UL
#define SYS_PO_MEM_GENERIC_CAPTURE_TX_EN_WIDTH                1
#define SYS_PO_MEM_GENERIC_CAPTURE_TX_EN_SHIFT                17
#define SYS_PO_MEM_GENERIC_CAPTURE_TX_EN_SIGNED               0

#define SYS_PO_MEM_GENERIC_AUTO_CAP_MODE_MASK                 0x00040000UL
#define SYS_PO_MEM_GENERIC_AUTO_CAP_MODE_WIDTH                1
#define SYS_PO_MEM_GENERIC_AUTO_CAP_MODE_SHIFT                18
#define SYS_PO_MEM_GENERIC_AUTO_CAP_MODE_SIGNED               0

#define SYS_PO_MEM_GENERIC_PAGING_ENABLE_MASK                 0x00080000UL
#define SYS_PO_MEM_GENERIC_PAGING_ENABLE_WIDTH                1
#define SYS_PO_MEM_GENERIC_PAGING_ENABLE_SHIFT                19
#define SYS_PO_MEM_GENERIC_PAGING_ENABLE_SIGNED               0

#define SYS_PO_MEM_GENERIC_LOOPBACK_MODE_MASK                 0x00100000UL
#define SYS_PO_MEM_GENERIC_LOOPBACK_MODE_WIDTH                1
#define SYS_PO_MEM_GENERIC_LOOPBACK_MODE_SHIFT                20
#define SYS_PO_MEM_GENERIC_LOOPBACK_MODE_SIGNED               0

#define SYS_PO_MEM_GENERIC_SEPARATE_REGS_ACCESS_MASK          0x00200000UL
#define SYS_PO_MEM_GENERIC_SEPARATE_REGS_ACCESS_WIDTH         1
#define SYS_PO_MEM_GENERIC_SEPARATE_REGS_ACCESS_SHIFT         21
#define SYS_PO_MEM_GENERIC_SEPARATE_REGS_ACCESS_SIGNED        0

#define SYS_PO_MEM_GENERIC_MEMORY_MAPPED_MASK                 0x00400000UL
#define SYS_PO_MEM_GENERIC_MEMORY_MAPPED_WIDTH                1
#define SYS_PO_MEM_GENERIC_MEMORY_MAPPED_SHIFT                22
#define SYS_PO_MEM_GENERIC_MEMORY_MAPPED_SIGNED               0

#define SYS_PO_MEM_GENERIC_NON_ZERO_CAP_MASK                  0x00800000UL
#define SYS_PO_MEM_GENERIC_NON_ZERO_CAP_WIDTH                 1
#define SYS_PO_MEM_GENERIC_NON_ZERO_CAP_SHIFT                 23
#define SYS_PO_MEM_GENERIC_NON_ZERO_CAP_SIGNED                0

#define SYS_PO_MEM_GENERIC_PO_CAP_MEM_MODE_MASK               0x01000000UL
#define SYS_PO_MEM_GENERIC_PO_CAP_MEM_MODE_WIDTH              1
#define SYS_PO_MEM_GENERIC_PO_CAP_MEM_MODE_SHIFT              24
#define SYS_PO_MEM_GENERIC_PO_CAP_MEM_MODE_SIGNED             0

#define SYS_PO_MEM_GENERIC_ONE_SHOT_MASK                      0x02000000UL
#define SYS_PO_MEM_GENERIC_ONE_SHOT_WIDTH                     1
#define SYS_PO_MEM_GENERIC_ONE_SHOT_SHIFT                     25
#define SYS_PO_MEM_GENERIC_ONE_SHOT_SIGNED                    0

#define SYS_PO_MEM_GENERIC_IQ_GAIN_MASK                       0x1C000000UL
#define SYS_PO_MEM_GENERIC_IQ_GAIN_WIDTH                      3
#define SYS_PO_MEM_GENERIC_IQ_GAIN_SHIFT                      26
#define SYS_PO_MEM_GENERIC_IQ_GAIN_SIGNED                     0

#define SYS_PO_MEM_GENERIC_IQ_FORMAT_MASK                     0x20000000UL
#define SYS_PO_MEM_GENERIC_IQ_FORMAT_WIDTH                    1
#define SYS_PO_MEM_GENERIC_IQ_FORMAT_SHIFT                    29
#define SYS_PO_MEM_GENERIC_IQ_FORMAT_SIGNED                   0

#define SYS_PO_MEM_GENERIC_IQ_POLARITY_MASK                   0x40000000UL
#define SYS_PO_MEM_GENERIC_IQ_POLARITY_WIDTH                  1
#define SYS_PO_MEM_GENERIC_IQ_POLARITY_SHIFT                  30
#define SYS_PO_MEM_GENERIC_IQ_POLARITY_SIGNED                 0

#define SYS_PO_MEM_GENERIC_SOFT_RESET_MASK                    0x80000000UL
#define SYS_PO_MEM_GENERIC_SOFT_RESET_WIDTH                   1
#define SYS_PO_MEM_GENERIC_SOFT_RESET_SHIFT                   31
#define SYS_PO_MEM_GENERIC_SOFT_RESET_SIGNED                  0

/* Register PO_CAP_MEM_GEN_CFG_02 (REGPO_MEM_GENERIC) */
#define SYS_PO_MEM_GENERIC_PO_CAP_MEM_GEN_CFG_02        0x0004
#define ABS_SYS_PO_MEM_GENERIC_PO_CAP_MEM_GEN_CFG_02    0xA4009204UL

#define SYS_PO_MEM_GENERIC_PO_CAP_MEM_GEN_OFFSET_MASK   0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC_PO_CAP_MEM_GEN_OFFSET_WIDTH  32
#define SYS_PO_MEM_GENERIC_PO_CAP_MEM_GEN_OFFSET_SHIFT  0
#define SYS_PO_MEM_GENERIC_PO_CAP_MEM_GEN_OFFSET_SIGNED 0

/* Register PO_CAP_MEM_GEN_CFG_03 (REGPO_MEM_GENERIC) */
#define SYS_PO_MEM_GENERIC_PO_CAP_MEM_GEN_CFG_03           0x0008
#define ABS_SYS_PO_MEM_GENERIC_PO_CAP_MEM_GEN_CFG_03       0xA4009208UL

#define SYS_PO_MEM_GENERIC_PO_CAP_MEM_GEN_BASE_ADDR_MASK   0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC_PO_CAP_MEM_GEN_BASE_ADDR_WIDTH  32
#define SYS_PO_MEM_GENERIC_PO_CAP_MEM_GEN_BASE_ADDR_SHIFT  0
#define SYS_PO_MEM_GENERIC_PO_CAP_MEM_GEN_BASE_ADDR_SIGNED 0

/* Register PO_CAP_MEM_GEN_CFG_04 (REGPO_MEM_GENERIC) */
#define SYS_PO_MEM_GENERIC_PO_CAP_MEM_GEN_CFG_04     0x000C
#define ABS_SYS_PO_MEM_GENERIC_PO_CAP_MEM_GEN_CFG_04 0xA400920CUL

#define SYS_PO_MEM_GENERIC_IQ_LENGTH_MASK            0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC_IQ_LENGTH_WIDTH           32
#define SYS_PO_MEM_GENERIC_IQ_LENGTH_SHIFT           0
#define SYS_PO_MEM_GENERIC_IQ_LENGTH_SIGNED          0

/* Register PO_CAP_MEM_GEN_EVENT_STATUS_AND_CLEAR (REGPO_MEM_GENERIC) */
#define SYS_PO_MEM_GENERIC_PO_CAP_MEM_GEN_EVENT_STATUS_AND_CLEAR       0x0010
#define ABS_SYS_PO_MEM_GENERIC_PO_CAP_MEM_GEN_EVENT_STATUS_AND_CLEAR   0xA4009210UL

#define SYS_PO_MEM_GENERIC_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_MASK   0x00000001UL
#define SYS_PO_MEM_GENERIC_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_WIDTH  1
#define SYS_PO_MEM_GENERIC_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_SHIFT  0
#define SYS_PO_MEM_GENERIC_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_SIGNED 0

#define SYS_PO_MEM_GENERIC_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_MASK    0x00000002UL
#define SYS_PO_MEM_GENERIC_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_WIDTH   1
#define SYS_PO_MEM_GENERIC_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_SHIFT   1
#define SYS_PO_MEM_GENERIC_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_SIGNED  0

/* Register GENERIC_MEM_CORE_ADDR (REGPO_MEM_GENERIC) */
#define SYS_PO_MEM_GENERIC_GENERIC_MEM_CORE_ADDR     0x0014
#define ABS_SYS_PO_MEM_GENERIC_GENERIC_MEM_CORE_ADDR 0xA4009214UL

#define SYS_PO_MEM_GENERIC_GEN_MEM_CORE_ADDR_MASK    0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC_GEN_MEM_CORE_ADDR_WIDTH   32
#define SYS_PO_MEM_GENERIC_GEN_MEM_CORE_ADDR_SHIFT   0
#define SYS_PO_MEM_GENERIC_GEN_MEM_CORE_ADDR_SIGNED  0

/* Register GENERIC_MEM_CORE_IQ_DATA (REGPO_MEM_GENERIC) */
#define SYS_PO_MEM_GENERIC_GENERIC_MEM_CORE_IQ_DATA     0x0018
#define ABS_SYS_PO_MEM_GENERIC_GENERIC_MEM_CORE_IQ_DATA 0xA4009218UL

#define SYS_PO_MEM_GENERIC_GEN_MEM_CORE_IQ_DATA_MASK    0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC_GEN_MEM_CORE_IQ_DATA_WIDTH   32
#define SYS_PO_MEM_GENERIC_GEN_MEM_CORE_IQ_DATA_SHIFT   0
#define SYS_PO_MEM_GENERIC_GEN_MEM_CORE_IQ_DATA_SIGNED  0

/* Register GENERIC_MEM_CORE_Q_DATA (REGPO_MEM_GENERIC) */
#define SYS_PO_MEM_GENERIC_GENERIC_MEM_CORE_Q_DATA     0x001C
#define ABS_SYS_PO_MEM_GENERIC_GENERIC_MEM_CORE_Q_DATA 0xA400921CUL

#define SYS_PO_MEM_GENERIC_GEN_MEM_CORE_Q_DATA_MASK    0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC_GEN_MEM_CORE_Q_DATA_WIDTH   32
#define SYS_PO_MEM_GENERIC_GEN_MEM_CORE_Q_DATA_SHIFT   0
#define SYS_PO_MEM_GENERIC_GEN_MEM_CORE_Q_DATA_SIGNED  0

/* Register PO_CAP_MEM_GEN_CFG_01 (REGPO_MEM_GENERIC2) */
#define SYS_PO_MEM_GENERIC2_PO_CAP_MEM_GEN_CFG_01              0x0000
#define ABS_SYS_PO_MEM_GENERIC2_PO_CAP_MEM_GEN_CFG_01          0xA4009220UL

#define SYS_PO_MEM_GENERIC2_PAGE_NUMBER_MASK                   0x00000FFFUL
#define SYS_PO_MEM_GENERIC2_PAGE_NUMBER_WIDTH                  12
#define SYS_PO_MEM_GENERIC2_PAGE_NUMBER_SHIFT                  0
#define SYS_PO_MEM_GENERIC2_PAGE_NUMBER_SIGNED                 0

#define SYS_PO_MEM_GENERIC2_AUTO_SWITCH_MODE_MASK              0x00004000UL
#define SYS_PO_MEM_GENERIC2_AUTO_SWITCH_MODE_WIDTH             1
#define SYS_PO_MEM_GENERIC2_AUTO_SWITCH_MODE_SHIFT             14
#define SYS_PO_MEM_GENERIC2_AUTO_SWITCH_MODE_SIGNED            0

#define SYS_PO_MEM_GENERIC2_DISABLE_AUTO_RESET_POINTERS_MASK   0x00008000UL
#define SYS_PO_MEM_GENERIC2_DISABLE_AUTO_RESET_POINTERS_WIDTH  1
#define SYS_PO_MEM_GENERIC2_DISABLE_AUTO_RESET_POINTERS_SHIFT  15
#define SYS_PO_MEM_GENERIC2_DISABLE_AUTO_RESET_POINTERS_SIGNED 0

#define SYS_PO_MEM_GENERIC2_PLAYOUT_RX_EN_MASK                 0x00010000UL
#define SYS_PO_MEM_GENERIC2_PLAYOUT_RX_EN_WIDTH                1
#define SYS_PO_MEM_GENERIC2_PLAYOUT_RX_EN_SHIFT                16
#define SYS_PO_MEM_GENERIC2_PLAYOUT_RX_EN_SIGNED               0

#define SYS_PO_MEM_GENERIC2_CAPTURE_TX_EN_MASK                 0x00020000UL
#define SYS_PO_MEM_GENERIC2_CAPTURE_TX_EN_WIDTH                1
#define SYS_PO_MEM_GENERIC2_CAPTURE_TX_EN_SHIFT                17
#define SYS_PO_MEM_GENERIC2_CAPTURE_TX_EN_SIGNED               0

#define SYS_PO_MEM_GENERIC2_AUTO_CAP_MODE_MASK                 0x00040000UL
#define SYS_PO_MEM_GENERIC2_AUTO_CAP_MODE_WIDTH                1
#define SYS_PO_MEM_GENERIC2_AUTO_CAP_MODE_SHIFT                18
#define SYS_PO_MEM_GENERIC2_AUTO_CAP_MODE_SIGNED               0

#define SYS_PO_MEM_GENERIC2_PAGING_ENABLE_MASK                 0x00080000UL
#define SYS_PO_MEM_GENERIC2_PAGING_ENABLE_WIDTH                1
#define SYS_PO_MEM_GENERIC2_PAGING_ENABLE_SHIFT                19
#define SYS_PO_MEM_GENERIC2_PAGING_ENABLE_SIGNED               0

#define SYS_PO_MEM_GENERIC2_LOOPBACK_MODE_MASK                 0x00100000UL
#define SYS_PO_MEM_GENERIC2_LOOPBACK_MODE_WIDTH                1
#define SYS_PO_MEM_GENERIC2_LOOPBACK_MODE_SHIFT                20
#define SYS_PO_MEM_GENERIC2_LOOPBACK_MODE_SIGNED               0

#define SYS_PO_MEM_GENERIC2_SEPARATE_REGS_ACCESS_MASK          0x00200000UL
#define SYS_PO_MEM_GENERIC2_SEPARATE_REGS_ACCESS_WIDTH         1
#define SYS_PO_MEM_GENERIC2_SEPARATE_REGS_ACCESS_SHIFT         21
#define SYS_PO_MEM_GENERIC2_SEPARATE_REGS_ACCESS_SIGNED        0

#define SYS_PO_MEM_GENERIC2_MEMORY_MAPPED_MASK                 0x00400000UL
#define SYS_PO_MEM_GENERIC2_MEMORY_MAPPED_WIDTH                1
#define SYS_PO_MEM_GENERIC2_MEMORY_MAPPED_SHIFT                22
#define SYS_PO_MEM_GENERIC2_MEMORY_MAPPED_SIGNED               0

#define SYS_PO_MEM_GENERIC2_NON_ZERO_CAP_MASK                  0x00800000UL
#define SYS_PO_MEM_GENERIC2_NON_ZERO_CAP_WIDTH                 1
#define SYS_PO_MEM_GENERIC2_NON_ZERO_CAP_SHIFT                 23
#define SYS_PO_MEM_GENERIC2_NON_ZERO_CAP_SIGNED                0

#define SYS_PO_MEM_GENERIC2_PO_CAP_MEM_MODE_MASK               0x01000000UL
#define SYS_PO_MEM_GENERIC2_PO_CAP_MEM_MODE_WIDTH              1
#define SYS_PO_MEM_GENERIC2_PO_CAP_MEM_MODE_SHIFT              24
#define SYS_PO_MEM_GENERIC2_PO_CAP_MEM_MODE_SIGNED             0

#define SYS_PO_MEM_GENERIC2_ONE_SHOT_MASK                      0x02000000UL
#define SYS_PO_MEM_GENERIC2_ONE_SHOT_WIDTH                     1
#define SYS_PO_MEM_GENERIC2_ONE_SHOT_SHIFT                     25
#define SYS_PO_MEM_GENERIC2_ONE_SHOT_SIGNED                    0

#define SYS_PO_MEM_GENERIC2_IQ_GAIN_MASK                       0x1C000000UL
#define SYS_PO_MEM_GENERIC2_IQ_GAIN_WIDTH                      3
#define SYS_PO_MEM_GENERIC2_IQ_GAIN_SHIFT                      26
#define SYS_PO_MEM_GENERIC2_IQ_GAIN_SIGNED                     0

#define SYS_PO_MEM_GENERIC2_IQ_FORMAT_MASK                     0x20000000UL
#define SYS_PO_MEM_GENERIC2_IQ_FORMAT_WIDTH                    1
#define SYS_PO_MEM_GENERIC2_IQ_FORMAT_SHIFT                    29
#define SYS_PO_MEM_GENERIC2_IQ_FORMAT_SIGNED                   0

#define SYS_PO_MEM_GENERIC2_IQ_POLARITY_MASK                   0x40000000UL
#define SYS_PO_MEM_GENERIC2_IQ_POLARITY_WIDTH                  1
#define SYS_PO_MEM_GENERIC2_IQ_POLARITY_SHIFT                  30
#define SYS_PO_MEM_GENERIC2_IQ_POLARITY_SIGNED                 0

#define SYS_PO_MEM_GENERIC2_SOFT_RESET_MASK                    0x80000000UL
#define SYS_PO_MEM_GENERIC2_SOFT_RESET_WIDTH                   1
#define SYS_PO_MEM_GENERIC2_SOFT_RESET_SHIFT                   31
#define SYS_PO_MEM_GENERIC2_SOFT_RESET_SIGNED                  0

/* Register PO_CAP_MEM_GEN_CFG_02 (REGPO_MEM_GENERIC2) */
#define SYS_PO_MEM_GENERIC2_PO_CAP_MEM_GEN_CFG_02        0x0004
#define ABS_SYS_PO_MEM_GENERIC2_PO_CAP_MEM_GEN_CFG_02    0xA4009224UL

#define SYS_PO_MEM_GENERIC2_PO_CAP_MEM_GEN_OFFSET_MASK   0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC2_PO_CAP_MEM_GEN_OFFSET_WIDTH  32
#define SYS_PO_MEM_GENERIC2_PO_CAP_MEM_GEN_OFFSET_SHIFT  0
#define SYS_PO_MEM_GENERIC2_PO_CAP_MEM_GEN_OFFSET_SIGNED 0

/* Register PO_CAP_MEM_GEN_CFG_03 (REGPO_MEM_GENERIC2) */
#define SYS_PO_MEM_GENERIC2_PO_CAP_MEM_GEN_CFG_03           0x0008
#define ABS_SYS_PO_MEM_GENERIC2_PO_CAP_MEM_GEN_CFG_03       0xA4009228UL

#define SYS_PO_MEM_GENERIC2_PO_CAP_MEM_GEN_BASE_ADDR_MASK   0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC2_PO_CAP_MEM_GEN_BASE_ADDR_WIDTH  32
#define SYS_PO_MEM_GENERIC2_PO_CAP_MEM_GEN_BASE_ADDR_SHIFT  0
#define SYS_PO_MEM_GENERIC2_PO_CAP_MEM_GEN_BASE_ADDR_SIGNED 0

/* Register PO_CAP_MEM_GEN_CFG_04 (REGPO_MEM_GENERIC2) */
#define SYS_PO_MEM_GENERIC2_PO_CAP_MEM_GEN_CFG_04     0x000C
#define ABS_SYS_PO_MEM_GENERIC2_PO_CAP_MEM_GEN_CFG_04 0xA400922CUL

#define SYS_PO_MEM_GENERIC2_IQ_LENGTH_MASK            0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC2_IQ_LENGTH_WIDTH           32
#define SYS_PO_MEM_GENERIC2_IQ_LENGTH_SHIFT           0
#define SYS_PO_MEM_GENERIC2_IQ_LENGTH_SIGNED          0

/* Register PO_CAP_MEM_GEN_EVENT_STATUS_AND_CLEAR (REGPO_MEM_GENERIC2) */
#define SYS_PO_MEM_GENERIC2_PO_CAP_MEM_GEN_EVENT_STATUS_AND_CLEAR       0x0010
#define ABS_SYS_PO_MEM_GENERIC2_PO_CAP_MEM_GEN_EVENT_STATUS_AND_CLEAR   0xA4009230UL

#define SYS_PO_MEM_GENERIC2_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_MASK   0x00000001UL
#define SYS_PO_MEM_GENERIC2_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_WIDTH  1
#define SYS_PO_MEM_GENERIC2_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_SHIFT  0
#define SYS_PO_MEM_GENERIC2_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_SIGNED 0

#define SYS_PO_MEM_GENERIC2_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_MASK    0x00000002UL
#define SYS_PO_MEM_GENERIC2_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_WIDTH   1
#define SYS_PO_MEM_GENERIC2_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_SHIFT   1
#define SYS_PO_MEM_GENERIC2_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_SIGNED  0

/* Register GENERIC_MEM_CORE_ADDR (REGPO_MEM_GENERIC2) */
#define SYS_PO_MEM_GENERIC2_GENERIC_MEM_CORE_ADDR     0x0014
#define ABS_SYS_PO_MEM_GENERIC2_GENERIC_MEM_CORE_ADDR 0xA4009234UL

#define SYS_PO_MEM_GENERIC2_GEN_MEM_CORE_ADDR_MASK    0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC2_GEN_MEM_CORE_ADDR_WIDTH   32
#define SYS_PO_MEM_GENERIC2_GEN_MEM_CORE_ADDR_SHIFT   0
#define SYS_PO_MEM_GENERIC2_GEN_MEM_CORE_ADDR_SIGNED  0

/* Register GENERIC_MEM_CORE_IQ_DATA (REGPO_MEM_GENERIC2) */
#define SYS_PO_MEM_GENERIC2_GENERIC_MEM_CORE_IQ_DATA     0x0018
#define ABS_SYS_PO_MEM_GENERIC2_GENERIC_MEM_CORE_IQ_DATA 0xA4009238UL

#define SYS_PO_MEM_GENERIC2_GEN_MEM_CORE_IQ_DATA_MASK    0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC2_GEN_MEM_CORE_IQ_DATA_WIDTH   32
#define SYS_PO_MEM_GENERIC2_GEN_MEM_CORE_IQ_DATA_SHIFT   0
#define SYS_PO_MEM_GENERIC2_GEN_MEM_CORE_IQ_DATA_SIGNED  0

/* Register GENERIC_MEM_CORE_Q_DATA (REGPO_MEM_GENERIC2) */
#define SYS_PO_MEM_GENERIC2_GENERIC_MEM_CORE_Q_DATA     0x001C
#define ABS_SYS_PO_MEM_GENERIC2_GENERIC_MEM_CORE_Q_DATA 0xA400923CUL

#define SYS_PO_MEM_GENERIC2_GEN_MEM_CORE_Q_DATA_MASK    0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC2_GEN_MEM_CORE_Q_DATA_WIDTH   32
#define SYS_PO_MEM_GENERIC2_GEN_MEM_CORE_Q_DATA_SHIFT   0
#define SYS_PO_MEM_GENERIC2_GEN_MEM_CORE_Q_DATA_SIGNED  0

/* Register PO_CAP_MEM_GEN_CFG_01 (REGPO_MEM_GENERIC3) */
#define SYS_PO_MEM_GENERIC3_PO_CAP_MEM_GEN_CFG_01              0x0000
#define ABS_SYS_PO_MEM_GENERIC3_PO_CAP_MEM_GEN_CFG_01          0xA4009240UL

#define SYS_PO_MEM_GENERIC3_PAGE_NUMBER_MASK                   0x00000FFFUL
#define SYS_PO_MEM_GENERIC3_PAGE_NUMBER_WIDTH                  12
#define SYS_PO_MEM_GENERIC3_PAGE_NUMBER_SHIFT                  0
#define SYS_PO_MEM_GENERIC3_PAGE_NUMBER_SIGNED                 0

#define SYS_PO_MEM_GENERIC3_AUTO_SWITCH_MODE_MASK              0x00004000UL
#define SYS_PO_MEM_GENERIC3_AUTO_SWITCH_MODE_WIDTH             1
#define SYS_PO_MEM_GENERIC3_AUTO_SWITCH_MODE_SHIFT             14
#define SYS_PO_MEM_GENERIC3_AUTO_SWITCH_MODE_SIGNED            0

#define SYS_PO_MEM_GENERIC3_DISABLE_AUTO_RESET_POINTERS_MASK   0x00008000UL
#define SYS_PO_MEM_GENERIC3_DISABLE_AUTO_RESET_POINTERS_WIDTH  1
#define SYS_PO_MEM_GENERIC3_DISABLE_AUTO_RESET_POINTERS_SHIFT  15
#define SYS_PO_MEM_GENERIC3_DISABLE_AUTO_RESET_POINTERS_SIGNED 0

#define SYS_PO_MEM_GENERIC3_PLAYOUT_RX_EN_MASK                 0x00010000UL
#define SYS_PO_MEM_GENERIC3_PLAYOUT_RX_EN_WIDTH                1
#define SYS_PO_MEM_GENERIC3_PLAYOUT_RX_EN_SHIFT                16
#define SYS_PO_MEM_GENERIC3_PLAYOUT_RX_EN_SIGNED               0

#define SYS_PO_MEM_GENERIC3_CAPTURE_TX_EN_MASK                 0x00020000UL
#define SYS_PO_MEM_GENERIC3_CAPTURE_TX_EN_WIDTH                1
#define SYS_PO_MEM_GENERIC3_CAPTURE_TX_EN_SHIFT                17
#define SYS_PO_MEM_GENERIC3_CAPTURE_TX_EN_SIGNED               0

#define SYS_PO_MEM_GENERIC3_AUTO_CAP_MODE_MASK                 0x00040000UL
#define SYS_PO_MEM_GENERIC3_AUTO_CAP_MODE_WIDTH                1
#define SYS_PO_MEM_GENERIC3_AUTO_CAP_MODE_SHIFT                18
#define SYS_PO_MEM_GENERIC3_AUTO_CAP_MODE_SIGNED               0

#define SYS_PO_MEM_GENERIC3_PAGING_ENABLE_MASK                 0x00080000UL
#define SYS_PO_MEM_GENERIC3_PAGING_ENABLE_WIDTH                1
#define SYS_PO_MEM_GENERIC3_PAGING_ENABLE_SHIFT                19
#define SYS_PO_MEM_GENERIC3_PAGING_ENABLE_SIGNED               0

#define SYS_PO_MEM_GENERIC3_LOOPBACK_MODE_MASK                 0x00100000UL
#define SYS_PO_MEM_GENERIC3_LOOPBACK_MODE_WIDTH                1
#define SYS_PO_MEM_GENERIC3_LOOPBACK_MODE_SHIFT                20
#define SYS_PO_MEM_GENERIC3_LOOPBACK_MODE_SIGNED               0

#define SYS_PO_MEM_GENERIC3_SEPARATE_REGS_ACCESS_MASK          0x00200000UL
#define SYS_PO_MEM_GENERIC3_SEPARATE_REGS_ACCESS_WIDTH         1
#define SYS_PO_MEM_GENERIC3_SEPARATE_REGS_ACCESS_SHIFT         21
#define SYS_PO_MEM_GENERIC3_SEPARATE_REGS_ACCESS_SIGNED        0

#define SYS_PO_MEM_GENERIC3_MEMORY_MAPPED_MASK                 0x00400000UL
#define SYS_PO_MEM_GENERIC3_MEMORY_MAPPED_WIDTH                1
#define SYS_PO_MEM_GENERIC3_MEMORY_MAPPED_SHIFT                22
#define SYS_PO_MEM_GENERIC3_MEMORY_MAPPED_SIGNED               0

#define SYS_PO_MEM_GENERIC3_NON_ZERO_CAP_MASK                  0x00800000UL
#define SYS_PO_MEM_GENERIC3_NON_ZERO_CAP_WIDTH                 1
#define SYS_PO_MEM_GENERIC3_NON_ZERO_CAP_SHIFT                 23
#define SYS_PO_MEM_GENERIC3_NON_ZERO_CAP_SIGNED                0

#define SYS_PO_MEM_GENERIC3_PO_CAP_MEM_MODE_MASK               0x01000000UL
#define SYS_PO_MEM_GENERIC3_PO_CAP_MEM_MODE_WIDTH              1
#define SYS_PO_MEM_GENERIC3_PO_CAP_MEM_MODE_SHIFT              24
#define SYS_PO_MEM_GENERIC3_PO_CAP_MEM_MODE_SIGNED             0

#define SYS_PO_MEM_GENERIC3_ONE_SHOT_MASK                      0x02000000UL
#define SYS_PO_MEM_GENERIC3_ONE_SHOT_WIDTH                     1
#define SYS_PO_MEM_GENERIC3_ONE_SHOT_SHIFT                     25
#define SYS_PO_MEM_GENERIC3_ONE_SHOT_SIGNED                    0

#define SYS_PO_MEM_GENERIC3_IQ_GAIN_MASK                       0x1C000000UL
#define SYS_PO_MEM_GENERIC3_IQ_GAIN_WIDTH                      3
#define SYS_PO_MEM_GENERIC3_IQ_GAIN_SHIFT                      26
#define SYS_PO_MEM_GENERIC3_IQ_GAIN_SIGNED                     0

#define SYS_PO_MEM_GENERIC3_IQ_FORMAT_MASK                     0x20000000UL
#define SYS_PO_MEM_GENERIC3_IQ_FORMAT_WIDTH                    1
#define SYS_PO_MEM_GENERIC3_IQ_FORMAT_SHIFT                    29
#define SYS_PO_MEM_GENERIC3_IQ_FORMAT_SIGNED                   0

#define SYS_PO_MEM_GENERIC3_IQ_POLARITY_MASK                   0x40000000UL
#define SYS_PO_MEM_GENERIC3_IQ_POLARITY_WIDTH                  1
#define SYS_PO_MEM_GENERIC3_IQ_POLARITY_SHIFT                  30
#define SYS_PO_MEM_GENERIC3_IQ_POLARITY_SIGNED                 0

#define SYS_PO_MEM_GENERIC3_SOFT_RESET_MASK                    0x80000000UL
#define SYS_PO_MEM_GENERIC3_SOFT_RESET_WIDTH                   1
#define SYS_PO_MEM_GENERIC3_SOFT_RESET_SHIFT                   31
#define SYS_PO_MEM_GENERIC3_SOFT_RESET_SIGNED                  0

/* Register PO_CAP_MEM_GEN_CFG_02 (REGPO_MEM_GENERIC3) */
#define SYS_PO_MEM_GENERIC3_PO_CAP_MEM_GEN_CFG_02        0x0004
#define ABS_SYS_PO_MEM_GENERIC3_PO_CAP_MEM_GEN_CFG_02    0xA4009244UL

#define SYS_PO_MEM_GENERIC3_PO_CAP_MEM_GEN_OFFSET_MASK   0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC3_PO_CAP_MEM_GEN_OFFSET_WIDTH  32
#define SYS_PO_MEM_GENERIC3_PO_CAP_MEM_GEN_OFFSET_SHIFT  0
#define SYS_PO_MEM_GENERIC3_PO_CAP_MEM_GEN_OFFSET_SIGNED 0

/* Register PO_CAP_MEM_GEN_CFG_03 (REGPO_MEM_GENERIC3) */
#define SYS_PO_MEM_GENERIC3_PO_CAP_MEM_GEN_CFG_03           0x0008
#define ABS_SYS_PO_MEM_GENERIC3_PO_CAP_MEM_GEN_CFG_03       0xA4009248UL

#define SYS_PO_MEM_GENERIC3_PO_CAP_MEM_GEN_BASE_ADDR_MASK   0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC3_PO_CAP_MEM_GEN_BASE_ADDR_WIDTH  32
#define SYS_PO_MEM_GENERIC3_PO_CAP_MEM_GEN_BASE_ADDR_SHIFT  0
#define SYS_PO_MEM_GENERIC3_PO_CAP_MEM_GEN_BASE_ADDR_SIGNED 0

/* Register PO_CAP_MEM_GEN_CFG_04 (REGPO_MEM_GENERIC3) */
#define SYS_PO_MEM_GENERIC3_PO_CAP_MEM_GEN_CFG_04     0x000C
#define ABS_SYS_PO_MEM_GENERIC3_PO_CAP_MEM_GEN_CFG_04 0xA400924CUL

#define SYS_PO_MEM_GENERIC3_IQ_LENGTH_MASK            0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC3_IQ_LENGTH_WIDTH           32
#define SYS_PO_MEM_GENERIC3_IQ_LENGTH_SHIFT           0
#define SYS_PO_MEM_GENERIC3_IQ_LENGTH_SIGNED          0

/* Register PO_CAP_MEM_GEN_EVENT_STATUS_AND_CLEAR (REGPO_MEM_GENERIC3) */
#define SYS_PO_MEM_GENERIC3_PO_CAP_MEM_GEN_EVENT_STATUS_AND_CLEAR       0x0010
#define ABS_SYS_PO_MEM_GENERIC3_PO_CAP_MEM_GEN_EVENT_STATUS_AND_CLEAR   0xA4009250UL

#define SYS_PO_MEM_GENERIC3_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_MASK   0x00000001UL
#define SYS_PO_MEM_GENERIC3_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_WIDTH  1
#define SYS_PO_MEM_GENERIC3_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_SHIFT  0
#define SYS_PO_MEM_GENERIC3_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_SIGNED 0

#define SYS_PO_MEM_GENERIC3_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_MASK    0x00000002UL
#define SYS_PO_MEM_GENERIC3_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_WIDTH   1
#define SYS_PO_MEM_GENERIC3_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_SHIFT   1
#define SYS_PO_MEM_GENERIC3_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_SIGNED  0

/* Register GENERIC_MEM_CORE_ADDR (REGPO_MEM_GENERIC3) */
#define SYS_PO_MEM_GENERIC3_GENERIC_MEM_CORE_ADDR     0x0014
#define ABS_SYS_PO_MEM_GENERIC3_GENERIC_MEM_CORE_ADDR 0xA4009254UL

#define SYS_PO_MEM_GENERIC3_GEN_MEM_CORE_ADDR_MASK    0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC3_GEN_MEM_CORE_ADDR_WIDTH   32
#define SYS_PO_MEM_GENERIC3_GEN_MEM_CORE_ADDR_SHIFT   0
#define SYS_PO_MEM_GENERIC3_GEN_MEM_CORE_ADDR_SIGNED  0

/* Register GENERIC_MEM_CORE_IQ_DATA (REGPO_MEM_GENERIC3) */
#define SYS_PO_MEM_GENERIC3_GENERIC_MEM_CORE_IQ_DATA     0x0018
#define ABS_SYS_PO_MEM_GENERIC3_GENERIC_MEM_CORE_IQ_DATA 0xA4009258UL

#define SYS_PO_MEM_GENERIC3_GEN_MEM_CORE_IQ_DATA_MASK    0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC3_GEN_MEM_CORE_IQ_DATA_WIDTH   32
#define SYS_PO_MEM_GENERIC3_GEN_MEM_CORE_IQ_DATA_SHIFT   0
#define SYS_PO_MEM_GENERIC3_GEN_MEM_CORE_IQ_DATA_SIGNED  0

/* Register GENERIC_MEM_CORE_Q_DATA (REGPO_MEM_GENERIC3) */
#define SYS_PO_MEM_GENERIC3_GENERIC_MEM_CORE_Q_DATA     0x001C
#define ABS_SYS_PO_MEM_GENERIC3_GENERIC_MEM_CORE_Q_DATA 0xA400925CUL

#define SYS_PO_MEM_GENERIC3_GEN_MEM_CORE_Q_DATA_MASK    0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC3_GEN_MEM_CORE_Q_DATA_WIDTH   32
#define SYS_PO_MEM_GENERIC3_GEN_MEM_CORE_Q_DATA_SHIFT   0
#define SYS_PO_MEM_GENERIC3_GEN_MEM_CORE_Q_DATA_SIGNED  0

/* Register PO_CAP_MEM_GEN_CFG_01 (REGPO_MEM_GENERIC4) */
#define SYS_PO_MEM_GENERIC4_PO_CAP_MEM_GEN_CFG_01              0x0000
#define ABS_SYS_PO_MEM_GENERIC4_PO_CAP_MEM_GEN_CFG_01          0xA4009260UL

#define SYS_PO_MEM_GENERIC4_PAGE_NUMBER_MASK                   0x00000FFFUL
#define SYS_PO_MEM_GENERIC4_PAGE_NUMBER_WIDTH                  12
#define SYS_PO_MEM_GENERIC4_PAGE_NUMBER_SHIFT                  0
#define SYS_PO_MEM_GENERIC4_PAGE_NUMBER_SIGNED                 0

#define SYS_PO_MEM_GENERIC4_AUTO_SWITCH_MODE_MASK              0x00004000UL
#define SYS_PO_MEM_GENERIC4_AUTO_SWITCH_MODE_WIDTH             1
#define SYS_PO_MEM_GENERIC4_AUTO_SWITCH_MODE_SHIFT             14
#define SYS_PO_MEM_GENERIC4_AUTO_SWITCH_MODE_SIGNED            0

#define SYS_PO_MEM_GENERIC4_DISABLE_AUTO_RESET_POINTERS_MASK   0x00008000UL
#define SYS_PO_MEM_GENERIC4_DISABLE_AUTO_RESET_POINTERS_WIDTH  1
#define SYS_PO_MEM_GENERIC4_DISABLE_AUTO_RESET_POINTERS_SHIFT  15
#define SYS_PO_MEM_GENERIC4_DISABLE_AUTO_RESET_POINTERS_SIGNED 0

#define SYS_PO_MEM_GENERIC4_PLAYOUT_RX_EN_MASK                 0x00010000UL
#define SYS_PO_MEM_GENERIC4_PLAYOUT_RX_EN_WIDTH                1
#define SYS_PO_MEM_GENERIC4_PLAYOUT_RX_EN_SHIFT                16
#define SYS_PO_MEM_GENERIC4_PLAYOUT_RX_EN_SIGNED               0

#define SYS_PO_MEM_GENERIC4_CAPTURE_TX_EN_MASK                 0x00020000UL
#define SYS_PO_MEM_GENERIC4_CAPTURE_TX_EN_WIDTH                1
#define SYS_PO_MEM_GENERIC4_CAPTURE_TX_EN_SHIFT                17
#define SYS_PO_MEM_GENERIC4_CAPTURE_TX_EN_SIGNED               0

#define SYS_PO_MEM_GENERIC4_AUTO_CAP_MODE_MASK                 0x00040000UL
#define SYS_PO_MEM_GENERIC4_AUTO_CAP_MODE_WIDTH                1
#define SYS_PO_MEM_GENERIC4_AUTO_CAP_MODE_SHIFT                18
#define SYS_PO_MEM_GENERIC4_AUTO_CAP_MODE_SIGNED               0

#define SYS_PO_MEM_GENERIC4_PAGING_ENABLE_MASK                 0x00080000UL
#define SYS_PO_MEM_GENERIC4_PAGING_ENABLE_WIDTH                1
#define SYS_PO_MEM_GENERIC4_PAGING_ENABLE_SHIFT                19
#define SYS_PO_MEM_GENERIC4_PAGING_ENABLE_SIGNED               0

#define SYS_PO_MEM_GENERIC4_LOOPBACK_MODE_MASK                 0x00100000UL
#define SYS_PO_MEM_GENERIC4_LOOPBACK_MODE_WIDTH                1
#define SYS_PO_MEM_GENERIC4_LOOPBACK_MODE_SHIFT                20
#define SYS_PO_MEM_GENERIC4_LOOPBACK_MODE_SIGNED               0

#define SYS_PO_MEM_GENERIC4_SEPARATE_REGS_ACCESS_MASK          0x00200000UL
#define SYS_PO_MEM_GENERIC4_SEPARATE_REGS_ACCESS_WIDTH         1
#define SYS_PO_MEM_GENERIC4_SEPARATE_REGS_ACCESS_SHIFT         21
#define SYS_PO_MEM_GENERIC4_SEPARATE_REGS_ACCESS_SIGNED        0

#define SYS_PO_MEM_GENERIC4_MEMORY_MAPPED_MASK                 0x00400000UL
#define SYS_PO_MEM_GENERIC4_MEMORY_MAPPED_WIDTH                1
#define SYS_PO_MEM_GENERIC4_MEMORY_MAPPED_SHIFT                22
#define SYS_PO_MEM_GENERIC4_MEMORY_MAPPED_SIGNED               0

#define SYS_PO_MEM_GENERIC4_NON_ZERO_CAP_MASK                  0x00800000UL
#define SYS_PO_MEM_GENERIC4_NON_ZERO_CAP_WIDTH                 1
#define SYS_PO_MEM_GENERIC4_NON_ZERO_CAP_SHIFT                 23
#define SYS_PO_MEM_GENERIC4_NON_ZERO_CAP_SIGNED                0

#define SYS_PO_MEM_GENERIC4_PO_CAP_MEM_MODE_MASK               0x01000000UL
#define SYS_PO_MEM_GENERIC4_PO_CAP_MEM_MODE_WIDTH              1
#define SYS_PO_MEM_GENERIC4_PO_CAP_MEM_MODE_SHIFT              24
#define SYS_PO_MEM_GENERIC4_PO_CAP_MEM_MODE_SIGNED             0

#define SYS_PO_MEM_GENERIC4_ONE_SHOT_MASK                      0x02000000UL
#define SYS_PO_MEM_GENERIC4_ONE_SHOT_WIDTH                     1
#define SYS_PO_MEM_GENERIC4_ONE_SHOT_SHIFT                     25
#define SYS_PO_MEM_GENERIC4_ONE_SHOT_SIGNED                    0

#define SYS_PO_MEM_GENERIC4_IQ_GAIN_MASK                       0x1C000000UL
#define SYS_PO_MEM_GENERIC4_IQ_GAIN_WIDTH                      3
#define SYS_PO_MEM_GENERIC4_IQ_GAIN_SHIFT                      26
#define SYS_PO_MEM_GENERIC4_IQ_GAIN_SIGNED                     0

#define SYS_PO_MEM_GENERIC4_IQ_FORMAT_MASK                     0x20000000UL
#define SYS_PO_MEM_GENERIC4_IQ_FORMAT_WIDTH                    1
#define SYS_PO_MEM_GENERIC4_IQ_FORMAT_SHIFT                    29
#define SYS_PO_MEM_GENERIC4_IQ_FORMAT_SIGNED                   0

#define SYS_PO_MEM_GENERIC4_IQ_POLARITY_MASK                   0x40000000UL
#define SYS_PO_MEM_GENERIC4_IQ_POLARITY_WIDTH                  1
#define SYS_PO_MEM_GENERIC4_IQ_POLARITY_SHIFT                  30
#define SYS_PO_MEM_GENERIC4_IQ_POLARITY_SIGNED                 0

#define SYS_PO_MEM_GENERIC4_SOFT_RESET_MASK                    0x80000000UL
#define SYS_PO_MEM_GENERIC4_SOFT_RESET_WIDTH                   1
#define SYS_PO_MEM_GENERIC4_SOFT_RESET_SHIFT                   31
#define SYS_PO_MEM_GENERIC4_SOFT_RESET_SIGNED                  0

/* Register PO_CAP_MEM_GEN_CFG_02 (REGPO_MEM_GENERIC4) */
#define SYS_PO_MEM_GENERIC4_PO_CAP_MEM_GEN_CFG_02        0x0004
#define ABS_SYS_PO_MEM_GENERIC4_PO_CAP_MEM_GEN_CFG_02    0xA4009264UL

#define SYS_PO_MEM_GENERIC4_PO_CAP_MEM_GEN_OFFSET_MASK   0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC4_PO_CAP_MEM_GEN_OFFSET_WIDTH  32
#define SYS_PO_MEM_GENERIC4_PO_CAP_MEM_GEN_OFFSET_SHIFT  0
#define SYS_PO_MEM_GENERIC4_PO_CAP_MEM_GEN_OFFSET_SIGNED 0

/* Register PO_CAP_MEM_GEN_CFG_03 (REGPO_MEM_GENERIC4) */
#define SYS_PO_MEM_GENERIC4_PO_CAP_MEM_GEN_CFG_03           0x0008
#define ABS_SYS_PO_MEM_GENERIC4_PO_CAP_MEM_GEN_CFG_03       0xA4009268UL

#define SYS_PO_MEM_GENERIC4_PO_CAP_MEM_GEN_BASE_ADDR_MASK   0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC4_PO_CAP_MEM_GEN_BASE_ADDR_WIDTH  32
#define SYS_PO_MEM_GENERIC4_PO_CAP_MEM_GEN_BASE_ADDR_SHIFT  0
#define SYS_PO_MEM_GENERIC4_PO_CAP_MEM_GEN_BASE_ADDR_SIGNED 0

/* Register PO_CAP_MEM_GEN_CFG_04 (REGPO_MEM_GENERIC4) */
#define SYS_PO_MEM_GENERIC4_PO_CAP_MEM_GEN_CFG_04     0x000C
#define ABS_SYS_PO_MEM_GENERIC4_PO_CAP_MEM_GEN_CFG_04 0xA400926CUL

#define SYS_PO_MEM_GENERIC4_IQ_LENGTH_MASK            0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC4_IQ_LENGTH_WIDTH           32
#define SYS_PO_MEM_GENERIC4_IQ_LENGTH_SHIFT           0
#define SYS_PO_MEM_GENERIC4_IQ_LENGTH_SIGNED          0

/* Register PO_CAP_MEM_GEN_EVENT_STATUS_AND_CLEAR (REGPO_MEM_GENERIC4) */
#define SYS_PO_MEM_GENERIC4_PO_CAP_MEM_GEN_EVENT_STATUS_AND_CLEAR       0x0010
#define ABS_SYS_PO_MEM_GENERIC4_PO_CAP_MEM_GEN_EVENT_STATUS_AND_CLEAR   0xA4009270UL

#define SYS_PO_MEM_GENERIC4_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_MASK   0x00000001UL
#define SYS_PO_MEM_GENERIC4_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_WIDTH  1
#define SYS_PO_MEM_GENERIC4_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_SHIFT  0
#define SYS_PO_MEM_GENERIC4_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_SIGNED 0

#define SYS_PO_MEM_GENERIC4_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_MASK    0x00000002UL
#define SYS_PO_MEM_GENERIC4_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_WIDTH   1
#define SYS_PO_MEM_GENERIC4_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_SHIFT   1
#define SYS_PO_MEM_GENERIC4_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_SIGNED  0

/* Register GENERIC_MEM_CORE_ADDR (REGPO_MEM_GENERIC4) */
#define SYS_PO_MEM_GENERIC4_GENERIC_MEM_CORE_ADDR     0x0014
#define ABS_SYS_PO_MEM_GENERIC4_GENERIC_MEM_CORE_ADDR 0xA4009274UL

#define SYS_PO_MEM_GENERIC4_GEN_MEM_CORE_ADDR_MASK    0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC4_GEN_MEM_CORE_ADDR_WIDTH   32
#define SYS_PO_MEM_GENERIC4_GEN_MEM_CORE_ADDR_SHIFT   0
#define SYS_PO_MEM_GENERIC4_GEN_MEM_CORE_ADDR_SIGNED  0

/* Register GENERIC_MEM_CORE_IQ_DATA (REGPO_MEM_GENERIC4) */
#define SYS_PO_MEM_GENERIC4_GENERIC_MEM_CORE_IQ_DATA     0x0018
#define ABS_SYS_PO_MEM_GENERIC4_GENERIC_MEM_CORE_IQ_DATA 0xA4009278UL

#define SYS_PO_MEM_GENERIC4_GEN_MEM_CORE_IQ_DATA_MASK    0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC4_GEN_MEM_CORE_IQ_DATA_WIDTH   32
#define SYS_PO_MEM_GENERIC4_GEN_MEM_CORE_IQ_DATA_SHIFT   0
#define SYS_PO_MEM_GENERIC4_GEN_MEM_CORE_IQ_DATA_SIGNED  0

/* Register GENERIC_MEM_CORE_Q_DATA (REGPO_MEM_GENERIC4) */
#define SYS_PO_MEM_GENERIC4_GENERIC_MEM_CORE_Q_DATA     0x001C
#define ABS_SYS_PO_MEM_GENERIC4_GENERIC_MEM_CORE_Q_DATA 0xA400927CUL

#define SYS_PO_MEM_GENERIC4_GEN_MEM_CORE_Q_DATA_MASK    0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC4_GEN_MEM_CORE_Q_DATA_WIDTH   32
#define SYS_PO_MEM_GENERIC4_GEN_MEM_CORE_Q_DATA_SHIFT   0
#define SYS_PO_MEM_GENERIC4_GEN_MEM_CORE_Q_DATA_SIGNED  0

/* Register PO_CAP_MEM_GEN_CFG_01 (REGPO_MEM_GENERIC5) */
#define SYS_PO_MEM_GENERIC5_PO_CAP_MEM_GEN_CFG_01              0x0000
#define ABS_SYS_PO_MEM_GENERIC5_PO_CAP_MEM_GEN_CFG_01          0xA4009280UL

#define SYS_PO_MEM_GENERIC5_PAGE_NUMBER_MASK                   0x00000FFFUL
#define SYS_PO_MEM_GENERIC5_PAGE_NUMBER_WIDTH                  12
#define SYS_PO_MEM_GENERIC5_PAGE_NUMBER_SHIFT                  0
#define SYS_PO_MEM_GENERIC5_PAGE_NUMBER_SIGNED                 0

#define SYS_PO_MEM_GENERIC5_AUTO_SWITCH_MODE_MASK              0x00004000UL
#define SYS_PO_MEM_GENERIC5_AUTO_SWITCH_MODE_WIDTH             1
#define SYS_PO_MEM_GENERIC5_AUTO_SWITCH_MODE_SHIFT             14
#define SYS_PO_MEM_GENERIC5_AUTO_SWITCH_MODE_SIGNED            0

#define SYS_PO_MEM_GENERIC5_DISABLE_AUTO_RESET_POINTERS_MASK   0x00008000UL
#define SYS_PO_MEM_GENERIC5_DISABLE_AUTO_RESET_POINTERS_WIDTH  1
#define SYS_PO_MEM_GENERIC5_DISABLE_AUTO_RESET_POINTERS_SHIFT  15
#define SYS_PO_MEM_GENERIC5_DISABLE_AUTO_RESET_POINTERS_SIGNED 0

#define SYS_PO_MEM_GENERIC5_PLAYOUT_RX_EN_MASK                 0x00010000UL
#define SYS_PO_MEM_GENERIC5_PLAYOUT_RX_EN_WIDTH                1
#define SYS_PO_MEM_GENERIC5_PLAYOUT_RX_EN_SHIFT                16
#define SYS_PO_MEM_GENERIC5_PLAYOUT_RX_EN_SIGNED               0

#define SYS_PO_MEM_GENERIC5_CAPTURE_TX_EN_MASK                 0x00020000UL
#define SYS_PO_MEM_GENERIC5_CAPTURE_TX_EN_WIDTH                1
#define SYS_PO_MEM_GENERIC5_CAPTURE_TX_EN_SHIFT                17
#define SYS_PO_MEM_GENERIC5_CAPTURE_TX_EN_SIGNED               0

#define SYS_PO_MEM_GENERIC5_AUTO_CAP_MODE_MASK                 0x00040000UL
#define SYS_PO_MEM_GENERIC5_AUTO_CAP_MODE_WIDTH                1
#define SYS_PO_MEM_GENERIC5_AUTO_CAP_MODE_SHIFT                18
#define SYS_PO_MEM_GENERIC5_AUTO_CAP_MODE_SIGNED               0

#define SYS_PO_MEM_GENERIC5_PAGING_ENABLE_MASK                 0x00080000UL
#define SYS_PO_MEM_GENERIC5_PAGING_ENABLE_WIDTH                1
#define SYS_PO_MEM_GENERIC5_PAGING_ENABLE_SHIFT                19
#define SYS_PO_MEM_GENERIC5_PAGING_ENABLE_SIGNED               0

#define SYS_PO_MEM_GENERIC5_LOOPBACK_MODE_MASK                 0x00100000UL
#define SYS_PO_MEM_GENERIC5_LOOPBACK_MODE_WIDTH                1
#define SYS_PO_MEM_GENERIC5_LOOPBACK_MODE_SHIFT                20
#define SYS_PO_MEM_GENERIC5_LOOPBACK_MODE_SIGNED               0

#define SYS_PO_MEM_GENERIC5_SEPARATE_REGS_ACCESS_MASK          0x00200000UL
#define SYS_PO_MEM_GENERIC5_SEPARATE_REGS_ACCESS_WIDTH         1
#define SYS_PO_MEM_GENERIC5_SEPARATE_REGS_ACCESS_SHIFT         21
#define SYS_PO_MEM_GENERIC5_SEPARATE_REGS_ACCESS_SIGNED        0

#define SYS_PO_MEM_GENERIC5_MEMORY_MAPPED_MASK                 0x00400000UL
#define SYS_PO_MEM_GENERIC5_MEMORY_MAPPED_WIDTH                1
#define SYS_PO_MEM_GENERIC5_MEMORY_MAPPED_SHIFT                22
#define SYS_PO_MEM_GENERIC5_MEMORY_MAPPED_SIGNED               0

#define SYS_PO_MEM_GENERIC5_NON_ZERO_CAP_MASK                  0x00800000UL
#define SYS_PO_MEM_GENERIC5_NON_ZERO_CAP_WIDTH                 1
#define SYS_PO_MEM_GENERIC5_NON_ZERO_CAP_SHIFT                 23
#define SYS_PO_MEM_GENERIC5_NON_ZERO_CAP_SIGNED                0

#define SYS_PO_MEM_GENERIC5_PO_CAP_MEM_MODE_MASK               0x01000000UL
#define SYS_PO_MEM_GENERIC5_PO_CAP_MEM_MODE_WIDTH              1
#define SYS_PO_MEM_GENERIC5_PO_CAP_MEM_MODE_SHIFT              24
#define SYS_PO_MEM_GENERIC5_PO_CAP_MEM_MODE_SIGNED             0

#define SYS_PO_MEM_GENERIC5_ONE_SHOT_MASK                      0x02000000UL
#define SYS_PO_MEM_GENERIC5_ONE_SHOT_WIDTH                     1
#define SYS_PO_MEM_GENERIC5_ONE_SHOT_SHIFT                     25
#define SYS_PO_MEM_GENERIC5_ONE_SHOT_SIGNED                    0

#define SYS_PO_MEM_GENERIC5_IQ_GAIN_MASK                       0x1C000000UL
#define SYS_PO_MEM_GENERIC5_IQ_GAIN_WIDTH                      3
#define SYS_PO_MEM_GENERIC5_IQ_GAIN_SHIFT                      26
#define SYS_PO_MEM_GENERIC5_IQ_GAIN_SIGNED                     0

#define SYS_PO_MEM_GENERIC5_IQ_FORMAT_MASK                     0x20000000UL
#define SYS_PO_MEM_GENERIC5_IQ_FORMAT_WIDTH                    1
#define SYS_PO_MEM_GENERIC5_IQ_FORMAT_SHIFT                    29
#define SYS_PO_MEM_GENERIC5_IQ_FORMAT_SIGNED                   0

#define SYS_PO_MEM_GENERIC5_IQ_POLARITY_MASK                   0x40000000UL
#define SYS_PO_MEM_GENERIC5_IQ_POLARITY_WIDTH                  1
#define SYS_PO_MEM_GENERIC5_IQ_POLARITY_SHIFT                  30
#define SYS_PO_MEM_GENERIC5_IQ_POLARITY_SIGNED                 0

#define SYS_PO_MEM_GENERIC5_SOFT_RESET_MASK                    0x80000000UL
#define SYS_PO_MEM_GENERIC5_SOFT_RESET_WIDTH                   1
#define SYS_PO_MEM_GENERIC5_SOFT_RESET_SHIFT                   31
#define SYS_PO_MEM_GENERIC5_SOFT_RESET_SIGNED                  0

/* Register PO_CAP_MEM_GEN_CFG_02 (REGPO_MEM_GENERIC5) */
#define SYS_PO_MEM_GENERIC5_PO_CAP_MEM_GEN_CFG_02        0x0004
#define ABS_SYS_PO_MEM_GENERIC5_PO_CAP_MEM_GEN_CFG_02    0xA4009284UL

#define SYS_PO_MEM_GENERIC5_PO_CAP_MEM_GEN_OFFSET_MASK   0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC5_PO_CAP_MEM_GEN_OFFSET_WIDTH  32
#define SYS_PO_MEM_GENERIC5_PO_CAP_MEM_GEN_OFFSET_SHIFT  0
#define SYS_PO_MEM_GENERIC5_PO_CAP_MEM_GEN_OFFSET_SIGNED 0

/* Register PO_CAP_MEM_GEN_CFG_03 (REGPO_MEM_GENERIC5) */
#define SYS_PO_MEM_GENERIC5_PO_CAP_MEM_GEN_CFG_03           0x0008
#define ABS_SYS_PO_MEM_GENERIC5_PO_CAP_MEM_GEN_CFG_03       0xA4009288UL

#define SYS_PO_MEM_GENERIC5_PO_CAP_MEM_GEN_BASE_ADDR_MASK   0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC5_PO_CAP_MEM_GEN_BASE_ADDR_WIDTH  32
#define SYS_PO_MEM_GENERIC5_PO_CAP_MEM_GEN_BASE_ADDR_SHIFT  0
#define SYS_PO_MEM_GENERIC5_PO_CAP_MEM_GEN_BASE_ADDR_SIGNED 0

/* Register PO_CAP_MEM_GEN_CFG_04 (REGPO_MEM_GENERIC5) */
#define SYS_PO_MEM_GENERIC5_PO_CAP_MEM_GEN_CFG_04     0x000C
#define ABS_SYS_PO_MEM_GENERIC5_PO_CAP_MEM_GEN_CFG_04 0xA400928CUL

#define SYS_PO_MEM_GENERIC5_IQ_LENGTH_MASK            0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC5_IQ_LENGTH_WIDTH           32
#define SYS_PO_MEM_GENERIC5_IQ_LENGTH_SHIFT           0
#define SYS_PO_MEM_GENERIC5_IQ_LENGTH_SIGNED          0

/* Register PO_CAP_MEM_GEN_EVENT_STATUS_AND_CLEAR (REGPO_MEM_GENERIC5) */
#define SYS_PO_MEM_GENERIC5_PO_CAP_MEM_GEN_EVENT_STATUS_AND_CLEAR       0x0010
#define ABS_SYS_PO_MEM_GENERIC5_PO_CAP_MEM_GEN_EVENT_STATUS_AND_CLEAR   0xA4009290UL

#define SYS_PO_MEM_GENERIC5_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_MASK   0x00000001UL
#define SYS_PO_MEM_GENERIC5_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_WIDTH  1
#define SYS_PO_MEM_GENERIC5_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_SHIFT  0
#define SYS_PO_MEM_GENERIC5_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_SIGNED 0

#define SYS_PO_MEM_GENERIC5_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_MASK    0x00000002UL
#define SYS_PO_MEM_GENERIC5_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_WIDTH   1
#define SYS_PO_MEM_GENERIC5_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_SHIFT   1
#define SYS_PO_MEM_GENERIC5_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_SIGNED  0

/* Register GENERIC_MEM_CORE_ADDR (REGPO_MEM_GENERIC5) */
#define SYS_PO_MEM_GENERIC5_GENERIC_MEM_CORE_ADDR     0x0014
#define ABS_SYS_PO_MEM_GENERIC5_GENERIC_MEM_CORE_ADDR 0xA4009294UL

#define SYS_PO_MEM_GENERIC5_GEN_MEM_CORE_ADDR_MASK    0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC5_GEN_MEM_CORE_ADDR_WIDTH   32
#define SYS_PO_MEM_GENERIC5_GEN_MEM_CORE_ADDR_SHIFT   0
#define SYS_PO_MEM_GENERIC5_GEN_MEM_CORE_ADDR_SIGNED  0

/* Register GENERIC_MEM_CORE_IQ_DATA (REGPO_MEM_GENERIC5) */
#define SYS_PO_MEM_GENERIC5_GENERIC_MEM_CORE_IQ_DATA     0x0018
#define ABS_SYS_PO_MEM_GENERIC5_GENERIC_MEM_CORE_IQ_DATA 0xA4009298UL

#define SYS_PO_MEM_GENERIC5_GEN_MEM_CORE_IQ_DATA_MASK    0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC5_GEN_MEM_CORE_IQ_DATA_WIDTH   32
#define SYS_PO_MEM_GENERIC5_GEN_MEM_CORE_IQ_DATA_SHIFT   0
#define SYS_PO_MEM_GENERIC5_GEN_MEM_CORE_IQ_DATA_SIGNED  0

/* Register GENERIC_MEM_CORE_Q_DATA (REGPO_MEM_GENERIC5) */
#define SYS_PO_MEM_GENERIC5_GENERIC_MEM_CORE_Q_DATA     0x001C
#define ABS_SYS_PO_MEM_GENERIC5_GENERIC_MEM_CORE_Q_DATA 0xA400929CUL

#define SYS_PO_MEM_GENERIC5_GEN_MEM_CORE_Q_DATA_MASK    0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC5_GEN_MEM_CORE_Q_DATA_WIDTH   32
#define SYS_PO_MEM_GENERIC5_GEN_MEM_CORE_Q_DATA_SHIFT   0
#define SYS_PO_MEM_GENERIC5_GEN_MEM_CORE_Q_DATA_SIGNED  0

/* Register PO_CAP_MEM_GEN_CFG_01 (REGPO_MEM_GENERIC6) */
#define SYS_PO_MEM_GENERIC6_PO_CAP_MEM_GEN_CFG_01              0x0000
#define ABS_SYS_PO_MEM_GENERIC6_PO_CAP_MEM_GEN_CFG_01          0xA40092A0UL

#define SYS_PO_MEM_GENERIC6_PAGE_NUMBER_MASK                   0x00000FFFUL
#define SYS_PO_MEM_GENERIC6_PAGE_NUMBER_WIDTH                  12
#define SYS_PO_MEM_GENERIC6_PAGE_NUMBER_SHIFT                  0
#define SYS_PO_MEM_GENERIC6_PAGE_NUMBER_SIGNED                 0

#define SYS_PO_MEM_GENERIC6_AUTO_SWITCH_MODE_MASK              0x00004000UL
#define SYS_PO_MEM_GENERIC6_AUTO_SWITCH_MODE_WIDTH             1
#define SYS_PO_MEM_GENERIC6_AUTO_SWITCH_MODE_SHIFT             14
#define SYS_PO_MEM_GENERIC6_AUTO_SWITCH_MODE_SIGNED            0

#define SYS_PO_MEM_GENERIC6_DISABLE_AUTO_RESET_POINTERS_MASK   0x00008000UL
#define SYS_PO_MEM_GENERIC6_DISABLE_AUTO_RESET_POINTERS_WIDTH  1
#define SYS_PO_MEM_GENERIC6_DISABLE_AUTO_RESET_POINTERS_SHIFT  15
#define SYS_PO_MEM_GENERIC6_DISABLE_AUTO_RESET_POINTERS_SIGNED 0

#define SYS_PO_MEM_GENERIC6_PLAYOUT_RX_EN_MASK                 0x00010000UL
#define SYS_PO_MEM_GENERIC6_PLAYOUT_RX_EN_WIDTH                1
#define SYS_PO_MEM_GENERIC6_PLAYOUT_RX_EN_SHIFT                16
#define SYS_PO_MEM_GENERIC6_PLAYOUT_RX_EN_SIGNED               0

#define SYS_PO_MEM_GENERIC6_CAPTURE_TX_EN_MASK                 0x00020000UL
#define SYS_PO_MEM_GENERIC6_CAPTURE_TX_EN_WIDTH                1
#define SYS_PO_MEM_GENERIC6_CAPTURE_TX_EN_SHIFT                17
#define SYS_PO_MEM_GENERIC6_CAPTURE_TX_EN_SIGNED               0

#define SYS_PO_MEM_GENERIC6_AUTO_CAP_MODE_MASK                 0x00040000UL
#define SYS_PO_MEM_GENERIC6_AUTO_CAP_MODE_WIDTH                1
#define SYS_PO_MEM_GENERIC6_AUTO_CAP_MODE_SHIFT                18
#define SYS_PO_MEM_GENERIC6_AUTO_CAP_MODE_SIGNED               0

#define SYS_PO_MEM_GENERIC6_PAGING_ENABLE_MASK                 0x00080000UL
#define SYS_PO_MEM_GENERIC6_PAGING_ENABLE_WIDTH                1
#define SYS_PO_MEM_GENERIC6_PAGING_ENABLE_SHIFT                19
#define SYS_PO_MEM_GENERIC6_PAGING_ENABLE_SIGNED               0

#define SYS_PO_MEM_GENERIC6_LOOPBACK_MODE_MASK                 0x00100000UL
#define SYS_PO_MEM_GENERIC6_LOOPBACK_MODE_WIDTH                1
#define SYS_PO_MEM_GENERIC6_LOOPBACK_MODE_SHIFT                20
#define SYS_PO_MEM_GENERIC6_LOOPBACK_MODE_SIGNED               0

#define SYS_PO_MEM_GENERIC6_SEPARATE_REGS_ACCESS_MASK          0x00200000UL
#define SYS_PO_MEM_GENERIC6_SEPARATE_REGS_ACCESS_WIDTH         1
#define SYS_PO_MEM_GENERIC6_SEPARATE_REGS_ACCESS_SHIFT         21
#define SYS_PO_MEM_GENERIC6_SEPARATE_REGS_ACCESS_SIGNED        0

#define SYS_PO_MEM_GENERIC6_MEMORY_MAPPED_MASK                 0x00400000UL
#define SYS_PO_MEM_GENERIC6_MEMORY_MAPPED_WIDTH                1
#define SYS_PO_MEM_GENERIC6_MEMORY_MAPPED_SHIFT                22
#define SYS_PO_MEM_GENERIC6_MEMORY_MAPPED_SIGNED               0

#define SYS_PO_MEM_GENERIC6_NON_ZERO_CAP_MASK                  0x00800000UL
#define SYS_PO_MEM_GENERIC6_NON_ZERO_CAP_WIDTH                 1
#define SYS_PO_MEM_GENERIC6_NON_ZERO_CAP_SHIFT                 23
#define SYS_PO_MEM_GENERIC6_NON_ZERO_CAP_SIGNED                0

#define SYS_PO_MEM_GENERIC6_PO_CAP_MEM_MODE_MASK               0x01000000UL
#define SYS_PO_MEM_GENERIC6_PO_CAP_MEM_MODE_WIDTH              1
#define SYS_PO_MEM_GENERIC6_PO_CAP_MEM_MODE_SHIFT              24
#define SYS_PO_MEM_GENERIC6_PO_CAP_MEM_MODE_SIGNED             0

#define SYS_PO_MEM_GENERIC6_ONE_SHOT_MASK                      0x02000000UL
#define SYS_PO_MEM_GENERIC6_ONE_SHOT_WIDTH                     1
#define SYS_PO_MEM_GENERIC6_ONE_SHOT_SHIFT                     25
#define SYS_PO_MEM_GENERIC6_ONE_SHOT_SIGNED                    0

#define SYS_PO_MEM_GENERIC6_IQ_GAIN_MASK                       0x1C000000UL
#define SYS_PO_MEM_GENERIC6_IQ_GAIN_WIDTH                      3
#define SYS_PO_MEM_GENERIC6_IQ_GAIN_SHIFT                      26
#define SYS_PO_MEM_GENERIC6_IQ_GAIN_SIGNED                     0

#define SYS_PO_MEM_GENERIC6_IQ_FORMAT_MASK                     0x20000000UL
#define SYS_PO_MEM_GENERIC6_IQ_FORMAT_WIDTH                    1
#define SYS_PO_MEM_GENERIC6_IQ_FORMAT_SHIFT                    29
#define SYS_PO_MEM_GENERIC6_IQ_FORMAT_SIGNED                   0

#define SYS_PO_MEM_GENERIC6_IQ_POLARITY_MASK                   0x40000000UL
#define SYS_PO_MEM_GENERIC6_IQ_POLARITY_WIDTH                  1
#define SYS_PO_MEM_GENERIC6_IQ_POLARITY_SHIFT                  30
#define SYS_PO_MEM_GENERIC6_IQ_POLARITY_SIGNED                 0

#define SYS_PO_MEM_GENERIC6_SOFT_RESET_MASK                    0x80000000UL
#define SYS_PO_MEM_GENERIC6_SOFT_RESET_WIDTH                   1
#define SYS_PO_MEM_GENERIC6_SOFT_RESET_SHIFT                   31
#define SYS_PO_MEM_GENERIC6_SOFT_RESET_SIGNED                  0

/* Register PO_CAP_MEM_GEN_CFG_02 (REGPO_MEM_GENERIC6) */
#define SYS_PO_MEM_GENERIC6_PO_CAP_MEM_GEN_CFG_02        0x0004
#define ABS_SYS_PO_MEM_GENERIC6_PO_CAP_MEM_GEN_CFG_02    0xA40092A4UL

#define SYS_PO_MEM_GENERIC6_PO_CAP_MEM_GEN_OFFSET_MASK   0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC6_PO_CAP_MEM_GEN_OFFSET_WIDTH  32
#define SYS_PO_MEM_GENERIC6_PO_CAP_MEM_GEN_OFFSET_SHIFT  0
#define SYS_PO_MEM_GENERIC6_PO_CAP_MEM_GEN_OFFSET_SIGNED 0

/* Register PO_CAP_MEM_GEN_CFG_03 (REGPO_MEM_GENERIC6) */
#define SYS_PO_MEM_GENERIC6_PO_CAP_MEM_GEN_CFG_03           0x0008
#define ABS_SYS_PO_MEM_GENERIC6_PO_CAP_MEM_GEN_CFG_03       0xA40092A8UL

#define SYS_PO_MEM_GENERIC6_PO_CAP_MEM_GEN_BASE_ADDR_MASK   0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC6_PO_CAP_MEM_GEN_BASE_ADDR_WIDTH  32
#define SYS_PO_MEM_GENERIC6_PO_CAP_MEM_GEN_BASE_ADDR_SHIFT  0
#define SYS_PO_MEM_GENERIC6_PO_CAP_MEM_GEN_BASE_ADDR_SIGNED 0

/* Register PO_CAP_MEM_GEN_CFG_04 (REGPO_MEM_GENERIC6) */
#define SYS_PO_MEM_GENERIC6_PO_CAP_MEM_GEN_CFG_04     0x000C
#define ABS_SYS_PO_MEM_GENERIC6_PO_CAP_MEM_GEN_CFG_04 0xA40092ACUL

#define SYS_PO_MEM_GENERIC6_IQ_LENGTH_MASK            0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC6_IQ_LENGTH_WIDTH           32
#define SYS_PO_MEM_GENERIC6_IQ_LENGTH_SHIFT           0
#define SYS_PO_MEM_GENERIC6_IQ_LENGTH_SIGNED          0

/* Register PO_CAP_MEM_GEN_EVENT_STATUS_AND_CLEAR (REGPO_MEM_GENERIC6) */
#define SYS_PO_MEM_GENERIC6_PO_CAP_MEM_GEN_EVENT_STATUS_AND_CLEAR       0x0010
#define ABS_SYS_PO_MEM_GENERIC6_PO_CAP_MEM_GEN_EVENT_STATUS_AND_CLEAR   0xA40092B0UL

#define SYS_PO_MEM_GENERIC6_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_MASK   0x00000001UL
#define SYS_PO_MEM_GENERIC6_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_WIDTH  1
#define SYS_PO_MEM_GENERIC6_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_SHIFT  0
#define SYS_PO_MEM_GENERIC6_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_SIGNED 0

#define SYS_PO_MEM_GENERIC6_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_MASK    0x00000002UL
#define SYS_PO_MEM_GENERIC6_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_WIDTH   1
#define SYS_PO_MEM_GENERIC6_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_SHIFT   1
#define SYS_PO_MEM_GENERIC6_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_SIGNED  0

/* Register GENERIC_MEM_CORE_ADDR (REGPO_MEM_GENERIC6) */
#define SYS_PO_MEM_GENERIC6_GENERIC_MEM_CORE_ADDR     0x0014
#define ABS_SYS_PO_MEM_GENERIC6_GENERIC_MEM_CORE_ADDR 0xA40092B4UL

#define SYS_PO_MEM_GENERIC6_GEN_MEM_CORE_ADDR_MASK    0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC6_GEN_MEM_CORE_ADDR_WIDTH   32
#define SYS_PO_MEM_GENERIC6_GEN_MEM_CORE_ADDR_SHIFT   0
#define SYS_PO_MEM_GENERIC6_GEN_MEM_CORE_ADDR_SIGNED  0

/* Register GENERIC_MEM_CORE_IQ_DATA (REGPO_MEM_GENERIC6) */
#define SYS_PO_MEM_GENERIC6_GENERIC_MEM_CORE_IQ_DATA     0x0018
#define ABS_SYS_PO_MEM_GENERIC6_GENERIC_MEM_CORE_IQ_DATA 0xA40092B8UL

#define SYS_PO_MEM_GENERIC6_GEN_MEM_CORE_IQ_DATA_MASK    0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC6_GEN_MEM_CORE_IQ_DATA_WIDTH   32
#define SYS_PO_MEM_GENERIC6_GEN_MEM_CORE_IQ_DATA_SHIFT   0
#define SYS_PO_MEM_GENERIC6_GEN_MEM_CORE_IQ_DATA_SIGNED  0

/* Register GENERIC_MEM_CORE_Q_DATA (REGPO_MEM_GENERIC6) */
#define SYS_PO_MEM_GENERIC6_GENERIC_MEM_CORE_Q_DATA     0x001C
#define ABS_SYS_PO_MEM_GENERIC6_GENERIC_MEM_CORE_Q_DATA 0xA40092BCUL

#define SYS_PO_MEM_GENERIC6_GEN_MEM_CORE_Q_DATA_MASK    0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC6_GEN_MEM_CORE_Q_DATA_WIDTH   32
#define SYS_PO_MEM_GENERIC6_GEN_MEM_CORE_Q_DATA_SHIFT   0
#define SYS_PO_MEM_GENERIC6_GEN_MEM_CORE_Q_DATA_SIGNED  0

/* Register PO_CAP_MEM_GEN_CFG_01 (REGPO_MEM_GENERIC7) */
#define SYS_PO_MEM_GENERIC7_PO_CAP_MEM_GEN_CFG_01              0x0000
#define ABS_SYS_PO_MEM_GENERIC7_PO_CAP_MEM_GEN_CFG_01          0xA40092C0UL

#define SYS_PO_MEM_GENERIC7_PAGE_NUMBER_MASK                   0x00000FFFUL
#define SYS_PO_MEM_GENERIC7_PAGE_NUMBER_WIDTH                  12
#define SYS_PO_MEM_GENERIC7_PAGE_NUMBER_SHIFT                  0
#define SYS_PO_MEM_GENERIC7_PAGE_NUMBER_SIGNED                 0

#define SYS_PO_MEM_GENERIC7_AUTO_SWITCH_MODE_MASK              0x00004000UL
#define SYS_PO_MEM_GENERIC7_AUTO_SWITCH_MODE_WIDTH             1
#define SYS_PO_MEM_GENERIC7_AUTO_SWITCH_MODE_SHIFT             14
#define SYS_PO_MEM_GENERIC7_AUTO_SWITCH_MODE_SIGNED            0

#define SYS_PO_MEM_GENERIC7_DISABLE_AUTO_RESET_POINTERS_MASK   0x00008000UL
#define SYS_PO_MEM_GENERIC7_DISABLE_AUTO_RESET_POINTERS_WIDTH  1
#define SYS_PO_MEM_GENERIC7_DISABLE_AUTO_RESET_POINTERS_SHIFT  15
#define SYS_PO_MEM_GENERIC7_DISABLE_AUTO_RESET_POINTERS_SIGNED 0

#define SYS_PO_MEM_GENERIC7_PLAYOUT_RX_EN_MASK                 0x00010000UL
#define SYS_PO_MEM_GENERIC7_PLAYOUT_RX_EN_WIDTH                1
#define SYS_PO_MEM_GENERIC7_PLAYOUT_RX_EN_SHIFT                16
#define SYS_PO_MEM_GENERIC7_PLAYOUT_RX_EN_SIGNED               0

#define SYS_PO_MEM_GENERIC7_CAPTURE_TX_EN_MASK                 0x00020000UL
#define SYS_PO_MEM_GENERIC7_CAPTURE_TX_EN_WIDTH                1
#define SYS_PO_MEM_GENERIC7_CAPTURE_TX_EN_SHIFT                17
#define SYS_PO_MEM_GENERIC7_CAPTURE_TX_EN_SIGNED               0

#define SYS_PO_MEM_GENERIC7_AUTO_CAP_MODE_MASK                 0x00040000UL
#define SYS_PO_MEM_GENERIC7_AUTO_CAP_MODE_WIDTH                1
#define SYS_PO_MEM_GENERIC7_AUTO_CAP_MODE_SHIFT                18
#define SYS_PO_MEM_GENERIC7_AUTO_CAP_MODE_SIGNED               0

#define SYS_PO_MEM_GENERIC7_PAGING_ENABLE_MASK                 0x00080000UL
#define SYS_PO_MEM_GENERIC7_PAGING_ENABLE_WIDTH                1
#define SYS_PO_MEM_GENERIC7_PAGING_ENABLE_SHIFT                19
#define SYS_PO_MEM_GENERIC7_PAGING_ENABLE_SIGNED               0

#define SYS_PO_MEM_GENERIC7_LOOPBACK_MODE_MASK                 0x00100000UL
#define SYS_PO_MEM_GENERIC7_LOOPBACK_MODE_WIDTH                1
#define SYS_PO_MEM_GENERIC7_LOOPBACK_MODE_SHIFT                20
#define SYS_PO_MEM_GENERIC7_LOOPBACK_MODE_SIGNED               0

#define SYS_PO_MEM_GENERIC7_SEPARATE_REGS_ACCESS_MASK          0x00200000UL
#define SYS_PO_MEM_GENERIC7_SEPARATE_REGS_ACCESS_WIDTH         1
#define SYS_PO_MEM_GENERIC7_SEPARATE_REGS_ACCESS_SHIFT         21
#define SYS_PO_MEM_GENERIC7_SEPARATE_REGS_ACCESS_SIGNED        0

#define SYS_PO_MEM_GENERIC7_MEMORY_MAPPED_MASK                 0x00400000UL
#define SYS_PO_MEM_GENERIC7_MEMORY_MAPPED_WIDTH                1
#define SYS_PO_MEM_GENERIC7_MEMORY_MAPPED_SHIFT                22
#define SYS_PO_MEM_GENERIC7_MEMORY_MAPPED_SIGNED               0

#define SYS_PO_MEM_GENERIC7_NON_ZERO_CAP_MASK                  0x00800000UL
#define SYS_PO_MEM_GENERIC7_NON_ZERO_CAP_WIDTH                 1
#define SYS_PO_MEM_GENERIC7_NON_ZERO_CAP_SHIFT                 23
#define SYS_PO_MEM_GENERIC7_NON_ZERO_CAP_SIGNED                0

#define SYS_PO_MEM_GENERIC7_PO_CAP_MEM_MODE_MASK               0x01000000UL
#define SYS_PO_MEM_GENERIC7_PO_CAP_MEM_MODE_WIDTH              1
#define SYS_PO_MEM_GENERIC7_PO_CAP_MEM_MODE_SHIFT              24
#define SYS_PO_MEM_GENERIC7_PO_CAP_MEM_MODE_SIGNED             0

#define SYS_PO_MEM_GENERIC7_ONE_SHOT_MASK                      0x02000000UL
#define SYS_PO_MEM_GENERIC7_ONE_SHOT_WIDTH                     1
#define SYS_PO_MEM_GENERIC7_ONE_SHOT_SHIFT                     25
#define SYS_PO_MEM_GENERIC7_ONE_SHOT_SIGNED                    0

#define SYS_PO_MEM_GENERIC7_IQ_GAIN_MASK                       0x1C000000UL
#define SYS_PO_MEM_GENERIC7_IQ_GAIN_WIDTH                      3
#define SYS_PO_MEM_GENERIC7_IQ_GAIN_SHIFT                      26
#define SYS_PO_MEM_GENERIC7_IQ_GAIN_SIGNED                     0

#define SYS_PO_MEM_GENERIC7_IQ_FORMAT_MASK                     0x20000000UL
#define SYS_PO_MEM_GENERIC7_IQ_FORMAT_WIDTH                    1
#define SYS_PO_MEM_GENERIC7_IQ_FORMAT_SHIFT                    29
#define SYS_PO_MEM_GENERIC7_IQ_FORMAT_SIGNED                   0

#define SYS_PO_MEM_GENERIC7_IQ_POLARITY_MASK                   0x40000000UL
#define SYS_PO_MEM_GENERIC7_IQ_POLARITY_WIDTH                  1
#define SYS_PO_MEM_GENERIC7_IQ_POLARITY_SHIFT                  30
#define SYS_PO_MEM_GENERIC7_IQ_POLARITY_SIGNED                 0

#define SYS_PO_MEM_GENERIC7_SOFT_RESET_MASK                    0x80000000UL
#define SYS_PO_MEM_GENERIC7_SOFT_RESET_WIDTH                   1
#define SYS_PO_MEM_GENERIC7_SOFT_RESET_SHIFT                   31
#define SYS_PO_MEM_GENERIC7_SOFT_RESET_SIGNED                  0

/* Register PO_CAP_MEM_GEN_CFG_02 (REGPO_MEM_GENERIC7) */
#define SYS_PO_MEM_GENERIC7_PO_CAP_MEM_GEN_CFG_02        0x0004
#define ABS_SYS_PO_MEM_GENERIC7_PO_CAP_MEM_GEN_CFG_02    0xA40092C4UL

#define SYS_PO_MEM_GENERIC7_PO_CAP_MEM_GEN_OFFSET_MASK   0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC7_PO_CAP_MEM_GEN_OFFSET_WIDTH  32
#define SYS_PO_MEM_GENERIC7_PO_CAP_MEM_GEN_OFFSET_SHIFT  0
#define SYS_PO_MEM_GENERIC7_PO_CAP_MEM_GEN_OFFSET_SIGNED 0

/* Register PO_CAP_MEM_GEN_CFG_03 (REGPO_MEM_GENERIC7) */
#define SYS_PO_MEM_GENERIC7_PO_CAP_MEM_GEN_CFG_03           0x0008
#define ABS_SYS_PO_MEM_GENERIC7_PO_CAP_MEM_GEN_CFG_03       0xA40092C8UL

#define SYS_PO_MEM_GENERIC7_PO_CAP_MEM_GEN_BASE_ADDR_MASK   0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC7_PO_CAP_MEM_GEN_BASE_ADDR_WIDTH  32
#define SYS_PO_MEM_GENERIC7_PO_CAP_MEM_GEN_BASE_ADDR_SHIFT  0
#define SYS_PO_MEM_GENERIC7_PO_CAP_MEM_GEN_BASE_ADDR_SIGNED 0

/* Register PO_CAP_MEM_GEN_CFG_04 (REGPO_MEM_GENERIC7) */
#define SYS_PO_MEM_GENERIC7_PO_CAP_MEM_GEN_CFG_04     0x000C
#define ABS_SYS_PO_MEM_GENERIC7_PO_CAP_MEM_GEN_CFG_04 0xA40092CCUL

#define SYS_PO_MEM_GENERIC7_IQ_LENGTH_MASK            0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC7_IQ_LENGTH_WIDTH           32
#define SYS_PO_MEM_GENERIC7_IQ_LENGTH_SHIFT           0
#define SYS_PO_MEM_GENERIC7_IQ_LENGTH_SIGNED          0

/* Register PO_CAP_MEM_GEN_EVENT_STATUS_AND_CLEAR (REGPO_MEM_GENERIC7) */
#define SYS_PO_MEM_GENERIC7_PO_CAP_MEM_GEN_EVENT_STATUS_AND_CLEAR       0x0010
#define ABS_SYS_PO_MEM_GENERIC7_PO_CAP_MEM_GEN_EVENT_STATUS_AND_CLEAR   0xA40092D0UL

#define SYS_PO_MEM_GENERIC7_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_MASK   0x00000001UL
#define SYS_PO_MEM_GENERIC7_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_WIDTH  1
#define SYS_PO_MEM_GENERIC7_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_SHIFT  0
#define SYS_PO_MEM_GENERIC7_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_SIGNED 0

#define SYS_PO_MEM_GENERIC7_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_MASK    0x00000002UL
#define SYS_PO_MEM_GENERIC7_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_WIDTH   1
#define SYS_PO_MEM_GENERIC7_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_SHIFT   1
#define SYS_PO_MEM_GENERIC7_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_SIGNED  0

/* Register GENERIC_MEM_CORE_ADDR (REGPO_MEM_GENERIC7) */
#define SYS_PO_MEM_GENERIC7_GENERIC_MEM_CORE_ADDR     0x0014
#define ABS_SYS_PO_MEM_GENERIC7_GENERIC_MEM_CORE_ADDR 0xA40092D4UL

#define SYS_PO_MEM_GENERIC7_GEN_MEM_CORE_ADDR_MASK    0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC7_GEN_MEM_CORE_ADDR_WIDTH   32
#define SYS_PO_MEM_GENERIC7_GEN_MEM_CORE_ADDR_SHIFT   0
#define SYS_PO_MEM_GENERIC7_GEN_MEM_CORE_ADDR_SIGNED  0

/* Register GENERIC_MEM_CORE_IQ_DATA (REGPO_MEM_GENERIC7) */
#define SYS_PO_MEM_GENERIC7_GENERIC_MEM_CORE_IQ_DATA     0x0018
#define ABS_SYS_PO_MEM_GENERIC7_GENERIC_MEM_CORE_IQ_DATA 0xA40092D8UL

#define SYS_PO_MEM_GENERIC7_GEN_MEM_CORE_IQ_DATA_MASK    0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC7_GEN_MEM_CORE_IQ_DATA_WIDTH   32
#define SYS_PO_MEM_GENERIC7_GEN_MEM_CORE_IQ_DATA_SHIFT   0
#define SYS_PO_MEM_GENERIC7_GEN_MEM_CORE_IQ_DATA_SIGNED  0

/* Register GENERIC_MEM_CORE_Q_DATA (REGPO_MEM_GENERIC7) */
#define SYS_PO_MEM_GENERIC7_GENERIC_MEM_CORE_Q_DATA     0x001C
#define ABS_SYS_PO_MEM_GENERIC7_GENERIC_MEM_CORE_Q_DATA 0xA40092DCUL

#define SYS_PO_MEM_GENERIC7_GEN_MEM_CORE_Q_DATA_MASK    0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC7_GEN_MEM_CORE_Q_DATA_WIDTH   32
#define SYS_PO_MEM_GENERIC7_GEN_MEM_CORE_Q_DATA_SHIFT   0
#define SYS_PO_MEM_GENERIC7_GEN_MEM_CORE_Q_DATA_SIGNED  0

/* Register PO_CAP_MEM_GEN_CFG_01 (REGPO_MEM_GENERIC8) */
#define SYS_PO_MEM_GENERIC8_PO_CAP_MEM_GEN_CFG_01              0x0000
#define ABS_SYS_PO_MEM_GENERIC8_PO_CAP_MEM_GEN_CFG_01          0xA40092E0UL

#define SYS_PO_MEM_GENERIC8_PAGE_NUMBER_MASK                   0x00000FFFUL
#define SYS_PO_MEM_GENERIC8_PAGE_NUMBER_WIDTH                  12
#define SYS_PO_MEM_GENERIC8_PAGE_NUMBER_SHIFT                  0
#define SYS_PO_MEM_GENERIC8_PAGE_NUMBER_SIGNED                 0

#define SYS_PO_MEM_GENERIC8_AUTO_SWITCH_MODE_MASK              0x00004000UL
#define SYS_PO_MEM_GENERIC8_AUTO_SWITCH_MODE_WIDTH             1
#define SYS_PO_MEM_GENERIC8_AUTO_SWITCH_MODE_SHIFT             14
#define SYS_PO_MEM_GENERIC8_AUTO_SWITCH_MODE_SIGNED            0

#define SYS_PO_MEM_GENERIC8_DISABLE_AUTO_RESET_POINTERS_MASK   0x00008000UL
#define SYS_PO_MEM_GENERIC8_DISABLE_AUTO_RESET_POINTERS_WIDTH  1
#define SYS_PO_MEM_GENERIC8_DISABLE_AUTO_RESET_POINTERS_SHIFT  15
#define SYS_PO_MEM_GENERIC8_DISABLE_AUTO_RESET_POINTERS_SIGNED 0

#define SYS_PO_MEM_GENERIC8_PLAYOUT_RX_EN_MASK                 0x00010000UL
#define SYS_PO_MEM_GENERIC8_PLAYOUT_RX_EN_WIDTH                1
#define SYS_PO_MEM_GENERIC8_PLAYOUT_RX_EN_SHIFT                16
#define SYS_PO_MEM_GENERIC8_PLAYOUT_RX_EN_SIGNED               0

#define SYS_PO_MEM_GENERIC8_CAPTURE_TX_EN_MASK                 0x00020000UL
#define SYS_PO_MEM_GENERIC8_CAPTURE_TX_EN_WIDTH                1
#define SYS_PO_MEM_GENERIC8_CAPTURE_TX_EN_SHIFT                17
#define SYS_PO_MEM_GENERIC8_CAPTURE_TX_EN_SIGNED               0

#define SYS_PO_MEM_GENERIC8_AUTO_CAP_MODE_MASK                 0x00040000UL
#define SYS_PO_MEM_GENERIC8_AUTO_CAP_MODE_WIDTH                1
#define SYS_PO_MEM_GENERIC8_AUTO_CAP_MODE_SHIFT                18
#define SYS_PO_MEM_GENERIC8_AUTO_CAP_MODE_SIGNED               0

#define SYS_PO_MEM_GENERIC8_PAGING_ENABLE_MASK                 0x00080000UL
#define SYS_PO_MEM_GENERIC8_PAGING_ENABLE_WIDTH                1
#define SYS_PO_MEM_GENERIC8_PAGING_ENABLE_SHIFT                19
#define SYS_PO_MEM_GENERIC8_PAGING_ENABLE_SIGNED               0

#define SYS_PO_MEM_GENERIC8_LOOPBACK_MODE_MASK                 0x00100000UL
#define SYS_PO_MEM_GENERIC8_LOOPBACK_MODE_WIDTH                1
#define SYS_PO_MEM_GENERIC8_LOOPBACK_MODE_SHIFT                20
#define SYS_PO_MEM_GENERIC8_LOOPBACK_MODE_SIGNED               0

#define SYS_PO_MEM_GENERIC8_SEPARATE_REGS_ACCESS_MASK          0x00200000UL
#define SYS_PO_MEM_GENERIC8_SEPARATE_REGS_ACCESS_WIDTH         1
#define SYS_PO_MEM_GENERIC8_SEPARATE_REGS_ACCESS_SHIFT         21
#define SYS_PO_MEM_GENERIC8_SEPARATE_REGS_ACCESS_SIGNED        0

#define SYS_PO_MEM_GENERIC8_MEMORY_MAPPED_MASK                 0x00400000UL
#define SYS_PO_MEM_GENERIC8_MEMORY_MAPPED_WIDTH                1
#define SYS_PO_MEM_GENERIC8_MEMORY_MAPPED_SHIFT                22
#define SYS_PO_MEM_GENERIC8_MEMORY_MAPPED_SIGNED               0

#define SYS_PO_MEM_GENERIC8_NON_ZERO_CAP_MASK                  0x00800000UL
#define SYS_PO_MEM_GENERIC8_NON_ZERO_CAP_WIDTH                 1
#define SYS_PO_MEM_GENERIC8_NON_ZERO_CAP_SHIFT                 23
#define SYS_PO_MEM_GENERIC8_NON_ZERO_CAP_SIGNED                0

#define SYS_PO_MEM_GENERIC8_PO_CAP_MEM_MODE_MASK               0x01000000UL
#define SYS_PO_MEM_GENERIC8_PO_CAP_MEM_MODE_WIDTH              1
#define SYS_PO_MEM_GENERIC8_PO_CAP_MEM_MODE_SHIFT              24
#define SYS_PO_MEM_GENERIC8_PO_CAP_MEM_MODE_SIGNED             0

#define SYS_PO_MEM_GENERIC8_ONE_SHOT_MASK                      0x02000000UL
#define SYS_PO_MEM_GENERIC8_ONE_SHOT_WIDTH                     1
#define SYS_PO_MEM_GENERIC8_ONE_SHOT_SHIFT                     25
#define SYS_PO_MEM_GENERIC8_ONE_SHOT_SIGNED                    0

#define SYS_PO_MEM_GENERIC8_IQ_GAIN_MASK                       0x1C000000UL
#define SYS_PO_MEM_GENERIC8_IQ_GAIN_WIDTH                      3
#define SYS_PO_MEM_GENERIC8_IQ_GAIN_SHIFT                      26
#define SYS_PO_MEM_GENERIC8_IQ_GAIN_SIGNED                     0

#define SYS_PO_MEM_GENERIC8_IQ_FORMAT_MASK                     0x20000000UL
#define SYS_PO_MEM_GENERIC8_IQ_FORMAT_WIDTH                    1
#define SYS_PO_MEM_GENERIC8_IQ_FORMAT_SHIFT                    29
#define SYS_PO_MEM_GENERIC8_IQ_FORMAT_SIGNED                   0

#define SYS_PO_MEM_GENERIC8_IQ_POLARITY_MASK                   0x40000000UL
#define SYS_PO_MEM_GENERIC8_IQ_POLARITY_WIDTH                  1
#define SYS_PO_MEM_GENERIC8_IQ_POLARITY_SHIFT                  30
#define SYS_PO_MEM_GENERIC8_IQ_POLARITY_SIGNED                 0

#define SYS_PO_MEM_GENERIC8_SOFT_RESET_MASK                    0x80000000UL
#define SYS_PO_MEM_GENERIC8_SOFT_RESET_WIDTH                   1
#define SYS_PO_MEM_GENERIC8_SOFT_RESET_SHIFT                   31
#define SYS_PO_MEM_GENERIC8_SOFT_RESET_SIGNED                  0

/* Register PO_CAP_MEM_GEN_CFG_02 (REGPO_MEM_GENERIC8) */
#define SYS_PO_MEM_GENERIC8_PO_CAP_MEM_GEN_CFG_02        0x0004
#define ABS_SYS_PO_MEM_GENERIC8_PO_CAP_MEM_GEN_CFG_02    0xA40092E4UL

#define SYS_PO_MEM_GENERIC8_PO_CAP_MEM_GEN_OFFSET_MASK   0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC8_PO_CAP_MEM_GEN_OFFSET_WIDTH  32
#define SYS_PO_MEM_GENERIC8_PO_CAP_MEM_GEN_OFFSET_SHIFT  0
#define SYS_PO_MEM_GENERIC8_PO_CAP_MEM_GEN_OFFSET_SIGNED 0

/* Register PO_CAP_MEM_GEN_CFG_03 (REGPO_MEM_GENERIC8) */
#define SYS_PO_MEM_GENERIC8_PO_CAP_MEM_GEN_CFG_03           0x0008
#define ABS_SYS_PO_MEM_GENERIC8_PO_CAP_MEM_GEN_CFG_03       0xA40092E8UL

#define SYS_PO_MEM_GENERIC8_PO_CAP_MEM_GEN_BASE_ADDR_MASK   0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC8_PO_CAP_MEM_GEN_BASE_ADDR_WIDTH  32
#define SYS_PO_MEM_GENERIC8_PO_CAP_MEM_GEN_BASE_ADDR_SHIFT  0
#define SYS_PO_MEM_GENERIC8_PO_CAP_MEM_GEN_BASE_ADDR_SIGNED 0

/* Register PO_CAP_MEM_GEN_CFG_04 (REGPO_MEM_GENERIC8) */
#define SYS_PO_MEM_GENERIC8_PO_CAP_MEM_GEN_CFG_04     0x000C
#define ABS_SYS_PO_MEM_GENERIC8_PO_CAP_MEM_GEN_CFG_04 0xA40092ECUL

#define SYS_PO_MEM_GENERIC8_IQ_LENGTH_MASK            0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC8_IQ_LENGTH_WIDTH           32
#define SYS_PO_MEM_GENERIC8_IQ_LENGTH_SHIFT           0
#define SYS_PO_MEM_GENERIC8_IQ_LENGTH_SIGNED          0

/* Register PO_CAP_MEM_GEN_EVENT_STATUS_AND_CLEAR (REGPO_MEM_GENERIC8) */
#define SYS_PO_MEM_GENERIC8_PO_CAP_MEM_GEN_EVENT_STATUS_AND_CLEAR       0x0010
#define ABS_SYS_PO_MEM_GENERIC8_PO_CAP_MEM_GEN_EVENT_STATUS_AND_CLEAR   0xA40092F0UL

#define SYS_PO_MEM_GENERIC8_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_MASK   0x00000001UL
#define SYS_PO_MEM_GENERIC8_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_WIDTH  1
#define SYS_PO_MEM_GENERIC8_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_SHIFT  0
#define SYS_PO_MEM_GENERIC8_PO_CAP_MEM_GEN_WRAP_STATUS_AND_CLEAR_SIGNED 0

#define SYS_PO_MEM_GENERIC8_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_MASK    0x00000002UL
#define SYS_PO_MEM_GENERIC8_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_WIDTH   1
#define SYS_PO_MEM_GENERIC8_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_SHIFT   1
#define SYS_PO_MEM_GENERIC8_PO_CAP_MEM_GEN_END_STATUS_AND_CLEAR_SIGNED  0

/* Register GENERIC_MEM_CORE_ADDR (REGPO_MEM_GENERIC8) */
#define SYS_PO_MEM_GENERIC8_GENERIC_MEM_CORE_ADDR     0x0014
#define ABS_SYS_PO_MEM_GENERIC8_GENERIC_MEM_CORE_ADDR 0xA40092F4UL

#define SYS_PO_MEM_GENERIC8_GEN_MEM_CORE_ADDR_MASK    0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC8_GEN_MEM_CORE_ADDR_WIDTH   32
#define SYS_PO_MEM_GENERIC8_GEN_MEM_CORE_ADDR_SHIFT   0
#define SYS_PO_MEM_GENERIC8_GEN_MEM_CORE_ADDR_SIGNED  0

/* Register GENERIC_MEM_CORE_IQ_DATA (REGPO_MEM_GENERIC8) */
#define SYS_PO_MEM_GENERIC8_GENERIC_MEM_CORE_IQ_DATA     0x0018
#define ABS_SYS_PO_MEM_GENERIC8_GENERIC_MEM_CORE_IQ_DATA 0xA40092F8UL

#define SYS_PO_MEM_GENERIC8_GEN_MEM_CORE_IQ_DATA_MASK    0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC8_GEN_MEM_CORE_IQ_DATA_WIDTH   32
#define SYS_PO_MEM_GENERIC8_GEN_MEM_CORE_IQ_DATA_SHIFT   0
#define SYS_PO_MEM_GENERIC8_GEN_MEM_CORE_IQ_DATA_SIGNED  0

/* Register GENERIC_MEM_CORE_Q_DATA (REGPO_MEM_GENERIC8) */
#define SYS_PO_MEM_GENERIC8_GENERIC_MEM_CORE_Q_DATA     0x001C
#define ABS_SYS_PO_MEM_GENERIC8_GENERIC_MEM_CORE_Q_DATA 0xA40092FCUL

#define SYS_PO_MEM_GENERIC8_GEN_MEM_CORE_Q_DATA_MASK    0xFFFFFFFFUL
#define SYS_PO_MEM_GENERIC8_GEN_MEM_CORE_Q_DATA_WIDTH   32
#define SYS_PO_MEM_GENERIC8_GEN_MEM_CORE_Q_DATA_SHIFT   0
#define SYS_PO_MEM_GENERIC8_GEN_MEM_CORE_Q_DATA_SIGNED  0

/* Register UCC_TSO_CONTROL_0_MIRROR (REGTSO_CAPS) */
#define SYS_TSO_CAPS_UCC_TSO_CONTROL_0_MIRROR     0x0000
#define ABS_SYS_TSO_CAPS_UCC_TSO_CONTROL_0_MIRROR 0xA4009300UL

#define SYS_TSO_CAPS_TS_STREAM_MODE_MASK          0x00000200UL
#define SYS_TSO_CAPS_TS_STREAM_MODE_WIDTH         1
#define SYS_TSO_CAPS_TS_STREAM_MODE_SHIFT         9
#define SYS_TSO_CAPS_TS_STREAM_MODE_SIGNED        0

#define SYS_TSO_CAPS_TS_VALID_INV_MASK            0x00000800UL
#define SYS_TSO_CAPS_TS_VALID_INV_WIDTH           1
#define SYS_TSO_CAPS_TS_VALID_INV_SHIFT           11
#define SYS_TSO_CAPS_TS_VALID_INV_SIGNED          0

#define SYS_TSO_CAPS_TS_CLOCK_INV_MASK            0x00001000UL
#define SYS_TSO_CAPS_TS_CLOCK_INV_WIDTH           1
#define SYS_TSO_CAPS_TS_CLOCK_INV_SHIFT           12
#define SYS_TSO_CAPS_TS_CLOCK_INV_SIGNED          0

#define SYS_TSO_CAPS_TS_CLOCK_GATE_MASK           0x00002000UL
#define SYS_TSO_CAPS_TS_CLOCK_GATE_WIDTH          1
#define SYS_TSO_CAPS_TS_CLOCK_GATE_SHIFT          13
#define SYS_TSO_CAPS_TS_CLOCK_GATE_SIGNED         0

#define SYS_TSO_CAPS_TS_DATA_ORDER_MASK           0x00004000UL
#define SYS_TSO_CAPS_TS_DATA_ORDER_WIDTH          1
#define SYS_TSO_CAPS_TS_DATA_ORDER_SHIFT          14
#define SYS_TSO_CAPS_TS_DATA_ORDER_SIGNED         0

/* Register UCC_TSO_CAP_CONTROL (REGTSO_CAPS) */
#define SYS_TSO_CAPS_UCC_TSO_CAP_CONTROL     0x0004
#define ABS_SYS_TSO_CAPS_UCC_TSO_CAP_CONTROL 0xA4009304UL

#define SYS_TSO_CAPS_TS_SYNC_ENABLE_MASK     0x00000001UL
#define SYS_TSO_CAPS_TS_SYNC_ENABLE_WIDTH    1
#define SYS_TSO_CAPS_TS_SYNC_ENABLE_SHIFT    0
#define SYS_TSO_CAPS_TS_SYNC_ENABLE_SIGNED   0

#define SYS_TSO_CAPS_TS_SYNC_WRAP_MASK       0x00000002UL
#define SYS_TSO_CAPS_TS_SYNC_WRAP_WIDTH      1
#define SYS_TSO_CAPS_TS_SYNC_WRAP_SHIFT      1
#define SYS_TSO_CAPS_TS_SYNC_WRAP_SIGNED     0

/* Register UCC_TSO_CAP_BASE (REGTSO_CAPS) */
#define SYS_TSO_CAPS_UCC_TSO_CAP_BASE     0x0008
#define ABS_SYS_TSO_CAPS_UCC_TSO_CAP_BASE 0xA4009308UL

#define SYS_TSO_CAPS_TSO_CAP_BASE_MASK    0x00FFFFFFUL
#define SYS_TSO_CAPS_TSO_CAP_BASE_WIDTH   24
#define SYS_TSO_CAPS_TSO_CAP_BASE_SHIFT   0
#define SYS_TSO_CAPS_TSO_CAP_BASE_SIGNED  0

/* Register UCC_TSO_CAP_LENGTH (REGTSO_CAPS) */
#define SYS_TSO_CAPS_UCC_TSO_CAP_LENGTH     0x000C
#define ABS_SYS_TSO_CAPS_UCC_TSO_CAP_LENGTH 0xA400930CUL

#define SYS_TSO_CAPS_TSO_CAP_LENGTH_MASK    0x00FFFFFFUL
#define SYS_TSO_CAPS_TSO_CAP_LENGTH_WIDTH   24
#define SYS_TSO_CAPS_TSO_CAP_LENGTH_SHIFT   0
#define SYS_TSO_CAPS_TSO_CAP_LENGTH_SIGNED  0

/* Register UCC_TSO_CAP_IRQ_ENABLE (REGTSO_CAPS) */
#define SYS_TSO_CAPS_UCC_TSO_CAP_IRQ_ENABLE              0x0010
#define ABS_SYS_TSO_CAPS_UCC_TSO_CAP_IRQ_ENABLE          0xA4009310UL

#define SYS_TSO_CAPS_TSO_CAP_HALF_FULL_IRQ_ENABLE_MASK   0x00000001UL
#define SYS_TSO_CAPS_TSO_CAP_HALF_FULL_IRQ_ENABLE_WIDTH  1
#define SYS_TSO_CAPS_TSO_CAP_HALF_FULL_IRQ_ENABLE_SHIFT  0
#define SYS_TSO_CAPS_TSO_CAP_HALF_FULL_IRQ_ENABLE_SIGNED 0

#define SYS_TSO_CAPS_TSO_CAP_FULL_IRQ_ENABLE_MASK        0x00000002UL
#define SYS_TSO_CAPS_TSO_CAP_FULL_IRQ_ENABLE_WIDTH       1
#define SYS_TSO_CAPS_TSO_CAP_FULL_IRQ_ENABLE_SHIFT       1
#define SYS_TSO_CAPS_TSO_CAP_FULL_IRQ_ENABLE_SIGNED      0

#define SYS_TSO_CAPS_TSO_CAP_SYNC_OVFL_IRQ_ENABLE_MASK   0x00000004UL
#define SYS_TSO_CAPS_TSO_CAP_SYNC_OVFL_IRQ_ENABLE_WIDTH  1
#define SYS_TSO_CAPS_TSO_CAP_SYNC_OVFL_IRQ_ENABLE_SHIFT  2
#define SYS_TSO_CAPS_TSO_CAP_SYNC_OVFL_IRQ_ENABLE_SIGNED 0

/* Register UCC_TSO_CAP_IRQ_STATUS (REGTSO_CAPS) */
#define SYS_TSO_CAPS_UCC_TSO_CAP_IRQ_STATUS              0x0014
#define ABS_SYS_TSO_CAPS_UCC_TSO_CAP_IRQ_STATUS          0xA4009314UL

#define SYS_TSO_CAPS_TSO_CAP_HALF_FULL_IRQ_STATUS_MASK   0x00000001UL
#define SYS_TSO_CAPS_TSO_CAP_HALF_FULL_IRQ_STATUS_WIDTH  1
#define SYS_TSO_CAPS_TSO_CAP_HALF_FULL_IRQ_STATUS_SHIFT  0
#define SYS_TSO_CAPS_TSO_CAP_HALF_FULL_IRQ_STATUS_SIGNED 0

#define SYS_TSO_CAPS_TSO_CAP_FULL_IRQ_STATUS_MASK        0x00000002UL
#define SYS_TSO_CAPS_TSO_CAP_FULL_IRQ_STATUS_WIDTH       1
#define SYS_TSO_CAPS_TSO_CAP_FULL_IRQ_STATUS_SHIFT       1
#define SYS_TSO_CAPS_TSO_CAP_FULL_IRQ_STATUS_SIGNED      0

#define SYS_TSO_CAPS_TSO_CAP_SYNC_OVFL_STATUS_MASK       0x00000004UL
#define SYS_TSO_CAPS_TSO_CAP_SYNC_OVFL_STATUS_WIDTH      1
#define SYS_TSO_CAPS_TSO_CAP_SYNC_OVFL_STATUS_SHIFT      2
#define SYS_TSO_CAPS_TSO_CAP_SYNC_OVFL_STATUS_SIGNED     0

/* Register UCC_TSO_CAP_IRQ_CLEAR (REGTSO_CAPS) */
#define SYS_TSO_CAPS_UCC_TSO_CAP_IRQ_CLEAR              0x0018
#define ABS_SYS_TSO_CAPS_UCC_TSO_CAP_IRQ_CLEAR          0xA4009318UL

#define SYS_TSO_CAPS_TSO_CAP_HALF_FULL_IRQ_CLEAR_MASK   0x00000001UL
#define SYS_TSO_CAPS_TSO_CAP_HALF_FULL_IRQ_CLEAR_WIDTH  1
#define SYS_TSO_CAPS_TSO_CAP_HALF_FULL_IRQ_CLEAR_SHIFT  0
#define SYS_TSO_CAPS_TSO_CAP_HALF_FULL_IRQ_CLEAR_SIGNED 0

#define SYS_TSO_CAPS_TSO_CAP_FULL_IRQ_CLEAR_MASK        0x00000002UL
#define SYS_TSO_CAPS_TSO_CAP_FULL_IRQ_CLEAR_WIDTH       1
#define SYS_TSO_CAPS_TSO_CAP_FULL_IRQ_CLEAR_SHIFT       1
#define SYS_TSO_CAPS_TSO_CAP_FULL_IRQ_CLEAR_SIGNED      0

#define SYS_TSO_CAPS_TSO_CAP_SYNC_OVFL_IRQ_CLEAR_MASK   0x00000004UL
#define SYS_TSO_CAPS_TSO_CAP_SYNC_OVFL_IRQ_CLEAR_WIDTH  1
#define SYS_TSO_CAPS_TSO_CAP_SYNC_OVFL_IRQ_CLEAR_SHIFT  2
#define SYS_TSO_CAPS_TSO_CAP_SYNC_OVFL_IRQ_CLEAR_SIGNED 0

/* Register EXT_RAM_MEASURE_CONTROL1 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_MEASURE_CONTROL1     0x0000
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_MEASURE_CONTROL1 0xA4009400UL

#define SYS_EXT_RAM_MEAS_PERIOD_MASK                  0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_PERIOD_WIDTH                 20
#define SYS_EXT_RAM_MEAS_PERIOD_SHIFT                 0
#define SYS_EXT_RAM_MEAS_PERIOD_SIGNED                0

#define SYS_EXT_RAM_MEAS_INITIALISE_MASK              0x80000000UL
#define SYS_EXT_RAM_MEAS_INITIALISE_WIDTH             1
#define SYS_EXT_RAM_MEAS_INITIALISE_SHIFT             31
#define SYS_EXT_RAM_MEAS_INITIALISE_SIGNED            0

/* Register EXT_RAM_MEASURE_CONTROL2 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_MEASURE_CONTROL2     0x0004
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_MEASURE_CONTROL2 0xA4009404UL

#define SYS_EXT_RAM_MEAS_MEASUREMENTS_MASK            0x000003FFUL
#define SYS_EXT_RAM_MEAS_MEASUREMENTS_WIDTH           10
#define SYS_EXT_RAM_MEAS_MEASUREMENTS_SHIFT           0
#define SYS_EXT_RAM_MEAS_MEASUREMENTS_SIGNED          0

/* Register EXT_RAM_MEASURE_STATUS (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_MEASURE_STATUS     0x0008
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_MEASURE_STATUS 0xA4009408UL

#define SYS_EXT_RAM_MEAS_FIFO_ENTRIES_MASK          0x000007FFUL
#define SYS_EXT_RAM_MEAS_FIFO_ENTRIES_WIDTH         11
#define SYS_EXT_RAM_MEAS_FIFO_ENTRIES_SHIFT         0
#define SYS_EXT_RAM_MEAS_FIFO_ENTRIES_SIGNED        0

#define SYS_EXT_RAM_MEAS_MEASUREMENTS_DONE_MASK     0x80000000UL
#define SYS_EXT_RAM_MEAS_MEASUREMENTS_DONE_WIDTH    1
#define SYS_EXT_RAM_MEAS_MEASUREMENTS_DONE_SHIFT    31
#define SYS_EXT_RAM_MEAS_MEASUREMENTS_DONE_SIGNED   0

/* Register EXT_RAM_MEASURE_FIFO_CONTROL (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_MEASURE_FIFO_CONTROL     0x000C
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_MEASURE_FIFO_CONTROL 0xA400940CUL

#define SYS_EXT_RAM_MEAS_NEXT_ENTRY_MASK                  0x80000000UL
#define SYS_EXT_RAM_MEAS_NEXT_ENTRY_WIDTH                 1
#define SYS_EXT_RAM_MEAS_NEXT_ENTRY_SHIFT                 31
#define SYS_EXT_RAM_MEAS_NEXT_ENTRY_SIGNED                0

/* Register EXT_RAM_META_READ_BURSTS_0 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_0            0x0080
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_0        0xA4009480UL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_0_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_0_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_0_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_0_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_1 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_1            0x0084
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_1        0xA4009484UL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_1_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_1_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_1_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_1_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_2 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_2            0x0088
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_2        0xA4009488UL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_2_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_2_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_2_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_2_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_3 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_3            0x008C
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_3        0xA400948CUL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_3_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_3_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_3_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_3_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_4 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_4            0x0090
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_4        0xA4009490UL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_4_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_4_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_4_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_4_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_5 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_5            0x0094
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_5        0xA4009494UL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_5_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_5_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_5_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_5_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_6 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_6            0x0098
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_6        0xA4009498UL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_6_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_6_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_6_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_6_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_7 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_7            0x009C
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_7        0xA400949CUL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_7_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_7_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_7_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_7_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_8 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_8            0x00A0
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_8        0xA40094A0UL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_8_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_8_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_8_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_8_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_9 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_9            0x00A4
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_9        0xA40094A4UL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_9_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_9_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_9_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_9_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_10 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_10            0x00A8
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_10        0xA40094A8UL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_10_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_10_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_10_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_10_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_11 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_11            0x00AC
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_11        0xA40094ACUL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_11_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_11_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_11_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_11_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_12 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_12            0x00B0
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_12        0xA40094B0UL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_12_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_12_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_12_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_12_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_13 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_13            0x00B4
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_13        0xA40094B4UL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_13_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_13_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_13_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_13_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_14 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_14            0x00B8
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_14        0xA40094B8UL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_14_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_14_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_14_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_14_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_15 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_15            0x00BC
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_15        0xA40094BCUL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_15_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_15_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_15_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_15_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_16 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_16            0x00C0
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_16        0xA40094C0UL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_16_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_16_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_16_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_16_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_17 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_17            0x00C4
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_17        0xA40094C4UL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_17_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_17_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_17_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_17_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_18 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_18            0x00C8
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_18        0xA40094C8UL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_18_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_18_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_18_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_18_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_19 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_19            0x00CC
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_19        0xA40094CCUL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_19_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_19_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_19_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_19_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_20 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_20            0x00D0
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_20        0xA40094D0UL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_20_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_20_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_20_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_20_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_21 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_21            0x00D4
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_21        0xA40094D4UL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_21_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_21_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_21_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_21_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_22 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_22            0x00D8
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_22        0xA40094D8UL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_22_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_22_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_22_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_22_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_23 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_23            0x00DC
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_23        0xA40094DCUL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_23_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_23_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_23_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_23_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_24 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_24            0x00E0
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_24        0xA40094E0UL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_24_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_24_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_24_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_24_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_25 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_25            0x00E4
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_25        0xA40094E4UL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_25_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_25_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_25_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_25_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_26 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_26            0x00E8
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_26        0xA40094E8UL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_26_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_26_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_26_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_26_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_27 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_27            0x00EC
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_27        0xA40094ECUL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_27_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_27_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_27_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_27_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_28 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_28            0x00F0
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_28        0xA40094F0UL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_28_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_28_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_28_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_28_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_29 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_29            0x00F4
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_29        0xA40094F4UL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_29_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_29_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_29_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_29_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_30 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_30            0x00F8
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_30        0xA40094F8UL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_30_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_30_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_30_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_30_SIGNED 0

/* Register EXT_RAM_META_READ_BURSTS_31 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_31            0x00FC
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_READ_BURSTS_31        0xA40094FCUL

#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_31_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_31_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_31_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_READ_BURSTS_MEASUREMENT_31_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_0 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_0            0x0100
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_0        0xA4009500UL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_0_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_0_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_0_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_0_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_1 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_1            0x0104
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_1        0xA4009504UL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_1_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_1_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_1_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_1_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_2 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_2            0x0108
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_2        0xA4009508UL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_2_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_2_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_2_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_2_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_3 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_3            0x010C
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_3        0xA400950CUL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_3_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_3_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_3_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_3_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_4 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_4            0x0110
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_4        0xA4009510UL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_4_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_4_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_4_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_4_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_5 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_5            0x0114
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_5        0xA4009514UL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_5_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_5_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_5_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_5_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_6 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_6            0x0118
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_6        0xA4009518UL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_6_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_6_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_6_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_6_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_7 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_7            0x011C
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_7        0xA400951CUL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_7_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_7_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_7_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_7_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_8 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_8            0x0120
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_8        0xA4009520UL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_8_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_8_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_8_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_8_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_9 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_9            0x0124
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_9        0xA4009524UL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_9_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_9_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_9_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_9_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_10 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_10            0x0128
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_10        0xA4009528UL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_10_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_10_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_10_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_10_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_11 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_11            0x012C
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_11        0xA400952CUL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_11_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_11_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_11_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_11_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_12 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_12            0x0130
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_12        0xA4009530UL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_12_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_12_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_12_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_12_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_13 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_13            0x0134
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_13        0xA4009534UL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_13_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_13_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_13_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_13_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_14 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_14            0x0138
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_14        0xA4009538UL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_14_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_14_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_14_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_14_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_15 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_15            0x013C
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_15        0xA400953CUL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_15_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_15_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_15_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_15_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_16 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_16            0x0140
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_16        0xA4009540UL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_16_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_16_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_16_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_16_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_17 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_17            0x0144
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_17        0xA4009544UL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_17_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_17_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_17_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_17_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_18 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_18            0x0148
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_18        0xA4009548UL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_18_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_18_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_18_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_18_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_19 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_19            0x014C
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_19        0xA400954CUL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_19_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_19_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_19_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_19_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_20 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_20            0x0150
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_20        0xA4009550UL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_20_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_20_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_20_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_20_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_21 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_21            0x0154
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_21        0xA4009554UL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_21_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_21_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_21_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_21_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_22 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_22            0x0158
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_22        0xA4009558UL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_22_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_22_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_22_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_22_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_23 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_23            0x015C
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_23        0xA400955CUL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_23_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_23_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_23_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_23_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_24 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_24            0x0160
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_24        0xA4009560UL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_24_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_24_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_24_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_24_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_25 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_25            0x0164
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_25        0xA4009564UL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_25_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_25_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_25_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_25_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_26 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_26            0x0168
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_26        0xA4009568UL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_26_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_26_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_26_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_26_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_27 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_27            0x016C
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_27        0xA400956CUL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_27_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_27_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_27_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_27_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_28 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_28            0x0170
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_28        0xA4009570UL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_28_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_28_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_28_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_28_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_29 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_29            0x0174
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_29        0xA4009574UL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_29_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_29_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_29_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_29_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_30 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_30            0x0178
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_30        0xA4009578UL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_30_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_30_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_30_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_30_SIGNED 0

/* Register EXT_RAM_META_WRITE_BURSTS_31 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_31            0x017C
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_META_WRITE_BURSTS_31        0xA400957CUL

#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_31_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_31_WIDTH  20
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_31_SHIFT  0
#define SYS_EXT_RAM_MEAS_META_WRITE_BURSTS_MEASUREMENT_31_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_0 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_0            0x0180
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_0        0xA4009580UL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_0_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_0_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_0_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_0_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_1 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_1            0x0184
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_1        0xA4009584UL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_1_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_1_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_1_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_1_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_2 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_2            0x0188
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_2        0xA4009588UL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_2_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_2_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_2_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_2_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_3 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_3            0x018C
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_3        0xA400958CUL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_3_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_3_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_3_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_3_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_4 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_4            0x0190
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_4        0xA4009590UL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_4_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_4_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_4_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_4_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_5 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_5            0x0194
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_5        0xA4009594UL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_5_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_5_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_5_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_5_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_6 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_6            0x0198
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_6        0xA4009598UL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_6_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_6_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_6_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_6_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_7 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_7            0x019C
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_7        0xA400959CUL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_7_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_7_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_7_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_7_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_8 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_8            0x01A0
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_8        0xA40095A0UL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_8_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_8_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_8_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_8_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_9 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_9            0x01A4
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_9        0xA40095A4UL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_9_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_9_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_9_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_9_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_10 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_10            0x01A8
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_10        0xA40095A8UL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_10_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_10_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_10_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_10_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_11 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_11            0x01AC
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_11        0xA40095ACUL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_11_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_11_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_11_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_11_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_12 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_12            0x01B0
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_12        0xA40095B0UL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_12_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_12_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_12_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_12_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_13 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_13            0x01B4
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_13        0xA40095B4UL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_13_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_13_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_13_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_13_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_14 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_14            0x01B8
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_14        0xA40095B8UL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_14_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_14_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_14_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_14_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_15 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_15            0x01BC
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_15        0xA40095BCUL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_15_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_15_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_15_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_15_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_16 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_16            0x01C0
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_16        0xA40095C0UL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_16_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_16_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_16_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_16_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_17 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_17            0x01C4
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_17        0xA40095C4UL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_17_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_17_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_17_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_17_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_18 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_18            0x01C8
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_18        0xA40095C8UL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_18_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_18_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_18_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_18_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_19 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_19            0x01CC
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_19        0xA40095CCUL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_19_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_19_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_19_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_19_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_20 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_20            0x01D0
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_20        0xA40095D0UL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_20_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_20_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_20_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_20_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_21 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_21            0x01D4
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_21        0xA40095D4UL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_21_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_21_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_21_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_21_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_22 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_22            0x01D8
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_22        0xA40095D8UL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_22_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_22_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_22_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_22_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_23 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_23            0x01DC
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_23        0xA40095DCUL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_23_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_23_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_23_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_23_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_24 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_24            0x01E0
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_24        0xA40095E0UL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_24_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_24_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_24_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_24_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_25 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_25            0x01E4
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_25        0xA40095E4UL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_25_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_25_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_25_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_25_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_26 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_26            0x01E8
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_26        0xA40095E8UL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_26_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_26_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_26_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_26_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_27 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_27            0x01EC
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_27        0xA40095ECUL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_27_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_27_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_27_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_27_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_28 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_28            0x01F0
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_28        0xA40095F0UL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_28_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_28_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_28_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_28_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_29 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_29            0x01F4
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_29        0xA40095F4UL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_29_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_29_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_29_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_29_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_30 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_30            0x01F8
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_30        0xA40095F8UL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_30_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_30_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_30_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_30_SIGNED 0

/* Register EXT_RAM_EDC_READ_BURSTS_31 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_31            0x01FC
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_READ_BURSTS_31        0xA40095FCUL

#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_31_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_31_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_31_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_READ_BURSTS_MEASUREMENT_31_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_0 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_0            0x0200
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_0        0xA4009600UL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_0_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_0_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_0_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_0_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_1 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_1            0x0204
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_1        0xA4009604UL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_1_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_1_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_1_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_1_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_2 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_2            0x0208
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_2        0xA4009608UL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_2_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_2_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_2_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_2_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_3 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_3            0x020C
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_3        0xA400960CUL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_3_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_3_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_3_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_3_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_4 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_4            0x0210
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_4        0xA4009610UL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_4_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_4_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_4_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_4_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_5 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_5            0x0214
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_5        0xA4009614UL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_5_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_5_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_5_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_5_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_6 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_6            0x0218
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_6        0xA4009618UL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_6_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_6_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_6_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_6_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_7 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_7            0x021C
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_7        0xA400961CUL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_7_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_7_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_7_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_7_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_8 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_8            0x0220
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_8        0xA4009620UL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_8_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_8_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_8_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_8_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_9 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_9            0x0224
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_9        0xA4009624UL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_9_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_9_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_9_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_9_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_10 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_10            0x0228
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_10        0xA4009628UL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_10_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_10_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_10_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_10_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_11 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_11            0x022C
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_11        0xA400962CUL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_11_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_11_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_11_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_11_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_12 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_12            0x0230
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_12        0xA4009630UL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_12_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_12_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_12_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_12_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_13 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_13            0x0234
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_13        0xA4009634UL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_13_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_13_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_13_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_13_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_14 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_14            0x0238
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_14        0xA4009638UL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_14_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_14_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_14_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_14_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_15 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_15            0x023C
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_15        0xA400963CUL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_15_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_15_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_15_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_15_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_16 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_16            0x0240
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_16        0xA4009640UL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_16_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_16_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_16_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_16_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_17 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_17            0x0244
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_17        0xA4009644UL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_17_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_17_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_17_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_17_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_18 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_18            0x0248
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_18        0xA4009648UL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_18_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_18_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_18_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_18_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_19 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_19            0x024C
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_19        0xA400964CUL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_19_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_19_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_19_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_19_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_20 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_20            0x0250
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_20        0xA4009650UL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_20_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_20_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_20_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_20_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_21 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_21            0x0254
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_21        0xA4009654UL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_21_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_21_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_21_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_21_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_22 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_22            0x0258
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_22        0xA4009658UL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_22_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_22_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_22_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_22_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_23 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_23            0x025C
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_23        0xA400965CUL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_23_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_23_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_23_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_23_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_24 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_24            0x0260
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_24        0xA4009660UL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_24_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_24_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_24_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_24_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_25 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_25            0x0264
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_25        0xA4009664UL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_25_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_25_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_25_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_25_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_26 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_26            0x0268
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_26        0xA4009668UL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_26_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_26_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_26_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_26_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_27 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_27            0x026C
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_27        0xA400966CUL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_27_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_27_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_27_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_27_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_28 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_28            0x0270
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_28        0xA4009670UL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_28_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_28_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_28_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_28_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_29 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_29            0x0274
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_29        0xA4009674UL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_29_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_29_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_29_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_29_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_30 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_30            0x0278
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_30        0xA4009678UL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_30_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_30_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_30_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_30_SIGNED 0

/* Register EXT_RAM_EDC_WRITE_BURSTS_31 (REGEXT_RAM_MEAS) */
#define SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_31            0x027C
#define ABS_SYS_EXT_RAM_MEAS_EXT_RAM_EDC_WRITE_BURSTS_31        0xA400967CUL

#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_31_MASK   0x000FFFFFUL
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_31_WIDTH  20
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_31_SHIFT  0
#define SYS_EXT_RAM_MEAS_EDC_WRITE_BURSTS_MEASUREMENT_31_SIGNED 0

/* Register FPGA_SEN (REGKUROI) */
#define SYS_KUROI_FPGA_SEN     0x0000
#define ABS_SYS_KUROI_FPGA_SEN 0xA4022F00UL

#define SYS_KUROI_SEN_MASK     0x00000001UL
#define SYS_KUROI_SEN_WIDTH    1
#define SYS_KUROI_SEN_SHIFT    0
#define SYS_KUROI_SEN_SIGNED   0

/* Register USE_SPI (REGKUROI) */
#define SYS_KUROI_USE_SPI        0x0004
#define ABS_SYS_KUROI_USE_SPI    0xA4022F04UL

#define SYS_KUROI_USE_SPI_MASK   0x00000003UL
#define SYS_KUROI_USE_SPI_WIDTH  2
#define SYS_KUROI_USE_SPI_SHIFT  0
#define SYS_KUROI_USE_SPI_SIGNED 0

/* Register USB_INPUT_SELECT (REGKUROI) */
#define SYS_KUROI_USB_INPUT_SELECT         0x0008
#define ABS_SYS_KUROI_USB_INPUT_SELECT     0xA4022F08UL

#define SYS_KUROI_USB_INPUT_SELECT_MASK    0x00000001UL
#define SYS_KUROI_USB_INPUT_SELECT_WIDTH   1
#define SYS_KUROI_USB_INPUT_SELECT_SHIFT   0
#define SYS_KUROI_USB_INPUT_SELECT_SIGNED  0

#define SYS_KUROI_USB_TEST_MASK            0x00000002UL
#define SYS_KUROI_USB_TEST_WIDTH           1
#define SYS_KUROI_USB_TEST_SHIFT           1
#define SYS_KUROI_USB_TEST_SIGNED          0

#define SYS_KUROI_TS_SOFT_RESET_MASK       0x00000010UL
#define SYS_KUROI_TS_SOFT_RESET_WIDTH      1
#define SYS_KUROI_TS_SOFT_RESET_SHIFT      4
#define SYS_KUROI_TS_SOFT_RESET_SIGNED     0

#define SYS_KUROI_TSO_INPUT_MONITOR_MASK   0x00000060UL
#define SYS_KUROI_TSO_INPUT_MONITOR_WIDTH  2
#define SYS_KUROI_TSO_INPUT_MONITOR_SHIFT  5
#define SYS_KUROI_TSO_INPUT_MONITOR_SIGNED 0

/* Register MIRROR_ECP_TSO_CONTROL_0 (REGKUROI) */
#define SYS_KUROI_MIRROR_ECP_TSO_CONTROL_0     0x000C
#define ABS_SYS_KUROI_MIRROR_ECP_TSO_CONTROL_0 0xA4022F0CUL

#define SYS_KUROI_TS_STREAM_MODE_MASK          0x00000200UL
#define SYS_KUROI_TS_STREAM_MODE_WIDTH         1
#define SYS_KUROI_TS_STREAM_MODE_SHIFT         9
#define SYS_KUROI_TS_STREAM_MODE_SIGNED        0

#define SYS_KUROI_TS_ERR_INV_MASK              0x00000400UL
#define SYS_KUROI_TS_ERR_INV_WIDTH             1
#define SYS_KUROI_TS_ERR_INV_SHIFT             10
#define SYS_KUROI_TS_ERR_INV_SIGNED            0

#define SYS_KUROI_TS_VALID_INV_MASK            0x00000800UL
#define SYS_KUROI_TS_VALID_INV_WIDTH           1
#define SYS_KUROI_TS_VALID_INV_SHIFT           11
#define SYS_KUROI_TS_VALID_INV_SIGNED          0

#define SYS_KUROI_TS_CLOCK_INV_MASK            0x00001000UL
#define SYS_KUROI_TS_CLOCK_INV_WIDTH           1
#define SYS_KUROI_TS_CLOCK_INV_SHIFT           12
#define SYS_KUROI_TS_CLOCK_INV_SIGNED          0

#define SYS_KUROI_TS_CLOCK_GATE_MASK           0x00002000UL
#define SYS_KUROI_TS_CLOCK_GATE_WIDTH          1
#define SYS_KUROI_TS_CLOCK_GATE_SHIFT          13
#define SYS_KUROI_TS_CLOCK_GATE_SIGNED         0

#define SYS_KUROI_TS_DATA_ORDER_MASK           0x00004000UL
#define SYS_KUROI_TS_DATA_ORDER_WIDTH          1
#define SYS_KUROI_TS_DATA_ORDER_SHIFT          14
#define SYS_KUROI_TS_DATA_ORDER_SIGNED         0

/* Register TS_USB_IRQ_ENABLE (REGKUROI) */
#define SYS_KUROI_TS_USB_IRQ_ENABLE         0x0010
#define ABS_SYS_KUROI_TS_USB_IRQ_ENABLE     0xA4022F10UL

#define SYS_KUROI_TS_USB_IRQ_ENABLE_MASK    0x00000001UL
#define SYS_KUROI_TS_USB_IRQ_ENABLE_WIDTH   1
#define SYS_KUROI_TS_USB_IRQ_ENABLE_SHIFT   0
#define SYS_KUROI_TS_USB_IRQ_ENABLE_SIGNED  0

#define SYS_KUROI_TS_SYNC_IRQ_ENABLE_MASK   0x00000002UL
#define SYS_KUROI_TS_SYNC_IRQ_ENABLE_WIDTH  1
#define SYS_KUROI_TS_SYNC_IRQ_ENABLE_SHIFT  1
#define SYS_KUROI_TS_SYNC_IRQ_ENABLE_SIGNED 0

/* Register TS_USB_IRQ_STATUS (REGKUROI) */
#define SYS_KUROI_TS_USB_IRQ_STATUS         0x0014
#define ABS_SYS_KUROI_TS_USB_IRQ_STATUS     0xA4022F14UL

#define SYS_KUROI_TS_USB_IRQ_STATUS_MASK    0x00000001UL
#define SYS_KUROI_TS_USB_IRQ_STATUS_WIDTH   1
#define SYS_KUROI_TS_USB_IRQ_STATUS_SHIFT   0
#define SYS_KUROI_TS_USB_IRQ_STATUS_SIGNED  0

#define SYS_KUROI_TS_SYNC_IRQ_STATUS_MASK   0x00000002UL
#define SYS_KUROI_TS_SYNC_IRQ_STATUS_WIDTH  1
#define SYS_KUROI_TS_SYNC_IRQ_STATUS_SHIFT  1
#define SYS_KUROI_TS_SYNC_IRQ_STATUS_SIGNED 0

/* Register TS_USB_IRQ_CLEAR (REGKUROI) */
#define SYS_KUROI_TS_USB_IRQ_CLEAR         0x0018
#define ABS_SYS_KUROI_TS_USB_IRQ_CLEAR     0xA4022F18UL

#define SYS_KUROI_TS_USB_IRQ_CLEAR_MASK    0x00000001UL
#define SYS_KUROI_TS_USB_IRQ_CLEAR_WIDTH   1
#define SYS_KUROI_TS_USB_IRQ_CLEAR_SHIFT   0
#define SYS_KUROI_TS_USB_IRQ_CLEAR_SIGNED  0

#define SYS_KUROI_TS_SYNC_IRQ_CLEAR_MASK   0x00000002UL
#define SYS_KUROI_TS_SYNC_IRQ_CLEAR_WIDTH  1
#define SYS_KUROI_TS_SYNC_IRQ_CLEAR_SHIFT  1
#define SYS_KUROI_TS_SYNC_IRQ_CLEAR_SIGNED 0

/* Register FPGA_VERSION (REGKUROI) */
#define SYS_KUROI_FPGA_VERSION        0x001C
#define ABS_SYS_KUROI_FPGA_VERSION    0xA4022F1CUL

#define SYS_KUROI_FPGA_VERSION_MASK   0x0000FFFFUL
#define SYS_KUROI_FPGA_VERSION_WIDTH  16
#define SYS_KUROI_FPGA_VERSION_SHIFT  0
#define SYS_KUROI_FPGA_VERSION_SIGNED 0

/* Register ADC_OTR_ENABLE (REGKUROI) */
#define SYS_KUROI_ADC_OTR_ENABLE             0x0020
#define ABS_SYS_KUROI_ADC_OTR_ENABLE         0xA4022F20UL

#define SYS_KUROI_ADC1_OTR_IRQ_ENABLE_MASK   0x00000001UL
#define SYS_KUROI_ADC1_OTR_IRQ_ENABLE_WIDTH  1
#define SYS_KUROI_ADC1_OTR_IRQ_ENABLE_SHIFT  0
#define SYS_KUROI_ADC1_OTR_IRQ_ENABLE_SIGNED 0

#define SYS_KUROI_ADC2_OTR_IRQ_ENABLE_MASK   0x00000002UL
#define SYS_KUROI_ADC2_OTR_IRQ_ENABLE_WIDTH  1
#define SYS_KUROI_ADC2_OTR_IRQ_ENABLE_SHIFT  1
#define SYS_KUROI_ADC2_OTR_IRQ_ENABLE_SIGNED 0

#define SYS_KUROI_ADC3_OTR_IRQ_ENABLE_MASK   0x00000004UL
#define SYS_KUROI_ADC3_OTR_IRQ_ENABLE_WIDTH  1
#define SYS_KUROI_ADC3_OTR_IRQ_ENABLE_SHIFT  2
#define SYS_KUROI_ADC3_OTR_IRQ_ENABLE_SIGNED 0

/* Register ADC_OTR_STATUS (REGKUROI) */
#define SYS_KUROI_ADC_OTR_STATUS             0x0024
#define ABS_SYS_KUROI_ADC_OTR_STATUS         0xA4022F24UL

#define SYS_KUROI_ADC1_OTR_IRQ_STATUS_MASK   0x00000001UL
#define SYS_KUROI_ADC1_OTR_IRQ_STATUS_WIDTH  1
#define SYS_KUROI_ADC1_OTR_IRQ_STATUS_SHIFT  0
#define SYS_KUROI_ADC1_OTR_IRQ_STATUS_SIGNED 0

#define SYS_KUROI_ADC2_OTR_IRQ_STATUS_MASK   0x00000002UL
#define SYS_KUROI_ADC2_OTR_IRQ_STATUS_WIDTH  1
#define SYS_KUROI_ADC2_OTR_IRQ_STATUS_SHIFT  1
#define SYS_KUROI_ADC2_OTR_IRQ_STATUS_SIGNED 0

#define SYS_KUROI_ADC3_OTR_IRQ_STATUS_MASK   0x00000004UL
#define SYS_KUROI_ADC3_OTR_IRQ_STATUS_WIDTH  1
#define SYS_KUROI_ADC3_OTR_IRQ_STATUS_SHIFT  2
#define SYS_KUROI_ADC3_OTR_IRQ_STATUS_SIGNED 0

/* Register ADC_OTR_CLEAR (REGKUROI) */
#define SYS_KUROI_ADC_OTR_CLEAR             0x0028
#define ABS_SYS_KUROI_ADC_OTR_CLEAR         0xA4022F28UL

#define SYS_KUROI_ADC1_OTR_IRQ_CLEAR_MASK   0x00000001UL
#define SYS_KUROI_ADC1_OTR_IRQ_CLEAR_WIDTH  1
#define SYS_KUROI_ADC1_OTR_IRQ_CLEAR_SHIFT  0
#define SYS_KUROI_ADC1_OTR_IRQ_CLEAR_SIGNED 0

#define SYS_KUROI_ADC2_OTR_IRQ_CLEAR_MASK   0x00000002UL
#define SYS_KUROI_ADC2_OTR_IRQ_CLEAR_WIDTH  1
#define SYS_KUROI_ADC2_OTR_IRQ_CLEAR_SHIFT  1
#define SYS_KUROI_ADC2_OTR_IRQ_CLEAR_SIGNED 0

#define SYS_KUROI_ADC3_OTR_IRQ_CLEAR_MASK   0x00000004UL
#define SYS_KUROI_ADC3_OTR_IRQ_CLEAR_WIDTH  1
#define SYS_KUROI_ADC3_OTR_IRQ_CLEAR_SHIFT  2
#define SYS_KUROI_ADC3_OTR_IRQ_CLEAR_SIGNED 0

/* Register WLAN_CTRL (REGKUROI) */
#define SYS_KUROI_WLAN_CTRL                       0x002C
#define ABS_SYS_KUROI_WLAN_CTRL                   0xA4022F2CUL

#define SYS_KUROI_BACK_TO_BACK_ENABLE_MASK        0x00000001UL
#define SYS_KUROI_BACK_TO_BACK_ENABLE_WIDTH       1
#define SYS_KUROI_BACK_TO_BACK_ENABLE_SHIFT       0
#define SYS_KUROI_BACK_TO_BACK_ENABLE_SIGNED      0

#define SYS_KUROI_AFE_RADIO_ENABLE_MASK           0x00000002UL
#define SYS_KUROI_AFE_RADIO_ENABLE_WIDTH          1
#define SYS_KUROI_AFE_RADIO_ENABLE_SHIFT          1
#define SYS_KUROI_AFE_RADIO_ENABLE_SIGNED         0

#define SYS_KUROI_BACK_TO_BACK_BT_MODE_MASK       0x00000004UL
#define SYS_KUROI_BACK_TO_BACK_BT_MODE_WIDTH      1
#define SYS_KUROI_BACK_TO_BACK_BT_MODE_SHIFT      2
#define SYS_KUROI_BACK_TO_BACK_BT_MODE_SIGNED     0

#define SYS_KUROI_BACK_TO_BACK_BT_LOOPBACK_MASK   0x00000008UL
#define SYS_KUROI_BACK_TO_BACK_BT_LOOPBACK_WIDTH  1
#define SYS_KUROI_BACK_TO_BACK_BT_LOOPBACK_SHIFT  3
#define SYS_KUROI_BACK_TO_BACK_BT_LOOPBACK_SIGNED 0

/* Register WLAN_USER_LED (REGKUROI) */
#define SYS_KUROI_WLAN_USER_LED     0x0030
#define ABS_SYS_KUROI_WLAN_USER_LED 0xA4022F30UL

#define SYS_KUROI_USER_LED_MASK     0x000000FFUL
#define SYS_KUROI_USER_LED_WIDTH    8
#define SYS_KUROI_USER_LED_SHIFT    0
#define SYS_KUROI_USER_LED_SIGNED   0

/* Register CR_PERIP_GPIO_DIR (REGKUROI) */
#define SYS_KUROI_CR_PERIP_GPIO_DIR      0x0038
#define ABS_SYS_KUROI_CR_PERIP_GPIO_DIR  0xA4022F38UL

#define SYS_KUROI_CR_PERIP_GPIO_D_MASK   0x0000000FUL
#define SYS_KUROI_CR_PERIP_GPIO_D_WIDTH  4
#define SYS_KUROI_CR_PERIP_GPIO_D_SHIFT  0
#define SYS_KUROI_CR_PERIP_GPIO_D_SIGNED 0

/* Register SCB_CONTROL (REGKUROI) */
#define SYS_KUROI_SCB_CONTROL            0x003C
#define ABS_SYS_KUROI_SCB_CONTROL        0xA4022F3CUL

#define SYS_KUROI_SCB_CLK_DIVIDER_MASK   0x000003FFUL
#define SYS_KUROI_SCB_CLK_DIVIDER_WIDTH  10
#define SYS_KUROI_SCB_CLK_DIVIDER_SHIFT  0
#define SYS_KUROI_SCB_CLK_DIVIDER_SIGNED 0

#define SYS_KUROI_SCB_SOFT_RESET_MASK    0x80000000UL
#define SYS_KUROI_SCB_SOFT_RESET_WIDTH   1
#define SYS_KUROI_SCB_SOFT_RESET_SHIFT   31
#define SYS_KUROI_SCB_SOFT_RESET_SIGNED  0

/* Register OSC_CLK_DIVIDER (REGKUROI) */
#define SYS_KUROI_OSC_CLK_DIVIDER        0x0050
#define ABS_SYS_KUROI_OSC_CLK_DIVIDER    0xA4022F50UL

#define SYS_KUROI_OSC_CLK_DIVIDER_MASK   0x000000FFUL
#define SYS_KUROI_OSC_CLK_DIVIDER_WIDTH  8
#define SYS_KUROI_OSC_CLK_DIVIDER_SHIFT  0
#define SYS_KUROI_OSC_CLK_DIVIDER_SIGNED 0

#define SYS_KUROI_OSC_CLK_SEL_MASK       0x00008000UL
#define SYS_KUROI_OSC_CLK_SEL_WIDTH      1
#define SYS_KUROI_OSC_CLK_SEL_SHIFT      15
#define SYS_KUROI_OSC_CLK_SEL_SIGNED     0

#define SYS_KUROI_PO_CLK_DIVIDER_MASK    0x00FF0000UL
#define SYS_KUROI_PO_CLK_DIVIDER_WIDTH   8
#define SYS_KUROI_PO_CLK_DIVIDER_SHIFT   16
#define SYS_KUROI_PO_CLK_DIVIDER_SIGNED  0

#define SYS_KUROI_DAC_CLK_DIVIDER_MASK   0xFF000000UL
#define SYS_KUROI_DAC_CLK_DIVIDER_WIDTH  8
#define SYS_KUROI_DAC_CLK_DIVIDER_SHIFT  24
#define SYS_KUROI_DAC_CLK_DIVIDER_SIGNED 0

/* Register ARB_CLK_DIV_CTRL_SLEEP (REGKUROI) */
#define SYS_KUROI_ARB_CLK_DIV_CTRL_SLEEP        0x0054
#define ABS_SYS_KUROI_ARB_CLK_DIV_CTRL_SLEEP    0xA4022F54UL

#define SYS_KUROI_ARB_CLK_FREQ_DIV_SLEEP_MASK   0x0000FFFFUL
#define SYS_KUROI_ARB_CLK_FREQ_DIV_SLEEP_WIDTH  16
#define SYS_KUROI_ARB_CLK_FREQ_DIV_SLEEP_SHIFT  0
#define SYS_KUROI_ARB_CLK_FREQ_DIV_SLEEP_SIGNED 0

#define SYS_KUROI_ARB_CLK_FREQ_MUL_SLEEP_MASK   0xFFFF0000UL
#define SYS_KUROI_ARB_CLK_FREQ_MUL_SLEEP_WIDTH  16
#define SYS_KUROI_ARB_CLK_FREQ_MUL_SLEEP_SHIFT  16
#define SYS_KUROI_ARB_CLK_FREQ_MUL_SLEEP_SIGNED 0

/* Register LNA_RF_CONFIG (REGKUROI) */
#define SYS_KUROI_LNA_RF_CONFIG                  0x0058
#define ABS_SYS_KUROI_LNA_RF_CONFIG              0xA4022F58UL

#define SYS_KUROI_LNA_RF_ENABLE_MASK             0x00000001UL
#define SYS_KUROI_LNA_RF_ENABLE_WIDTH            1
#define SYS_KUROI_LNA_RF_ENABLE_SHIFT            0
#define SYS_KUROI_LNA_RF_ENABLE_SIGNED           0

#define SYS_KUROI_LNA_RF_IIR_ENABLE_MASK         0x00000002UL
#define SYS_KUROI_LNA_RF_IIR_ENABLE_WIDTH        1
#define SYS_KUROI_LNA_RF_IIR_ENABLE_SHIFT        1
#define SYS_KUROI_LNA_RF_IIR_ENABLE_SIGNED       0

#define SYS_KUROI_LNA_RF_OPERATING_BW_MASK       0x00000004UL
#define SYS_KUROI_LNA_RF_OPERATING_BW_WIDTH      1
#define SYS_KUROI_LNA_RF_OPERATING_BW_SHIFT      2
#define SYS_KUROI_LNA_RF_OPERATING_BW_SIGNED     0

#define SYS_KUROI_LNA_RF_CLK_FREQ_DIV_MASK       0x000000F0UL
#define SYS_KUROI_LNA_RF_CLK_FREQ_DIV_WIDTH      4
#define SYS_KUROI_LNA_RF_CLK_FREQ_DIV_SHIFT      4
#define SYS_KUROI_LNA_RF_CLK_FREQ_DIV_SIGNED     0

#define SYS_KUROI_LNA_RF_CLK_FREQ_MUL_MASK       0x00000F00UL
#define SYS_KUROI_LNA_RF_CLK_FREQ_MUL_WIDTH      4
#define SYS_KUROI_LNA_RF_CLK_FREQ_MUL_SHIFT      8
#define SYS_KUROI_LNA_RF_CLK_FREQ_MUL_SIGNED     0

#define SYS_KUROI_LNA_RF_RSSIDELAY_MASK          0x00007000UL
#define SYS_KUROI_LNA_RF_RSSIDELAY_WIDTH         3
#define SYS_KUROI_LNA_RF_RSSIDELAY_SHIFT         12
#define SYS_KUROI_LNA_RF_RSSIDELAY_SIGNED        0

#define SYS_KUROI_LNA_RF_RSSIAVGLEN_MASK         0x00070000UL
#define SYS_KUROI_LNA_RF_RSSIAVGLEN_WIDTH        3
#define SYS_KUROI_LNA_RF_RSSIAVGLEN_SHIFT        16
#define SYS_KUROI_LNA_RF_RSSIAVGLEN_SIGNED       0

#define SYS_KUROI_LNA_RF_RSSIMAXSATCNT_MASK      0x00700000UL
#define SYS_KUROI_LNA_RF_RSSIMAXSATCNT_WIDTH     3
#define SYS_KUROI_LNA_RF_RSSIMAXSATCNT_SHIFT     20
#define SYS_KUROI_LNA_RF_RSSIMAXSATCNT_SIGNED    0

#define SYS_KUROI_LNA_RF_ADC_SCALE_FACTOR_MASK   0x0F000000UL
#define SYS_KUROI_LNA_RF_ADC_SCALE_FACTOR_WIDTH  4
#define SYS_KUROI_LNA_RF_ADC_SCALE_FACTOR_SHIFT  24
#define SYS_KUROI_LNA_RF_ADC_SCALE_FACTOR_SIGNED 0

#define SYS_KUROI_LNA_RF_ADC_GAIN_MASK           0xF0000000UL
#define SYS_KUROI_LNA_RF_ADC_GAIN_WIDTH          4
#define SYS_KUROI_LNA_RF_ADC_GAIN_SHIFT          28
#define SYS_KUROI_LNA_RF_ADC_GAIN_SIGNED         0

/* Register CR_PERIP_HWSTATEXT (REGKUROI) */
#define SYS_KUROI_CR_PERIP_HWSTATEXT                    0x0060
#define ABS_SYS_KUROI_CR_PERIP_HWSTATEXT                0xA4022F60UL

#define SYS_KUROI_CR_PERIP_FIFO_IRQ_HWSTAT_MASK         0x00000001UL
#define SYS_KUROI_CR_PERIP_FIFO_IRQ_HWSTAT_WIDTH        1
#define SYS_KUROI_CR_PERIP_FIFO_IRQ_HWSTAT_SHIFT        0
#define SYS_KUROI_CR_PERIP_FIFO_IRQ_HWSTAT_SIGNED       0

#define SYS_KUROI_CR_PERIP_IRQ_WRITE_SPI_HWSTAT_MASK    0x00000002UL
#define SYS_KUROI_CR_PERIP_IRQ_WRITE_SPI_HWSTAT_WIDTH   1
#define SYS_KUROI_CR_PERIP_IRQ_WRITE_SPI_HWSTAT_SHIFT   1
#define SYS_KUROI_CR_PERIP_IRQ_WRITE_SPI_HWSTAT_SIGNED  0

#define SYS_KUROI_CR_PERIP_IRQ_READ_SPI_HWSTAT_MASK     0x00000004UL
#define SYS_KUROI_CR_PERIP_IRQ_READ_SPI_HWSTAT_WIDTH    1
#define SYS_KUROI_CR_PERIP_IRQ_READ_SPI_HWSTAT_SHIFT    2
#define SYS_KUROI_CR_PERIP_IRQ_READ_SPI_HWSTAT_SIGNED   0

#define SYS_KUROI_CR_PERIP_IRQ_CP_DAT_SPI_HWSTAT_MASK   0x00000008UL
#define SYS_KUROI_CR_PERIP_IRQ_CP_DAT_SPI_HWSTAT_WIDTH  1
#define SYS_KUROI_CR_PERIP_IRQ_CP_DAT_SPI_HWSTAT_SHIFT  3
#define SYS_KUROI_CR_PERIP_IRQ_CP_DAT_SPI_HWSTAT_SIGNED 0

#define SYS_KUROI_CR_PERIP_ADC_OTR_IRQ_HWSTAT_MASK      0x00000010UL
#define SYS_KUROI_CR_PERIP_ADC_OTR_IRQ_HWSTAT_WIDTH     1
#define SYS_KUROI_CR_PERIP_ADC_OTR_IRQ_HWSTAT_SHIFT     4
#define SYS_KUROI_CR_PERIP_ADC_OTR_IRQ_HWSTAT_SIGNED    0

#define SYS_KUROI_CR_PERIP_IRQ_ADC_HWSTAT_MASK          0x00000020UL
#define SYS_KUROI_CR_PERIP_IRQ_ADC_HWSTAT_WIDTH         1
#define SYS_KUROI_CR_PERIP_IRQ_ADC_HWSTAT_SHIFT         5
#define SYS_KUROI_CR_PERIP_IRQ_ADC_HWSTAT_SIGNED        0

#define SYS_KUROI_CR_PERIP_SCB_IRQ_HWSTAT_MASK          0x00000040UL
#define SYS_KUROI_CR_PERIP_SCB_IRQ_HWSTAT_WIDTH         1
#define SYS_KUROI_CR_PERIP_SCB_IRQ_HWSTAT_SHIFT         6
#define SYS_KUROI_CR_PERIP_SCB_IRQ_HWSTAT_SIGNED        0

#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP3_HWSTAT_MASK   0x00000080UL
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP3_HWSTAT_WIDTH  1
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP3_HWSTAT_SHIFT  7
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP3_HWSTAT_SIGNED 0

#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP2_HWSTAT_MASK   0x00000100UL
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP2_HWSTAT_WIDTH  1
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP2_HWSTAT_SHIFT  8
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP2_HWSTAT_SIGNED 0

#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP1_HWSTAT_MASK   0x00000200UL
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP1_HWSTAT_WIDTH  1
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP1_HWSTAT_SHIFT  9
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP1_HWSTAT_SIGNED 0

#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP0_HWSTAT_MASK   0x00000400UL
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP0_HWSTAT_WIDTH  1
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP0_HWSTAT_SHIFT  10
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP0_HWSTAT_SIGNED 0

#define SYS_KUROI_CR_PERIP_TS_USB_IRQ_HWSTAT_MASK       0x00000800UL
#define SYS_KUROI_CR_PERIP_TS_USB_IRQ_HWSTAT_WIDTH      1
#define SYS_KUROI_CR_PERIP_TS_USB_IRQ_HWSTAT_SHIFT      11
#define SYS_KUROI_CR_PERIP_TS_USB_IRQ_HWSTAT_SIGNED     0

#define SYS_KUROI_CR_PERIP_GPIO_IRQ_HWSTAT_MASK         0x00001000UL
#define SYS_KUROI_CR_PERIP_GPIO_IRQ_HWSTAT_WIDTH        1
#define SYS_KUROI_CR_PERIP_GPIO_IRQ_HWSTAT_SHIFT        12
#define SYS_KUROI_CR_PERIP_GPIO_IRQ_HWSTAT_SIGNED       0

/* Register CR_PERIP_HWLEVELEXT (REGKUROI) */
#define SYS_KUROI_CR_PERIP_HWLEVELEXT                0x0064
#define ABS_SYS_KUROI_CR_PERIP_HWLEVELEXT            0xA4022F64UL

#define SYS_KUROI_CR_PERIP_FIFO_IRQ_LEV_MASK         0x00000001UL
#define SYS_KUROI_CR_PERIP_FIFO_IRQ_LEV_WIDTH        1
#define SYS_KUROI_CR_PERIP_FIFO_IRQ_LEV_SHIFT        0
#define SYS_KUROI_CR_PERIP_FIFO_IRQ_LEV_SIGNED       0

#define SYS_KUROI_CR_PERIP_IRQ_WRITE_SPI_LEV_MASK    0x00000002UL
#define SYS_KUROI_CR_PERIP_IRQ_WRITE_SPI_LEV_WIDTH   1
#define SYS_KUROI_CR_PERIP_IRQ_WRITE_SPI_LEV_SHIFT   1
#define SYS_KUROI_CR_PERIP_IRQ_WRITE_SPI_LEV_SIGNED  0

#define SYS_KUROI_CR_PERIP_IRQ_READ_SPI_LEV_MASK     0x00000004UL
#define SYS_KUROI_CR_PERIP_IRQ_READ_SPI_LEV_WIDTH    1
#define SYS_KUROI_CR_PERIP_IRQ_READ_SPI_LEV_SHIFT    2
#define SYS_KUROI_CR_PERIP_IRQ_READ_SPI_LEV_SIGNED   0

#define SYS_KUROI_CR_PERIP_IRQ_CP_DAT_SPI_LEV_MASK   0x00000008UL
#define SYS_KUROI_CR_PERIP_IRQ_CP_DAT_SPI_LEV_WIDTH  1
#define SYS_KUROI_CR_PERIP_IRQ_CP_DAT_SPI_LEV_SHIFT  3
#define SYS_KUROI_CR_PERIP_IRQ_CP_DAT_SPI_LEV_SIGNED 0

#define SYS_KUROI_CR_PERIP_ADC_OTR_IRQ_LEV_MASK      0x00000010UL
#define SYS_KUROI_CR_PERIP_ADC_OTR_IRQ_LEV_WIDTH     1
#define SYS_KUROI_CR_PERIP_ADC_OTR_IRQ_LEV_SHIFT     4
#define SYS_KUROI_CR_PERIP_ADC_OTR_IRQ_LEV_SIGNED    0

#define SYS_KUROI_CR_PERIP_IRQ_ADC_LEV_MASK          0x00000020UL
#define SYS_KUROI_CR_PERIP_IRQ_ADC_LEV_WIDTH         1
#define SYS_KUROI_CR_PERIP_IRQ_ADC_LEV_SHIFT         5
#define SYS_KUROI_CR_PERIP_IRQ_ADC_LEV_SIGNED        0

#define SYS_KUROI_CR_PERIP_SCB_IRQ_LEV_MASK          0x00000040UL
#define SYS_KUROI_CR_PERIP_SCB_IRQ_LEV_WIDTH         1
#define SYS_KUROI_CR_PERIP_SCB_IRQ_LEV_SHIFT         6
#define SYS_KUROI_CR_PERIP_SCB_IRQ_LEV_SIGNED        0

#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP3_LEV_MASK   0x00000080UL
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP3_LEV_WIDTH  1
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP3_LEV_SHIFT  7
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP3_LEV_SIGNED 0

#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP2_LEV_MASK   0x00000100UL
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP2_LEV_WIDTH  1
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP2_LEV_SHIFT  8
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP2_LEV_SIGNED 0

#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP1_LEV_MASK   0x00000200UL
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP1_LEV_WIDTH  1
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP1_LEV_SHIFT  9
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP1_LEV_SIGNED 0

#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP0_LEV_MASK   0x00000400UL
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP0_LEV_WIDTH  1
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP0_LEV_SHIFT  10
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP0_LEV_SIGNED 0

#define SYS_KUROI_CR_PERIP_TS_USB_IRQ_LEV_MASK       0x00000800UL
#define SYS_KUROI_CR_PERIP_TS_USB_IRQ_LEV_WIDTH      1
#define SYS_KUROI_CR_PERIP_TS_USB_IRQ_LEV_SHIFT      11
#define SYS_KUROI_CR_PERIP_TS_USB_IRQ_LEV_SIGNED     0

#define SYS_KUROI_CR_PERIP_GPIO_IRQ_LEV_MASK         0x00001000UL
#define SYS_KUROI_CR_PERIP_GPIO_IRQ_LEV_WIDTH        1
#define SYS_KUROI_CR_PERIP_GPIO_IRQ_LEV_SHIFT        12
#define SYS_KUROI_CR_PERIP_GPIO_IRQ_LEV_SIGNED       0

/* Register CR_PERIP_HWVEC0EXT (REGKUROI) */
#define SYS_KUROI_CR_PERIP_HWVEC0EXT                   0x0068
#define ABS_SYS_KUROI_CR_PERIP_HWVEC0EXT               0xA4022F68UL

#define SYS_KUROI_CR_PERIP_FIFO_IRQ_HWVEC_MASK         0x0000000FUL
#define SYS_KUROI_CR_PERIP_FIFO_IRQ_HWVEC_WIDTH        4
#define SYS_KUROI_CR_PERIP_FIFO_IRQ_HWVEC_SHIFT        0
#define SYS_KUROI_CR_PERIP_FIFO_IRQ_HWVEC_SIGNED       0

#define SYS_KUROI_CR_PERIP_IRQ_WRITE_SPI_HWVEC_MASK    0x000000F0UL
#define SYS_KUROI_CR_PERIP_IRQ_WRITE_SPI_HWVEC_WIDTH   4
#define SYS_KUROI_CR_PERIP_IRQ_WRITE_SPI_HWVEC_SHIFT   4
#define SYS_KUROI_CR_PERIP_IRQ_WRITE_SPI_HWVEC_SIGNED  0

#define SYS_KUROI_CR_PERIP_IRQ_READ_SPI_HWVEC_MASK     0x00000F00UL
#define SYS_KUROI_CR_PERIP_IRQ_READ_SPI_HWVEC_WIDTH    4
#define SYS_KUROI_CR_PERIP_IRQ_READ_SPI_HWVEC_SHIFT    8
#define SYS_KUROI_CR_PERIP_IRQ_READ_SPI_HWVEC_SIGNED   0

#define SYS_KUROI_CR_PERIP_IRQ_CP_DAT_SPI_HWVEC_MASK   0x0000F000UL
#define SYS_KUROI_CR_PERIP_IRQ_CP_DAT_SPI_HWVEC_WIDTH  4
#define SYS_KUROI_CR_PERIP_IRQ_CP_DAT_SPI_HWVEC_SHIFT  12
#define SYS_KUROI_CR_PERIP_IRQ_CP_DAT_SPI_HWVEC_SIGNED 0

#define SYS_KUROI_CR_PERIP_ADC_OTR_IRQ_HWVEC_MASK      0x000F0000UL
#define SYS_KUROI_CR_PERIP_ADC_OTR_IRQ_HWVEC_WIDTH     4
#define SYS_KUROI_CR_PERIP_ADC_OTR_IRQ_HWVEC_SHIFT     16
#define SYS_KUROI_CR_PERIP_ADC_OTR_IRQ_HWVEC_SIGNED    0

#define SYS_KUROI_CR_PERIP_IRQ_ADC_HWVEC_MASK          0x00F00000UL
#define SYS_KUROI_CR_PERIP_IRQ_ADC_HWVEC_WIDTH         4
#define SYS_KUROI_CR_PERIP_IRQ_ADC_HWVEC_SHIFT         20
#define SYS_KUROI_CR_PERIP_IRQ_ADC_HWVEC_SIGNED        0

#define SYS_KUROI_CR_PERIP_SCB_IRQ_HWVEC_MASK          0x0F000000UL
#define SYS_KUROI_CR_PERIP_SCB_IRQ_HWVEC_WIDTH         4
#define SYS_KUROI_CR_PERIP_SCB_IRQ_HWVEC_SHIFT         24
#define SYS_KUROI_CR_PERIP_SCB_IRQ_HWVEC_SIGNED        0

#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP3_HWVEC_MASK   0xF0000000UL
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP3_HWVEC_WIDTH  4
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP3_HWVEC_SHIFT  28
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP3_HWVEC_SIGNED 0

/* Register CR_PERIP_HWVEC1EXT (REGKUROI) */
#define SYS_KUROI_CR_PERIP_HWVEC1EXT                   0x006C
#define ABS_SYS_KUROI_CR_PERIP_HWVEC1EXT               0xA4022F6CUL

#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP2_HWVEC_MASK   0x0000000FUL
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP2_HWVEC_WIDTH  4
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP2_HWVEC_SHIFT  0
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP2_HWVEC_SIGNED 0

#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP1_HWVEC_MASK   0x000000F0UL
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP1_HWVEC_WIDTH  4
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP1_HWVEC_SHIFT  4
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP1_HWVEC_SIGNED 0

#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP0_HWVEC_MASK   0x00000F00UL
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP0_HWVEC_WIDTH  4
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP0_HWVEC_SHIFT  8
#define SYS_KUROI_CR_PERIP_EXT_IRQ_I_SIP0_HWVEC_SIGNED 0

#define SYS_KUROI_CR_PERIP_TS_USB_IRQ_HWVEC_MASK       0x0000F000UL
#define SYS_KUROI_CR_PERIP_TS_USB_IRQ_HWVEC_WIDTH      4
#define SYS_KUROI_CR_PERIP_TS_USB_IRQ_HWVEC_SHIFT      12
#define SYS_KUROI_CR_PERIP_TS_USB_IRQ_HWVEC_SIGNED     0

#define SYS_KUROI_CR_PERIP_GPIO_IRQ_HWVEC_MASK         0x000F0000UL
#define SYS_KUROI_CR_PERIP_GPIO_IRQ_HWVEC_WIDTH        4
#define SYS_KUROI_CR_PERIP_GPIO_IRQ_HWVEC_SHIFT        16
#define SYS_KUROI_CR_PERIP_GPIO_IRQ_HWVEC_SIGNED       0

/* Register ARB_CLK_DIV_CTRL (REGKUROI) */
#define SYS_KUROI_ARB_CLK_DIV_CTRL          0x0070
#define ABS_SYS_KUROI_ARB_CLK_DIV_CTRL      0xA4022F70UL

#define SYS_KUROI_ARB_CLK_DIV_ENABLE_MASK   0x00000001UL
#define SYS_KUROI_ARB_CLK_DIV_ENABLE_WIDTH  1
#define SYS_KUROI_ARB_CLK_DIV_ENABLE_SHIFT  0
#define SYS_KUROI_ARB_CLK_DIV_ENABLE_SIGNED 0

#define SYS_KUROI_ARB_CLK_DIV_ALIGN_MASK    0x00000002UL
#define SYS_KUROI_ARB_CLK_DIV_ALIGN_WIDTH   1
#define SYS_KUROI_ARB_CLK_DIV_ALIGN_SHIFT   1
#define SYS_KUROI_ARB_CLK_DIV_ALIGN_SIGNED  0

/* Register ARB_CLK_DIV_CTRL_SYS_1X (REGKUROI) */
#define SYS_KUROI_ARB_CLK_DIV_CTRL_SYS_1X        0x0074
#define ABS_SYS_KUROI_ARB_CLK_DIV_CTRL_SYS_1X    0xA4022F74UL

#define SYS_KUROI_ARB_CLK_FREQ_DIV_SYS_1X_MASK   0x0000FFFFUL
#define SYS_KUROI_ARB_CLK_FREQ_DIV_SYS_1X_WIDTH  16
#define SYS_KUROI_ARB_CLK_FREQ_DIV_SYS_1X_SHIFT  0
#define SYS_KUROI_ARB_CLK_FREQ_DIV_SYS_1X_SIGNED 0

#define SYS_KUROI_ARB_CLK_FREQ_MUL_SYS_1X_MASK   0xFFFF0000UL
#define SYS_KUROI_ARB_CLK_FREQ_MUL_SYS_1X_WIDTH  16
#define SYS_KUROI_ARB_CLK_FREQ_MUL_SYS_1X_SHIFT  16
#define SYS_KUROI_ARB_CLK_FREQ_MUL_SYS_1X_SIGNED 0

/* Register ARB_CLK_DIV_CTRL_META_MEM (REGKUROI) */
#define SYS_KUROI_ARB_CLK_DIV_CTRL_META_MEM        0x0078
#define ABS_SYS_KUROI_ARB_CLK_DIV_CTRL_META_MEM    0xA4022F78UL

#define SYS_KUROI_ARB_CLK_FREQ_DIV_META_MEM_MASK   0x0000FFFFUL
#define SYS_KUROI_ARB_CLK_FREQ_DIV_META_MEM_WIDTH  16
#define SYS_KUROI_ARB_CLK_FREQ_DIV_META_MEM_SHIFT  0
#define SYS_KUROI_ARB_CLK_FREQ_DIV_META_MEM_SIGNED 0

#define SYS_KUROI_ARB_CLK_FREQ_MUL_META_MEM_MASK   0xFFFF0000UL
#define SYS_KUROI_ARB_CLK_FREQ_MUL_META_MEM_WIDTH  16
#define SYS_KUROI_ARB_CLK_FREQ_MUL_META_MEM_SHIFT  16
#define SYS_KUROI_ARB_CLK_FREQ_MUL_META_MEM_SIGNED 0

/* Register ARB_CLK_DIV_CTRL_META_2X (REGKUROI) */
#define SYS_KUROI_ARB_CLK_DIV_CTRL_META_2X        0x007C
#define ABS_SYS_KUROI_ARB_CLK_DIV_CTRL_META_2X    0xA4022F7CUL

#define SYS_KUROI_ARB_CLK_FREQ_DIV_META_2X_MASK   0x0000FFFFUL
#define SYS_KUROI_ARB_CLK_FREQ_DIV_META_2X_WIDTH  16
#define SYS_KUROI_ARB_CLK_FREQ_DIV_META_2X_SHIFT  0
#define SYS_KUROI_ARB_CLK_FREQ_DIV_META_2X_SIGNED 0

#define SYS_KUROI_ARB_CLK_FREQ_MUL_META_2X_MASK   0xFFFF0000UL
#define SYS_KUROI_ARB_CLK_FREQ_MUL_META_2X_WIDTH  16
#define SYS_KUROI_ARB_CLK_FREQ_MUL_META_2X_SHIFT  16
#define SYS_KUROI_ARB_CLK_FREQ_MUL_META_2X_SIGNED 0

/* Register ARB_CLK_DIV_CTRL_LDPC_2X (REGKUROI) */
#define SYS_KUROI_ARB_CLK_DIV_CTRL_LDPC_2X        0x0080
#define ABS_SYS_KUROI_ARB_CLK_DIV_CTRL_LDPC_2X    0xA4022F80UL

#define SYS_KUROI_ARB_CLK_FREQ_DIV_LDPC_2X_MASK   0x0000FFFFUL
#define SYS_KUROI_ARB_CLK_FREQ_DIV_LDPC_2X_WIDTH  16
#define SYS_KUROI_ARB_CLK_FREQ_DIV_LDPC_2X_SHIFT  0
#define SYS_KUROI_ARB_CLK_FREQ_DIV_LDPC_2X_SIGNED 0

#define SYS_KUROI_ARB_CLK_FREQ_MUL_LDPC_2X_MASK   0xFFFF0000UL
#define SYS_KUROI_ARB_CLK_FREQ_MUL_LDPC_2X_WIDTH  16
#define SYS_KUROI_ARB_CLK_FREQ_MUL_LDPC_2X_SHIFT  16
#define SYS_KUROI_ARB_CLK_FREQ_MUL_LDPC_2X_SIGNED 0

/* Register ARB_CLK_DIV_CTRL_VIT_2X (REGKUROI) */
#define SYS_KUROI_ARB_CLK_DIV_CTRL_VIT_2X        0x0084
#define ABS_SYS_KUROI_ARB_CLK_DIV_CTRL_VIT_2X    0xA4022F84UL

#define SYS_KUROI_ARB_CLK_FREQ_DIV_VIT_2X_MASK   0x0000FFFFUL
#define SYS_KUROI_ARB_CLK_FREQ_DIV_VIT_2X_WIDTH  16
#define SYS_KUROI_ARB_CLK_FREQ_DIV_VIT_2X_SHIFT  0
#define SYS_KUROI_ARB_CLK_FREQ_DIV_VIT_2X_SIGNED 0

#define SYS_KUROI_ARB_CLK_FREQ_MUL_VIT_2X_MASK   0xFFFF0000UL
#define SYS_KUROI_ARB_CLK_FREQ_MUL_VIT_2X_WIDTH  16
#define SYS_KUROI_ARB_CLK_FREQ_MUL_VIT_2X_SHIFT  16
#define SYS_KUROI_ARB_CLK_FREQ_MUL_VIT_2X_SIGNED 0

/* Register ARB_CLK_DIV_CTRL_IF (REGKUROI) */
#define SYS_KUROI_ARB_CLK_DIV_CTRL_IF        0x0088
#define ABS_SYS_KUROI_ARB_CLK_DIV_CTRL_IF    0xA4022F88UL

#define SYS_KUROI_ARB_CLK_FREQ_DIV_IF_MASK   0x0000FFFFUL
#define SYS_KUROI_ARB_CLK_FREQ_DIV_IF_WIDTH  16
#define SYS_KUROI_ARB_CLK_FREQ_DIV_IF_SHIFT  0
#define SYS_KUROI_ARB_CLK_FREQ_DIV_IF_SIGNED 0

#define SYS_KUROI_ARB_CLK_FREQ_MUL_IF_MASK   0xFFFF0000UL
#define SYS_KUROI_ARB_CLK_FREQ_MUL_IF_WIDTH  16
#define SYS_KUROI_ARB_CLK_FREQ_MUL_IF_SHIFT  16
#define SYS_KUROI_ARB_CLK_FREQ_MUL_IF_SIGNED 0

/* Register ARB_CLK_DIV_CTRL_DAC (REGKUROI) */
#define SYS_KUROI_ARB_CLK_DIV_CTRL_DAC        0x008C
#define ABS_SYS_KUROI_ARB_CLK_DIV_CTRL_DAC    0xA4022F8CUL

#define SYS_KUROI_ARB_CLK_FREQ_DIV_DAC_MASK   0x0000FFFFUL
#define SYS_KUROI_ARB_CLK_FREQ_DIV_DAC_WIDTH  16
#define SYS_KUROI_ARB_CLK_FREQ_DIV_DAC_SHIFT  0
#define SYS_KUROI_ARB_CLK_FREQ_DIV_DAC_SIGNED 0

#define SYS_KUROI_ARB_CLK_FREQ_MUL_DAC_MASK   0xFFFF0000UL
#define SYS_KUROI_ARB_CLK_FREQ_MUL_DAC_WIDTH  16
#define SYS_KUROI_ARB_CLK_FREQ_MUL_DAC_SHIFT  16
#define SYS_KUROI_ARB_CLK_FREQ_MUL_DAC_SIGNED 0

/* Register FASTWR_VER_RAM_0 (REGKUROI) */
#define SYS_KUROI_FASTWR_VER_RAM_0        0x0090
#define ABS_SYS_KUROI_FASTWR_VER_RAM_0    0xA4022F90UL

#define SYS_KUROI_RAM_RD_ADD_0_MASK       0x000000FFUL
#define SYS_KUROI_RAM_RD_ADD_0_WIDTH      8
#define SYS_KUROI_RAM_RD_ADD_0_SHIFT      0
#define SYS_KUROI_RAM_RD_ADD_0_SIGNED     0

#define SYS_KUROI_RAM_INVALIDATE_0_MASK   0x00000100UL
#define SYS_KUROI_RAM_INVALIDATE_0_WIDTH  1
#define SYS_KUROI_RAM_INVALIDATE_0_SHIFT  8
#define SYS_KUROI_RAM_INVALIDATE_0_SIGNED 0

/* Register FASTWR_VER_RAM_RDO_0 (REGKUROI) */
#define SYS_KUROI_FASTWR_VER_RAM_RDO_0     0x0094
#define ABS_SYS_KUROI_FASTWR_VER_RAM_RDO_0 0xA4022F94UL

#define SYS_KUROI_RAM_FILL_LVL_0_MASK      0x000000FFUL
#define SYS_KUROI_RAM_FILL_LVL_0_WIDTH     8
#define SYS_KUROI_RAM_FILL_LVL_0_SHIFT     0
#define SYS_KUROI_RAM_FILL_LVL_0_SIGNED    0

#define SYS_KUROI_RAM_FULL_0_MASK          0x00000100UL
#define SYS_KUROI_RAM_FULL_0_WIDTH         1
#define SYS_KUROI_RAM_FULL_0_SHIFT         8
#define SYS_KUROI_RAM_FULL_0_SIGNED        0

#define SYS_KUROI_RAM_RD_DATA_0_MASK       0x0001FE00UL
#define SYS_KUROI_RAM_RD_DATA_0_WIDTH      8
#define SYS_KUROI_RAM_RD_DATA_0_SHIFT      9
#define SYS_KUROI_RAM_RD_DATA_0_SIGNED     0

/* Register FASTWR_VER_CFG_0 (REGKUROI) */
#define SYS_KUROI_FASTWR_VER_CFG_0        0x0098
#define ABS_SYS_KUROI_FASTWR_VER_CFG_0    0xA4022F98UL

#define SYS_KUROI_RSSI_LUT_0_MASK         0x000000FFUL
#define SYS_KUROI_RSSI_LUT_0_WIDTH        8
#define SYS_KUROI_RSSI_LUT_0_SHIFT        0
#define SYS_KUROI_RSSI_LUT_0_SIGNED       0

#define SYS_KUROI_RSSI_DLY_0_MASK         0x00000F00UL
#define SYS_KUROI_RSSI_DLY_0_WIDTH        4
#define SYS_KUROI_RSSI_DLY_0_SHIFT        8
#define SYS_KUROI_RSSI_DLY_0_SIGNED       0

#define SYS_KUROI_RSSI_CLK_RATIO_0_MASK   0x0003F000UL
#define SYS_KUROI_RSSI_CLK_RATIO_0_WIDTH  6
#define SYS_KUROI_RSSI_CLK_RATIO_0_SHIFT  12
#define SYS_KUROI_RSSI_CLK_RATIO_0_SIGNED 0

/* Register FASTWR_VER_RAM_1 (REGKUROI) */
#define SYS_KUROI_FASTWR_VER_RAM_1        0x009C
#define ABS_SYS_KUROI_FASTWR_VER_RAM_1    0xA4022F9CUL

#define SYS_KUROI_RAM_RD_ADD_1_MASK       0x000000FFUL
#define SYS_KUROI_RAM_RD_ADD_1_WIDTH      8
#define SYS_KUROI_RAM_RD_ADD_1_SHIFT      0
#define SYS_KUROI_RAM_RD_ADD_1_SIGNED     0

#define SYS_KUROI_RAM_INVALIDATE_1_MASK   0x00000100UL
#define SYS_KUROI_RAM_INVALIDATE_1_WIDTH  1
#define SYS_KUROI_RAM_INVALIDATE_1_SHIFT  8
#define SYS_KUROI_RAM_INVALIDATE_1_SIGNED 0

/* Register FASTWR_VER_RAM_RDO_1 (REGKUROI) */
#define SYS_KUROI_FASTWR_VER_RAM_RDO_1     0x00A0
#define ABS_SYS_KUROI_FASTWR_VER_RAM_RDO_1 0xA4022FA0UL

#define SYS_KUROI_RAM_FILL_LVL_1_MASK      0x000000FFUL
#define SYS_KUROI_RAM_FILL_LVL_1_WIDTH     8
#define SYS_KUROI_RAM_FILL_LVL_1_SHIFT     0
#define SYS_KUROI_RAM_FILL_LVL_1_SIGNED    0

#define SYS_KUROI_RAM_FULL_1_MASK          0x00000100UL
#define SYS_KUROI_RAM_FULL_1_WIDTH         1
#define SYS_KUROI_RAM_FULL_1_SHIFT         8
#define SYS_KUROI_RAM_FULL_1_SIGNED        0

#define SYS_KUROI_RAM_RD_DATA_1_MASK       0x0001FE00UL
#define SYS_KUROI_RAM_RD_DATA_1_WIDTH      8
#define SYS_KUROI_RAM_RD_DATA_1_SHIFT      9
#define SYS_KUROI_RAM_RD_DATA_1_SIGNED     0

/* Register FASTWR_VER_CFG_1 (REGKUROI) */
#define SYS_KUROI_FASTWR_VER_CFG_1        0x00A4
#define ABS_SYS_KUROI_FASTWR_VER_CFG_1    0xA4022FA4UL

#define SYS_KUROI_RSSI_LUT_1_MASK         0x000000FFUL
#define SYS_KUROI_RSSI_LUT_1_WIDTH        8
#define SYS_KUROI_RSSI_LUT_1_SHIFT        0
#define SYS_KUROI_RSSI_LUT_1_SIGNED       0

#define SYS_KUROI_RSSI_DLY_1_MASK         0x00000F00UL
#define SYS_KUROI_RSSI_DLY_1_WIDTH        4
#define SYS_KUROI_RSSI_DLY_1_SHIFT        8
#define SYS_KUROI_RSSI_DLY_1_SIGNED       0

#define SYS_KUROI_RSSI_CLK_RATIO_1_MASK   0x0003F000UL
#define SYS_KUROI_RSSI_CLK_RATIO_1_WIDTH  6
#define SYS_KUROI_RSSI_CLK_RATIO_1_SHIFT  12
#define SYS_KUROI_RSSI_CLK_RATIO_1_SIGNED 0

/* Register CR_PERIP_PLRT (REGKUROI) */
#define SYS_KUROI_CR_PERIP_PLRT        0x00B0
#define ABS_SYS_KUROI_CR_PERIP_PLRT    0xA4022FB0UL

#define SYS_KUROI_CR_PERIP_PLRT_MASK   0x0000000FUL
#define SYS_KUROI_CR_PERIP_PLRT_WIDTH  4
#define SYS_KUROI_CR_PERIP_PLRT_SHIFT  0
#define SYS_KUROI_CR_PERIP_PLRT_SIGNED 0

/* Register CR_PERIP_IRQ_TYPE (REGKUROI) */
#define SYS_KUROI_CR_PERIP_IRQ_TYPE        0x00B4
#define ABS_SYS_KUROI_CR_PERIP_IRQ_TYPE    0xA4022FB4UL

#define SYS_KUROI_CR_PERIP_IRQ_TYPE_MASK   0x0000000FUL
#define SYS_KUROI_CR_PERIP_IRQ_TYPE_WIDTH  4
#define SYS_KUROI_CR_PERIP_IRQ_TYPE_SHIFT  0
#define SYS_KUROI_CR_PERIP_IRQ_TYPE_SIGNED 0

/* Register CR_PERIP_IRQ_EN (REGKUROI) */
#define SYS_KUROI_CR_PERIP_IRQ_EN        0x00B8
#define ABS_SYS_KUROI_CR_PERIP_IRQ_EN    0xA4022FB8UL

#define SYS_KUROI_CR_PERIP_IRQ_EN_MASK   0x0000000FUL
#define SYS_KUROI_CR_PERIP_IRQ_EN_WIDTH  4
#define SYS_KUROI_CR_PERIP_IRQ_EN_SHIFT  0
#define SYS_KUROI_CR_PERIP_IRQ_EN_SIGNED 0

/* Register CR_PERIP_IRQ_STS (REGKUROI) */
#define SYS_KUROI_CR_PERIP_IRQ_STS        0x00BC
#define ABS_SYS_KUROI_CR_PERIP_IRQ_STS    0xA4022FBCUL

#define SYS_KUROI_CR_PERIP_IRQ_STS_MASK   0x0000000FUL
#define SYS_KUROI_CR_PERIP_IRQ_STS_WIDTH  4
#define SYS_KUROI_CR_PERIP_IRQ_STS_SHIFT  0
#define SYS_KUROI_CR_PERIP_IRQ_STS_SIGNED 0

/* Register CR_PERIP_GPIO_BIT_EN (REGKUROI) */
#define SYS_KUROI_CR_PERIP_GPIO_BIT_EN        0x00C0
#define ABS_SYS_KUROI_CR_PERIP_GPIO_BIT_EN    0xA4022FC0UL

#define SYS_KUROI_CR_PERIP_GPIO_BIT_EN_MASK   0x0000000FUL
#define SYS_KUROI_CR_PERIP_GPIO_BIT_EN_WIDTH  4
#define SYS_KUROI_CR_PERIP_GPIO_BIT_EN_SHIFT  0
#define SYS_KUROI_CR_PERIP_GPIO_BIT_EN_SIGNED 0

/* Register COEX_DEBUG (REGKUROI) */
#define SYS_KUROI_COEX_DEBUG                0x00D0
#define ABS_SYS_KUROI_COEX_DEBUG            0xA4022FD0UL

#define SYS_KUROI_COEX_WLAN_TX_ABORT_MASK   0x00000001UL
#define SYS_KUROI_COEX_WLAN_TX_ABORT_WIDTH  1
#define SYS_KUROI_COEX_WLAN_TX_ABORT_SHIFT  0
#define SYS_KUROI_COEX_WLAN_TX_ABORT_SIGNED 0

#define SYS_KUROI_COEX_SR_CCA_BUSY_MASK     0x00000002UL
#define SYS_KUROI_COEX_SR_CCA_BUSY_WIDTH    1
#define SYS_KUROI_COEX_SR_CCA_BUSY_SHIFT    1
#define SYS_KUROI_COEX_SR_CCA_BUSY_SIGNED   0

/* Register FASTWR_VER_RAM_2 (REGKUROI) */
#define SYS_KUROI_FASTWR_VER_RAM_2        0x00D4
#define ABS_SYS_KUROI_FASTWR_VER_RAM_2    0xA4022FD4UL

#define SYS_KUROI_RAM_RD_ADD_2_MASK       0x000000FFUL
#define SYS_KUROI_RAM_RD_ADD_2_WIDTH      8
#define SYS_KUROI_RAM_RD_ADD_2_SHIFT      0
#define SYS_KUROI_RAM_RD_ADD_2_SIGNED     0

#define SYS_KUROI_RAM_INVALIDATE_2_MASK   0x00000100UL
#define SYS_KUROI_RAM_INVALIDATE_2_WIDTH  1
#define SYS_KUROI_RAM_INVALIDATE_2_SHIFT  8
#define SYS_KUROI_RAM_INVALIDATE_2_SIGNED 0

/* Register FASTWR_VER_RAM_RDO_2 (REGKUROI) */
#define SYS_KUROI_FASTWR_VER_RAM_RDO_2     0x00D8
#define ABS_SYS_KUROI_FASTWR_VER_RAM_RDO_2 0xA4022FD8UL

#define SYS_KUROI_RAM_FILL_LVL_2_MASK      0x000000FFUL
#define SYS_KUROI_RAM_FILL_LVL_2_WIDTH     8
#define SYS_KUROI_RAM_FILL_LVL_2_SHIFT     0
#define SYS_KUROI_RAM_FILL_LVL_2_SIGNED    0

#define SYS_KUROI_RAM_FULL_2_MASK          0x00000100UL
#define SYS_KUROI_RAM_FULL_2_WIDTH         1
#define SYS_KUROI_RAM_FULL_2_SHIFT         8
#define SYS_KUROI_RAM_FULL_2_SIGNED        0

#define SYS_KUROI_RAM_RD_DATA_2_MASK       0x0001FE00UL
#define SYS_KUROI_RAM_RD_DATA_2_WIDTH      8
#define SYS_KUROI_RAM_RD_DATA_2_SHIFT      9
#define SYS_KUROI_RAM_RD_DATA_2_SIGNED     0

/* Register FASTWR_VER_CFG_2 (REGKUROI) */
#define SYS_KUROI_FASTWR_VER_CFG_2        0x00DC
#define ABS_SYS_KUROI_FASTWR_VER_CFG_2    0xA4022FDCUL

#define SYS_KUROI_RSSI_LUT_2_MASK         0x000000FFUL
#define SYS_KUROI_RSSI_LUT_2_WIDTH        8
#define SYS_KUROI_RSSI_LUT_2_SHIFT        0
#define SYS_KUROI_RSSI_LUT_2_SIGNED       0

#define SYS_KUROI_RSSI_DLY_2_MASK         0x00000F00UL
#define SYS_KUROI_RSSI_DLY_2_WIDTH        4
#define SYS_KUROI_RSSI_DLY_2_SHIFT        8
#define SYS_KUROI_RSSI_DLY_2_SIGNED       0

#define SYS_KUROI_RSSI_CLK_RATIO_2_MASK   0x0003F000UL
#define SYS_KUROI_RSSI_CLK_RATIO_2_WIDTH  6
#define SYS_KUROI_RSSI_CLK_RATIO_2_SHIFT  12
#define SYS_KUROI_RSSI_CLK_RATIO_2_SIGNED 0

/* Register FASTWR_VER_RAM_3 (REGKUROI) */
#define SYS_KUROI_FASTWR_VER_RAM_3        0x00E0
#define ABS_SYS_KUROI_FASTWR_VER_RAM_3    0xA4022FE0UL

#define SYS_KUROI_RAM_RD_ADD_3_MASK       0x000000FFUL
#define SYS_KUROI_RAM_RD_ADD_3_WIDTH      8
#define SYS_KUROI_RAM_RD_ADD_3_SHIFT      0
#define SYS_KUROI_RAM_RD_ADD_3_SIGNED     0

#define SYS_KUROI_RAM_INVALIDATE_3_MASK   0x00000100UL
#define SYS_KUROI_RAM_INVALIDATE_3_WIDTH  1
#define SYS_KUROI_RAM_INVALIDATE_3_SHIFT  8
#define SYS_KUROI_RAM_INVALIDATE_3_SIGNED 0

/* Register FASTWR_VER_RAM_RDO_3 (REGKUROI) */
#define SYS_KUROI_FASTWR_VER_RAM_RDO_3     0x00E4
#define ABS_SYS_KUROI_FASTWR_VER_RAM_RDO_3 0xA4022FE4UL

#define SYS_KUROI_RAM_FILL_LVL_3_MASK      0x000000FFUL
#define SYS_KUROI_RAM_FILL_LVL_3_WIDTH     8
#define SYS_KUROI_RAM_FILL_LVL_3_SHIFT     0
#define SYS_KUROI_RAM_FILL_LVL_3_SIGNED    0

#define SYS_KUROI_RAM_FULL_3_MASK          0x00000100UL
#define SYS_KUROI_RAM_FULL_3_WIDTH         1
#define SYS_KUROI_RAM_FULL_3_SHIFT         8
#define SYS_KUROI_RAM_FULL_3_SIGNED        0

#define SYS_KUROI_RAM_RD_DATA_3_MASK       0x0001FE00UL
#define SYS_KUROI_RAM_RD_DATA_3_WIDTH      8
#define SYS_KUROI_RAM_RD_DATA_3_SHIFT      9
#define SYS_KUROI_RAM_RD_DATA_3_SIGNED     0

/* Register FASTWR_VER_CFG_3 (REGKUROI) */
#define SYS_KUROI_FASTWR_VER_CFG_3        0x00E8
#define ABS_SYS_KUROI_FASTWR_VER_CFG_3    0xA4022FE8UL

#define SYS_KUROI_RSSI_LUT_3_MASK         0x000000FFUL
#define SYS_KUROI_RSSI_LUT_3_WIDTH        8
#define SYS_KUROI_RSSI_LUT_3_SHIFT        0
#define SYS_KUROI_RSSI_LUT_3_SIGNED       0

#define SYS_KUROI_RSSI_DLY_3_MASK         0x00000F00UL
#define SYS_KUROI_RSSI_DLY_3_WIDTH        4
#define SYS_KUROI_RSSI_DLY_3_SHIFT        8
#define SYS_KUROI_RSSI_DLY_3_SIGNED       0

#define SYS_KUROI_RSSI_CLK_RATIO_3_MASK   0x0003F000UL
#define SYS_KUROI_RSSI_CLK_RATIO_3_WIDTH  6
#define SYS_KUROI_RSSI_CLK_RATIO_3_SHIFT  12
#define SYS_KUROI_RSSI_CLK_RATIO_3_SIGNED 0

/* Register PLAYOUT_INPUT_SELECT (REGKUROI) */
#define SYS_KUROI_PLAYOUT_INPUT_SELECT     0x00EC
#define ABS_SYS_KUROI_PLAYOUT_INPUT_SELECT 0xA4022FECUL

#define SYS_KUROI_PLAYOUT_INPUT_SEL_MASK   0x00000001UL
#define SYS_KUROI_PLAYOUT_INPUT_SEL_WIDTH  1
#define SYS_KUROI_PLAYOUT_INPUT_SEL_SHIFT  0
#define SYS_KUROI_PLAYOUT_INPUT_SEL_SIGNED 0

/* Register MCU_ECU_BOOT_CTRL (REGKUROI) */
#define SYS_KUROI_MCU_ECU_BOOT_CTRL      0x00F0
#define ABS_SYS_KUROI_MCU_ECU_BOOT_CTRL  0xA4022FF0UL

#define SYS_KUROI_METX_BOOT_IN_MASK      0x00000001UL
#define SYS_KUROI_METX_BOOT_IN_WIDTH     1
#define SYS_KUROI_METX_BOOT_IN_SHIFT     0
#define SYS_KUROI_METX_BOOT_IN_SIGNED    0

#define SYS_KUROI_ECU_BOOT_IN_MASK       0x00000002UL
#define SYS_KUROI_ECU_BOOT_IN_WIDTH      1
#define SYS_KUROI_ECU_BOOT_IN_SHIFT      1
#define SYS_KUROI_ECU_BOOT_IN_SIGNED     0

#define SYS_KUROI_METX_BOOT_READY_MASK   0x00000010UL
#define SYS_KUROI_METX_BOOT_READY_WIDTH  1
#define SYS_KUROI_METX_BOOT_READY_SHIFT  4
#define SYS_KUROI_METX_BOOT_READY_SIGNED 0

#define SYS_KUROI_METX_BOOT_MINIM_MASK   0x00001000UL
#define SYS_KUROI_METX_BOOT_MINIM_WIDTH  1
#define SYS_KUROI_METX_BOOT_MINIM_SHIFT  12
#define SYS_KUROI_METX_BOOT_MINIM_SIGNED 0

/* Register MCU_BOOT_ADDR (REGKUROI) */
#define SYS_KUROI_MCU_BOOT_ADDR         0x00F4
#define ABS_SYS_KUROI_MCU_BOOT_ADDR     0xA4022FF4UL

#define SYS_KUROI_METX_BOOT_ADDR_MASK   0x3FFFFFFFUL
#define SYS_KUROI_METX_BOOT_ADDR_WIDTH  30
#define SYS_KUROI_METX_BOOT_ADDR_SHIFT  0
#define SYS_KUROI_METX_BOOT_ADDR_SIGNED 0

/* Register ECU_BOOT_ADDR (REGKUROI) */
#define SYS_KUROI_ECU_BOOT_ADDR        0x00F8
#define ABS_SYS_KUROI_ECU_BOOT_ADDR    0xA4022FF8UL

#define SYS_KUROI_ECU_BOOT_ADDR_MASK   0x3FFFFFFFUL
#define SYS_KUROI_ECU_BOOT_ADDR_WIDTH  30
#define SYS_KUROI_ECU_BOOT_ADDR_SHIFT  0
#define SYS_KUROI_ECU_BOOT_ADDR_SIGNED 0

/* Register IMG_WLAN_AFE_CONTROL (REGWLANSYSTOP) */
#define EXT_SYS_WLANSYSTOP_IMG_WLAN_AFE_CONTROL     0x0000
#define ABS_EXT_SYS_WLANSYSTOP_IMG_WLAN_AFE_CONTROL 0xA401B000UL

#define EXT_SYS_WLANSYSTOP_ADC_CLK_POLARITY_MASK    0x00000001UL
#define EXT_SYS_WLANSYSTOP_ADC_CLK_POLARITY_WIDTH   1
#define EXT_SYS_WLANSYSTOP_ADC_CLK_POLARITY_SHIFT   0
#define EXT_SYS_WLANSYSTOP_ADC_CLK_POLARITY_SIGNED  0

#define EXT_SYS_WLANSYSTOP_DAC_CLK_POLARITY_MASK    0x00000002UL
#define EXT_SYS_WLANSYSTOP_DAC_CLK_POLARITY_WIDTH   1
#define EXT_SYS_WLANSYSTOP_DAC_CLK_POLARITY_SHIFT   1
#define EXT_SYS_WLANSYSTOP_DAC_CLK_POLARITY_SIGNED  0

#define EXT_SYS_WLANSYSTOP_PWR_CLK_POLARITY_MASK    0x00000004UL
#define EXT_SYS_WLANSYSTOP_PWR_CLK_POLARITY_WIDTH   1
#define EXT_SYS_WLANSYSTOP_PWR_CLK_POLARITY_SHIFT   2
#define EXT_SYS_WLANSYSTOP_PWR_CLK_POLARITY_SIGNED  0

#define EXT_SYS_WLANSYSTOP_GEN2_CLK_POLARITY_MASK   0x00000008UL
#define EXT_SYS_WLANSYSTOP_GEN2_CLK_POLARITY_WIDTH  1
#define EXT_SYS_WLANSYSTOP_GEN2_CLK_POLARITY_SHIFT  3
#define EXT_SYS_WLANSYSTOP_GEN2_CLK_POLARITY_SIGNED 0

/* Register IMG_WLAN_BAND_SEL (REGWLANSYSTOP) */
#define EXT_SYS_WLANSYSTOP_IMG_WLAN_BAND_SEL     0x0004
#define ABS_EXT_SYS_WLANSYSTOP_IMG_WLAN_BAND_SEL 0xA401B004UL

#define EXT_SYS_WLANSYSTOP_BAND_SEL_MASK         0x00000001UL
#define EXT_SYS_WLANSYSTOP_BAND_SEL_WIDTH        1
#define EXT_SYS_WLANSYSTOP_BAND_SEL_SHIFT        0
#define EXT_SYS_WLANSYSTOP_BAND_SEL_SIGNED       0

/* Register IMG_WLAN_EXTRAM_512KB_PAGE (REGWLANSYSTOP) */
#define EXT_SYS_WLANSYSTOP_IMG_WLAN_EXTRAM_512KB_PAGE     0x0008
#define ABS_EXT_SYS_WLANSYSTOP_IMG_WLAN_EXTRAM_512KB_PAGE 0xA401B008UL

#define EXT_SYS_WLANSYSTOP_EXTRAM_512KB_PAGE_MASK         0x0000007FUL
#define EXT_SYS_WLANSYSTOP_EXTRAM_512KB_PAGE_WIDTH        7
#define EXT_SYS_WLANSYSTOP_EXTRAM_512KB_PAGE_SHIFT        0
#define EXT_SYS_WLANSYSTOP_EXTRAM_512KB_PAGE_SIGNED       0

/* Register IMG_WLAN_FPGA_EXTRAM_DISABLE (REGWLANSYSTOP) */
#define EXT_SYS_WLANSYSTOP_IMG_WLAN_FPGA_EXTRAM_DISABLE     0x000C
#define ABS_EXT_SYS_WLANSYSTOP_IMG_WLAN_FPGA_EXTRAM_DISABLE 0xA401B00CUL

#define EXT_SYS_WLANSYSTOP_FPGA_EXTRAM_DISABLE_MASK         0x00000001UL
#define EXT_SYS_WLANSYSTOP_FPGA_EXTRAM_DISABLE_WIDTH        1
#define EXT_SYS_WLANSYSTOP_FPGA_EXTRAM_DISABLE_SHIFT        0
#define EXT_SYS_WLANSYSTOP_FPGA_EXTRAM_DISABLE_SIGNED       0

/* Register IMG_WLAN_RX_TX_SWITCH_MODE (REGWLANSYSTOP) */
#define EXT_SYS_WLANSYSTOP_IMG_WLAN_RX_TX_SWITCH_MODE     0x0010
#define ABS_EXT_SYS_WLANSYSTOP_IMG_WLAN_RX_TX_SWITCH_MODE 0xA401B010UL

#define EXT_SYS_WLANSYSTOP_RX_TX_SWITCH_MODE_MASK         0x00000001UL
#define EXT_SYS_WLANSYSTOP_RX_TX_SWITCH_MODE_WIDTH        1
#define EXT_SYS_WLANSYSTOP_RX_TX_SWITCH_MODE_SHIFT        0
#define EXT_SYS_WLANSYSTOP_RX_TX_SWITCH_MODE_SIGNED       0

/* Register IMG_WLAN_SOCIF_CONTROL (REGWLANSYSTOP) */
#define EXT_SYS_WLANSYSTOP_IMG_WLAN_SOCIF_CONTROL     0x0030
#define ABS_EXT_SYS_WLANSYSTOP_IMG_WLAN_SOCIF_CONTROL 0xA401B030UL

#define EXT_SYS_WLANSYSTOP_SYS_RD_TIMEOUT_MASK        0x00000FFFUL
#define EXT_SYS_WLANSYSTOP_SYS_RD_TIMEOUT_WIDTH       12
#define EXT_SYS_WLANSYSTOP_SYS_RD_TIMEOUT_SHIFT       0
#define EXT_SYS_WLANSYSTOP_SYS_RD_TIMEOUT_SIGNED      0

#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_EN_MASK        0x00010000UL
#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_EN_WIDTH       1
#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_EN_SHIFT       16
#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_EN_SIGNED      0

/* Register IMG_WLAN_SOCIF_STAT (REGWLANSYSTOP) */
#define EXT_SYS_WLANSYSTOP_IMG_WLAN_SOCIF_STAT           0x0034
#define ABS_EXT_SYS_WLANSYSTOP_IMG_WLAN_SOCIF_STAT       0xA401B034UL

#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_SLV_STATUS_MASK   0x00000001UL
#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_SLV_STATUS_WIDTH  1
#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_SLV_STATUS_SHIFT  0
#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_SLV_STATUS_SIGNED 0

#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_MST_STATUS_MASK   0x00000010UL
#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_MST_STATUS_WIDTH  1
#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_MST_STATUS_SHIFT  4
#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_MST_STATUS_SIGNED 0

/* Register IMG_WLAN_SOCIF_ENAB (REGWLANSYSTOP) */
#define EXT_SYS_WLANSYSTOP_IMG_WLAN_SOCIF_ENAB           0x0038
#define ABS_EXT_SYS_WLANSYSTOP_IMG_WLAN_SOCIF_ENAB       0xA401B038UL

#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_SLV_ENABLE_MASK   0x00000001UL
#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_SLV_ENABLE_WIDTH  1
#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_SLV_ENABLE_SHIFT  0
#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_SLV_ENABLE_SIGNED 0

#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_MST_ENABLE_MASK   0x00000010UL
#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_MST_ENABLE_WIDTH  1
#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_MST_ENABLE_SHIFT  4
#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_MST_ENABLE_SIGNED 0

/* Register IMG_WLAN_SOCIF_CLR (REGWLANSYSTOP) */
#define EXT_SYS_WLANSYSTOP_IMG_WLAN_SOCIF_CLR           0x003C
#define ABS_EXT_SYS_WLANSYSTOP_IMG_WLAN_SOCIF_CLR       0xA401B03CUL

#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_SLV_CLEAR_MASK   0x00000001UL
#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_SLV_CLEAR_WIDTH  1
#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_SLV_CLEAR_SHIFT  0
#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_SLV_CLEAR_SIGNED 0

#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_MST_CLEAR_MASK   0x00000010UL
#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_MST_CLEAR_WIDTH  1
#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_MST_CLEAR_SHIFT  4
#define EXT_SYS_WLANSYSTOP_SYS_RD_TOUT_MST_CLEAR_SIGNED 0

/* Register IMG_WLAN_CORE_ID (REGWLANSYSTOP) */
#define EXT_SYS_WLANSYSTOP_IMG_WLAN_CORE_ID        0x00F0
#define ABS_EXT_SYS_WLANSYSTOP_IMG_WLAN_CORE_ID    0xA401B0F0UL

#define EXT_SYS_WLANSYSTOP_CONFIGURATION_ID_MASK   0x0000FFFFUL
#define EXT_SYS_WLANSYSTOP_CONFIGURATION_ID_WIDTH  16
#define EXT_SYS_WLANSYSTOP_CONFIGURATION_ID_SHIFT  0
#define EXT_SYS_WLANSYSTOP_CONFIGURATION_ID_SIGNED 0

#define EXT_SYS_WLANSYSTOP_CORE_ID_MASK            0x00FF0000UL
#define EXT_SYS_WLANSYSTOP_CORE_ID_WIDTH           8
#define EXT_SYS_WLANSYSTOP_CORE_ID_SHIFT           16
#define EXT_SYS_WLANSYSTOP_CORE_ID_SIGNED          0

#define EXT_SYS_WLANSYSTOP_GROUP_ID_MASK           0xFF000000UL
#define EXT_SYS_WLANSYSTOP_GROUP_ID_WIDTH          8
#define EXT_SYS_WLANSYSTOP_GROUP_ID_SHIFT          24
#define EXT_SYS_WLANSYSTOP_GROUP_ID_SIGNED         0

/* Register IMG_WLAN_CORE_REV (REGWLANSYSTOP) */
#define EXT_SYS_WLANSYSTOP_IMG_WLAN_CORE_REV      0x00F8
#define ABS_EXT_SYS_WLANSYSTOP_IMG_WLAN_CORE_REV  0xA401B0F8UL

#define EXT_SYS_WLANSYSTOP_MAINTENANCE_REV_MASK   0x000000FFUL
#define EXT_SYS_WLANSYSTOP_MAINTENANCE_REV_WIDTH  8
#define EXT_SYS_WLANSYSTOP_MAINTENANCE_REV_SHIFT  0
#define EXT_SYS_WLANSYSTOP_MAINTENANCE_REV_SIGNED 0

#define EXT_SYS_WLANSYSTOP_MINOR_REV_MASK         0x0000FF00UL
#define EXT_SYS_WLANSYSTOP_MINOR_REV_WIDTH        8
#define EXT_SYS_WLANSYSTOP_MINOR_REV_SHIFT        8
#define EXT_SYS_WLANSYSTOP_MINOR_REV_SIGNED       0

#define EXT_SYS_WLANSYSTOP_MAJOR_REV_MASK         0x00FF0000UL
#define EXT_SYS_WLANSYSTOP_MAJOR_REV_WIDTH        8
#define EXT_SYS_WLANSYSTOP_MAJOR_REV_SHIFT        16
#define EXT_SYS_WLANSYSTOP_MAJOR_REV_SIGNED       0

#define EXT_SYS_WLANSYSTOP_DESIGNER_REV_MASK      0xFF000000UL
#define EXT_SYS_WLANSYSTOP_DESIGNER_REV_WIDTH     8
#define EXT_SYS_WLANSYSTOP_DESIGNER_REV_SHIFT     24
#define EXT_SYS_WLANSYSTOP_DESIGNER_REV_SIGNED    0

/* Register IMGBUSOTPMEM_CONTROL (REGWLANSYSOTP) */
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_CONTROL                        0x0000
#define ABS_EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_CONTROL                    0xA401B800UL

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_MODE_MASK                      0x00000007UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_MODE_WIDTH                     3
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_MODE_SHIFT                     0
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_MODE_SIGNED                    0

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TEST_MODE_1_ROW_COL_SEL_MASK   0x00000018UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TEST_MODE_1_ROW_COL_SEL_WIDTH  2
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TEST_MODE_1_ROW_COL_SEL_SHIFT  3
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TEST_MODE_1_ROW_COL_SEL_SIGNED 0

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_WRITE_ONES_MASK                0x00000020UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_WRITE_ONES_WIDTH               1
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_WRITE_ONES_SHIFT               5
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_WRITE_ONES_SIGNED              0

/* Register IMGBUSOTPMEM_STATUS (REGWLANSYSOTP) */
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_STATUS           0x0004
#define ABS_EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_STATUS       0xA401B804UL

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_WRDONE_MASK      0x00000001UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_WRDONE_WIDTH     1
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_WRDONE_SHIFT     0
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_WRDONE_SIGNED    0

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_RDVALID_MASK     0x00000002UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_RDVALID_WIDTH    1
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_RDVALID_SHIFT    1
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_RDVALID_SIGNED   0

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_OTP_READY_MASK   0x00000004UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_OTP_READY_WIDTH  1
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_OTP_READY_SHIFT  2
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_OTP_READY_SIGNED 0

/* Register IMGBUSOTPMEM_WRADDR (REGWLANSYSOTP) */
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_WRADDR             0x0008
#define ABS_EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_WRADDR         0xA401B808UL

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_WRADDR_WORD_MASK   0x0000007FUL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_WRADDR_WORD_WIDTH  7
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_WRADDR_WORD_SHIFT  0
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_WRADDR_WORD_SIGNED 0

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_WRADDR_BIT_MASK    0x00000F80UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_WRADDR_BIT_WIDTH   5
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_WRADDR_BIT_SHIFT   7
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_WRADDR_BIT_SIGNED  0

/* Register IMGBUSOTPMEM_WRDATA (REGWLANSYSOTP) */
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_WRDATA        0x000C
#define ABS_EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_WRDATA    0xA401B80CUL

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_WRDATA_MASK   0xFFFFFFFFUL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_WRDATA_WIDTH  32
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_WRDATA_SHIFT  0
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_WRDATA_SIGNED 0

/* Register IMGBUSOTPMEM_RDADDR (REGWLANSYSOTP) */
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_RDADDR        0x0010
#define ABS_EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_RDADDR    0xA401B810UL

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_RDADDR_MASK   0x0000007FUL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_RDADDR_WIDTH  7
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_RDADDR_SHIFT  0
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_RDADDR_SIGNED 0

/* Register IMGBUSOTPMEM_RDDATA (REGWLANSYSOTP) */
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_RDDATA        0x0014
#define ABS_EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_RDDATA    0xA401B814UL

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_RDDATA_MASK   0xFFFFFFFFUL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_RDDATA_WIDTH  32
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_RDDATA_SHIFT  0
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_RDDATA_SIGNED 0

/* Register IMGBUSOTPMEM_TESTMODE2_ADDR (REGWLANSYSOTP) */
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_ADDR        0x0018
#define ABS_EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_ADDR    0xA401B818UL

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PA_MASK     0x0000007FUL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PA_WIDTH    7
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PA_SHIFT    0
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PA_SIGNED   0

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PAIO_MASK   0x00000F80UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PAIO_WIDTH  5
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PAIO_SHIFT  7
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PAIO_SIGNED 0

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PAS_MASK    0x00003000UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PAS_WIDTH   2
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PAS_SHIFT   12
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PAS_SIGNED  0

/* Register IMGBUSOTPMEM_TESTMODE2_CTRL (REGWLANSYSOTP) */
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_CTRL         0x001C
#define ABS_EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_CTRL     0xA401B81CUL

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PTM_MASK     0x00000007UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PTM_WIDTH    3
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PTM_SHIFT    0
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PTM_SIGNED   0

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PCE_MASK     0x00000008UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PCE_WIDTH    1
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PCE_SHIFT    3
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PCE_SIGNED   0

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PWE_MASK     0x00000010UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PWE_WIDTH    1
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PWE_SHIFT    4
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PWE_SIGNED   0

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PDIN_MASK    0x00000020UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PDIN_WIDTH   1
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PDIN_SHIFT   5
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PDIN_SIGNED  0

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PPROG_MASK   0x00000040UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PPROG_WIDTH  1
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PPROG_SHIFT  6
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PPROG_SIGNED 0

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PCLK_MASK    0x00000080UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PCLK_WIDTH   1
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PCLK_SHIFT   7
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PCLK_SIGNED  0

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PDSTB_MASK   0x00000100UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PDSTB_WIDTH  1
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PDSTB_SHIFT  8
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PDSTB_SIGNED 0

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PTC_MASK     0x00000200UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PTC_WIDTH    1
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PTC_SHIFT    9
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PTC_SIGNED   0

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PTR_MASK     0x00000400UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PTR_WIDTH    1
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PTR_SHIFT    10
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TESTMODE2_PTR_SIGNED   0

/* Register IMGBUSOTPMEM_TIMING_1 (REGWLANSYSOTP) */
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1                 0x0020
#define ABS_EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1             0xA401B820UL

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TCD_MAX_MASK    0x00000007UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TCD_MAX_WIDTH   3
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TCD_MAX_SHIFT   0
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TCD_MAX_SIGNED  0

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TCYC_MIN_MASK   0x00000038UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TCYC_MIN_WIDTH  3
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TCYC_MIN_SHIFT  3
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TCYC_MIN_SIGNED 0

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TCS_MIN_MASK    0x000001C0UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TCS_MIN_WIDTH   3
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TCS_MIN_SHIFT   6
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TCS_MIN_SIGNED  0

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TPWI_MIN_MASK   0x00001E00UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TPWI_MIN_WIDTH  4
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TPWI_MIN_SHIFT  9
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TPWI_MIN_SIGNED 0

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TPPS_MIN_MASK   0x0000E000UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TPPS_MIN_WIDTH  3
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TPPS_MIN_SHIFT  13
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TPPS_MIN_SIGNED 0

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TPPH_MIN_MASK   0x00070000UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TPPH_MIN_WIDTH  3
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TPPH_MIN_SHIFT  16
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TPPH_MIN_SIGNED 0

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TPPR_MIN_MASK   0x00380000UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TPPR_MIN_WIDTH  3
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TPPR_MIN_SHIFT  19
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TPPR_MIN_SIGNED 0

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TASH_MIN_MASK   0x00C00000UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TASH_MIN_WIDTH  2
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TASH_MIN_SHIFT  22
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TASH_MIN_SIGNED 0

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TSAS_MIN_MASK   0x07000000UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TSAS_MIN_WIDTH  3
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TSAS_MIN_SHIFT  24
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_1_TSAS_MIN_SIGNED 0

/* Register IMGBUSOTPMEM_TIMING_2 (REGWLANSYSOTP) */
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_2                0x0024
#define ABS_EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_2            0xA401B824UL

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_2_TPW_MAX_MASK   0x000003FFUL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_2_TPW_MAX_WIDTH  10
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_2_TPW_MAX_SHIFT  0
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_2_TPW_MAX_SIGNED 0

#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_2_TPW_MIN_MASK   0x000FFC00UL
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_2_TPW_MIN_WIDTH  10
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_2_TPW_MIN_SHIFT  10
#define EXT_SYS_WLANSYSOTP_IMGBUSOTPMEM_TIMING_2_TPW_MIN_SIGNED 0

/* Register CH_CONTROL (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_CONTROL                  0x0000
#define ABS_EXT_SYS_WLANSYSCOEX_CH_CONTROL              0xA401BC00UL

#define EXT_SYS_WLANSYSCOEX_RESET_MASK                  0x00000001UL
#define EXT_SYS_WLANSYSCOEX_RESET_WIDTH                 1
#define EXT_SYS_WLANSYSCOEX_RESET_SHIFT                 0
#define EXT_SYS_WLANSYSCOEX_RESET_SIGNED                0

#define EXT_SYS_WLANSYSCOEX_ENABLE_MASK                 0x00000002UL
#define EXT_SYS_WLANSYSCOEX_ENABLE_WIDTH                1
#define EXT_SYS_WLANSYSCOEX_ENABLE_SHIFT                1
#define EXT_SYS_WLANSYSCOEX_ENABLE_SIGNED               0

#define EXT_SYS_WLANSYSCOEX_SR_INPUT_SELECTION_MASK     0x00000004UL
#define EXT_SYS_WLANSYSCOEX_SR_INPUT_SELECTION_WIDTH    1
#define EXT_SYS_WLANSYSCOEX_SR_INPUT_SELECTION_SHIFT    2
#define EXT_SYS_WLANSYSCOEX_SR_INPUT_SELECTION_SIGNED   0

#define EXT_SYS_WLANSYSCOEX_WLAN_INPUT_SELECTION_MASK   0x00000008UL
#define EXT_SYS_WLANSYSCOEX_WLAN_INPUT_SELECTION_WIDTH  1
#define EXT_SYS_WLANSYSCOEX_WLAN_INPUT_SELECTION_SHIFT  3
#define EXT_SYS_WLANSYSCOEX_WLAN_INPUT_SELECTION_SIGNED 0

/* Register CH_TIME_REFERENCE (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_TIME_REFERENCE     0x0004
#define ABS_EXT_SYS_WLANSYSCOEX_CH_TIME_REFERENCE 0xA401BC04UL

#define EXT_SYS_WLANSYSCOEX_CLKS_PER_1US_MASK     0x000000FFUL
#define EXT_SYS_WLANSYSCOEX_CLKS_PER_1US_WIDTH    8
#define EXT_SYS_WLANSYSCOEX_CLKS_PER_1US_SHIFT    0
#define EXT_SYS_WLANSYSCOEX_CLKS_PER_1US_SIGNED   0

/* Register CH_SR_CTRL_INFO (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_SR_CTRL_INFO                        0x0008
#define ABS_EXT_SYS_WLANSYSCOEX_CH_SR_CTRL_INFO                    0xA401BC08UL

#define EXT_SYS_WLANSYSCOEX_SR_STATUS_SUPPORTS_MUXED_PARAMS_MASK   0x00000001UL
#define EXT_SYS_WLANSYSCOEX_SR_STATUS_SUPPORTS_MUXED_PARAMS_WIDTH  1
#define EXT_SYS_WLANSYSCOEX_SR_STATUS_SUPPORTS_MUXED_PARAMS_SHIFT  0
#define EXT_SYS_WLANSYSCOEX_SR_STATUS_SUPPORTS_MUXED_PARAMS_SIGNED 0

#define EXT_SYS_WLANSYSCOEX_SR_TXRX_POLARITY_MASK                  0x00000002UL
#define EXT_SYS_WLANSYSCOEX_SR_TXRX_POLARITY_WIDTH                 1
#define EXT_SYS_WLANSYSCOEX_SR_TXRX_POLARITY_SHIFT                 1
#define EXT_SYS_WLANSYSCOEX_SR_TXRX_POLARITY_SIGNED                0

#define EXT_SYS_WLANSYSCOEX_SR_CH_INTERFACE_MASK                   0x00000004UL
#define EXT_SYS_WLANSYSCOEX_SR_CH_INTERFACE_WIDTH                  1
#define EXT_SYS_WLANSYSCOEX_SR_CH_INTERFACE_SHIFT                  2
#define EXT_SYS_WLANSYSCOEX_SR_CH_INTERFACE_SIGNED                 0

/* Register CH_SR_TIMING_PARAMS (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_SR_TIMING_PARAMS         0x000C
#define ABS_EXT_SYS_WLANSYSCOEX_CH_SR_TIMING_PARAMS     0xA401BC0CUL

#define EXT_SYS_WLANSYSCOEX_SR_REQUEST_LEAD_TIME_MASK   0x00000FFFUL
#define EXT_SYS_WLANSYSCOEX_SR_REQUEST_LEAD_TIME_WIDTH  12
#define EXT_SYS_WLANSYSCOEX_SR_REQUEST_LEAD_TIME_SHIFT  0
#define EXT_SYS_WLANSYSCOEX_SR_REQUEST_LEAD_TIME_SIGNED 0

#define EXT_SYS_WLANSYSCOEX_SR_STATUS_PTI_PERIOD_MASK   0x0000F000UL
#define EXT_SYS_WLANSYSCOEX_SR_STATUS_PTI_PERIOD_WIDTH  4
#define EXT_SYS_WLANSYSCOEX_SR_STATUS_PTI_PERIOD_SHIFT  12
#define EXT_SYS_WLANSYSCOEX_SR_STATUS_PTI_PERIOD_SIGNED 0

#define EXT_SYS_WLANSYSCOEX_SR_GRANT_LEAD_TIME_MASK     0x00FF0000UL
#define EXT_SYS_WLANSYSCOEX_SR_GRANT_LEAD_TIME_WIDTH    8
#define EXT_SYS_WLANSYSCOEX_SR_GRANT_LEAD_TIME_SHIFT    16
#define EXT_SYS_WLANSYSCOEX_SR_GRANT_LEAD_TIME_SIGNED   0

/* Register CH_WLAN_INPUT_DEBUG_MODE (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_WLAN_INPUT_DEBUG_MODE     0x0010
#define ABS_EXT_SYS_WLANSYSCOEX_CH_WLAN_INPUT_DEBUG_MODE 0xA401BC10UL

#define EXT_SYS_WLANSYSCOEX_WLAN_REQUEST_DBG_MASK        0x00000001UL
#define EXT_SYS_WLANSYSCOEX_WLAN_REQUEST_DBG_WIDTH       1
#define EXT_SYS_WLANSYSCOEX_WLAN_REQUEST_DBG_SHIFT       0
#define EXT_SYS_WLANSYSCOEX_WLAN_REQUEST_DBG_SIGNED      0

#define EXT_SYS_WLANSYSCOEX_WLAN_TX_RX_DBG_MASK          0x00000002UL
#define EXT_SYS_WLANSYSCOEX_WLAN_TX_RX_DBG_WIDTH         1
#define EXT_SYS_WLANSYSCOEX_WLAN_TX_RX_DBG_SHIFT         1
#define EXT_SYS_WLANSYSCOEX_WLAN_TX_RX_DBG_SIGNED        0

#define EXT_SYS_WLANSYSCOEX_WLAN_PTI_DBG_MASK            0x0000000CUL
#define EXT_SYS_WLANSYSCOEX_WLAN_PTI_DBG_WIDTH           2
#define EXT_SYS_WLANSYSCOEX_WLAN_PTI_DBG_SHIFT           2
#define EXT_SYS_WLANSYSCOEX_WLAN_PTI_DBG_SIGNED          0

/* Register CH_SR_INPUT_DEBUG_MODE (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_SR_INPUT_DEBUG_MODE     0x0014
#define ABS_EXT_SYS_WLANSYSCOEX_CH_SR_INPUT_DEBUG_MODE 0xA401BC14UL

#define EXT_SYS_WLANSYSCOEX_SR_REQUEST_DBG_MASK        0x00000001UL
#define EXT_SYS_WLANSYSCOEX_SR_REQUEST_DBG_WIDTH       1
#define EXT_SYS_WLANSYSCOEX_SR_REQUEST_DBG_SHIFT       0
#define EXT_SYS_WLANSYSCOEX_SR_REQUEST_DBG_SIGNED      0

#define EXT_SYS_WLANSYSCOEX_SR_TX_RX_DBG_MASK          0x00000002UL
#define EXT_SYS_WLANSYSCOEX_SR_TX_RX_DBG_WIDTH         1
#define EXT_SYS_WLANSYSCOEX_SR_TX_RX_DBG_SHIFT         1
#define EXT_SYS_WLANSYSCOEX_SR_TX_RX_DBG_SIGNED        0

#define EXT_SYS_WLANSYSCOEX_SR_PTI_DBG_MASK            0x00000004UL
#define EXT_SYS_WLANSYSCOEX_SR_PTI_DBG_WIDTH           1
#define EXT_SYS_WLANSYSCOEX_SR_PTI_DBG_SHIFT           2
#define EXT_SYS_WLANSYSCOEX_SR_PTI_DBG_SIGNED          0

/* Register CH_OUTPUT_DEBUG_MODE (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_OUTPUT_DEBUG_MODE     0x0018
#define ABS_EXT_SYS_WLANSYSCOEX_CH_OUTPUT_DEBUG_MODE 0xA401BC18UL

#define EXT_SYS_WLANSYSCOEX_SW_CTRL_DBG_MASK         0x00000003UL
#define EXT_SYS_WLANSYSCOEX_SW_CTRL_DBG_WIDTH        2
#define EXT_SYS_WLANSYSCOEX_SW_CTRL_DBG_SHIFT        0
#define EXT_SYS_WLANSYSCOEX_SW_CTRL_DBG_SIGNED       0

#define EXT_SYS_WLANSYSCOEX_WLAN_TX_ABORT_DBG_MASK   0x00000004UL
#define EXT_SYS_WLANSYSCOEX_WLAN_TX_ABORT_DBG_WIDTH  1
#define EXT_SYS_WLANSYSCOEX_WLAN_TX_ABORT_DBG_SHIFT  2
#define EXT_SYS_WLANSYSCOEX_WLAN_TX_ABORT_DBG_SIGNED 0

#define EXT_SYS_WLANSYSCOEX_SR_CCA_BUSY_DBG_MASK     0x00000008UL
#define EXT_SYS_WLANSYSCOEX_SR_CCA_BUSY_DBG_WIDTH    1
#define EXT_SYS_WLANSYSCOEX_SR_CCA_BUSY_DBG_SHIFT    3
#define EXT_SYS_WLANSYSCOEX_SR_CCA_BUSY_DBG_SIGNED   0

#define EXT_SYS_WLANSYSCOEX_SR_GRANT_DBG_MASK        0x00000010UL
#define EXT_SYS_WLANSYSCOEX_SR_GRANT_DBG_WIDTH       1
#define EXT_SYS_WLANSYSCOEX_SR_GRANT_DBG_SHIFT       4
#define EXT_SYS_WLANSYSCOEX_SR_GRANT_DBG_SIGNED      0

#define EXT_SYS_WLANSYSCOEX_OUTPUT_SELECTION_MASK    0x00000020UL
#define EXT_SYS_WLANSYSCOEX_OUTPUT_SELECTION_WIDTH   1
#define EXT_SYS_WLANSYSCOEX_OUTPUT_SELECTION_SHIFT   5
#define EXT_SYS_WLANSYSCOEX_OUTPUT_SELECTION_SIGNED  0

/* Register CH_OUT_DEBUG_STATUS (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_OUT_DEBUG_STATUS     0x001C
#define ABS_EXT_SYS_WLANSYSCOEX_CH_OUT_DEBUG_STATUS 0xA401BC1CUL

#define EXT_SYS_WLANSYSCOEX_SW_CTRL_MASK            0x00000003UL
#define EXT_SYS_WLANSYSCOEX_SW_CTRL_WIDTH           2
#define EXT_SYS_WLANSYSCOEX_SW_CTRL_SHIFT           0
#define EXT_SYS_WLANSYSCOEX_SW_CTRL_SIGNED          0

#define EXT_SYS_WLANSYSCOEX_WLAN_TX_ABORT_MASK      0x00000004UL
#define EXT_SYS_WLANSYSCOEX_WLAN_TX_ABORT_WIDTH     1
#define EXT_SYS_WLANSYSCOEX_WLAN_TX_ABORT_SHIFT     2
#define EXT_SYS_WLANSYSCOEX_WLAN_TX_ABORT_SIGNED    0

#define EXT_SYS_WLANSYSCOEX_SR_CCA_BUSY_MASK        0x00000008UL
#define EXT_SYS_WLANSYSCOEX_SR_CCA_BUSY_WIDTH       1
#define EXT_SYS_WLANSYSCOEX_SR_CCA_BUSY_SHIFT       3
#define EXT_SYS_WLANSYSCOEX_SR_CCA_BUSY_SIGNED      0

#define EXT_SYS_WLANSYSCOEX_SR_GRANT_MASK           0x00000010UL
#define EXT_SYS_WLANSYSCOEX_SR_GRANT_WIDTH          1
#define EXT_SYS_WLANSYSCOEX_SR_GRANT_SHIFT          4
#define EXT_SYS_WLANSYSCOEX_SR_GRANT_SIGNED         0

#define EXT_SYS_WLANSYSCOEX_RF_SWITCH_CTRL_MASK     0x00000060UL
#define EXT_SYS_WLANSYSCOEX_RF_SWITCH_CTRL_WIDTH    2
#define EXT_SYS_WLANSYSCOEX_RF_SWITCH_CTRL_SHIFT    5
#define EXT_SYS_WLANSYSCOEX_RF_SWITCH_CTRL_SIGNED   0

/* Register CH_PTA_DEBUG_STATUS (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_PTA_DEBUG_STATUS      0x0020
#define ABS_EXT_SYS_WLANSYSCOEX_CH_PTA_DEBUG_STATUS  0xA401BC20UL

#define EXT_SYS_WLANSYSCOEX_PTA_STATE_MASK           0x0000000FUL
#define EXT_SYS_WLANSYSCOEX_PTA_STATE_WIDTH          4
#define EXT_SYS_WLANSYSCOEX_PTA_STATE_SHIFT          0
#define EXT_SYS_WLANSYSCOEX_PTA_STATE_SIGNED         0

#define EXT_SYS_WLANSYSCOEX_LAST_LOOKUP_INDEX_MASK   0x000003F0UL
#define EXT_SYS_WLANSYSCOEX_LAST_LOOKUP_INDEX_WIDTH  6
#define EXT_SYS_WLANSYSCOEX_LAST_LOOKUP_INDEX_SHIFT  4
#define EXT_SYS_WLANSYSCOEX_LAST_LOOKUP_INDEX_SIGNED 0

#define EXT_SYS_WLANSYSCOEX_LAST_WINDOW_MASK         0x00000C00UL
#define EXT_SYS_WLANSYSCOEX_LAST_WINDOW_WIDTH        2
#define EXT_SYS_WLANSYSCOEX_LAST_WINDOW_SHIFT        10
#define EXT_SYS_WLANSYSCOEX_LAST_WINDOW_SIGNED       0

/* Register CH_SW_CTRL_MAP (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_SW_CTRL_MAP     0x0024
#define ABS_EXT_SYS_WLANSYSCOEX_CH_SW_CTRL_MAP 0xA401BC24UL

#define EXT_SYS_WLANSYSCOEX_SR_RX_MASK         0x00000003UL
#define EXT_SYS_WLANSYSCOEX_SR_RX_WIDTH        2
#define EXT_SYS_WLANSYSCOEX_SR_RX_SHIFT        0
#define EXT_SYS_WLANSYSCOEX_SR_RX_SIGNED       0

#define EXT_SYS_WLANSYSCOEX_SR_TX_MASK         0x0000000CUL
#define EXT_SYS_WLANSYSCOEX_SR_TX_WIDTH        2
#define EXT_SYS_WLANSYSCOEX_SR_TX_SHIFT        2
#define EXT_SYS_WLANSYSCOEX_SR_TX_SIGNED       0

#define EXT_SYS_WLANSYSCOEX_WLAN_RX_MASK       0x00000030UL
#define EXT_SYS_WLANSYSCOEX_WLAN_RX_WIDTH      2
#define EXT_SYS_WLANSYSCOEX_WLAN_RX_SHIFT      4
#define EXT_SYS_WLANSYSCOEX_WLAN_RX_SIGNED     0

#define EXT_SYS_WLANSYSCOEX_WLAN_TX_MASK       0x000000C0UL
#define EXT_SYS_WLANSYSCOEX_WLAN_TX_WIDTH      2
#define EXT_SYS_WLANSYSCOEX_WLAN_TX_SHIFT      6
#define EXT_SYS_WLANSYSCOEX_WLAN_TX_SIGNED     0

/* Register CH_EXT_WINDOW_REQUEST (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_EXT_WINDOW_REQUEST     0x0028
#define ABS_EXT_SYS_WLANSYSCOEX_CH_EXT_WINDOW_REQUEST 0xA401BC28UL

#define EXT_SYS_WLANSYSCOEX_ALLOCATE_WINDOW_MASK      0x00000001UL
#define EXT_SYS_WLANSYSCOEX_ALLOCATE_WINDOW_WIDTH     1
#define EXT_SYS_WLANSYSCOEX_ALLOCATE_WINDOW_SHIFT     0
#define EXT_SYS_WLANSYSCOEX_ALLOCATE_WINDOW_SIGNED    0

#define EXT_SYS_WLANSYSCOEX_WINDOW_TYPE_MASK          0x00000002UL
#define EXT_SYS_WLANSYSCOEX_WINDOW_TYPE_WIDTH         1
#define EXT_SYS_WLANSYSCOEX_WINDOW_TYPE_SHIFT         1
#define EXT_SYS_WLANSYSCOEX_WINDOW_TYPE_SIGNED        0

/* Register CH_PTI_WINDOW_GEN (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_PTI_WINDOW_GEN                      0x002C
#define ABS_EXT_SYS_WLANSYSCOEX_CH_PTI_WINDOW_GEN                  0xA401BC2CUL

#define EXT_SYS_WLANSYSCOEX_START_VIRTUAL_PTI_WINDOW_ALLOC_MASK    0x00000001UL
#define EXT_SYS_WLANSYSCOEX_START_VIRTUAL_PTI_WINDOW_ALLOC_WIDTH   1
#define EXT_SYS_WLANSYSCOEX_START_VIRTUAL_PTI_WINDOW_ALLOC_SHIFT   0
#define EXT_SYS_WLANSYSCOEX_START_VIRTUAL_PTI_WINDOW_ALLOC_SIGNED  0

#define EXT_SYS_WLANSYSCOEX_START_PERIODIC_PTI_WINDOW_ALLOC_MASK   0x00000002UL
#define EXT_SYS_WLANSYSCOEX_START_PERIODIC_PTI_WINDOW_ALLOC_WIDTH  1
#define EXT_SYS_WLANSYSCOEX_START_PERIODIC_PTI_WINDOW_ALLOC_SHIFT  1
#define EXT_SYS_WLANSYSCOEX_START_PERIODIC_PTI_WINDOW_ALLOC_SIGNED 0

/* Register CH_PTI_WINDOW_CONTROL_1 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_PTI_WINDOW_CONTROL_1      0x0030
#define ABS_EXT_SYS_WLANSYSCOEX_CH_PTI_WINDOW_CONTROL_1  0xA401BC30UL

#define EXT_SYS_WLANSYSCOEX_SR_PTI_WIN_DURATION_MASK     0x00000FFFUL
#define EXT_SYS_WLANSYSCOEX_SR_PTI_WIN_DURATION_WIDTH    12
#define EXT_SYS_WLANSYSCOEX_SR_PTI_WIN_DURATION_SHIFT    0
#define EXT_SYS_WLANSYSCOEX_SR_PTI_WIN_DURATION_SIGNED   0

#define EXT_SYS_WLANSYSCOEX_WLAN_PTI_WIN_DURATION_MASK   0x00FFF000UL
#define EXT_SYS_WLANSYSCOEX_WLAN_PTI_WIN_DURATION_WIDTH  12
#define EXT_SYS_WLANSYSCOEX_WLAN_PTI_WIN_DURATION_SHIFT  12
#define EXT_SYS_WLANSYSCOEX_WLAN_PTI_WIN_DURATION_SIGNED 0

/* Register CH_PTI_WINDOW_CONTROL_2 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_PTI_WINDOW_CONTROL_2     0x0034
#define ABS_EXT_SYS_WLANSYSCOEX_CH_PTI_WINDOW_CONTROL_2 0xA401BC34UL

#define EXT_SYS_WLANSYSCOEX_FIRST_PTI_WINDOW_MASK       0x00000001UL
#define EXT_SYS_WLANSYSCOEX_FIRST_PTI_WINDOW_WIDTH      1
#define EXT_SYS_WLANSYSCOEX_FIRST_PTI_WINDOW_SHIFT      0
#define EXT_SYS_WLANSYSCOEX_FIRST_PTI_WINDOW_SIGNED     0

#define EXT_SYS_WLANSYSCOEX_WLAN_PS_MECHANISM_MASK      0x0000000EUL
#define EXT_SYS_WLANSYSCOEX_WLAN_PS_MECHANISM_WIDTH     3
#define EXT_SYS_WLANSYSCOEX_WLAN_PS_MECHANISM_SHIFT     1
#define EXT_SYS_WLANSYSCOEX_WLAN_PS_MECHANISM_SIGNED    0

/* Register CH_PTI_WINDOW_STATUS (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_PTI_WINDOW_STATUS         0x0038
#define ABS_EXT_SYS_WLANSYSCOEX_CH_PTI_WINDOW_STATUS     0xA401BC38UL

#define EXT_SYS_WLANSYSCOEX_PTI_WINDOW_REMAINING_MASK    0x00000FFFUL
#define EXT_SYS_WLANSYSCOEX_PTI_WINDOW_REMAINING_WIDTH   12
#define EXT_SYS_WLANSYSCOEX_PTI_WINDOW_REMAINING_SHIFT   0
#define EXT_SYS_WLANSYSCOEX_PTI_WINDOW_REMAINING_SIGNED  0

#define EXT_SYS_WLANSYSCOEX_PTI_WIN_INDICATION_MASK      0x00001000UL
#define EXT_SYS_WLANSYSCOEX_PTI_WIN_INDICATION_WIDTH     1
#define EXT_SYS_WLANSYSCOEX_PTI_WIN_INDICATION_SHIFT     12
#define EXT_SYS_WLANSYSCOEX_PTI_WIN_INDICATION_SIGNED    0

#define EXT_SYS_WLANSYSCOEX_PTI_WIN_ALLOCATION_ON_MASK   0x00002000UL
#define EXT_SYS_WLANSYSCOEX_PTI_WIN_ALLOCATION_ON_WIDTH  1
#define EXT_SYS_WLANSYSCOEX_PTI_WIN_ALLOCATION_ON_SHIFT  13
#define EXT_SYS_WLANSYSCOEX_PTI_WIN_ALLOCATION_ON_SIGNED 0

/* Register CH_VIRTUAL_PTI_WINDOW (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_VIRTUAL_PTI_WINDOW               0x003C
#define ABS_EXT_SYS_WLANSYSCOEX_CH_VIRTUAL_PTI_WINDOW           0xA401BC3CUL

#define EXT_SYS_WLANSYSCOEX_START_COLLECT_SR_INFO_MASK          0x00000001UL
#define EXT_SYS_WLANSYSCOEX_START_COLLECT_SR_INFO_WIDTH         1
#define EXT_SYS_WLANSYSCOEX_START_COLLECT_SR_INFO_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_START_COLLECT_SR_INFO_SIGNED        0

#define EXT_SYS_WLANSYSCOEX_NUM_REGISTERS_TO_UPDATE_MASK        0x0000000EUL
#define EXT_SYS_WLANSYSCOEX_NUM_REGISTERS_TO_UPDATE_WIDTH       3
#define EXT_SYS_WLANSYSCOEX_NUM_REGISTERS_TO_UPDATE_SHIFT       1
#define EXT_SYS_WLANSYSCOEX_NUM_REGISTERS_TO_UPDATE_SIGNED      0

#define EXT_SYS_WLANSYSCOEX_WLAN_VIRTUAL_WINDOW_DURATION_MASK   0x00003FF0UL
#define EXT_SYS_WLANSYSCOEX_WLAN_VIRTUAL_WINDOW_DURATION_WIDTH  10
#define EXT_SYS_WLANSYSCOEX_WLAN_VIRTUAL_WINDOW_DURATION_SHIFT  4
#define EXT_SYS_WLANSYSCOEX_WLAN_VIRTUAL_WINDOW_DURATION_SIGNED 0

/* Register CH_SR_INFO_STATUS (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_SR_INFO_STATUS           0x0040
#define ABS_EXT_SYS_WLANSYSCOEX_CH_SR_INFO_STATUS       0xA401BC40UL

#define EXT_SYS_WLANSYSCOEX_COLLECT_SR_INFO_DONE_MASK   0x00000001UL
#define EXT_SYS_WLANSYSCOEX_COLLECT_SR_INFO_DONE_WIDTH  1
#define EXT_SYS_WLANSYSCOEX_COLLECT_SR_INFO_DONE_SHIFT  0
#define EXT_SYS_WLANSYSCOEX_COLLECT_SR_INFO_DONE_SIGNED 0

/* Register CH_SR_ACTIVITY_INFO_SET_0 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_SR_ACTIVITY_INFO_SET_0     0x0044
#define ABS_EXT_SYS_WLANSYSCOEX_CH_SR_ACTIVITY_INFO_SET_0 0xA401BC44UL

#define EXT_SYS_WLANSYSCOEX_SR_DURATION_0_MASK            0x00000FFFUL
#define EXT_SYS_WLANSYSCOEX_SR_DURATION_0_WIDTH           12
#define EXT_SYS_WLANSYSCOEX_SR_DURATION_0_SHIFT           0
#define EXT_SYS_WLANSYSCOEX_SR_DURATION_0_SIGNED          0

#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_0_MASK         0x00FFF000UL
#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_0_WIDTH        12
#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_0_SHIFT        12
#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_0_SIGNED       0

/* Register CH_SR_ACTIVITY_INFO_SET_1 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_SR_ACTIVITY_INFO_SET_1     0x0048
#define ABS_EXT_SYS_WLANSYSCOEX_CH_SR_ACTIVITY_INFO_SET_1 0xA401BC48UL

#define EXT_SYS_WLANSYSCOEX_SR_DURATION_1_MASK            0x00000FFFUL
#define EXT_SYS_WLANSYSCOEX_SR_DURATION_1_WIDTH           12
#define EXT_SYS_WLANSYSCOEX_SR_DURATION_1_SHIFT           0
#define EXT_SYS_WLANSYSCOEX_SR_DURATION_1_SIGNED          0

#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_1_MASK         0x00FFF000UL
#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_1_WIDTH        12
#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_1_SHIFT        12
#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_1_SIGNED       0

/* Register CH_SR_ACTIVITY_INFO_SET_2 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_SR_ACTIVITY_INFO_SET_2     0x004C
#define ABS_EXT_SYS_WLANSYSCOEX_CH_SR_ACTIVITY_INFO_SET_2 0xA401BC4CUL

#define EXT_SYS_WLANSYSCOEX_SR_DURATION_2_MASK            0x00000FFFUL
#define EXT_SYS_WLANSYSCOEX_SR_DURATION_2_WIDTH           12
#define EXT_SYS_WLANSYSCOEX_SR_DURATION_2_SHIFT           0
#define EXT_SYS_WLANSYSCOEX_SR_DURATION_2_SIGNED          0

#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_2_MASK         0x00FFF000UL
#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_2_WIDTH        12
#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_2_SHIFT        12
#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_2_SIGNED       0

/* Register CH_SR_ACTIVITY_INFO_SET_3 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_SR_ACTIVITY_INFO_SET_3     0x0050
#define ABS_EXT_SYS_WLANSYSCOEX_CH_SR_ACTIVITY_INFO_SET_3 0xA401BC50UL

#define EXT_SYS_WLANSYSCOEX_SR_DURATION_3_MASK            0x00000FFFUL
#define EXT_SYS_WLANSYSCOEX_SR_DURATION_3_WIDTH           12
#define EXT_SYS_WLANSYSCOEX_SR_DURATION_3_SHIFT           0
#define EXT_SYS_WLANSYSCOEX_SR_DURATION_3_SIGNED          0

#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_3_MASK         0x00FFF000UL
#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_3_WIDTH        12
#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_3_SHIFT        12
#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_3_SIGNED       0

/* Register CH_SR_ACTIVITY_INFO_SET_4 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_SR_ACTIVITY_INFO_SET_4     0x0054
#define ABS_EXT_SYS_WLANSYSCOEX_CH_SR_ACTIVITY_INFO_SET_4 0xA401BC54UL

#define EXT_SYS_WLANSYSCOEX_SR_DURATION_4_MASK            0x00000FFFUL
#define EXT_SYS_WLANSYSCOEX_SR_DURATION_4_WIDTH           12
#define EXT_SYS_WLANSYSCOEX_SR_DURATION_4_SHIFT           0
#define EXT_SYS_WLANSYSCOEX_SR_DURATION_4_SIGNED          0

#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_4_MASK         0x00FFF000UL
#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_4_WIDTH        12
#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_4_SHIFT        12
#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_4_SIGNED       0

/* Register CH_SR_ACTIVITY_INFO_SET_5 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_SR_ACTIVITY_INFO_SET_5     0x0058
#define ABS_EXT_SYS_WLANSYSCOEX_CH_SR_ACTIVITY_INFO_SET_5 0xA401BC58UL

#define EXT_SYS_WLANSYSCOEX_SR_DURATION_5_MASK            0x00000FFFUL
#define EXT_SYS_WLANSYSCOEX_SR_DURATION_5_WIDTH           12
#define EXT_SYS_WLANSYSCOEX_SR_DURATION_5_SHIFT           0
#define EXT_SYS_WLANSYSCOEX_SR_DURATION_5_SIGNED          0

#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_5_MASK         0x00FFF000UL
#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_5_WIDTH        12
#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_5_SHIFT        12
#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_5_SIGNED       0

/* Register CH_SR_ACTIVITY_INFO_SET_6 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_SR_ACTIVITY_INFO_SET_6     0x005C
#define ABS_EXT_SYS_WLANSYSCOEX_CH_SR_ACTIVITY_INFO_SET_6 0xA401BC5CUL

#define EXT_SYS_WLANSYSCOEX_SR_DURATION_6_MASK            0x00000FFFUL
#define EXT_SYS_WLANSYSCOEX_SR_DURATION_6_WIDTH           12
#define EXT_SYS_WLANSYSCOEX_SR_DURATION_6_SHIFT           0
#define EXT_SYS_WLANSYSCOEX_SR_DURATION_6_SIGNED          0

#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_6_MASK         0x00FFF000UL
#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_6_WIDTH        12
#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_6_SHIFT        12
#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_6_SIGNED       0

/* Register CH_SR_ACTIVITY_INFO_SET_7 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_SR_ACTIVITY_INFO_SET_7     0x0060
#define ABS_EXT_SYS_WLANSYSCOEX_CH_SR_ACTIVITY_INFO_SET_7 0xA401BC60UL

#define EXT_SYS_WLANSYSCOEX_SR_DURATION_7_MASK            0x00000FFFUL
#define EXT_SYS_WLANSYSCOEX_SR_DURATION_7_WIDTH           12
#define EXT_SYS_WLANSYSCOEX_SR_DURATION_7_SHIFT           0
#define EXT_SYS_WLANSYSCOEX_SR_DURATION_7_SIGNED          0

#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_7_MASK         0x00FFF000UL
#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_7_WIDTH        12
#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_7_SHIFT        12
#define EXT_SYS_WLANSYSCOEX_SR_PERIODICITY_7_SIGNED       0

/* Register CH_WLAN_WINDOW_LOOKUP_0 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_WLAN_WINDOW_LOOKUP_0     0x0064
#define ABS_EXT_SYS_WLANSYSCOEX_CH_WLAN_WINDOW_LOOKUP_0 0xA401BC64UL

#define EXT_SYS_WLANSYSCOEX_WLAN_WINDOW_0_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_WLAN_WINDOW_0_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_WLAN_WINDOW_0_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_WLAN_WINDOW_0_SIGNED        0

/* Register CH_WLAN_WINDOW_LOOKUP_1 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_WLAN_WINDOW_LOOKUP_1     0x0068
#define ABS_EXT_SYS_WLANSYSCOEX_CH_WLAN_WINDOW_LOOKUP_1 0xA401BC68UL

#define EXT_SYS_WLANSYSCOEX_WLAN_WINDOW_1_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_WLAN_WINDOW_1_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_WLAN_WINDOW_1_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_WLAN_WINDOW_1_SIGNED        0

/* Register CH_WLAN_WINDOW_LOOKUP_2 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_WLAN_WINDOW_LOOKUP_2     0x006C
#define ABS_EXT_SYS_WLANSYSCOEX_CH_WLAN_WINDOW_LOOKUP_2 0xA401BC6CUL

#define EXT_SYS_WLANSYSCOEX_WLAN_WINDOW_2_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_WLAN_WINDOW_2_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_WLAN_WINDOW_2_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_WLAN_WINDOW_2_SIGNED        0

/* Register CH_WLAN_WINDOW_LOOKUP_3 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_WLAN_WINDOW_LOOKUP_3     0x0070
#define ABS_EXT_SYS_WLANSYSCOEX_CH_WLAN_WINDOW_LOOKUP_3 0xA401BC70UL

#define EXT_SYS_WLANSYSCOEX_WLAN_WINDOW_3_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_WLAN_WINDOW_3_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_WLAN_WINDOW_3_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_WLAN_WINDOW_3_SIGNED        0

/* Register CH_WLAN_WINDOW_LOOKUP_4 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_WLAN_WINDOW_LOOKUP_4     0x0074
#define ABS_EXT_SYS_WLANSYSCOEX_CH_WLAN_WINDOW_LOOKUP_4 0xA401BC74UL

#define EXT_SYS_WLANSYSCOEX_WLAN_WINDOW_4_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_WLAN_WINDOW_4_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_WLAN_WINDOW_4_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_WLAN_WINDOW_4_SIGNED        0

/* Register CH_SR_WINDOW_LOOKUP_0 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_SR_WINDOW_LOOKUP_0     0x0078
#define ABS_EXT_SYS_WLANSYSCOEX_CH_SR_WINDOW_LOOKUP_0 0xA401BC78UL

#define EXT_SYS_WLANSYSCOEX_SR_WINDOW_0_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_SR_WINDOW_0_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_SR_WINDOW_0_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_SR_WINDOW_0_SIGNED        0

/* Register CH_SR_WINDOW_LOOKUP_1 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_SR_WINDOW_LOOKUP_1     0x007C
#define ABS_EXT_SYS_WLANSYSCOEX_CH_SR_WINDOW_LOOKUP_1 0xA401BC7CUL

#define EXT_SYS_WLANSYSCOEX_SR_WINDOW_1_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_SR_WINDOW_1_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_SR_WINDOW_1_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_SR_WINDOW_1_SIGNED        0

/* Register CH_SR_WINDOW_LOOKUP_2 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_SR_WINDOW_LOOKUP_2     0x0080
#define ABS_EXT_SYS_WLANSYSCOEX_CH_SR_WINDOW_LOOKUP_2 0xA401BC80UL

#define EXT_SYS_WLANSYSCOEX_SR_WINDOW_2_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_SR_WINDOW_2_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_SR_WINDOW_2_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_SR_WINDOW_2_SIGNED        0

/* Register CH_SR_WINDOW_LOOKUP_3 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_SR_WINDOW_LOOKUP_3     0x0084
#define ABS_EXT_SYS_WLANSYSCOEX_CH_SR_WINDOW_LOOKUP_3 0xA401BC84UL

#define EXT_SYS_WLANSYSCOEX_SR_WINDOW_3_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_SR_WINDOW_3_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_SR_WINDOW_3_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_SR_WINDOW_3_SIGNED        0

/* Register CH_SR_WINDOW_LOOKUP_4 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_SR_WINDOW_LOOKUP_4     0x0088
#define ABS_EXT_SYS_WLANSYSCOEX_CH_SR_WINDOW_LOOKUP_4 0xA401BC88UL

#define EXT_SYS_WLANSYSCOEX_SR_WINDOW_4_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_SR_WINDOW_4_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_SR_WINDOW_4_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_SR_WINDOW_4_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_0 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_0     0x008C
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_0 0xA401BC8CUL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_0_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_0_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_0_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_0_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_1 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_1     0x0090
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_1 0xA401BC90UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_1_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_1_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_1_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_1_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_2 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_2     0x0094
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_2 0xA401BC94UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_2_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_2_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_2_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_2_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_3 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_3     0x0098
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_3 0xA401BC98UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_3_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_3_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_3_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_3_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_4 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_4     0x009C
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_4 0xA401BC9CUL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_4_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_4_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_4_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_4_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_5 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_5     0x00A0
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_5 0xA401BCA0UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_5_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_5_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_5_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_5_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_6 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_6     0x00A4
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_6 0xA401BCA4UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_6_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_6_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_6_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_6_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_7 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_7     0x00A8
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_7 0xA401BCA8UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_7_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_7_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_7_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_7_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_8 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_8     0x00AC
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_8 0xA401BCACUL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_8_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_8_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_8_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_8_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_9 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_9     0x00B0
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_9 0xA401BCB0UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_9_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_9_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_9_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_9_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_10 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_10     0x00B4
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_10 0xA401BCB4UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_10_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_10_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_10_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_10_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_11 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_11     0x00B8
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_11 0xA401BCB8UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_11_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_11_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_11_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_11_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_12 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_12     0x00BC
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_12 0xA401BCBCUL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_12_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_12_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_12_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_12_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_13 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_13     0x00C0
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_13 0xA401BCC0UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_13_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_13_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_13_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_13_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_14 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_14     0x00C4
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_14 0xA401BCC4UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_14_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_14_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_14_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_14_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_15 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_15     0x00C8
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_15 0xA401BCC8UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_15_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_15_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_15_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_15_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_16 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_16     0x00CC
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_16 0xA401BCCCUL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_16_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_16_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_16_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_16_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_17 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_17     0x00D0
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_17 0xA401BCD0UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_17_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_17_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_17_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_17_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_18 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_18     0x00D4
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_18 0xA401BCD4UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_18_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_18_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_18_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_18_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_19 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_19     0x00D8
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_19 0xA401BCD8UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_19_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_19_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_19_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_19_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_20 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_20     0x00DC
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_20 0xA401BCDCUL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_20_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_20_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_20_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_20_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_21 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_21     0x00E0
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_21 0xA401BCE0UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_21_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_21_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_21_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_21_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_22 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_22     0x00E4
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_22 0xA401BCE4UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_22_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_22_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_22_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_22_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_23 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_23     0x00E8
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_23 0xA401BCE8UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_23_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_23_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_23_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_23_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_24 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_24     0x00EC
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_24 0xA401BCECUL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_24_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_24_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_24_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_24_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_25 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_25     0x00F0
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_25 0xA401BCF0UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_25_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_25_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_25_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_25_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_26 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_26     0x00F4
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_26 0xA401BCF4UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_26_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_26_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_26_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_26_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_27 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_27     0x00F8
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_27 0xA401BCF8UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_27_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_27_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_27_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_27_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_28 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_28     0x00FC
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_28 0xA401BCFCUL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_28_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_28_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_28_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_28_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_29 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_29     0x0100
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_29 0xA401BD00UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_29_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_29_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_29_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_29_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_30 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_30     0x0104
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_30 0xA401BD04UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_30_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_30_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_30_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_30_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_31 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_31     0x0108
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_31 0xA401BD08UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_31_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_31_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_31_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_31_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_32 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_32     0x010C
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_32 0xA401BD0CUL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_32_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_32_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_32_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_32_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_33 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_33     0x0110
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_33 0xA401BD10UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_33_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_33_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_33_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_33_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_34 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_34     0x0114
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_34 0xA401BD14UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_34_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_34_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_34_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_34_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_35 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_35     0x0118
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_35 0xA401BD18UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_35_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_35_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_35_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_35_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_36 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_36     0x011C
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_36 0xA401BD1CUL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_36_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_36_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_36_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_36_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_37 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_37     0x0120
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_37 0xA401BD20UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_37_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_37_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_37_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_37_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_38 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_38     0x0124
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_38 0xA401BD24UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_38_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_38_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_38_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_38_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_39 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_39     0x0128
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_39 0xA401BD28UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_39_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_39_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_39_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_39_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_40 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_40     0x012C
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_40 0xA401BD2CUL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_40_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_40_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_40_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_40_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_41 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_41     0x0130
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_41 0xA401BD30UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_41_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_41_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_41_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_41_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_42 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_42     0x0134
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_42 0xA401BD34UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_42_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_42_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_42_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_42_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_43 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_43     0x0138
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_43 0xA401BD38UL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_43_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_43_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_43_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_43_SIGNED        0

/* Register CH_NO_WINDOW_LOOKUP_44 (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_44     0x013C
#define ABS_EXT_SYS_WLANSYSCOEX_CH_NO_WINDOW_LOOKUP_44 0xA401BD3CUL

#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_44_MASK          0x000001FFUL
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_44_WIDTH         9
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_44_SHIFT         0
#define EXT_SYS_WLANSYSCOEX_NO_WINDOW_44_SIGNED        0

/* Register CH_IRQ_CONTROL (REGWLANSYSCOEX) */
#define EXT_SYS_WLANSYSCOEX_CH_IRQ_CONTROL                    0x0140
#define ABS_EXT_SYS_WLANSYSCOEX_CH_IRQ_CONTROL                0xA401BD40UL

#define EXT_SYS_WLANSYSCOEX_COLLECT_SR_INFO_IRQ_ENABLE_MASK   0x00000001UL
#define EXT_SYS_WLANSYSCOEX_COLLECT_SR_INFO_IRQ_ENABLE_WIDTH  1
#define EXT_SYS_WLANSYSCOEX_COLLECT_SR_INFO_IRQ_ENABLE_SHIFT  0
#define EXT_SYS_WLANSYSCOEX_COLLECT_SR_INFO_IRQ_ENABLE_SIGNED 0

#define EXT_SYS_WLANSYSCOEX_COLLECT_SR_INFO_IRQ_CLEAR_MASK    0x00000002UL
#define EXT_SYS_WLANSYSCOEX_COLLECT_SR_INFO_IRQ_CLEAR_WIDTH   1
#define EXT_SYS_WLANSYSCOEX_COLLECT_SR_INFO_IRQ_CLEAR_SHIFT   1
#define EXT_SYS_WLANSYSCOEX_COLLECT_SR_INFO_IRQ_CLEAR_SIGNED  0

/*--------------------------------------------------------------------*/

#endif /* UCCP530_77_REGISTERS_EXT_SYS_BUS_H */

/*--------------------------------------------------------------------*/
/* @endcond */
