# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../lab6.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../lab6.gen/sources_1/bd/mb_block/ipshared/7698" --include "../../../../lab6.gen/sources_1/ip/clk_wiz_0" \
"../../../../lab6.srcs/sources_1/imports/sources_1/imports/Downloads/audio_top.sv" \
"../../../../lab6.srcs/sources_1/new/negedge_detect.sv" \
"../../../../lab6.srcs/sources_1/imports/sources_1/new/piano.sv" \
"../../../../lab6.srcs/sources_1/imports/sources_1/new/pwm.sv" \
"../../../../lab6.srcs/sources_1/imports/sources_1/new/tonegen.sv" \
"../../../../lab6.srcs/sources_1/imports/sources_1/new/volume.sv" \
"../../../../lab6.srcs/sources_1/imports/sources_1/new/wavegen.sv" \
"../../../../lab6.srcs/sim_1/new/soundtest.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
