Command: D:\ESP32_IDF\Espressif\python_env\idf5.5_py3.11_env\Scripts\python.exe D:\ESP32_IDF\Espressif\frameworks\esp-idf-v5.5\tools/idf_monitor.py -p COM10 -b 115200 --toolchain-prefix xtensa-esp32s3-elf- --target esp32s3 --revision 0 D:\ESP32\ESP32S3_LCD 7B_DEMO_3\ESP32-S3-Touch-LCD-7B-Demo\ESP32-S3-Touch-LCD-7B-Demo\ESP-IDF\16_LVGL_UI\build\16_LVGL_UI.elf D:\ESP32\ESP32S3_LCD 7B_DEMO_3\ESP32-S3-Touch-LCD-7B-Demo\ESP32-S3-Touch-LCD-7B-Demo\ESP-IDF\16_LVGL_UI\build\bootloader\bootloader.elf --force-color -m 'D:\ESP32_IDF\Espressif\python_env\idf5.5_py3.11_env\Scripts\python.exe' 'D:\ESP32_IDF\Espressif\frameworks\esp-idf-v5.5\tools\idf.py' '-p' 'COM10'
ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0x1 (POWERON),boot:0x29 (SPI_FAST_FLASH_BOOT)
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1710
load:0x403c8700,len:0xec0
load:0x403cb700,len:0x31d4
entry 0x403c894c
[0;32mI (25) boot: ESP-IDF v5.5-dirty 2nd stage bootloader[0m
[0;32mI (25) boot: compile time Oct  8 2025 11:43:15[0m
[0;32mI (25) boot: Multicore bootloader[0m
[0;32mI (26) boot: chip revision: v0.2[0m
[0;32mI (28) boot: efuse block revision: v1.3[0m
[0;32mI (32) qio_mode: Enabling default flash chip QIO[0m
[0;32mI (36) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (40) boot.esp32s3: SPI Mode       : QIO[0m
[0;32mI (44) boot.esp32s3: SPI Flash Size : 16MB[0m
[0;32mI (48) boot: Enabling RNG early entropy source...[0m
[0;32mI (52) boot: Partition Table:[0m
[0;32mI (55) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (61) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (68) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (74) boot:  2 factory          factory app      00 00 00010000 00800000[0m
[0;32mI (81) boot: End of partition table[0m
[0;32mI (84) esp_image: segment 0: paddr=00010020 vaddr=3c0e0020 size=d7384h (881540) map[0m
[0;32mI (222) esp_image: segment 1: paddr=000e73ac vaddr=3fca1c00 size=057a0h ( 22432) load[0m
[0;32mI (226) esp_image: segment 2: paddr=000ecb54 vaddr=40374000 size=034c4h ( 13508) load[0m
[0;32mI (229) esp_image: segment 3: paddr=000f0020 vaddr=42000020 size=ddc08h (908296) map[0m
[0;32mI (368) esp_image: segment 4: paddr=001cdc30 vaddr=403774c4 size=1a6ech (108268) load[0m
[0;32mI (389) esp_image: segment 5: paddr=001e8324 vaddr=600fe000 size=00020h (    32) load[0m
[0;32mI (401) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (401) boot: Disabling RNG early entropy source...[0m
[0;33mW (411) flash HPM: HPM mode is optional feature that depends on flash model. Read Docs First![0m
[0;33mW (411) flash HPM: HPM mode with DC adjustment is disabled. Some flash models may not be supported. Read Docs First![0m
[0;33mW (418) flash HPM: High performance mode of this flash model hasn't been supported.[0m
[0;32mI (426) MSPI Timing: Flash timing tuning index: 2[0m
[0;32mI (430) octal_psram: vendor id    : 0x0d (AP)[0m
[0;32mI (434) octal_psram: dev id       : 0x02 (generation 3)[0m
[0;32mI (439) octal_psram: density      : 0x03 (64 Mbit)[0m
[0;32mI (443) octal_psram: good-die     : 0x01 (Pass)[0m
[0;32mI (448) octal_psram: Latency      : 0x01 (Fixed)[0m
[0;32mI (452) octal_psram: VCC          : 0x01 (3V)[0m
[0;32mI (456) octal_psram: SRF          : 0x01 (Fast Refresh)[0m
[0;32mI (461) octal_psram: BurstType    : 0x01 (Hybrid Wrap)[0m
[0;32mI (466) octal_psram: BurstLen     : 0x01 (32 Byte)[0m
[0;32mI (470) octal_psram: Readlatency  : 0x02 (10 cycles@Fixed)[0m
[0;32mI (476) octal_psram: DriveStrength: 0x00 (1/1)[0m
[0;32mI (487) MSPI Timing: PSRAM timing tuning index: 2[0m
[0;32mI (488) esp_psram: Found 8MB PSRAM device[0m
[0;32mI (488) esp_psram: Speed: 120MHz[0m
[0;32mI (528) mmu_psram: Read only data copied and mapped to SPIRAM[0m
[0;32mI (574) mmu_psram: Instructions copied and mapped to SPIRAM[0m
[0;32mI (574) cpu_start: Multicore app[0m
[0;32mI (735) esp_psram: SPI SRAM memory test OK[0m
[0;32mI (743) cpu_start: Pro cpu start user code[0m
[0;32mI (743) cpu_start: cpu freq: 240000000 Hz[0m
[0;32mI (743) app_init: Application information:[0m
[0;32mI (743) app_init: Project name:     16_LVGL_UI[0m
[0;32mI (747) app_init: App version:      d0f7808-dirty[0m
[0;32mI (752) app_init: Compile time:     Nov 26 2025 14:24:48[0m
[0;32mI (757) app_init: ELF file SHA256:  f21592a2a...[0m
[0;32mI (761) app_init: ESP-IDF:          v5.5-dirty[0m
[0;32mI (765) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (769) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (773) efuse_init: Chip rev:         v0.2[0m
[0;32mI (777) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (783) heap_init: At 3FCACCC8 len 0003CA48 (242 KiB): RAM[0m
[0;32mI (788) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (794) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (799) heap_init: At 600FE020 len 00001FC8 (7 KiB): RTCRAM[0m
[0;32mI (804) esp_psram: Adding pool of 6400K of PSRAM memory to heap allocator[0m
[0;32mI (811) esp_psram: Adding pool of 35K of PSRAM memory gap generated due to end address alignment of drom to the heap allocator[0m
[0;32mI (822) spi_flash: detected chip: generic[0m
[0;32mI (825) spi_flash: flash io: qio[0m
[0;32mI (828) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (835) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (841) coexist: coex firmware version: 831ec70[0m
[0;32mI (854) coexist: coexist rom version e7ae62f[0m
[0;32mI (855) main_task: Started on CPU0[0m
[0;32mI (856) esp_psram: Reserving pool of 32K of internal memory for DMA/internal allocations[0m
[0;32mI (861) main_task: Calling app_main()[0m
[0;32mI (864) PSRAM: Total heap: 6843752[0m
[0;32mI (867) PSRAM: Free PSRAM: 6554245[0m
[0;33mW (881) i2c.master: Please check pull-up resistances whether be connected properly. Otherwise unexpected behavior would happen. For more detailed information, please read docs[0m
[0;32mI (1286) GT911: Initialize I2C panel IO[0m
[0;32mI (1286) GT911: Initialize touch controller GT911[0m
[0;33mW (1286) GT911: Unable to initialize the I2C address[0m
[0;32mI (1288) GT911: TouchPad_ID:0x39,0x31,0x31[0m
[0;32mI (1291) GT911: TouchPad_Config_Version:91[0m
[0;32mI (1295) example: Install RGB LCD panel driver[0m
[0;32mI (1335) example: Initialize RGB LCD panel[0m
[0;32mI (1337) lv_port: Create LVGL task[0m
[0;32mI (1364) main: Display LVGL demos[0m
[0;32mI (1382) TAG_NVS: Loaded JSON from NVS: [{"name":"2","device_id":"94:E6:86:09:A4:78"},{"name":"1","device_id":"A8:42:E3:4C:7C:BC"}][0m
[0;32mI (1383) TAG_NVS: Loaded 2 devices from NVS[0m
[0;32mI (1388) LVGL: Displayed 2 devices[0m
Guru Meditation Error: Core  0 panic'ed (LoadProhibited). Exception was unhandled.

Core  0 register dump:
PC      : 0x42020d0f  PS      : 0x00060830  A0      : 0x8201d1b0  A1      : 0x3fcb0520  
A2      : 0x00000000  A3      : 0x00000007  A4      : 0x3fcb0540  A5      : 0x00000000  
A6      : 0x3c18f8c8  A7      : 0x3fcc46a0  A8      : 0x82021232  A9      : 0x3fcb0500  
A10     : 0x3fcc4954  A11     : 0x00000004  A12     : 0x000027d1  A13     : 0x00000000  
A14     : 0x000027d1  A15     : 0x3fca8c30  SAR     : 0x00000020  EXCCAUSE: 0x0000001c  
EXCVADDR: 0x00000020  LBEG    : 0x4202141d  LEND    : 0x42021424  LCOUNT  : 0x00000000  


Backtrace: 0x42020d0c:0x3fcb0520 0x4201d1ad:0x3fcb0540 0x4200d656:0x3fcb0570 0x4200c21a:0x3fcb05a0 0x4200bc6f:0x3fcb05c0 0x420dcedf:0x3fcb05f0




ELF file SHA256: f21592a2a

Rebooting...
ï¿½ï¿½ï¿½ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x29 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037604c
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1710
load:0x403c8700,len:0xec0
load:0x403cb700,len:0x31d4
entry 0x403c894c
[0;32mI (29) boot: ESP-IDF v5.5-dirty 2nd stage bootloader[0m
[0;32mI (29) boot: compile time Oct  8 2025 11:43:15[0m
[0;32mI (29) boot: Multicore bootloader[0m
[0;32mI (30) boot: chip revision: v0.2[0m
[0;32mI (33) boot: efuse block revision: v1.3[0m
[0;32mI (36) qio_mode: Enabling default flash chip QIO[0m
[0;32mI (40) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (44) boot.esp32s3: SPI Mode       : QIO[0m
[0;32mI (48) boot.esp32s3: SPI Flash Size : 16MB[0m
[0;32mI (52) boot: Enabling RNG early entropy source...[0m
[0;32mI (56) boot: Partition Table:[0m
[0;32mI (59) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (65) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (72) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (78) boot:  2 factory          factory app      00 00 00010000 00800000[0m
[0;32mI (85) boot: End of partition table[0m
[0;32mI (88) esp_image: segment 0: paddr=00010020 vaddr=3c0e0020 size=d7384h (881540) map[0m
[0;32mI (226) esp_image: segment 1: paddr=000e73ac vaddr=3fca1c00 size=057a0h ( 22432) load[0m
[0;32mI (231) esp_image: segment 2: paddr=000ecb54 vaddr=40374000 size=034c4h ( 13508) load[0m
[0;32mI (234) esp_image: segment 3: paddr=000f0020 vaddr=42000020 size=ddc08h (908296) map[0m
[0;32mI (373) esp_image: segment 4: paddr=001cdc30 vaddr=403774c4 size=1a6ech (108268) load[0m
[0;32mI (393) esp_image: segment 5: paddr=001e8324 vaddr=600fe000 size=00020h (    32) load[0m
[0;32mI (405) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (405) boot: Disabling RNG early entropy source...[0m
[0;33mW (415) flash HPM: HPM mode is optional feature that depends on flash model. Read Docs First![0m
[0;33mW (415) flash HPM: HPM mode with DC adjustment is disabled. Some flash models may not be supported. Read Docs First![0m
[0;33mW (422) flash HPM: High performance mode of this flash model hasn't been supported.[0m
[0;32mI (430) MSPI Timing: Flash timing tuning index: 2[0m
[0;32mI (434) octal_psram: vendor id    : 0x0d (AP)[0m
[0;32mI (438) octal_psram: dev id       : 0x02 (generation 3)[0m
[0;32mI (443) octal_psram: density      : 0x03 (64 Mbit)[0m
[0;32mI (448) octal_psram: good-die     : 0x01 (Pass)[0m
[0;32mI (452) octal_psram: Latency      : 0x01 (Fixed)[0m
[0;32mI (456) octal_psram: VCC          : 0x01 (3V)[0m
[0;32mI (460) octal_psram: SRF          : 0x01 (Fast Refresh)[0m
[0;32mI (465) octal_psram: BurstType    : 0x01 (Hybrid Wrap)[0m
[0;32mI (470) octal_psram: BurstLen     : 0x01 (32 Byte)[0m
[0;32mI (475) octal_psram: Readlatency  : 0x02 (10 cycles@Fixed)[0m
[0;32mI (480) octal_psram: DriveStrength: 0x00 (1/1)[0m
[0;32mI (492) MSPI Timing: PSRAM timing tuning index: 2[0m
[0;32mI (492) esp_psram: Found 8MB PSRAM device[0m
[0;32mI (493) esp_psram: Speed: 120MHz[0m
[0;32mI (532) mmu_psram: Read only data copied and mapped to SPIRAM[0m
[0;32mI (578) mmu_psram: Instructions copied and mapped to SPIRAM[0m
[0;32mI (579) cpu_start: Multicore app[0m
[0;32mI (739) esp_psram: SPI SRAM memory test OK[0m
[0;32mI (747) cpu_start: Pro cpu start user code[0m
[0;32mI (747) cpu_start: cpu freq: 240000000 Hz[0m
[0;32mI (747) app_init: Application information:[0m
[0;32mI (747) app_init: Project name:     16_LVGL_UI[0m
[0;32mI (752) app_init: App version:      d0f7808-dirty[0m
[0;32mI (756) app_init: Compile time:     Nov 26 2025 14:24:48[0m
[0;32mI (761) app_init: ELF file SHA256:  f21592a2a...[0m
[0;32mI (765) app_init: ESP-IDF:          v5.5-dirty[0m
[0;32mI (770) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (773) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (777) efuse_init: Chip rev:         v0.2[0m
[0;32mI (781) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (787) heap_init: At 3FCACCC8 len 0003CA48 (242 KiB): RAM[0m
[0;32mI (793) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (798) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (803) heap_init: At 600FE020 len 00001FC8 (7 KiB): RTCRAM[0m
[0;32mI (808) esp_psram: Adding pool of 6400K of PSRAM memory to heap allocator[0m
[0;32mI (815) esp_psram: Adding pool of 35K of PSRAM memory gap generated due to end address alignment of drom to the heap allocator[0m
[0;32mI (826) spi_flash: detected chip: generic[0m
[0;32mI (830) spi_flash: flash io: qio[0m
[0;32mI (833) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (839) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (845) coexist: coex firmware version: 831ec70[0m
[0;32mI (858) coexist: coexist rom version e7ae62f[0m
[0;32mI (859) main_task: Started on CPU0[0m
[0;32mI (860) esp_psram: Reserving pool of 32K of internal memory for DMA/internal allocations[0m
[0;32mI (865) main_task: Calling app_main()[0m
[0;32mI (868) PSRAM: Total heap: 6843752[0m
[0;32mI (871) PSRAM: Free PSRAM: 6554245[0m
[0;33mW (885) i2c.master: Please check pull-up resistances whether be connected properly. Otherwise unexpected behavior would happen. For more detailed information, please read docs[0m
[0;32mI (1290) GT911: Initialize I2C panel IO[0m
[0;32mI (1290) GT911: Initialize touch controller GT911[0m
[0;33mW (1290) GT911: Unable to initialize the I2C address[0m
[0;32mI (1292) GT911: TouchPad_ID:0x39,0x31,0x31[0m
[0;32mI (1295) GT911: TouchPad_Config_Version:91[0m
[0;32mI (1299) example: Install RGB LCD panel driver[0m
[0;32mI (1339) example: Initialize RGB LCD panel[0m
[0;32mI (1341) lv_port: Create LVGL task[0m
[0;32mI (1368) main: Display LVGL demos[0m
[0;32mI (1386) TAG_NVS: Loaded JSON from NVS: [{"name":"2","device_id":"94:E6:86:09:A4:78"},{"name":"1","device_id":"A8:42:E3:4C:7C:BC"}][0m
[0;32mI (1387) TAG_NVS: Loaded 2 devices from NVS[0m
[0;32mI (1392) LVGL: Displayed 2 devices[0m
Guru Meditation Error: Core  0 panic'ed (LoadProhibited). Exception was unhandled.

Core  0 register dump:
PC      : 0x42020d0f  PS      : 0x00060830  A0      : 0x8201d1b0  A1      : 0x3fcb0520  
A2      : 0x00000000  A3      : 0x00000007  A4      : 0x3fcb0540  A5      : 0x00000000  
A6      : 0x3c18f8c8  A7      : 0x3fcc46a0  A8      : 0x82021232  A9      : 0x3fcb0500  
A10     : 0x3fcc4954  A11     : 0x00000004  A12     : 0x000027d1  A13     : 0x00000000  
A14     : 0x000027d1  A15     : 0x3fca8c30  SAR     : 0x00000020  EXCCAUSE: 0x0000001c  
EXCVADDR: 0x00000020  LBEG    : 0x4202141d  LEND    : 0x42021424  LCOUNT  : 0x00000000  


Backtrace: 0x42020d0c:0x3fcb0520 0x4201d1ad:0x3fcb0540 0x4200d656:0x3fcb0570 0x4200c21a:0x3fcb05a0 0x4200bc6f:0x3fcb05c0 0x420dcedf:0x3fcb05f0




ELF file SHA256: f21592a2a

Rebooting...
ï¿½ï¿½ï¿½ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x29 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037604c
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1710
load:0x403c8700,len:0xec0
load:0x403cb700,len:0x31d4
entry 0x403c894c
[0;32mI (29) boot: ESP-IDF v5.5-dirty 2nd stage bootloader[0m
[0;32mI (29) boot: compile time Oct  8 2025 11:43:15[0m
[0;32mI (29) boot: Multicore bootloader[0m
[0;32mI (30) boot: chip revision: v0.2[0m
[0;32mI (33) boot: efuse block revision: v1.3[0m
[0;32mI (36) qio_mode: Enabling default flash chip QIO[0m
[0;32mI (40) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (44) boot.esp32s3: SPI Mode       : QIO[0m
[0;32mI (48) boot.esp32s3: SPI Flash Size : 16MB[0m
[0;32mI (52) boot: Enabling RNG early entropy source...[0m
[0;32mI (56) boot: Partition Table:[0m
[0;32mI (59) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (65) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (72) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (78) boot:  2 factory          factory app      00 00 00010000 00800000[0m
[0;32mI (85) boot: End of partition table[0m
[0;32mI (88) esp_image: segment 0: paddr=00010020 vaddr=3c0e0020 size=d7384h (881540) map[0m
[0;32mI (226) esp_image: segment 1: paddr=000e73ac vaddr=3fca1c00 size=057a0h ( 22432) load[0m
[0;32mI (231) esp_image: segment 2: paddr=000ecb54 vaddr=40374000 size=034c4h ( 13508) load[0m
[0;32mI (234) esp_image: segment 3: paddr=000f0020 vaddr=42000020 size=ddc08h (908296) map[0m
[0;32mI (373) esp_image: segment 4: paddr=001cdc30 vaddr=403774c4 size=1a6ech (108268) load[0m
[0;32mI (393) esp_image: segment 5: paddr=001e8324 vaddr=600fe000 size=00020h (    32) load[0m
[0;32mI (405) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (405) boot: Disabling RNG early entropy source...[0m
[0;33mW (415) flash HPM: HPM mode is optional feature that depends on flash model. Read Docs First![0m
[0;33mW (415) flash HPM: HPM mode with DC adjustment is disabled. Some flash models may not be supported. Read Docs First![0m
[0;33mW (422) flash HPM: High performance mode of this flash model hasn't been supported.[0m
[0;32mI (430) MSPI Timing: Flash timing tuning index: 2[0m
[0;32mI (434) octal_psram: vendor id    : 0x0d (AP)[0m
[0;32mI (438) octal_psram: dev id       : 0x02 (generation 3)[0m
[0;32mI (443) octal_psram: density      : 0x03 (64 Mbit)[0m
[0;32mI (448) octal_psram: good-die     : 0x01 (Pass)[0m
[0;32mI (452) octal_psram: Latency      : 0x01 (Fixed)[0m
[0;32mI (456) octal_psram: VCC          : 0x01 (3V)[0m
[0;32mI (460) octal_psram: SRF          : 0x01 (Fast Refresh)[0m
[0;32mI (465) octal_psram: BurstType    : 0x01 (Hybrid Wrap)[0m
[0;32mI (470) octal_psram: BurstLen     : 0x01 (32 Byte)[0m
[0;32mI (475) octal_psram: Readlatency  : 0x02 (10 cycles@Fixed)[0m
[0;32mI (480) octal_psram: DriveStrength: 0x00 (1/1)[0m
[0;32mI (492) MSPI Timing: PSRAM timing tuning index: 2[0m
[0;32mI (492) esp_psram: Found 8MB PSRAM device[0m
[0;32mI (493) esp_psram: Speed: 120MHz[0m
[0;32mI (532) mmu_psram: Read only data copied and mapped to SPIRAM[0m
[0;32mI (578) mmu_psram: Instructions copied and mapped to SPIRAM[0m
[0;32mI (579) cpu_start: Multicore app[0m
[0;32mI (739) esp_psram: SPI SRAM memory test OK[0m
[0;32mI (747) cpu_start: Pro cpu start user code[0m
[0;32mI (747) cpu_start: cpu freq: 240000000 Hz[0m
[0;32mI (747) app_init: Application information:[0m
[0;32mI (747) app_init: Project name:     16_LVGL_UI[0m
[0;32mI (752) app_init: App version:      d0f7808-dirty[0m
[0;32mI (756) app_init: Compile time:     Nov 26 2025 14:24:48[0m
[0;32mI (761) app_init: ELF file SHA256:  f21592a2a...[0m
[0;32mI (765) app_init: ESP-IDF:          v5.5-dirty[0m
[0;32mI (770) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (773) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (777) efuse_init: Chip rev:         v0.2[0m
[0;32mI (781) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (787) heap_init: At 3FCACCC8 len 0003CA48 (242 KiB): RAM[0m
[0;32mI (793) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (798) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (803) heap_init: At 600FE020 len 00001FC8 (7 KiB): RTCRAM[0m
[0;32mI (808) esp_psram: Adding pool of 6400K of PSRAM memory to heap allocator[0m
[0;32mI (815) esp_psram: Adding pool of 35K of PSRAM memory gap generated due to end address alignment of drom to the heap allocator[0m
[0;32mI (826) spi_flash: detected chip: generic[0m
[0;32mI (830) spi_flash: flash io: qio[0m
[0;32mI (833) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (839) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (845) coexist: coex firmware version: 831ec70[0m
[0;32mI (858) coexist: coexist rom version e7ae62f[0m
[0;32mI (859) main_task: Started on CPU0[0m
[0;32mI (860) esp_psram: Reserving pool of 32K of internal memory for DMA/internal allocations[0m
[0;32mI (865) main_task: Calling app_main()[0m
[0;32mI (868) PSRAM: Total heap: 6843752[0m
[0;32mI (871) PSRAM: Free PSRAM: 6554245[0m
[0;33mW (885) i2c.master: Please check pull-up resistances whether be connected properly. Otherwise unexpected behavior would happen. For more detailed information, please read docs[0m
[0;32mI (1290) GT911: Initialize I2C panel IO[0m
[0;32mI (1290) GT911: Initialize touch controller GT911[0m
[0;33mW (1290) GT911: Unable to initialize the I2C address[0m
[0;32mI (1292) GT911: TouchPad_ID:0x39,0x31,0x31[0m
[0;32mI (1295) GT911: TouchPad_Config_Version:91[0m
[0;32mI (1299) example: Install RGB LCD panel driver[0m
[0;32mI (1339) example: Initialize RGB LCD panel[0m
[0;32mI (1341) lv_port: Create LVGL task[0m
[0;32mI (1368) main: Display LVGL demos[0m
[0;32mI (1386) TAG_NVS: Loaded JSON from NVS: [{"name":"2","device_id":"94:E6:86:09:A4:78"},{"name":"1","device_id":"A8:42:E3:4C:7C:BC"}][0m
[0;32mI (1387) TAG_NVS: Loaded 2 devices from NVS[0m
[0;32mI (1392) LVGL: Displayed 2 devices[0m
Guru Meditation Error: Core  0 panic'ed (LoadProhibited). Exception was unhandled.

Core  0 register dump:
PC      : 0x42020d0f  PS      : 0x00060830  A0      : 0x8201d1b0  A1      : 0x3fcb0520  
A2      : 0x00000000  A3      : 0x00000007  A4      : 0x3fcb0540  A5      : 0x00000000  
A6      : 0x3c18f8c8  A7      : 0x3fcc46a0  A8      : 0x82021232  A9      : 0x3fcb0500  
A10     : 0x3fcc4954  A11     : 0x00000004  A12     : 0x000027d1  A13     : 0x00000000  
A14     : 0x000027d1  A15     : 0x3fca8c30  SAR     : 0x00000020  EXCCAUSE: 0x0000001c  
EXCVADDR: 0x00000020  LBEG    : 0x4202141d  LEND    : 0x42021424  LCOUNT  : 0x00000000  


Backtrace: 0x42020d0c:0x3fcb0520 0x4201d1ad:0x3fcb0540 0x4200d656:0x3fcb0570 0x4200c21a:0x3fcb05a0 0x4200bc6f:0x3fcb05c0 0x420dcedf:0x3fcb05f0




ELF file SHA256: f21592a2a

Rebooting...
ï¿½ï¿½ï¿½ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x29 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037604c
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1710
load:0x403c8700,len:0xec0
load:0x403cb700,len:0x31d4
entry 0x403c894c
[0;32mI (29) boot: ESP-IDF v5.5-dirty 2nd stage bootloader[0m
[0;32mI (29) boot: compile time Oct  8 2025 11:43:15[0m
[0;32mI (29) boot: Multicore bootloader[0m
[0;32mI (30) boot: chip revision: v0.2[0m
[0;32mI (33) boot: efuse block revision: v1.3[0m
[0;32mI (36) qio_mode: Enabling default flash chip QIO[0m
[0;32mI (40) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (44) boot.esp32s3: SPI Mode       : QIO[0m
[0;32mI (48) boot.esp32s3: SPI Flash Size : 16MB[0m
[0;32mI (52) boot: Enabling RNG early entropy source...[0m
[0;32mI (56) boot: Partition Table:[0m
[0;32mI (59) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (65) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (72) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (78) boot:  2 factory          factory app      00 00 00010000 00800000[0m
[0;32mI (85) boot: End of partition table[0m
[0;32mI (88) esp_image: segment 0: paddr=00010020 vaddr=3c0e0020 size=d7384h (881540) map[0m
[0;32mI (226) esp_image: segment 1: paddr=000e73ac vaddr=3fca1c00 size=057a0h ( 22432) load[0m
[0;32mI (231) esp_image: segment 2: paddr=000ecb54 vaddr=40374000 size=034c4h ( 13508) load[0m
[0;32mI (234) esp_image: segment 3: paddr=000f0020 vaddr=42000020 size=ddc08h (908296) map[0m
[0;32mI (373) esp_image: segment 4: paddr=001cdc30 vaddr=403774c4 size=1a6ech (108268) load[0m
[0;32mI (393) esp_image: segment 5: paddr=001e8324 vaddr=600fe000 size=00020h (    32) load[0m
[0;32mI (405) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (405) boot: Disabling RNG early entropy source...[0m
[0;33mW (415) flash HPM: HPM mode is optional feature that depends on flash model. Read Docs First![0m
[0;33mW (415) flash HPM: HPM mode with DC adjustment is disabled. Some flash models may not be supported. Read Docs First![0m
[0;33mW (422) flash HPM: High performance mode of this flash model hasn't been supported.[0m
[0;32mI (430) MSPI Timing: Flash timing tuning index: 2[0m
[0;32mI (434) octal_psram: vendor id    : 0x0d (AP)[0m
[0;32mI (438) octal_psram: dev id       : 0x02 (generation 3)[0m
[0;32mI (443) octal_psram: density      : 0x03 (64 Mbit)[0m
[0;32mI (448) octal_psram: good-die     : 0x01 (Pass)[0m
[0;32mI (452) octal_psram: Latency      : 0x01 (Fixed)[0m
[0;32mI (456) octal_psram: VCC          : 0x01 (3V)[0m
[0;32mI (460) octal_psram: SRF          : 0x01 (Fast Refresh)[0m
[0;32mI (465) octal_psram: BurstType    : 0x01 (Hybrid Wrap)[0m
[0;32mI (470) octal_psram: BurstLen     : 0x01 (32 Byte)[0m
[0;32mI (475) octal_psram: Readlatency  : 0x02 (10 cycles@Fixed)[0m
[0;32mI (480) octal_psram: DriveStrength: 0x00 (1/1)[0m
[0;32mI (492) MSPI Timing: PSRAM timing tuning index: 2[0m
[0;32mI (492) esp_psram: Found 8MB PSRAM device[0m
[0;32mI (493) esp_psram: Speed: 120MHz[0m
[0;32mI (532) mmu_psram: Read only data copied and mapped to SPIRAM[0m
[0;32mI (578) mmu_psram: Instructions copied and mapped to SPIRAM[0m
[0;32mI (579) cpu_start: Multicore app[0m
[0;32mI (739) esp_psram: SPI SRAM memory test OK[0m
[0;32mI (747) cpu_start: Pro cpu start user code[0m
[0;32mI (747) cpu_start: cpu freq: 240000000 Hz[0m
[0;32mI (747) app_init: Application information:[0m
[0;32mI (747) app_init: Project name:     16_LVGL_UI[0m
[0;32mI (752) app_init: App version:      d0f7808-dirty[0m
[0;32mI (756) app_init: Compile time:     Nov 26 2025 14:24:48[0m
[0;32mI (761) app_init: ELF file SHA256:  f21592a2a...[0m
[0;32mI (765) app_init: ESP-IDF:          v5.5-dirty[0m
[0;32mI (770) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (773) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (777) efuse_init: Chip rev:         v0.2[0m
[0;32mI (781) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (787) heap_init: At 3FCACCC8 len 0003CA48 (242 KiB): RAM[0m
[0;32mI (793) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (798) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (803) heap_init: At 600FE020 len 00001FC8 (7 KiB): RTCRAM[0m
[0;32mI (808) esp_psram: Adding pool of 6400K of PSRAM memory to heap allocator[0m
[0;32mI (815) esp_psram: Adding pool of 35K of PSRAM memory gap generated due to end address alignment of drom to the heap allocator[0m
[0;32mI (826) spi_flash: detected chip: generic[0m
[0;32mI (830) spi_flash: flash io: qio[0m
[0;32mI (833) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (839) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (845) coexist: coex firmware version: 831ec70[0m
[0;32mI (858) coexist: coexist rom version e7ae62f[0m
[0;32mI (859) main_task: Started on CPU0[0m
[0;32mI (860) esp_psram: Reserving pool of 32K of internal memory for DMA/internal allocations[0m
[0;32mI (865) main_task: Calling app_main()[0m
[0;32mI (868) PSRAM: Total heap: 6843752[0m
[0;32mI (871) PSRAM: Free PSRAM: 6554245[0m
[0;33mW (885) i2c.master: Please check pull-up resistances whether be connected properly. Otherwise unexpected behavior would happen. For more detailed information, please read docs[0m
[0;32mI (1290) GT911: Initialize I2C panel IO[0m
[0;32mI (1290) GT911: Initialize touch controller GT911[0m
[0;33mW (1290) GT911: Unable to initialize the I2C address[0m
[0;32mI (1292) GT911: TouchPad_ID:0x39,0x31,0x31[0m
[0;32mI (1295) GT911: TouchPad_Config_Version:91[0m
[0;32mI (1299) example: Install RGB LCD panel driver[0m
[0;32mI (1339) example: Initialize RGB LCD panel[0m
[0;32mI (1341) lv_port: Create LVGL task[0m
[0;32mI (1368) main: Display LVGL demos[0m
[0;32mI (1386) TAG_NVS: Loaded JSON from NVS: [{"name":"2","device_id":"94:E6:86:09:A4:78"},{"name":"1","device_id":"A8:42:E3:4C:7C:BC"}][0m
[0;32mI (1387) TAG_NVS: Loaded 2 devices from NVS[0m
[0;32mI (1392) LVGL: Displayed 2 devices[0m
Guru Meditation Error: Core  0 panic'ed (LoadProhibited). Exception was unhandled.

Core  0 register dump:
PC      : 0x42020d0f  PS      : 0x00060830  A0      : 0x8201d1b0  A1      : 0x3fcb0520  
A2      : 0x00000000  A3      : 0x00000007  A4      : 0x3fcb0540  A5      : 0x00000000  
A6      : 0x3c18f8c8  A7      : 0x3fcc46a0  A8      : 0x82021232  A9      : 0x3fcb0500  
A10     : 0x3fcc4954  A11     : 0x00000004  A12     : 0x000027d1  A13     : 0x00000000  
A14     : 0x000027d1  A15     : 0x3fca8c30  SAR     : 0x00000020  EXCCAUSE: 0x0000001c  
EXCVADDR: 0x00000020  LBEG    : 0x4202141d  LEND    : 0x42021424  LCOUNT  : 0x00000000  


Backtrace: 0x42020d0c:0x3fcb0520 0x4201d1ad:0x3fcb0540 0x4200d656:0x3fcb0570 0x4200c21a:0x3fcb05a0 0x4200bc6f:0x3fcb05c0 0x420dcedf:0x3fcb05f0




ELF file SHA256: f21592a2a

Rebooting...
ï¿½ï¿½ï¿½ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x29 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037604c
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1710
load:0x403c8700,len:0xec0
load:0x403cb700,len:0x31d4
entry 0x403c894c
[0;32mI (29) boot: ESP-IDF v5.5-dirty 2nd stage bootloader[0m
[0;32mI (29) boot: compile time Oct  8 2025 11:43:15[0m
[0;32mI (29) boot: Multicore bootloader[0m
[0;32mI (30) boot: chip revision: v0.2[0m
[0;32mI (33) boot: efuse block revision: v1.3[0m
[0;32mI (36) qio_mode: Enabling default flash chip QIO[0m
[0;32mI (40) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (44) boot.esp32s3: SPI Mode       : QIO[0m
[0;32mI (48) boot.esp32s3: SPI Flash Size : 16MB[0m
[0;32mI (52) boot: Enabling RNG early entropy source...[0m
[0;32mI (56) boot: Partition Table:[0m
[0;32mI (59) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (65) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (72) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (78) boot:  2 factory          factory app      00 00 00010000 00800000[0m
[0;32mI (85) boot: End of partition table[0m
[0;32mI (88) esp_image: segment 0: paddr=00010020 vaddr=3c0e0020 size=d7384h (881540) map[0m
[0;32mI (226) esp_image: segment 1: paddr=000e73ac vaddr=3fca1c00 size=057a0h ( 22432) load[0m
[0;32mI (231) esp_image: segment 2: paddr=000ecb54 vaddr=40374000 size=034c4h ( 13508) load[0m
[0;32mI (234) esp_image: segment 3: paddr=000f0020 vaddr=42000020 size=ddc08h (908296) map[0m
[0;32mI (373) esp_image: segment 4: paddr=001cdc30 vaddr=403774c4 size=1a6ech (108268) load[0m
[0;32mI (393) esp_image: segment 5: paddr=001e8324 vaddr=600fe000 size=00020h (    32) load[0m
[0;32mI (405) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (405) boot: Disabling RNG early entropy source...[0m
[0;33mW (415) flash HPM: HPM mode is optional feature that depends on flash model. Read Docs First![0m
[0;33mW (415) flash HPM: HPM mode with DC adjustment is disabled. Some flash models may not be supported. Read Docs First![0m
[0;33mW (422) flash HPM: High performance mode of this flash model hasn't been supported.[0m
[0;32mI (430) MSPI Timing: Flash timing tuning index: 2[0m
[0;32mI (434) octal_psram: vendor id    : 0x0d (AP)[0m
[0;32mI (438) octal_psram: dev id       : 0x02 (generation 3)[0m
[0;32mI (443) octal_psram: density      : 0x03 (64 Mbit)[0m
[0;32mI (448) octal_psram: good-die     : 0x01 (Pass)[0m
[0;32mI (452) octal_psram: Latency      : 0x01 (Fixed)[0m
[0;32mI (456) octal_psram: VCC          : 0x01 (3V)[0m
[0;32mI (460) octal_psram: SRF          : 0x01 (Fast Refresh)[0m
[0;32mI (465) octal_psram: BurstType    : 0x01 (Hybrid Wrap)[0m
[0;32mI (470) octal_psram: BurstLen     : 0x01 (32 Byte)[0m
[0;32mI (475) octal_psram: Readlatency  : 0x02 (10 cycles@Fixed)[0m
[0;32mI (480) octal_psram: DriveStrength: 0x00 (1/1)[0m
[0;32mI (492) MSPI Timing: PSRAM timing tuning index: 2[0m
[0;32mI (492) esp_psram: Found 8MB PSRAM device[0m
[0;32mI (493) esp_psram: Speed: 120MHz[0m
[0;32mI (532) mmu_psram: Read only data copied and mapped to SPIRAM[0m
[0;32mI (578) mmu_psram: Instructions copied and mapped to SPIRAM[0m
[0;32mI (579) cpu_start: Multicore app[0m
[0;32mI (739) esp_psram: SPI SRAM memory test OK[0m
[0;32mI (747) cpu_start: Pro cpu start user code[0m
[0;32mI (747) cpu_start: cpu freq: 240000000 Hz[0m
[0;32mI (747) app_init: Application information:[0m
[0;32mI (747) app_init: Project name:     16_LVGL_UI[0m
[0;32mI (752) app_init: App version:      d0f7808-dirty[0m
[0;32mI (756) app_init: Compile time:     Nov 26 2025 14:24:48[0m
[0;32mI (761) app_init: ELF file SHA256:  f21592a2a...[0m
[0;32mI (765) app_init: ESP-IDF:          v5.5-dirty[0m
[0;32mI (770) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (773) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (777) efuse_init: Chip rev:         v0.2[0m
[0;32mI (781) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (787) heap_init: At 3FCACCC8 len 0003CA48 (242 KiB): RAM[0m
[0;32mI (793) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (798) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (803) heap_init: At 600FE020 len 00001FC8 (7 KiB): RTCRAM[0m
[0;32mI (808) esp_psram: Adding pool of 6400K of PSRAM memory to heap allocator[0m
[0;32mI (815) esp_psram: Adding pool of 35K of PSRAM memory gap generated due to end address alignment of drom to the heap allocator[0m
[0;32mI (826) spi_flash: detected chip: generic[0m
[0;32mI (830) spi_flash: flash io: qio[0m
[0;32mI (833) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (839) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (845) coexist: coex firmware version: 831ec70[0m
[0;32mI (858) coexist: coexist rom version e7ae62f[0m
[0;32mI (859) main_task: Started on CPU0[0m
[0;32mI (860) esp_psram: Reserving pool of 32K of internal memory for DMA/internal allocations[0m
[0;32mI (865) main_task: Calling app_main()[0m
[0;32mI (868) PSRAM: Total heap: 6843752[0m
[0;32mI (871) PSRAM: Free PSRAM: 6554245[0m
[0;33mW (885) i2c.master: Please check pull-up resistances whether be connected properly. Otherwise unexpected behavior would happen. For more detailed information, please read docs[0m
[0;32mI (1290) GT911: Initialize I2C panel IO[0m
[0;32mI (1290) GT911: Initialize touch controller GT911[0m
[0;33mW (1290) GT911: Unable to initialize the I2C address[0m
[0;32mI (1292) GT911: TouchPad_ID:0x39,0x31,0x31[0m
[0;32mI (1295) GT911: TouchPad_Config_Version:91[0m
[0;32mI (1299) example: Install RGB LCD panel driver[0m
[0;32mI (1339) example: Initialize RGB LCD panel[0m
[0;32mI (1341) lv_port: Create LVGL task[0m
[0;32mI (1368) main: Display LVGL demos[0m
[0;32mI (1386) TAG_NVS: Loaded JSON from NVS: [{"name":"2","device_id":"94:E6:86:09:A4:78"},{"name":"1","device_id":"A8:42:E3:4C:7C:BC"}][0m
[0;32mI (1387) TAG_NVS: Loaded 2 devices from NVS[0m
[0;32mI (1392) LVGL: Displayed 2 devices[0m
Guru Meditation Error: Core  0 panic'ed (LoadProhibited). Exception was unhandled.

Core  0 register dump:
PC      : 0x42020d0f  PS      : 0x00060830  A0      : 0x8201d1b0  A1      : 0x3fcb0520  
A2      : 0x00000000  A3      : 0x00000007  A4      : 0x3fcb0540  A5      : 0x00000000  
A6      : 0x3c18f8c8  A7      : 0x3fcc46a0  A8      : 0x82021232  A9      : 0x3fcb0500  
A10     : 0x3fcc4954  A11     : 0x00000004  A12     : 0x000027d1  A13     : 0x00000000  
A14     : 0x000027d1  A15     : 0x3fca8c30  SAR     : 0x00000020  EXCCAUSE: 0x0000001c  
EXCVADDR: 0x00000020  LBEG    : 0x4202141d  LEND    : 0x42021424  LCOUNT  : 0x00000000  


Backtrace: 0x42020d0c:0x3fcb0520 0x4201d1ad:0x3fcb0540 0x4200d656:0x3fcb0570 0x4200c21a:0x3fcb05a0 0x4200bc6f:0x3fcb05c0 0x420dcedf:0x3fcb05f0




ELF file SHA256: f21592a2a

Rebooting...
ï¿½ï¿½ï¿½ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x29 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037604c
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1710
load:0x403c8700,len:0xec0
load:0x403cb700,len:0x31d4
entry 0x403c894c
[0;32mI (29) boot: ESP-IDF v5.5-dirty 2nd stage bootloader[0m
[0;32mI (29) boot: compile time Oct  8 2025 11:43:15[0m
[0;32mI (29) boot: Multicore bootloader[0m
[0;32mI (30) boot: chip revision: v0.2[0m
[0;32mI (33) boot: efuse block revision: v1.3[0m
[0;32mI (36) qio_mode: Enabling default flash chip QIO[0m
[0;32mI (40) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (44) boot.esp32s3: SPI Mode       : QIO[0m
[0;32mI (48) boot.esp32s3: SPI Flash Size : 16MB[0m
[0;32mI (52) boot: Enabling RNG early entropy source...[0m
[0;32mI (56) boot: Partition Table:[0m
[0;32mI (59) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (65) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (72) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (78) boot:  2 factory          factory app      00 00 00010000 00800000[0m
[0;32mI (85) boot: End of partition table[0m
[0;32mI (88) esp_image: segment 0: paddr=00010020 vaddr=3c0e0020 size=d7384h (881540) map[0m
[0;32mI (226) esp_image: segment 1: paddr=000e73ac vaddr=3fca1c00 size=057a0h ( 22432) load[0m
[0;32mI (231) esp_image: segment 2: paddr=000ecb54 vaddr=40374000 size=034c4h ( 13508) load[0m
[0;32mI (234) esp_image: segment 3: paddr=000f0020 vaddr=42000020 size=ddc08h (908296) map[0m
[0;32mI (373) esp_image: segment 4: paddr=001cdc30 vaddr=403774c4 size=1a6ech (108268) load[0m
[0;32mI (393) esp_image: segment 5: paddr=001e8324 vaddr=600fe000 size=00020h (    32) load[0m
[0;32mI (405) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (405) boot: Disabling RNG early entropy source...[0m
[0;33mW (415) flash HPM: HPM mode is optional feature that depends on flash model. Read Docs First![0m
[0;33mW (415) flash HPM: HPM mode with DC adjustment is disabled. Some flash models may not be supported. Read Docs First![0m
[0;33mW (422) flash HPM: High performance mode of this flash model hasn't been supported.[0m
[0;32mI (430) MSPI Timing: Flash timing tuning index: 2[0m
[0;32mI (434) octal_psram: vendor id    : 0x0d (AP)[0m
[0;32mI (438) octal_psram: dev id       : 0x02 (generation 3)[0m
[0;32mI (443) octal_psram: density      : 0x03 (64 Mbit)[0m
[0;32mI (448) octal_psram: good-die     : 0x01 (Pass)[0m
[0;32mI (452) octal_psram: Latency      : 0x01 (Fixed)[0m
[0;32mI (456) octal_psram: VCC          : 0x01 (3V)[0m
[0;32mI (460) octal_psram: SRF          : 0x01 (Fast Refresh)[0m
[0;32mI (465) octal_psram: BurstType    : 0x01 (Hybrid Wrap)[0m
[0;32mI (470) octal_psram: BurstLen     : 0x01 (32 Byte)[0m
[0;32mI (475) octal_psram: Readlatency  : 0x02 (10 cycles@Fixed)[0m
[0;32mI (480) octal_psram: DriveStrength: 0x00 (1/1)[0m
[0;32mI (492) MSPI Timing: PSRAM timing tuning index: 2[0m
[0;32mI (492) esp_psram: Found 8MB PSRAM device[0m
[0;32mI (493) esp_psram: Speed: 120MHz[0m
[0;32mI (532) mmu_psram: Read only data copied and mapped to SPIRAM[0m
[0;32mI (578) mmu_psram: Instructions copied and mapped to SPIRAM[0m
[0;32mI (579) cpu_start: Multicore app[0m
[0;32mI (739) esp_psram: SPI SRAM memory test OK[0m
[0;32mI (747) cpu_start: Pro cpu start user code[0m
[0;32mI (747) cpu_start: cpu freq: 240000000 Hz[0m
[0;32mI (747) app_init: Application information:[0m
[0;32mI (747) app_init: Project name:     16_LVGL_UI[0m
[0;32mI (752) app_init: App version:      d0f7808-dirty[0m
[0;32mI (756) app_init: Compile time:     Nov 26 2025 14:24:48[0m
[0;32mI (761) app_init: ELF file SHA256:  f21592a2a...[0m
[0;32mI (765) app_init: ESP-IDF:          v5.5-dirty[0m
[0;32mI (770) efuse_init: Min chip rev:     v0.0[0m
[0;32mI (773) efuse_init: Max chip rev:     v0.99 [0m
[0;32mI (777) efuse_init: Chip rev:         v0.2[0m
[0;32mI (781) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (787) heap_init: At 3FCACCC8 len 0003CA48 (242 KiB): RAM[0m
[0;32mI (793) heap_init: At 3FCE9710 len 00005724 (21 KiB): RAM[0m
[0;32mI (798) heap_init: At 3FCF0000 len 00008000 (32 KiB): DRAM[0m
[0;32mI (803) heap_init: At 600FE020 len 00001FC8 (7 KiB): RTCRAM[0m
[0;32mI (808) esp_psram: Adding pool of 6400K of PSRAM memory to heap allocator[0m
[0;32mI (815) esp_psram: Adding pool of 35K of PSRAM memory gap generated due to end address alignment of drom to the heap allocator[0m
[0;32mI (826) spi_flash: detected chip: generic[0m
[0;32mI (830) spi_flash: flash io: qio[0m
[0;32mI (833) sleep_gpio: Configure to isolate all GPIO pins in sleep state[0m
[0;32mI (839) sleep_gpio: Enable automatic switching of GPIO sleep configuration[0m
[0;32mI (845) coexist: coex firmware version: 831ec70[0m
[0;32mI (858) coexist: coexist rom version e7ae62f[0m
[0;32mI (859) main_task: Started on CPU0[0m
[0;32mI (860) esp_psram: Reserving pool of 32K of internal memory for DMA/internal allocations[0m
[0;32mI (865) main_task: Calling app_main()[0m
[0;32mI (868) PSRAM: Total heap: 6843752[0m
[0;32mI (871) PSRAM: Free PSRAM: 6554245[0m
[0;33mW (885) i2c.master: Please check pull-up resistances whether be connected properly. Otherwise unexpected behavior would happen. For more detailed information, please read docs[0m
[0;32mI (1290) GT911: Initialize I2C panel IO[0m
[0;32mI (1290) GT911: Initialize touch controller GT911[0m
[0;33mW (1290) GT911: Unable to initialize the I2C address[0m
[0;32mI (1292) GT911: TouchPad_ID:0x39,0x31,0x31[0m
[0;32mI (1295) GT911: TouchPad_Config_Version:91[0m
[0;32mI (1299) example: Install RGB LCD panel driver[0m
[0;32mI (1339) example: Initialize RGB LCD panel[0m
[0;32mI (1341) lv_port: Create LVGL task[0m
[0;32mI (1368) main: Display LVGL demos[0m
[0;32mI (1386) TAG_NVS: Loaded JSON from NVS: [{"name":"2","device_id":"94:E6:86:09:A4:78"},{"name":"1","device_id":"A8:42:E3:4C:7C:BC"}][0m
[0;32mI (1387) TAG_NVS: Loaded 2 devices from NVS[0m
[0;32mI (1392) LVGL: Displayed 2 devices[0m
Guru Meditation Error: Core  0 panic'ed (LoadProhibited). Exception was unhandled.

Core  0 register dump:
PC      : 0x42020d0f  PS      : 0x00060830  A0      : 0x8201d1b0  A1      : 0x3fcb0520  
A2      : 0x00000000  A3      : 0x00000007  A4      : 0x3fcb0540  A5      : 0x00000000  
A6      : 0x3c18f8c8  A7      : 0x3fcc46a0  A8      : 0x82021232  A9      : 0x3fcb0500  
A10     : 0x3fcc4954  A11     : 0x00000004  A12     : 0x000027d1  A13     : 0x00000000  
A14     : 0x000027d1  A15     : 0x3fca8c30  SAR     : 0x00000020  EXCCAUSE: 0x0000001c  
EXCVADDR: 0x00000020  LBEG    : 0x4202141d  LEND    : 0x42021424  LCOUNT  : 0x00000000  


Backtrace: 0x42020d0c:0x3fcb0520 0x4201d1ad:0x3fcb0540 0x4200d656:0x3fcb0570 0x4200c21a:0x3fcb05a0 0x4200bc6f:0x3fcb05c0 0x420dcedf:0x3fcb05f0




ELF file SHA256: f21592a2a

Rebooting...
ï¿½ï¿½ï¿½ESP-ROM:esp32s3-20210327
Build:Mar 27 2021
rst:0xc (RTC_SW_CPU_RST),boot:0x29 (SPI_FAST_FLASH_BOOT)
Saved PC:0x4037604c
SPIWP:0xee
mode:DIO, clock div:1
load:0x3fce2820,len:0x1710
load:0x403c8700,len:0xec0
load:0x403cb700,len:0x31d4
entry 0x403c894c
[0;32mI (29) boot: ESP-IDF v5.5-dirty 2nd stage bootloader[0m
[0;32mI (29) boot: compile time Oct  8 2025 11:43:15[0m
[0;32mI (29) boot: Multicore bootloader[0m
[0;32mI (30) boot: chip revision: v0.2[0m
[0;32mI (33) boot: efuse block revision: v1.3[0m
[0;32mI (36) qio_mode: Enabling default flash chip QIO[0m
[0;32mI (40) boot.esp32s3: Boot SPI Speed : 80MHz[0m
[0;32mI (44) boot.esp32s3: SPI Mode       : QIO[0m
[0;32mI (48) boot.esp32s3: SPI Flash Size : 16MB[0m
[0;32mI (52) boot: Enabling RNG early entropy source...[0m
[0;32mI (56) boot: Partition Table:[0m
[0;32mI (59) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (65) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (72) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (78) boot:  2 factory          factory app      00 00 00010000 00800000[0m
[0;32mI (85) boot: End of partition table[0m
[0;32mI (88) esp_image: segment 0: paddr=00010020 vaddr=3c0e0020 size=d7384h (881540) map[0m
[0;32mI (226) esp_image: segment 1: paddr=000e73ac vaddr=3fca1c00 size=057a0h ( 22432) load[0m
[0;32mI (231) esp_image: segment 2: paddr=000ecb54 vaddr=40374000 size=034c4h ( 13508) load[0m
[0;32mI (234) esp_image: segment 3: paddr=000f0020 vaddr=42000020 size=ddc08h (908296) map[0m
[0;32mI (373) esp_image: segment 4: paddr=001cdc30 vaddr=403774c4 size=1a6ech (108268) load[0m
[0;32mI (393) esp_image: segment 5: paddr=001e8324 vaddr=600fe000 size=00020h (    32) load[0m
[0;32mI (405) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (405) boot: Disabling RNG early entropy source...[0m
[0;33mW (415) flash HPM: HPM mode is optional feature that depends on flash model. Read Docs First![0m
[0;33mW (415) flash HPM: HPM mode with DC adjustment is disabled. Some flash models may not be supported. Read Docs First![0m
[0;33mW (422) flash HPM: High performance mode of this flash model hasn't been supported.[0m
[0;32mI (430) MSPI Timing: Flash timing tuning index: 2[0m
[0;32mI (434) octal_psram: vendor id    : 0x0d (AP)[0m
[0;32mI (438) octal_psram: dev id       : 0x02 (generation 3)[0m
[0;32mI (443) octal_psram: density      : 0x03 (64 Mbit)[0m
[0;32mI (448) octal_psram: good-die     : 0x01 (Pass)[0m
[0;32mI (452) octal_psram: Latency      : 0x01 (Fixed)[0m
[0;32mI (456) octal_psram: VCC          : 0x01 (3V)[0m
[0;32mI (460) octal_psram: SRF          : 0x01 (Fast Refresh)[0m
[0;32mI (465) octal_psram: BurstType    : 0x01 (Hybrid Wrap)[0m
[0;32mI (470) octal_psram: BurstLen     : 0x01 (32 Byte)[0m
[0;32mI (475) octal_psram: Readlatency  : 0x02 (10 cycles@Fixed)[0m
[0;32mI (480) octal_psram: DriveStrength: 0x00 (1/1)[0m
[0;32mI (492) MSPI Timing: PSRAM timing tuning index: 2[0m
[0;32mI (492) esp_psram: Found 8MB PSRAM device[0m
[0;32mI (493) esp_psram: Speed: 120MHz[0m
[0;32mI (532) mmu_psram: Read only data copied and mapped to SPIRAM[0m
[0;32mI (578) mmu_psram: Instructions copied and mapped to SPIRAM[0m
[0;32mI (579) cpu_start: Multicore app[0m
