

================================================================
== Vivado HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_Softmax_config18_s'
================================================================
* Date:           Tue Dec 10 20:51:47 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hls_deepset_pointwisePhi_ioparallel_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.113 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.11>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_4_V_read_1 = call i22 @_ssdm_op_Read.ap_auto.i22(i22 %data_4_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 6 'read' 'data_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_3_V_read_1 = call i22 @_ssdm_op_Read.ap_auto.i22(i22 %data_3_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 7 'read' 'data_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_2_V_read_1 = call i22 @_ssdm_op_Read.ap_auto.i22(i22 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 8 'read' 'data_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_1_V_read_1 = call i22 @_ssdm_op_Read.ap_auto.i22(i22 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 9 'read' 'data_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_0_V_read_1 = call i22 @_ssdm_op_Read.ap_auto.i22(i22 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:216]   --->   Operation 10 'read' 'data_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.74ns)   --->   "%icmp_ln1496 = icmp slt i22 %data_0_V_read_1, %data_1_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 11 'icmp' 'icmp_ln1496' <Predicate = true> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.35ns)   --->   "%select_ln65 = select i1 %icmp_ln1496, i22 %data_1_V_read_1, i22 %data_0_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 12 'select' 'select_ln65' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.74ns)   --->   "%icmp_ln1496_1 = icmp slt i22 %data_2_V_read_1, %data_3_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 13 'icmp' 'icmp_ln1496_1' <Predicate = true> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.35ns)   --->   "%select_ln65_1 = select i1 %icmp_ln1496_1, i22 %data_3_V_read_1, i22 %data_2_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 14 'select' 'select_ln65_1' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.74ns)   --->   "%icmp_ln1496_2 = icmp slt i22 %select_ln65, %select_ln65_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 15 'icmp' 'icmp_ln1496_2' <Predicate = true> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.35ns)   --->   "%select_ln65_2 = select i1 %icmp_ln1496_2, i22 %select_ln65_1, i22 %select_ln65" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 16 'select' 'select_ln65_2' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.74ns)   --->   "%icmp_ln1496_3 = icmp slt i22 %select_ln65_2, %data_4_V_read_1" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 17 'icmp' 'icmp_ln1496_3' <Predicate = true> <Delay = 0.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.35ns)   --->   "%x_max_V = select i1 %icmp_ln1496_3, i22 %data_4_V_read_1, i22 %select_ln65_2" [firmware/nnet_utils/nnet_common.h:65->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:239]   --->   Operation 18 'select' 'x_max_V' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i22 %data_0_V_read_1 to i23" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 19 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i22 %x_max_V to i23" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 20 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.82ns)   --->   "%sub_ln1193 = sub i23 %sext_ln703, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 21 'sub' 'sub_ln1193' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %sub_ln1193, i32 22)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 22 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %sub_ln1193, i32 21)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 23 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i22 %data_1_V_read_1 to i23" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 24 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.82ns)   --->   "%sub_ln1193_1 = sub i23 %sext_ln703_2, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 25 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %sub_ln1193_1, i32 22)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 26 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %sub_ln1193_1, i32 21)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 27 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i22 %data_2_V_read_1 to i23" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 28 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.82ns)   --->   "%sub_ln1193_2 = sub i23 %sext_ln703_3, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 29 'sub' 'sub_ln1193_2' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %sub_ln1193_2, i32 22)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 30 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %sub_ln1193_2, i32 21)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 31 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i22 %data_3_V_read_1 to i23" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 32 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.82ns)   --->   "%sub_ln1193_3 = sub i23 %sext_ln703_4, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 33 'sub' 'sub_ln1193_3' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %sub_ln1193_3, i32 22)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 34 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %sub_ln1193_3, i32 21)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 35 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i22 %data_4_V_read_1 to i23" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 36 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.82ns)   --->   "%sub_ln1193_4 = sub i23 %sext_ln703_5, %sext_ln703_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 37 'sub' 'sub_ln1193_4' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %sub_ln1193_4, i32 22)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 38 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %sub_ln1193_4, i32 21)" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 39 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i23.i32.i32(i23 %sub_ln1193, i32 12, i32 21)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 40 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = call i10 @_ssdm_op_PartSelect.i10.i23.i32.i32(i23 %sub_ln1193_1, i32 12, i32 21)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 41 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_4 = call i10 @_ssdm_op_PartSelect.i10.i23.i32.i32(i23 %sub_ln1193_2, i32 12, i32 21)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 42 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_6 = call i10 @_ssdm_op_PartSelect.i10.i23.i32.i32(i23 %sub_ln1193_3, i32 12, i32 21)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 43 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_8 = call i10 @_ssdm_op_PartSelect.i10.i23.i32.i32(i23 %sub_ln1193_4, i32 12, i32 21)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:254]   --->   Operation 44 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_3, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 45 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786 = and i1 %tmp_1, %xor_ln786" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 46 'and' 'and_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340_5 = xor i1 %tmp_1, %tmp_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 47 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%xor_ln340 = xor i1 %tmp_1, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 48 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%or_ln340 = or i1 %tmp_3, %xor_ln340" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 49 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%xor_ln786_1 = xor i1 %tmp_7, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 50 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_1)   --->   "%and_ln786_1 = and i1 %tmp_5, %xor_ln786_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 51 'and' 'and_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%xor_ln340_6 = xor i1 %tmp_5, %tmp_7" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 52 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%xor_ln340_1 = xor i1 %tmp_5, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 53 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%or_ln340_1 = or i1 %tmp_7, %xor_ln340_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 54 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_2 = xor i1 %tmp_10, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 55 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%and_ln786_2 = and i1 %tmp_9, %xor_ln786_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 56 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln340_7 = xor i1 %tmp_9, %tmp_10" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 57 'xor' 'xor_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%xor_ln340_2 = xor i1 %tmp_9, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 58 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%or_ln340_2 = or i1 %tmp_10, %xor_ln340_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 59 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%xor_ln786_3 = xor i1 %tmp_12, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 60 'xor' 'xor_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_3)   --->   "%and_ln786_3 = and i1 %tmp_11, %xor_ln786_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 61 'and' 'and_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%xor_ln340_8 = xor i1 %tmp_11, %tmp_12" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 62 'xor' 'xor_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%xor_ln340_3 = xor i1 %tmp_11, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 63 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%or_ln340_3 = or i1 %tmp_12, %xor_ln340_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 64 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%xor_ln786_4 = xor i1 %tmp_14, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 65 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_4)   --->   "%and_ln786_4 = and i1 %tmp_13, %xor_ln786_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 66 'and' 'and_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%xor_ln340_9 = xor i1 %tmp_13, %tmp_14" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 67 'xor' 'xor_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%xor_ln340_4 = xor i1 %tmp_13, true" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 68 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%or_ln340_4 = or i1 %tmp_14, %xor_ln340_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 69 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node y_V)   --->   "%select_ln340 = select i1 %xor_ln340_5, i10 511, i10 %tmp" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 70 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786, i10 -512, i10 %tmp" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 71 'select' 'select_ln388' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V = select i1 %or_ln340, i10 %select_ln340, i10 %select_ln388" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 72 'select' 'y_V' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i10 %y_V to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 73 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%exp_table1_addr = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 74 'getelementptr' 'exp_table1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (1.15ns)   --->   "%exp_res_0_V = load i17* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 75 'load' 'exp_res_0_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node y_V_1)   --->   "%select_ln340_2 = select i1 %xor_ln340_6, i10 511, i10 %tmp_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 76 'select' 'select_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_1 = select i1 %and_ln786_1, i10 -512, i10 %tmp_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 77 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_1 = select i1 %or_ln340_1, i10 %select_ln340_2, i10 %select_ln388_1" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 78 'select' 'y_V_1' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i10 %y_V_1 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 79 'zext' 'zext_ln255_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%exp_table1_addr_1 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255_1" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 80 'getelementptr' 'exp_table1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (1.15ns)   --->   "%exp_res_1_V = load i17* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 81 'load' 'exp_res_1_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node y_V_2)   --->   "%select_ln340_4 = select i1 %xor_ln340_7, i10 511, i10 %tmp_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 82 'select' 'select_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %and_ln786_2, i10 -512, i10 %tmp_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 83 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_2 = select i1 %or_ln340_2, i10 %select_ln340_4, i10 %select_ln388_2" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 84 'select' 'y_V_2' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln255_2 = zext i10 %y_V_2 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 85 'zext' 'zext_ln255_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%exp_table1_addr_2 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255_2" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 86 'getelementptr' 'exp_table1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (1.15ns)   --->   "%exp_res_2_V = load i17* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 87 'load' 'exp_res_2_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node y_V_3)   --->   "%select_ln340_6 = select i1 %xor_ln340_8, i10 511, i10 %tmp_6" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 88 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_3 = select i1 %and_ln786_3, i10 -512, i10 %tmp_6" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 89 'select' 'select_ln388_3' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_3 = select i1 %or_ln340_3, i10 %select_ln340_6, i10 %select_ln388_3" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 90 'select' 'y_V_3' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln255_3 = zext i10 %y_V_3 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 91 'zext' 'zext_ln255_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%exp_table1_addr_3 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255_3" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 92 'getelementptr' 'exp_table1_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [2/2] (1.15ns)   --->   "%exp_res_3_V = load i17* %exp_table1_addr_3, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 93 'load' 'exp_res_3_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node y_V_4)   --->   "%select_ln340_8 = select i1 %xor_ln340_9, i10 511, i10 %tmp_8" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 94 'select' 'select_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_4 = select i1 %and_ln786_4, i10 -512, i10 %tmp_8" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 95 'select' 'select_ln388_4' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_4 = select i1 %or_ln340_4, i10 %select_ln340_8, i10 %select_ln388_4" [firmware/nnet_utils/nnet_activation.h:245]   --->   Operation 96 'select' 'y_V_4' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.62>
ST_3 : Operation 97 [1/2] (1.15ns)   --->   "%exp_res_0_V = load i17* %exp_table1_addr, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 97 'load' 'exp_res_0_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 98 [1/2] (1.15ns)   --->   "%exp_res_1_V = load i17* %exp_table1_addr_1, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 98 'load' 'exp_res_1_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 99 [1/2] (1.15ns)   --->   "%exp_res_2_V = load i17* %exp_table1_addr_2, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 99 'load' 'exp_res_2_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 100 [1/2] (1.15ns)   --->   "%exp_res_3_V = load i17* %exp_table1_addr_3, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 100 'load' 'exp_res_3_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln255_4 = zext i10 %y_V_4 to i64" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 101 'zext' 'zext_ln255_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%exp_table1_addr_4 = getelementptr [1024 x i17]* @exp_table1, i64 0, i64 %zext_ln255_4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 102 'getelementptr' 'exp_table1_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [2/2] (1.15ns)   --->   "%exp_res_4_V = load i17* %exp_table1_addr_4, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 103 'load' 'exp_res_4_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%p_Val2_6 = zext i17 %exp_res_0_V to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 104 'zext' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%p_Val2_7 = zext i17 %exp_res_1_V to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 105 'zext' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.79ns)   --->   "%p_Val2_8 = add i18 %p_Val2_6, %p_Val2_7" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 106 'add' 'p_Val2_8' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_8, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 107 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.29ns)   --->   "%p_Val2_12 = select i1 %p_Result_s, i18 131071, i18 %p_Val2_8" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 108 'select' 'p_Val2_12' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%p_Val2_9 = zext i17 %exp_res_2_V to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 109 'zext' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%p_Val2_10 = zext i17 %exp_res_3_V to i18" [firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 110 'zext' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.79ns)   --->   "%p_Val2_11 = add i18 %p_Val2_9, %p_Val2_10" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 111 'add' 'p_Val2_11' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_11, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 112 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.29ns)   --->   "%p_Val2_13 = select i1 %p_Result_14, i18 131071, i18 %p_Val2_11" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 113 'select' 'p_Val2_13' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%lhs_V = sext i18 %p_Val2_12 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 114 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%rhs_V = sext i18 %p_Val2_13 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 115 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.79ns)   --->   "%ret_V = add nsw i19 %rhs_V, %lhs_V" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 116 'add' 'ret_V' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 117 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.79ns)   --->   "%p_Val2_15 = add i18 %p_Val2_12, %p_Val2_13" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 118 'add' 'p_Val2_15' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_15, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 119 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%xor_ln786_5 = xor i1 %p_Result_16, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 120 'xor' 'xor_ln786_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_5)   --->   "%underflow = and i1 %p_Result_15, %xor_ln786_5" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 121 'and' 'underflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%xor_ln340_10 = xor i1 %p_Result_15, %p_Result_16" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 122 'xor' 'xor_ln340_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%xor_ln340_11 = xor i1 %p_Result_15, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 123 'xor' 'xor_ln340_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%or_ln340_5 = or i1 %p_Result_16, %xor_ln340_11" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 124 'or' 'or_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_16)   --->   "%select_ln340_12 = select i1 %xor_ln340_10, i18 131071, i18 %p_Val2_15" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 125 'select' 'select_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln388_5 = select i1 %underflow, i18 -131072, i18 %p_Val2_15" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 126 'select' 'select_ln388_5' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.29ns) (out node of the LUT)   --->   "%p_Val2_16 = select i1 %or_ln340_5, i18 %select_ln340_12, i18 %select_ln388_5" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 127 'select' 'p_Val2_16' <Predicate = true> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.71>
ST_4 : Operation 128 [1/2] (1.15ns)   --->   "%exp_res_4_V = load i17* %exp_table1_addr_4, align 4" [firmware/nnet_utils/nnet_activation.h:255]   --->   Operation 128 'load' 'exp_res_4_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%p_Val2_17 = zext i17 %exp_res_4_V to i18" [firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 129 'zext' 'p_Val2_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i18 %p_Val2_16 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 130 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i17 %exp_res_4_V to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 131 'zext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.79ns)   --->   "%ret_V_1 = add nsw i19 %lhs_V_1, %rhs_V_1" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 132 'add' 'ret_V_1' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %ret_V_1, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 133 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.79ns)   --->   "%p_Val2_19 = add i18 %p_Val2_17, %p_Val2_16" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 134 'add' 'p_Val2_19' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_19, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 135 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%xor_ln786_6 = xor i1 %p_Result_18, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 136 'xor' 'xor_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_6)   --->   "%underflow_1 = and i1 %p_Result_17, %xor_ln786_6" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 137 'and' 'underflow_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%xor_ln340_12 = xor i1 %p_Result_17, %p_Result_18" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 138 'xor' 'xor_ln340_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%xor_ln340_13 = xor i1 %p_Result_17, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 139 'xor' 'xor_ln340_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%or_ln340_6 = or i1 %p_Result_18, %xor_ln340_13" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 140 'or' 'or_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_s = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %p_Val2_19, i32 8, i32 17)" [firmware/nnet_utils/nnet_activation.h:144->firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 141 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node y_V_5)   --->   "%select_ln340_14 = select i1 %xor_ln340_12, i10 511, i10 %tmp_s" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 142 'select' 'select_ln340_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln388_6 = select i1 %underflow_1, i10 -512, i10 %tmp_s" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 143 'select' 'select_ln388_6' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.30ns) (out node of the LUT)   --->   "%y_V_5 = select i1 %or_ln340_6, i10 %select_ln340_14, i10 %select_ln388_6" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation.h:262]   --->   Operation 144 'select' 'y_V_5' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i10 %y_V_5 to i64" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 145 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%invert_table2_addr = getelementptr [1024 x i18]* @invert_table2, i64 0, i64 %zext_ln265" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 146 'getelementptr' 'invert_table2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [2/2] (1.15ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 147 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 3.69>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind" [firmware/nnet_utils/nnet_activation.h:217]   --->   Operation 148 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/2] (1.15ns)   --->   "%inv_exp_sum_V = load i18* %invert_table2_addr, align 4" [firmware/nnet_utils/nnet_activation.h:265]   --->   Operation 149 'load' 'inv_exp_sum_V' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 1024> <ROM>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i18 %inv_exp_sum_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 150 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i17 %exp_res_0_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 151 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i26 %sext_ln1116, %zext_ln1118" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 152 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 153 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_0_V, i16 %trunc_ln1)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 154 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i17 %exp_res_1_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 155 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul i26 %sext_ln1116, %zext_ln1118_1" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 156 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_1, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 157 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_1_V, i16 %trunc_ln708_1)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 158 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i17 %exp_res_2_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 159 'zext' 'zext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_2 = mul i26 %sext_ln1116, %zext_ln1118_2" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 160 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_2, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 161 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_2_V, i16 %trunc_ln708_2)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 162 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i17 %exp_res_3_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 163 'zext' 'zext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_3 = mul i26 %sext_ln1116, %zext_ln1118_3" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 164 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_3, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 165 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_3_V, i16 %trunc_ln708_3)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 166 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i17 %exp_res_4_V to i26" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 167 'zext' 'zext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i26 %sext_ln1116, %zext_ln1118_4" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 168 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_4, i32 10, i32 25)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 169 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i16P(i16* %res_4_V, i16 %trunc_ln708_4)" [firmware/nnet_utils/nnet_activation.h:268]   --->   Operation 170 'write' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation.h:270]   --->   Operation 171 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ res_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ exp_table1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11111]; IO mode=ap_memory:ce=0
Port [ invert_table2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_4_V_read_1    (read         ) [ 000000]
data_3_V_read_1    (read         ) [ 000000]
data_2_V_read_1    (read         ) [ 000000]
data_1_V_read_1    (read         ) [ 000000]
data_0_V_read_1    (read         ) [ 000000]
icmp_ln1496        (icmp         ) [ 000000]
select_ln65        (select       ) [ 000000]
icmp_ln1496_1      (icmp         ) [ 000000]
select_ln65_1      (select       ) [ 000000]
icmp_ln1496_2      (icmp         ) [ 000000]
select_ln65_2      (select       ) [ 000000]
icmp_ln1496_3      (icmp         ) [ 000000]
x_max_V            (select       ) [ 000000]
sext_ln703         (sext         ) [ 000000]
sext_ln703_1       (sext         ) [ 000000]
sub_ln1193         (sub          ) [ 000000]
tmp_1              (bitselect    ) [ 011000]
tmp_3              (bitselect    ) [ 011000]
sext_ln703_2       (sext         ) [ 000000]
sub_ln1193_1       (sub          ) [ 000000]
tmp_5              (bitselect    ) [ 011000]
tmp_7              (bitselect    ) [ 011000]
sext_ln703_3       (sext         ) [ 000000]
sub_ln1193_2       (sub          ) [ 000000]
tmp_9              (bitselect    ) [ 011000]
tmp_10             (bitselect    ) [ 011000]
sext_ln703_4       (sext         ) [ 000000]
sub_ln1193_3       (sub          ) [ 000000]
tmp_11             (bitselect    ) [ 011000]
tmp_12             (bitselect    ) [ 011000]
sext_ln703_5       (sext         ) [ 000000]
sub_ln1193_4       (sub          ) [ 000000]
tmp_13             (bitselect    ) [ 011000]
tmp_14             (bitselect    ) [ 011000]
tmp                (partselect   ) [ 011000]
tmp_2              (partselect   ) [ 011000]
tmp_4              (partselect   ) [ 011000]
tmp_6              (partselect   ) [ 011000]
tmp_8              (partselect   ) [ 011000]
xor_ln786          (xor          ) [ 000000]
and_ln786          (and          ) [ 000000]
xor_ln340_5        (xor          ) [ 000000]
xor_ln340          (xor          ) [ 000000]
or_ln340           (or           ) [ 000000]
xor_ln786_1        (xor          ) [ 000000]
and_ln786_1        (and          ) [ 000000]
xor_ln340_6        (xor          ) [ 000000]
xor_ln340_1        (xor          ) [ 000000]
or_ln340_1         (or           ) [ 000000]
xor_ln786_2        (xor          ) [ 000000]
and_ln786_2        (and          ) [ 000000]
xor_ln340_7        (xor          ) [ 000000]
xor_ln340_2        (xor          ) [ 000000]
or_ln340_2         (or           ) [ 000000]
xor_ln786_3        (xor          ) [ 000000]
and_ln786_3        (and          ) [ 000000]
xor_ln340_8        (xor          ) [ 000000]
xor_ln340_3        (xor          ) [ 000000]
or_ln340_3         (or           ) [ 000000]
xor_ln786_4        (xor          ) [ 000000]
and_ln786_4        (and          ) [ 000000]
xor_ln340_9        (xor          ) [ 000000]
xor_ln340_4        (xor          ) [ 000000]
or_ln340_4         (or           ) [ 000000]
select_ln340       (select       ) [ 000000]
select_ln388       (select       ) [ 000000]
y_V                (select       ) [ 000000]
zext_ln255         (zext         ) [ 000000]
exp_table1_addr    (getelementptr) [ 010100]
select_ln340_2     (select       ) [ 000000]
select_ln388_1     (select       ) [ 000000]
y_V_1              (select       ) [ 000000]
zext_ln255_1       (zext         ) [ 000000]
exp_table1_addr_1  (getelementptr) [ 010100]
select_ln340_4     (select       ) [ 000000]
select_ln388_2     (select       ) [ 000000]
y_V_2              (select       ) [ 000000]
zext_ln255_2       (zext         ) [ 000000]
exp_table1_addr_2  (getelementptr) [ 010100]
select_ln340_6     (select       ) [ 000000]
select_ln388_3     (select       ) [ 000000]
y_V_3              (select       ) [ 000000]
zext_ln255_3       (zext         ) [ 000000]
exp_table1_addr_3  (getelementptr) [ 010100]
select_ln340_8     (select       ) [ 000000]
select_ln388_4     (select       ) [ 000000]
y_V_4              (select       ) [ 010100]
exp_res_0_V        (load         ) [ 010011]
exp_res_1_V        (load         ) [ 010011]
exp_res_2_V        (load         ) [ 010011]
exp_res_3_V        (load         ) [ 010011]
zext_ln255_4       (zext         ) [ 000000]
exp_table1_addr_4  (getelementptr) [ 010010]
p_Val2_6           (zext         ) [ 000000]
p_Val2_7           (zext         ) [ 000000]
p_Val2_8           (add          ) [ 000000]
p_Result_s         (bitselect    ) [ 000000]
p_Val2_12          (select       ) [ 000000]
p_Val2_9           (zext         ) [ 000000]
p_Val2_10          (zext         ) [ 000000]
p_Val2_11          (add          ) [ 000000]
p_Result_14        (bitselect    ) [ 000000]
p_Val2_13          (select       ) [ 000000]
lhs_V              (sext         ) [ 000000]
rhs_V              (sext         ) [ 000000]
ret_V              (add          ) [ 000000]
p_Result_15        (bitselect    ) [ 000000]
p_Val2_15          (add          ) [ 000000]
p_Result_16        (bitselect    ) [ 000000]
xor_ln786_5        (xor          ) [ 000000]
underflow          (and          ) [ 000000]
xor_ln340_10       (xor          ) [ 000000]
xor_ln340_11       (xor          ) [ 000000]
or_ln340_5         (or           ) [ 000000]
select_ln340_12    (select       ) [ 000000]
select_ln388_5     (select       ) [ 000000]
p_Val2_16          (select       ) [ 010010]
exp_res_4_V        (load         ) [ 010001]
p_Val2_17          (zext         ) [ 000000]
lhs_V_1            (sext         ) [ 000000]
rhs_V_1            (zext         ) [ 000000]
ret_V_1            (add          ) [ 000000]
p_Result_17        (bitselect    ) [ 000000]
p_Val2_19          (add          ) [ 000000]
p_Result_18        (bitselect    ) [ 000000]
xor_ln786_6        (xor          ) [ 000000]
underflow_1        (and          ) [ 000000]
xor_ln340_12       (xor          ) [ 000000]
xor_ln340_13       (xor          ) [ 000000]
or_ln340_6         (or           ) [ 000000]
tmp_s              (partselect   ) [ 000000]
select_ln340_14    (select       ) [ 000000]
select_ln388_6     (select       ) [ 000000]
y_V_5              (select       ) [ 000000]
zext_ln265         (zext         ) [ 000000]
invert_table2_addr (getelementptr) [ 010001]
specpipeline_ln217 (specpipeline ) [ 000000]
inv_exp_sum_V      (load         ) [ 000000]
sext_ln1116        (sext         ) [ 000000]
zext_ln1118        (zext         ) [ 000000]
mul_ln1118         (mul          ) [ 000000]
trunc_ln1          (partselect   ) [ 000000]
write_ln268        (write        ) [ 000000]
zext_ln1118_1      (zext         ) [ 000000]
mul_ln1118_1       (mul          ) [ 000000]
trunc_ln708_1      (partselect   ) [ 000000]
write_ln268        (write        ) [ 000000]
zext_ln1118_2      (zext         ) [ 000000]
mul_ln1118_2       (mul          ) [ 000000]
trunc_ln708_2      (partselect   ) [ 000000]
write_ln268        (write        ) [ 000000]
zext_ln1118_3      (zext         ) [ 000000]
mul_ln1118_3       (mul          ) [ 000000]
trunc_ln708_3      (partselect   ) [ 000000]
write_ln268        (write        ) [ 000000]
zext_ln1118_4      (zext         ) [ 000000]
mul_ln1118_4       (mul          ) [ 000000]
trunc_ln708_4      (partselect   ) [ 000000]
write_ln268        (write        ) [ 000000]
ret_ln270          (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_1_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_1_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_2_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_2_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_3_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_3_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_4_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_4_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="exp_table1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_table1"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="invert_table2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i22"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i23.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="data_4_V_read_1_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="22" slack="0"/>
<pin id="80" dir="0" index="1" bw="22" slack="0"/>
<pin id="81" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="data_3_V_read_1_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="22" slack="0"/>
<pin id="86" dir="0" index="1" bw="22" slack="0"/>
<pin id="87" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="data_2_V_read_1_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="22" slack="0"/>
<pin id="92" dir="0" index="1" bw="22" slack="0"/>
<pin id="93" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="data_1_V_read_1_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="22" slack="0"/>
<pin id="98" dir="0" index="1" bw="22" slack="0"/>
<pin id="99" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="data_0_V_read_1_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="22" slack="0"/>
<pin id="104" dir="0" index="1" bw="22" slack="0"/>
<pin id="105" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln268_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="0" index="2" bw="16" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln268/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="write_ln268_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="16" slack="0"/>
<pin id="118" dir="0" index="2" bw="16" slack="0"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln268/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln268_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="0" index="2" bw="16" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln268/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="write_ln268_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="0"/>
<pin id="132" dir="0" index="2" bw="16" slack="0"/>
<pin id="133" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln268/5 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln268_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="0" index="2" bw="16" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln268/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="exp_table1_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="17" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="10" slack="0"/>
<pin id="147" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="0" slack="0"/>
<pin id="163" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="164" dir="0" index="5" bw="17" slack="0"/>
<pin id="165" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="8" bw="10" slack="0"/>
<pin id="176" dir="0" index="9" bw="17" slack="2147483647"/>
<pin id="177" dir="0" index="10" bw="0" slack="0"/>
<pin id="187" dir="0" index="12" bw="10" slack="2147483647"/>
<pin id="188" dir="0" index="13" bw="17" slack="2147483647"/>
<pin id="189" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="16" bw="10" slack="2147483647"/>
<pin id="200" dir="0" index="17" bw="17" slack="2147483647"/>
<pin id="201" dir="0" index="18" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="17" slack="0"/>
<pin id="166" dir="1" index="7" bw="17" slack="0"/>
<pin id="178" dir="1" index="11" bw="17" slack="0"/>
<pin id="190" dir="1" index="15" bw="17" slack="0"/>
<pin id="202" dir="1" index="19" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_res_0_V/2 exp_res_1_V/2 exp_res_2_V/2 exp_res_3_V/2 exp_res_4_V/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="exp_table1_addr_1_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="17" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="10" slack="0"/>
<pin id="160" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_1/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="exp_table1_addr_2_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="17" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="10" slack="0"/>
<pin id="172" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_2/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="exp_table1_addr_3_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="17" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="10" slack="0"/>
<pin id="184" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_3/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="exp_table1_addr_4_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="17" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="10" slack="0"/>
<pin id="196" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_table1_addr_4/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="invert_table2_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="18" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="10" slack="0"/>
<pin id="208" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_table2_addr/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="0"/>
<pin id="213" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inv_exp_sum_V/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln1496_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="22" slack="0"/>
<pin id="219" dir="0" index="1" bw="22" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="select_ln65_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="22" slack="0"/>
<pin id="226" dir="0" index="2" bw="22" slack="0"/>
<pin id="227" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln1496_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="22" slack="0"/>
<pin id="233" dir="0" index="1" bw="22" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_1/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="select_ln65_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="22" slack="0"/>
<pin id="240" dir="0" index="2" bw="22" slack="0"/>
<pin id="241" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_1/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln1496_2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="22" slack="0"/>
<pin id="247" dir="0" index="1" bw="22" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_2/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="select_ln65_2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="22" slack="0"/>
<pin id="254" dir="0" index="2" bw="22" slack="0"/>
<pin id="255" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65_2/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln1496_3_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="22" slack="0"/>
<pin id="261" dir="0" index="1" bw="22" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1496_3/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="x_max_V_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="22" slack="0"/>
<pin id="268" dir="0" index="2" bw="22" slack="0"/>
<pin id="269" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_max_V/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sext_ln703_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="22" slack="0"/>
<pin id="275" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sext_ln703_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="22" slack="0"/>
<pin id="279" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="sub_ln1193_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="22" slack="0"/>
<pin id="283" dir="0" index="1" bw="22" slack="0"/>
<pin id="284" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="23" slack="0"/>
<pin id="290" dir="0" index="2" bw="6" slack="0"/>
<pin id="291" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_3_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="23" slack="0"/>
<pin id="298" dir="0" index="2" bw="6" slack="0"/>
<pin id="299" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="sext_ln703_2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="22" slack="0"/>
<pin id="305" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="sub_ln1193_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="22" slack="0"/>
<pin id="309" dir="0" index="1" bw="22" slack="0"/>
<pin id="310" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_1/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_5_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="23" slack="0"/>
<pin id="316" dir="0" index="2" bw="6" slack="0"/>
<pin id="317" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_7_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="23" slack="0"/>
<pin id="324" dir="0" index="2" bw="6" slack="0"/>
<pin id="325" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sext_ln703_3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="22" slack="0"/>
<pin id="331" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="sub_ln1193_2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="22" slack="0"/>
<pin id="335" dir="0" index="1" bw="22" slack="0"/>
<pin id="336" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_2/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_9_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="23" slack="0"/>
<pin id="342" dir="0" index="2" bw="6" slack="0"/>
<pin id="343" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_10_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="23" slack="0"/>
<pin id="350" dir="0" index="2" bw="6" slack="0"/>
<pin id="351" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sext_ln703_4_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="22" slack="0"/>
<pin id="357" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sub_ln1193_3_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="22" slack="0"/>
<pin id="361" dir="0" index="1" bw="22" slack="0"/>
<pin id="362" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_3/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_11_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="23" slack="0"/>
<pin id="368" dir="0" index="2" bw="6" slack="0"/>
<pin id="369" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_12_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="23" slack="0"/>
<pin id="376" dir="0" index="2" bw="6" slack="0"/>
<pin id="377" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="sext_ln703_5_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="22" slack="0"/>
<pin id="383" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="sub_ln1193_4_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="22" slack="0"/>
<pin id="387" dir="0" index="1" bw="22" slack="0"/>
<pin id="388" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_4/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_13_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="23" slack="0"/>
<pin id="394" dir="0" index="2" bw="6" slack="0"/>
<pin id="395" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_14_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="23" slack="0"/>
<pin id="402" dir="0" index="2" bw="6" slack="0"/>
<pin id="403" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_14/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="10" slack="0"/>
<pin id="409" dir="0" index="1" bw="23" slack="0"/>
<pin id="410" dir="0" index="2" bw="5" slack="0"/>
<pin id="411" dir="0" index="3" bw="6" slack="0"/>
<pin id="412" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="10" slack="0"/>
<pin id="419" dir="0" index="1" bw="23" slack="0"/>
<pin id="420" dir="0" index="2" bw="5" slack="0"/>
<pin id="421" dir="0" index="3" bw="6" slack="0"/>
<pin id="422" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_4_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="10" slack="0"/>
<pin id="429" dir="0" index="1" bw="23" slack="0"/>
<pin id="430" dir="0" index="2" bw="5" slack="0"/>
<pin id="431" dir="0" index="3" bw="6" slack="0"/>
<pin id="432" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_6_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="10" slack="0"/>
<pin id="439" dir="0" index="1" bw="23" slack="0"/>
<pin id="440" dir="0" index="2" bw="5" slack="0"/>
<pin id="441" dir="0" index="3" bw="6" slack="0"/>
<pin id="442" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_8_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="10" slack="0"/>
<pin id="449" dir="0" index="1" bw="23" slack="0"/>
<pin id="450" dir="0" index="2" bw="5" slack="0"/>
<pin id="451" dir="0" index="3" bw="6" slack="0"/>
<pin id="452" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="xor_ln786_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="and_ln786_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="1"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="xor_ln340_5_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="1"/>
<pin id="469" dir="0" index="1" bw="1" slack="1"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_5/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="xor_ln340_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="1"/>
<pin id="473" dir="0" index="1" bw="1" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="or_ln340_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="1"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="xor_ln786_1_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="1"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_1/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="and_ln786_1_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="1"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_1/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="xor_ln340_6_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="0" index="1" bw="1" slack="1"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_6/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="xor_ln340_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="1"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_1/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="or_ln340_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_1/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="xor_ln786_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="1"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_2/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="and_ln786_2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="1"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_2/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="xor_ln340_7_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="1"/>
<pin id="517" dir="0" index="1" bw="1" slack="1"/>
<pin id="518" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_7/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="xor_ln340_2_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="1"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_2/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="or_ln340_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="1"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_2/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="xor_ln786_3_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="1"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_3/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="and_ln786_3_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="1"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_3/2 "/>
</bind>
</comp>

<comp id="539" class="1004" name="xor_ln340_8_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="1"/>
<pin id="541" dir="0" index="1" bw="1" slack="1"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_8/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="xor_ln340_3_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_3/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="or_ln340_3_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="1"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_3/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="xor_ln786_4_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="1"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_4/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="and_ln786_4_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="1"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786_4/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="xor_ln340_9_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="1"/>
<pin id="565" dir="0" index="1" bw="1" slack="1"/>
<pin id="566" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_9/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="xor_ln340_4_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_4/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="or_ln340_4_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="1"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_4/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="select_ln340_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="10" slack="0"/>
<pin id="580" dir="0" index="2" bw="10" slack="1"/>
<pin id="581" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="select_ln388_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="10" slack="0"/>
<pin id="587" dir="0" index="2" bw="10" slack="1"/>
<pin id="588" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="y_V_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="10" slack="0"/>
<pin id="594" dir="0" index="2" bw="10" slack="0"/>
<pin id="595" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="zext_ln255_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="10" slack="0"/>
<pin id="601" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="select_ln340_2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="0"/>
<pin id="606" dir="0" index="1" bw="10" slack="0"/>
<pin id="607" dir="0" index="2" bw="10" slack="1"/>
<pin id="608" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_2/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="select_ln388_1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="10" slack="0"/>
<pin id="614" dir="0" index="2" bw="10" slack="1"/>
<pin id="615" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_1/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="y_V_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="10" slack="0"/>
<pin id="621" dir="0" index="2" bw="10" slack="0"/>
<pin id="622" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_1/2 "/>
</bind>
</comp>

<comp id="626" class="1004" name="zext_ln255_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="10" slack="0"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_1/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="select_ln340_4_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="10" slack="0"/>
<pin id="634" dir="0" index="2" bw="10" slack="1"/>
<pin id="635" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_4/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="select_ln388_2_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="10" slack="0"/>
<pin id="641" dir="0" index="2" bw="10" slack="1"/>
<pin id="642" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_2/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="y_V_2_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="10" slack="0"/>
<pin id="648" dir="0" index="2" bw="10" slack="0"/>
<pin id="649" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_2/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="zext_ln255_2_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="10" slack="0"/>
<pin id="655" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_2/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="select_ln340_6_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="0"/>
<pin id="660" dir="0" index="1" bw="10" slack="0"/>
<pin id="661" dir="0" index="2" bw="10" slack="1"/>
<pin id="662" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_6/2 "/>
</bind>
</comp>

<comp id="665" class="1004" name="select_ln388_3_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="10" slack="0"/>
<pin id="668" dir="0" index="2" bw="10" slack="1"/>
<pin id="669" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_3/2 "/>
</bind>
</comp>

<comp id="672" class="1004" name="y_V_3_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="10" slack="0"/>
<pin id="675" dir="0" index="2" bw="10" slack="0"/>
<pin id="676" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_3/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln255_3_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="10" slack="0"/>
<pin id="682" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_3/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="select_ln340_8_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="0"/>
<pin id="687" dir="0" index="1" bw="10" slack="0"/>
<pin id="688" dir="0" index="2" bw="10" slack="1"/>
<pin id="689" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_8/2 "/>
</bind>
</comp>

<comp id="692" class="1004" name="select_ln388_4_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="10" slack="0"/>
<pin id="695" dir="0" index="2" bw="10" slack="1"/>
<pin id="696" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_4/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="y_V_4_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="10" slack="0"/>
<pin id="702" dir="0" index="2" bw="10" slack="0"/>
<pin id="703" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_4/2 "/>
</bind>
</comp>

<comp id="707" class="1004" name="zext_ln255_4_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="10" slack="1"/>
<pin id="709" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255_4/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="p_Val2_6_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="17" slack="0"/>
<pin id="713" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_6/3 "/>
</bind>
</comp>

<comp id="715" class="1004" name="p_Val2_7_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="17" slack="0"/>
<pin id="717" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_7/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="p_Val2_8_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="17" slack="0"/>
<pin id="721" dir="0" index="1" bw="17" slack="0"/>
<pin id="722" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="p_Result_s_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="18" slack="0"/>
<pin id="728" dir="0" index="2" bw="6" slack="0"/>
<pin id="729" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="733" class="1004" name="p_Val2_12_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="18" slack="0"/>
<pin id="736" dir="0" index="2" bw="18" slack="0"/>
<pin id="737" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_12/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="p_Val2_9_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="17" slack="0"/>
<pin id="743" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_9/3 "/>
</bind>
</comp>

<comp id="745" class="1004" name="p_Val2_10_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="17" slack="0"/>
<pin id="747" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_10/3 "/>
</bind>
</comp>

<comp id="749" class="1004" name="p_Val2_11_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="17" slack="0"/>
<pin id="751" dir="0" index="1" bw="17" slack="0"/>
<pin id="752" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_11/3 "/>
</bind>
</comp>

<comp id="755" class="1004" name="p_Result_14_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="0" index="1" bw="18" slack="0"/>
<pin id="758" dir="0" index="2" bw="6" slack="0"/>
<pin id="759" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_14/3 "/>
</bind>
</comp>

<comp id="763" class="1004" name="p_Val2_13_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="18" slack="0"/>
<pin id="766" dir="0" index="2" bw="18" slack="0"/>
<pin id="767" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_13/3 "/>
</bind>
</comp>

<comp id="771" class="1004" name="lhs_V_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="18" slack="0"/>
<pin id="773" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/3 "/>
</bind>
</comp>

<comp id="775" class="1004" name="rhs_V_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="18" slack="0"/>
<pin id="777" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/3 "/>
</bind>
</comp>

<comp id="779" class="1004" name="ret_V_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="18" slack="0"/>
<pin id="781" dir="0" index="1" bw="18" slack="0"/>
<pin id="782" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="785" class="1004" name="p_Result_15_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="19" slack="0"/>
<pin id="788" dir="0" index="2" bw="6" slack="0"/>
<pin id="789" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_15/3 "/>
</bind>
</comp>

<comp id="793" class="1004" name="p_Val2_15_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="18" slack="0"/>
<pin id="795" dir="0" index="1" bw="18" slack="0"/>
<pin id="796" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_15/3 "/>
</bind>
</comp>

<comp id="799" class="1004" name="p_Result_16_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="18" slack="0"/>
<pin id="802" dir="0" index="2" bw="6" slack="0"/>
<pin id="803" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_16/3 "/>
</bind>
</comp>

<comp id="807" class="1004" name="xor_ln786_5_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="0"/>
<pin id="809" dir="0" index="1" bw="1" slack="0"/>
<pin id="810" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_5/3 "/>
</bind>
</comp>

<comp id="813" class="1004" name="underflow_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/3 "/>
</bind>
</comp>

<comp id="819" class="1004" name="xor_ln340_10_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_10/3 "/>
</bind>
</comp>

<comp id="825" class="1004" name="xor_ln340_11_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_11/3 "/>
</bind>
</comp>

<comp id="831" class="1004" name="or_ln340_5_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_5/3 "/>
</bind>
</comp>

<comp id="837" class="1004" name="select_ln340_12_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="18" slack="0"/>
<pin id="840" dir="0" index="2" bw="18" slack="0"/>
<pin id="841" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_12/3 "/>
</bind>
</comp>

<comp id="845" class="1004" name="select_ln388_5_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="18" slack="0"/>
<pin id="848" dir="0" index="2" bw="18" slack="0"/>
<pin id="849" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_5/3 "/>
</bind>
</comp>

<comp id="853" class="1004" name="p_Val2_16_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="0"/>
<pin id="855" dir="0" index="1" bw="18" slack="0"/>
<pin id="856" dir="0" index="2" bw="18" slack="0"/>
<pin id="857" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_16/3 "/>
</bind>
</comp>

<comp id="861" class="1004" name="p_Val2_17_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="17" slack="0"/>
<pin id="863" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_17/4 "/>
</bind>
</comp>

<comp id="865" class="1004" name="lhs_V_1_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="18" slack="1"/>
<pin id="867" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_1/4 "/>
</bind>
</comp>

<comp id="868" class="1004" name="rhs_V_1_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="17" slack="0"/>
<pin id="870" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V_1/4 "/>
</bind>
</comp>

<comp id="872" class="1004" name="ret_V_1_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="18" slack="0"/>
<pin id="874" dir="0" index="1" bw="17" slack="0"/>
<pin id="875" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/4 "/>
</bind>
</comp>

<comp id="878" class="1004" name="p_Result_17_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="0"/>
<pin id="880" dir="0" index="1" bw="19" slack="0"/>
<pin id="881" dir="0" index="2" bw="6" slack="0"/>
<pin id="882" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_17/4 "/>
</bind>
</comp>

<comp id="886" class="1004" name="p_Val2_19_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="17" slack="0"/>
<pin id="888" dir="0" index="1" bw="18" slack="1"/>
<pin id="889" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_19/4 "/>
</bind>
</comp>

<comp id="891" class="1004" name="p_Result_18_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="0"/>
<pin id="893" dir="0" index="1" bw="18" slack="0"/>
<pin id="894" dir="0" index="2" bw="6" slack="0"/>
<pin id="895" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_18/4 "/>
</bind>
</comp>

<comp id="899" class="1004" name="xor_ln786_6_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="1" slack="0"/>
<pin id="902" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_6/4 "/>
</bind>
</comp>

<comp id="905" class="1004" name="underflow_1_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="0" index="1" bw="1" slack="0"/>
<pin id="908" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_1/4 "/>
</bind>
</comp>

<comp id="911" class="1004" name="xor_ln340_12_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="1" slack="0"/>
<pin id="913" dir="0" index="1" bw="1" slack="0"/>
<pin id="914" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_12/4 "/>
</bind>
</comp>

<comp id="917" class="1004" name="xor_ln340_13_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="0"/>
<pin id="919" dir="0" index="1" bw="1" slack="0"/>
<pin id="920" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_13/4 "/>
</bind>
</comp>

<comp id="923" class="1004" name="or_ln340_6_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="1" slack="0"/>
<pin id="925" dir="0" index="1" bw="1" slack="0"/>
<pin id="926" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_6/4 "/>
</bind>
</comp>

<comp id="929" class="1004" name="tmp_s_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="10" slack="0"/>
<pin id="931" dir="0" index="1" bw="18" slack="0"/>
<pin id="932" dir="0" index="2" bw="5" slack="0"/>
<pin id="933" dir="0" index="3" bw="6" slack="0"/>
<pin id="934" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="939" class="1004" name="select_ln340_14_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="1" slack="0"/>
<pin id="941" dir="0" index="1" bw="10" slack="0"/>
<pin id="942" dir="0" index="2" bw="10" slack="0"/>
<pin id="943" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_14/4 "/>
</bind>
</comp>

<comp id="947" class="1004" name="select_ln388_6_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="0"/>
<pin id="949" dir="0" index="1" bw="10" slack="0"/>
<pin id="950" dir="0" index="2" bw="10" slack="0"/>
<pin id="951" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_6/4 "/>
</bind>
</comp>

<comp id="955" class="1004" name="y_V_5_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="1" slack="0"/>
<pin id="957" dir="0" index="1" bw="10" slack="0"/>
<pin id="958" dir="0" index="2" bw="10" slack="0"/>
<pin id="959" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_V_5/4 "/>
</bind>
</comp>

<comp id="963" class="1004" name="zext_ln265_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="10" slack="0"/>
<pin id="965" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln265/4 "/>
</bind>
</comp>

<comp id="968" class="1004" name="sext_ln1116_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="18" slack="0"/>
<pin id="970" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/5 "/>
</bind>
</comp>

<comp id="972" class="1004" name="zext_ln1118_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="17" slack="2"/>
<pin id="974" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/5 "/>
</bind>
</comp>

<comp id="975" class="1004" name="trunc_ln1_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="16" slack="0"/>
<pin id="977" dir="0" index="1" bw="26" slack="0"/>
<pin id="978" dir="0" index="2" bw="5" slack="0"/>
<pin id="979" dir="0" index="3" bw="6" slack="0"/>
<pin id="980" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/5 "/>
</bind>
</comp>

<comp id="985" class="1004" name="zext_ln1118_1_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="17" slack="2"/>
<pin id="987" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/5 "/>
</bind>
</comp>

<comp id="988" class="1004" name="trunc_ln708_1_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="16" slack="0"/>
<pin id="990" dir="0" index="1" bw="26" slack="0"/>
<pin id="991" dir="0" index="2" bw="5" slack="0"/>
<pin id="992" dir="0" index="3" bw="6" slack="0"/>
<pin id="993" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/5 "/>
</bind>
</comp>

<comp id="998" class="1004" name="zext_ln1118_2_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="17" slack="2"/>
<pin id="1000" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_2/5 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="trunc_ln708_2_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="16" slack="0"/>
<pin id="1003" dir="0" index="1" bw="26" slack="0"/>
<pin id="1004" dir="0" index="2" bw="5" slack="0"/>
<pin id="1005" dir="0" index="3" bw="6" slack="0"/>
<pin id="1006" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/5 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="zext_ln1118_3_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="17" slack="2"/>
<pin id="1013" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_3/5 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="trunc_ln708_3_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="16" slack="0"/>
<pin id="1016" dir="0" index="1" bw="26" slack="0"/>
<pin id="1017" dir="0" index="2" bw="5" slack="0"/>
<pin id="1018" dir="0" index="3" bw="6" slack="0"/>
<pin id="1019" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/5 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="zext_ln1118_4_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="17" slack="1"/>
<pin id="1026" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_4/5 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="trunc_ln708_4_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="16" slack="0"/>
<pin id="1029" dir="0" index="1" bw="26" slack="0"/>
<pin id="1030" dir="0" index="2" bw="5" slack="0"/>
<pin id="1031" dir="0" index="3" bw="6" slack="0"/>
<pin id="1032" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/5 "/>
</bind>
</comp>

<comp id="1037" class="1007" name="mul_ln1118_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="18" slack="0"/>
<pin id="1039" dir="0" index="1" bw="17" slack="0"/>
<pin id="1040" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/5 "/>
</bind>
</comp>

<comp id="1044" class="1007" name="mul_ln1118_1_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="18" slack="0"/>
<pin id="1046" dir="0" index="1" bw="17" slack="0"/>
<pin id="1047" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_1/5 "/>
</bind>
</comp>

<comp id="1051" class="1007" name="mul_ln1118_2_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="18" slack="0"/>
<pin id="1053" dir="0" index="1" bw="17" slack="0"/>
<pin id="1054" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_2/5 "/>
</bind>
</comp>

<comp id="1058" class="1007" name="mul_ln1118_3_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="18" slack="0"/>
<pin id="1060" dir="0" index="1" bw="17" slack="0"/>
<pin id="1061" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_3/5 "/>
</bind>
</comp>

<comp id="1065" class="1007" name="mul_ln1118_4_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="18" slack="0"/>
<pin id="1067" dir="0" index="1" bw="17" slack="0"/>
<pin id="1068" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/5 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="tmp_1_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="1"/>
<pin id="1074" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="tmp_3_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="1" slack="1"/>
<pin id="1081" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1086" class="1005" name="tmp_5_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="1" slack="1"/>
<pin id="1088" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="tmp_7_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="1"/>
<pin id="1095" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="tmp_9_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="1"/>
<pin id="1102" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="tmp_10_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="1"/>
<pin id="1109" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="tmp_11_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="1" slack="1"/>
<pin id="1116" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="tmp_12_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="1" slack="1"/>
<pin id="1123" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="tmp_13_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="1"/>
<pin id="1130" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="tmp_14_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="1"/>
<pin id="1137" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="tmp_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="10" slack="1"/>
<pin id="1144" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1148" class="1005" name="tmp_2_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="10" slack="1"/>
<pin id="1150" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="tmp_4_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="10" slack="1"/>
<pin id="1156" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="tmp_6_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="10" slack="1"/>
<pin id="1162" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="tmp_8_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="10" slack="1"/>
<pin id="1168" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="exp_table1_addr_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="10" slack="1"/>
<pin id="1174" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr "/>
</bind>
</comp>

<comp id="1177" class="1005" name="exp_table1_addr_1_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="10" slack="1"/>
<pin id="1179" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_1 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="exp_table1_addr_2_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="10" slack="1"/>
<pin id="1184" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_2 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="exp_table1_addr_3_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="10" slack="1"/>
<pin id="1189" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_3 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="y_V_4_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="10" slack="1"/>
<pin id="1194" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y_V_4 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="exp_res_0_V_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="17" slack="2"/>
<pin id="1199" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="exp_res_0_V "/>
</bind>
</comp>

<comp id="1202" class="1005" name="exp_res_1_V_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="17" slack="2"/>
<pin id="1204" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="exp_res_1_V "/>
</bind>
</comp>

<comp id="1207" class="1005" name="exp_res_2_V_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="17" slack="2"/>
<pin id="1209" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="exp_res_2_V "/>
</bind>
</comp>

<comp id="1212" class="1005" name="exp_res_3_V_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="17" slack="2"/>
<pin id="1214" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="exp_res_3_V "/>
</bind>
</comp>

<comp id="1217" class="1005" name="exp_table1_addr_4_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="10" slack="1"/>
<pin id="1219" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="exp_table1_addr_4 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="p_Val2_16_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="18" slack="1"/>
<pin id="1224" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_16 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="exp_res_4_V_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="17" slack="1"/>
<pin id="1230" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="exp_res_4_V "/>
</bind>
</comp>

<comp id="1233" class="1005" name="invert_table2_addr_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="10" slack="1"/>
<pin id="1235" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invert_table2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="76" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="76" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="76" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="76" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="76" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="42" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="156" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="150" pin=5"/></net>

<net id="185"><net_src comp="20" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="150" pin=8"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="42" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="192" pin="3"/><net_sink comp="150" pin=10"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="42" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="102" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="96" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="96" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="102" pin="2"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="90" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="84" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="84" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="90" pin="2"/><net_sink comp="237" pin=2"/></net>

<net id="249"><net_src comp="223" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="237" pin="3"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="245" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="237" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="223" pin="3"/><net_sink comp="251" pin=2"/></net>

<net id="263"><net_src comp="251" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="78" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="78" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="251" pin="3"/><net_sink comp="265" pin=2"/></net>

<net id="276"><net_src comp="102" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="265" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="273" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="277" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="26" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="281" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="28" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="300"><net_src comp="26" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="281" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="30" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="306"><net_src comp="96" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="277" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="318"><net_src comp="26" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="307" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="28" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="326"><net_src comp="26" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="307" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="30" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="332"><net_src comp="90" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="277" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="26" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="333" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="28" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="352"><net_src comp="26" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="333" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="30" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="358"><net_src comp="84" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="355" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="277" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="26" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="28" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="378"><net_src comp="26" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="359" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="30" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="384"><net_src comp="78" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="389"><net_src comp="381" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="277" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="396"><net_src comp="26" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="385" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="28" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="404"><net_src comp="26" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="385" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="30" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="413"><net_src comp="32" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="281" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="34" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="30" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="423"><net_src comp="32" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="307" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="34" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="426"><net_src comp="30" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="433"><net_src comp="32" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="333" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="435"><net_src comp="34" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="436"><net_src comp="30" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="443"><net_src comp="32" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="359" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="34" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="30" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="453"><net_src comp="32" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="385" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="455"><net_src comp="34" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="456"><net_src comp="30" pin="0"/><net_sink comp="447" pin=3"/></net>

<net id="461"><net_src comp="36" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="457" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="475"><net_src comp="36" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="471" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="36" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="490"><net_src comp="481" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="499"><net_src comp="36" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="495" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="509"><net_src comp="36" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="514"><net_src comp="505" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="523"><net_src comp="36" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="519" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="36" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="538"><net_src comp="529" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="547"><net_src comp="36" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="543" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="36" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="562"><net_src comp="553" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="571"><net_src comp="36" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="567" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="582"><net_src comp="467" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="38" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="589"><net_src comp="462" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="40" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="596"><net_src comp="476" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="597"><net_src comp="577" pin="3"/><net_sink comp="591" pin=1"/></net>

<net id="598"><net_src comp="584" pin="3"/><net_sink comp="591" pin=2"/></net>

<net id="602"><net_src comp="591" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="609"><net_src comp="491" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="610"><net_src comp="38" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="616"><net_src comp="486" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="40" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="623"><net_src comp="500" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="604" pin="3"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="611" pin="3"/><net_sink comp="618" pin=2"/></net>

<net id="629"><net_src comp="618" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="636"><net_src comp="515" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="38" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="643"><net_src comp="510" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="40" pin="0"/><net_sink comp="638" pin=1"/></net>

<net id="650"><net_src comp="524" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="631" pin="3"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="638" pin="3"/><net_sink comp="645" pin=2"/></net>

<net id="656"><net_src comp="645" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="663"><net_src comp="539" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="38" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="670"><net_src comp="534" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="40" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="677"><net_src comp="548" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="658" pin="3"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="665" pin="3"/><net_sink comp="672" pin=2"/></net>

<net id="683"><net_src comp="672" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="690"><net_src comp="563" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="38" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="697"><net_src comp="558" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="40" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="704"><net_src comp="572" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="685" pin="3"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="692" pin="3"/><net_sink comp="699" pin=2"/></net>

<net id="710"><net_src comp="707" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="714"><net_src comp="150" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="150" pin="7"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="711" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="715" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="730"><net_src comp="44" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="719" pin="2"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="46" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="738"><net_src comp="725" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="48" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="740"><net_src comp="719" pin="2"/><net_sink comp="733" pin=2"/></net>

<net id="744"><net_src comp="150" pin="11"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="150" pin="15"/><net_sink comp="745" pin=0"/></net>

<net id="753"><net_src comp="741" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="754"><net_src comp="745" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="760"><net_src comp="44" pin="0"/><net_sink comp="755" pin=0"/></net>

<net id="761"><net_src comp="749" pin="2"/><net_sink comp="755" pin=1"/></net>

<net id="762"><net_src comp="46" pin="0"/><net_sink comp="755" pin=2"/></net>

<net id="768"><net_src comp="755" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="769"><net_src comp="48" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="770"><net_src comp="749" pin="2"/><net_sink comp="763" pin=2"/></net>

<net id="774"><net_src comp="733" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="763" pin="3"/><net_sink comp="775" pin=0"/></net>

<net id="783"><net_src comp="775" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="771" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="790"><net_src comp="50" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="791"><net_src comp="779" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="792"><net_src comp="52" pin="0"/><net_sink comp="785" pin=2"/></net>

<net id="797"><net_src comp="733" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="763" pin="3"/><net_sink comp="793" pin=1"/></net>

<net id="804"><net_src comp="44" pin="0"/><net_sink comp="799" pin=0"/></net>

<net id="805"><net_src comp="793" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="806"><net_src comp="46" pin="0"/><net_sink comp="799" pin=2"/></net>

<net id="811"><net_src comp="799" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="36" pin="0"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="785" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="807" pin="2"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="785" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="799" pin="3"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="785" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="36" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="835"><net_src comp="799" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="825" pin="2"/><net_sink comp="831" pin=1"/></net>

<net id="842"><net_src comp="819" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="843"><net_src comp="48" pin="0"/><net_sink comp="837" pin=1"/></net>

<net id="844"><net_src comp="793" pin="2"/><net_sink comp="837" pin=2"/></net>

<net id="850"><net_src comp="813" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="54" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="793" pin="2"/><net_sink comp="845" pin=2"/></net>

<net id="858"><net_src comp="831" pin="2"/><net_sink comp="853" pin=0"/></net>

<net id="859"><net_src comp="837" pin="3"/><net_sink comp="853" pin=1"/></net>

<net id="860"><net_src comp="845" pin="3"/><net_sink comp="853" pin=2"/></net>

<net id="864"><net_src comp="150" pin="19"/><net_sink comp="861" pin=0"/></net>

<net id="871"><net_src comp="150" pin="19"/><net_sink comp="868" pin=0"/></net>

<net id="876"><net_src comp="865" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="868" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="883"><net_src comp="50" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="884"><net_src comp="872" pin="2"/><net_sink comp="878" pin=1"/></net>

<net id="885"><net_src comp="52" pin="0"/><net_sink comp="878" pin=2"/></net>

<net id="890"><net_src comp="861" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="896"><net_src comp="44" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="897"><net_src comp="886" pin="2"/><net_sink comp="891" pin=1"/></net>

<net id="898"><net_src comp="46" pin="0"/><net_sink comp="891" pin=2"/></net>

<net id="903"><net_src comp="891" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="36" pin="0"/><net_sink comp="899" pin=1"/></net>

<net id="909"><net_src comp="878" pin="3"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="899" pin="2"/><net_sink comp="905" pin=1"/></net>

<net id="915"><net_src comp="878" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="891" pin="3"/><net_sink comp="911" pin=1"/></net>

<net id="921"><net_src comp="878" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="36" pin="0"/><net_sink comp="917" pin=1"/></net>

<net id="927"><net_src comp="891" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="928"><net_src comp="917" pin="2"/><net_sink comp="923" pin=1"/></net>

<net id="935"><net_src comp="56" pin="0"/><net_sink comp="929" pin=0"/></net>

<net id="936"><net_src comp="886" pin="2"/><net_sink comp="929" pin=1"/></net>

<net id="937"><net_src comp="58" pin="0"/><net_sink comp="929" pin=2"/></net>

<net id="938"><net_src comp="46" pin="0"/><net_sink comp="929" pin=3"/></net>

<net id="944"><net_src comp="911" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="945"><net_src comp="38" pin="0"/><net_sink comp="939" pin=1"/></net>

<net id="946"><net_src comp="929" pin="4"/><net_sink comp="939" pin=2"/></net>

<net id="952"><net_src comp="905" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="953"><net_src comp="40" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="954"><net_src comp="929" pin="4"/><net_sink comp="947" pin=2"/></net>

<net id="960"><net_src comp="923" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="961"><net_src comp="939" pin="3"/><net_sink comp="955" pin=1"/></net>

<net id="962"><net_src comp="947" pin="3"/><net_sink comp="955" pin=2"/></net>

<net id="966"><net_src comp="955" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="971"><net_src comp="211" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="981"><net_src comp="70" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="982"><net_src comp="72" pin="0"/><net_sink comp="975" pin=2"/></net>

<net id="983"><net_src comp="74" pin="0"/><net_sink comp="975" pin=3"/></net>

<net id="984"><net_src comp="975" pin="4"/><net_sink comp="108" pin=2"/></net>

<net id="994"><net_src comp="70" pin="0"/><net_sink comp="988" pin=0"/></net>

<net id="995"><net_src comp="72" pin="0"/><net_sink comp="988" pin=2"/></net>

<net id="996"><net_src comp="74" pin="0"/><net_sink comp="988" pin=3"/></net>

<net id="997"><net_src comp="988" pin="4"/><net_sink comp="115" pin=2"/></net>

<net id="1007"><net_src comp="70" pin="0"/><net_sink comp="1001" pin=0"/></net>

<net id="1008"><net_src comp="72" pin="0"/><net_sink comp="1001" pin=2"/></net>

<net id="1009"><net_src comp="74" pin="0"/><net_sink comp="1001" pin=3"/></net>

<net id="1010"><net_src comp="1001" pin="4"/><net_sink comp="122" pin=2"/></net>

<net id="1020"><net_src comp="70" pin="0"/><net_sink comp="1014" pin=0"/></net>

<net id="1021"><net_src comp="72" pin="0"/><net_sink comp="1014" pin=2"/></net>

<net id="1022"><net_src comp="74" pin="0"/><net_sink comp="1014" pin=3"/></net>

<net id="1023"><net_src comp="1014" pin="4"/><net_sink comp="129" pin=2"/></net>

<net id="1033"><net_src comp="70" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1034"><net_src comp="72" pin="0"/><net_sink comp="1027" pin=2"/></net>

<net id="1035"><net_src comp="74" pin="0"/><net_sink comp="1027" pin=3"/></net>

<net id="1036"><net_src comp="1027" pin="4"/><net_sink comp="136" pin=2"/></net>

<net id="1041"><net_src comp="968" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="972" pin="1"/><net_sink comp="1037" pin=1"/></net>

<net id="1043"><net_src comp="1037" pin="2"/><net_sink comp="975" pin=1"/></net>

<net id="1048"><net_src comp="968" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1049"><net_src comp="985" pin="1"/><net_sink comp="1044" pin=1"/></net>

<net id="1050"><net_src comp="1044" pin="2"/><net_sink comp="988" pin=1"/></net>

<net id="1055"><net_src comp="968" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="998" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1057"><net_src comp="1051" pin="2"/><net_sink comp="1001" pin=1"/></net>

<net id="1062"><net_src comp="968" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1063"><net_src comp="1011" pin="1"/><net_sink comp="1058" pin=1"/></net>

<net id="1064"><net_src comp="1058" pin="2"/><net_sink comp="1014" pin=1"/></net>

<net id="1069"><net_src comp="968" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="1024" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="1071"><net_src comp="1065" pin="2"/><net_sink comp="1027" pin=1"/></net>

<net id="1075"><net_src comp="287" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="1077"><net_src comp="1072" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="1078"><net_src comp="1072" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="1082"><net_src comp="295" pin="3"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1084"><net_src comp="1079" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="1085"><net_src comp="1079" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1089"><net_src comp="313" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1091"><net_src comp="1086" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="1092"><net_src comp="1086" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="1096"><net_src comp="321" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1098"><net_src comp="1093" pin="1"/><net_sink comp="491" pin=1"/></net>

<net id="1099"><net_src comp="1093" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1103"><net_src comp="339" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="1105"><net_src comp="1100" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="1106"><net_src comp="1100" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1110"><net_src comp="347" pin="3"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="1112"><net_src comp="1107" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="1113"><net_src comp="1107" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="1117"><net_src comp="365" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="1119"><net_src comp="1114" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1120"><net_src comp="1114" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="1124"><net_src comp="373" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="1126"><net_src comp="1121" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="1127"><net_src comp="1121" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="1131"><net_src comp="391" pin="3"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="1133"><net_src comp="1128" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="1134"><net_src comp="1128" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="1138"><net_src comp="399" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="1140"><net_src comp="1135" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="1141"><net_src comp="1135" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="1145"><net_src comp="407" pin="4"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="1147"><net_src comp="1142" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="1151"><net_src comp="417" pin="4"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="604" pin=2"/></net>

<net id="1153"><net_src comp="1148" pin="1"/><net_sink comp="611" pin=2"/></net>

<net id="1157"><net_src comp="427" pin="4"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="631" pin=2"/></net>

<net id="1159"><net_src comp="1154" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="1163"><net_src comp="437" pin="4"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="658" pin=2"/></net>

<net id="1165"><net_src comp="1160" pin="1"/><net_sink comp="665" pin=2"/></net>

<net id="1169"><net_src comp="447" pin="4"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="685" pin=2"/></net>

<net id="1171"><net_src comp="1166" pin="1"/><net_sink comp="692" pin=2"/></net>

<net id="1175"><net_src comp="143" pin="3"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="1180"><net_src comp="156" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="1185"><net_src comp="168" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="150" pin=5"/></net>

<net id="1190"><net_src comp="180" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="150" pin=8"/></net>

<net id="1195"><net_src comp="699" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="1200"><net_src comp="150" pin="3"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="1205"><net_src comp="150" pin="7"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="1210"><net_src comp="150" pin="11"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1215"><net_src comp="150" pin="15"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1220"><net_src comp="192" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="150" pin=10"/></net>

<net id="1225"><net_src comp="853" pin="3"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="1227"><net_src comp="1222" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="1231"><net_src comp="150" pin="19"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1236"><net_src comp="204" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="211" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_0_V | {5 }
	Port: res_1_V | {5 }
	Port: res_2_V | {5 }
	Port: res_3_V | {5 }
	Port: res_4_V | {5 }
 - Input state : 
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,Softmax_config18> : data_0_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,Softmax_config18> : data_1_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,Softmax_config18> : data_2_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,Softmax_config18> : data_3_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,Softmax_config18> : data_4_V_read | {1 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,Softmax_config18> : exp_table1 | {2 3 4 }
	Port: softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,Softmax_config18> : invert_table2 | {4 5 }
  - Chain level:
	State 1
		select_ln65 : 1
		select_ln65_1 : 1
		icmp_ln1496_2 : 2
		select_ln65_2 : 3
		icmp_ln1496_3 : 4
		x_max_V : 5
		sext_ln703_1 : 6
		sub_ln1193 : 7
		tmp_1 : 8
		tmp_3 : 8
		sub_ln1193_1 : 7
		tmp_5 : 8
		tmp_7 : 8
		sub_ln1193_2 : 7
		tmp_9 : 8
		tmp_10 : 8
		sub_ln1193_3 : 7
		tmp_11 : 8
		tmp_12 : 8
		sub_ln1193_4 : 7
		tmp_13 : 8
		tmp_14 : 8
		tmp : 8
		tmp_2 : 8
		tmp_4 : 8
		tmp_6 : 8
		tmp_8 : 8
	State 2
		y_V : 1
		zext_ln255 : 2
		exp_table1_addr : 3
		exp_res_0_V : 4
		y_V_1 : 1
		zext_ln255_1 : 2
		exp_table1_addr_1 : 3
		exp_res_1_V : 4
		y_V_2 : 1
		zext_ln255_2 : 2
		exp_table1_addr_2 : 3
		exp_res_2_V : 4
		y_V_3 : 1
		zext_ln255_3 : 2
		exp_table1_addr_3 : 3
		exp_res_3_V : 4
		y_V_4 : 1
	State 3
		exp_table1_addr_4 : 1
		exp_res_4_V : 2
		p_Val2_6 : 1
		p_Val2_7 : 1
		p_Val2_8 : 2
		p_Result_s : 3
		p_Val2_12 : 4
		p_Val2_9 : 1
		p_Val2_10 : 1
		p_Val2_11 : 2
		p_Result_14 : 3
		p_Val2_13 : 4
		lhs_V : 5
		rhs_V : 5
		ret_V : 6
		p_Result_15 : 7
		p_Val2_15 : 5
		p_Result_16 : 6
		xor_ln786_5 : 7
		underflow : 7
		xor_ln340_10 : 8
		xor_ln340_11 : 8
		or_ln340_5 : 8
		select_ln340_12 : 8
		select_ln388_5 : 7
		p_Val2_16 : 8
	State 4
		p_Val2_17 : 1
		rhs_V_1 : 1
		ret_V_1 : 2
		p_Result_17 : 3
		p_Val2_19 : 2
		p_Result_18 : 3
		xor_ln786_6 : 4
		underflow_1 : 4
		xor_ln340_12 : 4
		xor_ln340_13 : 4
		or_ln340_6 : 4
		tmp_s : 3
		select_ln340_14 : 4
		select_ln388_6 : 4
		y_V_5 : 5
		zext_ln265 : 6
		invert_table2_addr : 7
		inv_exp_sum_V : 8
	State 5
		sext_ln1116 : 1
		mul_ln1118 : 2
		trunc_ln1 : 3
		write_ln268 : 4
		mul_ln1118_1 : 2
		trunc_ln708_1 : 3
		write_ln268 : 4
		mul_ln1118_2 : 2
		trunc_ln708_2 : 3
		write_ln268 : 4
		mul_ln1118_3 : 2
		trunc_ln708_3 : 3
		write_ln268 : 4
		mul_ln1118_4 : 2
		trunc_ln708_4 : 3
		write_ln268 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |      select_ln65_fu_223     |    0    |    0    |    22   |
|          |     select_ln65_1_fu_237    |    0    |    0    |    22   |
|          |     select_ln65_2_fu_251    |    0    |    0    |    22   |
|          |        x_max_V_fu_265       |    0    |    0    |    22   |
|          |     select_ln340_fu_577     |    0    |    0    |    10   |
|          |     select_ln388_fu_584     |    0    |    0    |    10   |
|          |          y_V_fu_591         |    0    |    0    |    10   |
|          |    select_ln340_2_fu_604    |    0    |    0    |    10   |
|          |    select_ln388_1_fu_611    |    0    |    0    |    10   |
|          |         y_V_1_fu_618        |    0    |    0    |    10   |
|          |    select_ln340_4_fu_631    |    0    |    0    |    10   |
|          |    select_ln388_2_fu_638    |    0    |    0    |    10   |
|          |         y_V_2_fu_645        |    0    |    0    |    10   |
|  select  |    select_ln340_6_fu_658    |    0    |    0    |    10   |
|          |    select_ln388_3_fu_665    |    0    |    0    |    10   |
|          |         y_V_3_fu_672        |    0    |    0    |    10   |
|          |    select_ln340_8_fu_685    |    0    |    0    |    10   |
|          |    select_ln388_4_fu_692    |    0    |    0    |    10   |
|          |         y_V_4_fu_699        |    0    |    0    |    10   |
|          |       p_Val2_12_fu_733      |    0    |    0    |    18   |
|          |       p_Val2_13_fu_763      |    0    |    0    |    18   |
|          |    select_ln340_12_fu_837   |    0    |    0    |    18   |
|          |    select_ln388_5_fu_845    |    0    |    0    |    18   |
|          |       p_Val2_16_fu_853      |    0    |    0    |    18   |
|          |    select_ln340_14_fu_939   |    0    |    0    |    10   |
|          |    select_ln388_6_fu_947    |    0    |    0    |    10   |
|          |         y_V_5_fu_955        |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|          |       p_Val2_8_fu_719       |    0    |    0    |    24   |
|          |       p_Val2_11_fu_749      |    0    |    0    |    24   |
|    add   |         ret_V_fu_779        |    0    |    0    |    25   |
|          |       p_Val2_15_fu_793      |    0    |    0    |    25   |
|          |        ret_V_1_fu_872       |    0    |    0    |    25   |
|          |       p_Val2_19_fu_886      |    0    |    0    |    25   |
|----------|-----------------------------|---------|---------|---------|
|          |      sub_ln1193_fu_281      |    0    |    0    |    29   |
|          |     sub_ln1193_1_fu_307     |    0    |    0    |    29   |
|    sub   |     sub_ln1193_2_fu_333     |    0    |    0    |    29   |
|          |     sub_ln1193_3_fu_359     |    0    |    0    |    29   |
|          |     sub_ln1193_4_fu_385     |    0    |    0    |    29   |
|----------|-----------------------------|---------|---------|---------|
|          |      icmp_ln1496_fu_217     |    0    |    0    |    20   |
|   icmp   |     icmp_ln1496_1_fu_231    |    0    |    0    |    20   |
|          |     icmp_ln1496_2_fu_245    |    0    |    0    |    20   |
|          |     icmp_ln1496_3_fu_259    |    0    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|          |       xor_ln786_fu_457      |    0    |    0    |    2    |
|          |      xor_ln340_5_fu_467     |    0    |    0    |    2    |
|          |       xor_ln340_fu_471      |    0    |    0    |    2    |
|          |      xor_ln786_1_fu_481     |    0    |    0    |    2    |
|          |      xor_ln340_6_fu_491     |    0    |    0    |    2    |
|          |      xor_ln340_1_fu_495     |    0    |    0    |    2    |
|          |      xor_ln786_2_fu_505     |    0    |    0    |    2    |
|          |      xor_ln340_7_fu_515     |    0    |    0    |    2    |
|          |      xor_ln340_2_fu_519     |    0    |    0    |    2    |
|          |      xor_ln786_3_fu_529     |    0    |    0    |    2    |
|    xor   |      xor_ln340_8_fu_539     |    0    |    0    |    2    |
|          |      xor_ln340_3_fu_543     |    0    |    0    |    2    |
|          |      xor_ln786_4_fu_553     |    0    |    0    |    2    |
|          |      xor_ln340_9_fu_563     |    0    |    0    |    2    |
|          |      xor_ln340_4_fu_567     |    0    |    0    |    2    |
|          |      xor_ln786_5_fu_807     |    0    |    0    |    2    |
|          |     xor_ln340_10_fu_819     |    0    |    0    |    2    |
|          |     xor_ln340_11_fu_825     |    0    |    0    |    2    |
|          |      xor_ln786_6_fu_899     |    0    |    0    |    2    |
|          |     xor_ln340_12_fu_911     |    0    |    0    |    2    |
|          |     xor_ln340_13_fu_917     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       and_ln786_fu_462      |    0    |    0    |    2    |
|          |      and_ln786_1_fu_486     |    0    |    0    |    2    |
|          |      and_ln786_2_fu_510     |    0    |    0    |    2    |
|    and   |      and_ln786_3_fu_534     |    0    |    0    |    2    |
|          |      and_ln786_4_fu_558     |    0    |    0    |    2    |
|          |       underflow_fu_813      |    0    |    0    |    2    |
|          |      underflow_1_fu_905     |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |       or_ln340_fu_476       |    0    |    0    |    2    |
|          |      or_ln340_1_fu_500      |    0    |    0    |    2    |
|          |      or_ln340_2_fu_524      |    0    |    0    |    2    |
|    or    |      or_ln340_3_fu_548      |    0    |    0    |    2    |
|          |      or_ln340_4_fu_572      |    0    |    0    |    2    |
|          |      or_ln340_5_fu_831      |    0    |    0    |    2    |
|          |      or_ln340_6_fu_923      |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |      mul_ln1118_fu_1037     |    1    |    0    |    0    |
|          |     mul_ln1118_1_fu_1044    |    1    |    0    |    0    |
|    mul   |     mul_ln1118_2_fu_1051    |    1    |    0    |    0    |
|          |     mul_ln1118_3_fu_1058    |    1    |    0    |    0    |
|          |     mul_ln1118_4_fu_1065    |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |  data_4_V_read_1_read_fu_78 |    0    |    0    |    0    |
|          |  data_3_V_read_1_read_fu_84 |    0    |    0    |    0    |
|   read   |  data_2_V_read_1_read_fu_90 |    0    |    0    |    0    |
|          |  data_1_V_read_1_read_fu_96 |    0    |    0    |    0    |
|          | data_0_V_read_1_read_fu_102 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   write_ln268_write_fu_108  |    0    |    0    |    0    |
|          |   write_ln268_write_fu_115  |    0    |    0    |    0    |
|   write  |   write_ln268_write_fu_122  |    0    |    0    |    0    |
|          |   write_ln268_write_fu_129  |    0    |    0    |    0    |
|          |   write_ln268_write_fu_136  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      sext_ln703_fu_273      |    0    |    0    |    0    |
|          |     sext_ln703_1_fu_277     |    0    |    0    |    0    |
|          |     sext_ln703_2_fu_303     |    0    |    0    |    0    |
|          |     sext_ln703_3_fu_329     |    0    |    0    |    0    |
|   sext   |     sext_ln703_4_fu_355     |    0    |    0    |    0    |
|          |     sext_ln703_5_fu_381     |    0    |    0    |    0    |
|          |         lhs_V_fu_771        |    0    |    0    |    0    |
|          |         rhs_V_fu_775        |    0    |    0    |    0    |
|          |        lhs_V_1_fu_865       |    0    |    0    |    0    |
|          |      sext_ln1116_fu_968     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_1_fu_287        |    0    |    0    |    0    |
|          |         tmp_3_fu_295        |    0    |    0    |    0    |
|          |         tmp_5_fu_313        |    0    |    0    |    0    |
|          |         tmp_7_fu_321        |    0    |    0    |    0    |
|          |         tmp_9_fu_339        |    0    |    0    |    0    |
|          |        tmp_10_fu_347        |    0    |    0    |    0    |
|          |        tmp_11_fu_365        |    0    |    0    |    0    |
| bitselect|        tmp_12_fu_373        |    0    |    0    |    0    |
|          |        tmp_13_fu_391        |    0    |    0    |    0    |
|          |        tmp_14_fu_399        |    0    |    0    |    0    |
|          |      p_Result_s_fu_725      |    0    |    0    |    0    |
|          |      p_Result_14_fu_755     |    0    |    0    |    0    |
|          |      p_Result_15_fu_785     |    0    |    0    |    0    |
|          |      p_Result_16_fu_799     |    0    |    0    |    0    |
|          |      p_Result_17_fu_878     |    0    |    0    |    0    |
|          |      p_Result_18_fu_891     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          tmp_fu_407         |    0    |    0    |    0    |
|          |         tmp_2_fu_417        |    0    |    0    |    0    |
|          |         tmp_4_fu_427        |    0    |    0    |    0    |
|          |         tmp_6_fu_437        |    0    |    0    |    0    |
|          |         tmp_8_fu_447        |    0    |    0    |    0    |
|partselect|         tmp_s_fu_929        |    0    |    0    |    0    |
|          |       trunc_ln1_fu_975      |    0    |    0    |    0    |
|          |     trunc_ln708_1_fu_988    |    0    |    0    |    0    |
|          |    trunc_ln708_2_fu_1001    |    0    |    0    |    0    |
|          |    trunc_ln708_3_fu_1014    |    0    |    0    |    0    |
|          |    trunc_ln708_4_fu_1027    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      zext_ln255_fu_599      |    0    |    0    |    0    |
|          |     zext_ln255_1_fu_626     |    0    |    0    |    0    |
|          |     zext_ln255_2_fu_653     |    0    |    0    |    0    |
|          |     zext_ln255_3_fu_680     |    0    |    0    |    0    |
|          |     zext_ln255_4_fu_707     |    0    |    0    |    0    |
|          |       p_Val2_6_fu_711       |    0    |    0    |    0    |
|          |       p_Val2_7_fu_715       |    0    |    0    |    0    |
|          |       p_Val2_9_fu_741       |    0    |    0    |    0    |
|   zext   |       p_Val2_10_fu_745      |    0    |    0    |    0    |
|          |       p_Val2_17_fu_861      |    0    |    0    |    0    |
|          |        rhs_V_1_fu_868       |    0    |    0    |    0    |
|          |      zext_ln265_fu_963      |    0    |    0    |    0    |
|          |      zext_ln1118_fu_972     |    0    |    0    |    0    |
|          |     zext_ln1118_1_fu_985    |    0    |    0    |    0    |
|          |     zext_ln1118_2_fu_998    |    0    |    0    |    0    |
|          |    zext_ln1118_3_fu_1011    |    0    |    0    |    0    |
|          |    zext_ln1118_4_fu_1024    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |    0    |   801   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    exp_res_0_V_reg_1197   |   17   |
|    exp_res_1_V_reg_1202   |   17   |
|    exp_res_2_V_reg_1207   |   17   |
|    exp_res_3_V_reg_1212   |   17   |
|    exp_res_4_V_reg_1228   |   17   |
| exp_table1_addr_1_reg_1177|   10   |
| exp_table1_addr_2_reg_1182|   10   |
| exp_table1_addr_3_reg_1187|   10   |
| exp_table1_addr_4_reg_1217|   10   |
|  exp_table1_addr_reg_1172 |   10   |
|invert_table2_addr_reg_1233|   10   |
|     p_Val2_16_reg_1222    |   18   |
|      tmp_10_reg_1107      |    1   |
|      tmp_11_reg_1114      |    1   |
|      tmp_12_reg_1121      |    1   |
|      tmp_13_reg_1128      |    1   |
|      tmp_14_reg_1135      |    1   |
|       tmp_1_reg_1072      |    1   |
|       tmp_2_reg_1148      |   10   |
|       tmp_3_reg_1079      |    1   |
|       tmp_4_reg_1154      |   10   |
|       tmp_5_reg_1086      |    1   |
|       tmp_6_reg_1160      |   10   |
|       tmp_7_reg_1093      |    1   |
|       tmp_8_reg_1166      |   10   |
|       tmp_9_reg_1100      |    1   |
|        tmp_reg_1142       |   10   |
|       y_V_4_reg_1192      |   10   |
+---------------------------+--------+
|           Total           |   233  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_150 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_150 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_150 |  p5  |   2  |  17  |   34   ||    9    |
| grp_access_fu_150 |  p8  |   2  |  10  |   20   ||    9    |
| grp_access_fu_150 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_211 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   94   ||  3.618  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   801  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   54   |
|  Register |    -   |    -   |   233  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   233  |   855  |
+-----------+--------+--------+--------+--------+
