######################################################################

# Created by Encounter(R) RTL Compiler v11.20-s017_1 on Thu Aug 21 16:00:44 +0100 2014

# This file contains the RC script for /designs/pads

######################################################################

set_attribute -quiet information_level 2 /
set_attribute -quiet lib_search_path /home/research/software/asic/kits/ams/H18/liberty/h18_1.8V /
set_attribute -quiet hdl_track_filename_row_col true /
set_attribute -quiet dp_postmap_upsize true /
set_attribute -quiet dft_prefix SCAN_ /
set_attribute -quiet ple_correlation_factors {1.9000 2.0000} /
set_attribute -quiet maximum_interval_of_vias infinity /
set_attribute -quiet interconnect_mode wireload /
set_attribute -quiet wireload_mode enclosed /
set_attribute -quiet wireload_selection /libraries/h18_CORELIB_HV_TYP/wireload_selections/sub_micron /
set_attribute -quiet tree_type balanced_tree /libraries/h18_CORELIB_HV_TYP/operating_conditions/typical
set_attribute -quiet tree_type balanced_tree /libraries/h18_CORELIB_HV_TYP/operating_conditions/_nominal_
set_attribute -quiet tree_type balanced_tree /libraries/h18_IOLIB_HV_TYP/operating_conditions/typical
set_attribute -quiet tree_type balanced_tree /libraries/h18_IOLIB_HV_TYP/operating_conditions/_nominal_
# BEGIN MSV SECTION
# END MSV SECTION
define_clock -name clk -domain domain_1 -period 1000.0 -divide_period 1 -rise 0 -divide_rise 1 -fall 1 -divide_fall 2 -design /designs/pads /designs/pads/ports_in/clk_int
multi_cycle -paths [specify_paths -lenient -from {/designs/pads/ports_in/clk_int /designs/pads/ports_in/sout_low /designs/pads/ports_in/sout_high {/designs/pads/ports_in/field_toPAT_low[7]} {/designs/pads/ports_in/field_toPAT_low[6]} {/designs/pads/ports_in/field_toPAT_low[5]} {/designs/pads/ports_in/field_toPAT_low[4]} {/designs/pads/ports_in/field_toPAT_low[3]} {/designs/pads/ports_in/field_toPAT_low[2]} {/designs/pads/ports_in/field_toPAT_low[1]} {/designs/pads/ports_in/field_toPAT_low[0]} {/designs/pads/ports_in/field_toPAT_high[7]} {/designs/pads/ports_in/field_toPAT_high[6]} {/designs/pads/ports_in/field_toPAT_high[5]} {/designs/pads/ports_in/field_toPAT_high[4]} {/designs/pads/ports_in/field_toPAT_high[3]} {/designs/pads/ports_in/field_toPAT_high[2]} {/designs/pads/ports_in/field_toPAT_high[1]} {/designs/pads/ports_in/field_toPAT_high[0]} /designs/pads/ports_in/ring_osc_in_1 /designs/pads/ports_in/ring_osc_in_2 /designs/pads/ports_in/pad_vdd_core /designs/pads/ports_in/pad_gnd_core /designs/pads/ports_in/pad_vdd_1v8_all /designs/pads/ports_in/pad_gnd_all /designs/pads/ports_in/pad_clock_out /designs/pads/ports_in/pad_clock_in /designs/pads/ports_in/pad_pwm_high /designs/pads/ports_in/pad_pwm_low /designs/pads/ports_in/pad_modesel_0 /designs/pads/ports_in/pad_modesel_1 /designs/pads/ports_in/pad_io_a0 /designs/pads/ports_in/pad_io_a1 /designs/pads/ports_in/pad_io_a2 /designs/pads/ports_in/pad_io_a3 /designs/pads/ports_in/pad_io_a4 /designs/pads/ports_in/pad_io_a5 /designs/pads/ports_in/pad_io_a6 /designs/pads/ports_in/pad_io_a7 /designs/pads/ports_in/pad_io_b0 /designs/pads/ports_in/pad_io_b1 /designs/pads/ports_in/pad_io_b2 /designs/pads/ports_in/pad_io_b3 /designs/pads/ports_in/pad_io_b4 /designs/pads/ports_in/pad_io_b5 /designs/pads/ports_in/pad_io_b6 /designs/pads/ports_in/pad_io_b7}]  -launch_shift 0 -capture_shift 4 -name mc_1 -setup -user_priority -999424
multi_cycle -paths [specify_paths -lenient -from {{/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_hier/thePC/instances_seq/pc_out_reg[6]} {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_hier/thePC/instances_seq/pc_out_reg[7]} {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_hier/thePC/instances_seq/pc_out_reg[8]} {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_hier/thePC/instances_seq/pc_out_reg[0]} {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_hier/thePC/instances_seq/pc_out_reg[1]} {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_hier/thePC/instances_seq/pc_out_reg[4]} {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_hier/thePC/instances_seq/pc_out_reg[5]} {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_hier/thePC/instances_seq/pc_out_reg[3]} {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_hier/thePC/instances_seq/pc_out_reg[2]}} -to {{/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[0][0]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[0][10]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[0][11]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[0][12]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[0][13]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[0][14]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[0][15]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[0][16]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[0][17]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[0][18]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[0][19]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[0][1]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[0][20]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[0][21]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[0][22]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[0][2]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[0][3]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[0][4]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[0][5]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[0][6]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[0][7]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[0][8]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[0][9]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[1][0]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[1][10]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[1][11]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[1][12]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[1][13]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[1][14]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[1][15]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[1][16]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[1][17]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[1][18]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[1][19]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[1][1]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[1][20]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[1][21]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[1][22]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[1][2]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[1][3]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[1][4]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[1][5]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[1][6]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[1][7]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[1][8]} {/designs/pads/instances_hier/theCore/instances_hier/iBuffer/instances_seq/i_buffer_reg[1][9]}}]  -launch_shift 0 -capture_shift 2 -name mc_2 -setup -user_priority -991232
multi_cycle -paths [specify_paths -lenient -from {/designs/pads/ports_in/pad_pwm_low /designs/pads/ports_in/pad_pwm_high}]  -launch_shift 0 -capture_shift 10 -name zipped_multi_cycle_0 -setup -user_priority -999424
multi_cycle -paths [specify_paths -lenient -from {/designs/pads/ports_in/pad_io_a7 /designs/pads/ports_in/pad_io_a6 /designs/pads/ports_in/pad_io_a5 /designs/pads/ports_in/pad_io_a4 /designs/pads/ports_in/pad_io_a3 /designs/pads/ports_in/pad_io_a2 /designs/pads/ports_in/pad_io_a1 /designs/pads/ports_in/pad_io_a0 /designs/pads/ports_in/pad_io_b7 /designs/pads/ports_in/pad_io_b6 /designs/pads/ports_in/pad_io_b5 /designs/pads/ports_in/pad_io_b4 /designs/pads/ports_in/pad_io_b3 /designs/pads/ports_in/pad_io_b2 /designs/pads/ports_in/pad_io_b1 /designs/pads/ports_in/pad_io_b0}]  -launch_shift 0 -capture_shift 13 -name zipped_multi_cycle_1 -setup -user_priority -999424
path_disable -paths [specify_paths -lenient -from {/designs/pads/ports_in/pad_modesel_0 /designs/pads/ports_in/pad_modesel_1 /designs/pads/instances_hier/theCore/pins_in/reset /designs/pads/ports_out/reset_patternbuf_high /designs/pads/ports_out/reset_patternbuf_low /designs/pads/ports_in/pad_io_b0 /designs/pads/ports_in/pad_io_b1 /designs/pads/ports_in/pad_io_b2}]  -name zipped_path_disable_2 -user_priority -901120
# BEGIN DFT SECTION
set_attribute -quiet dft_scan_style muxed_scan /
set_attribute -quiet dft_scanbit_waveform_analysis false /
set_attribute -quiet dft_dont_scan false {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_seq/field_out_reg[0]}
set_attribute -quiet dft_dont_scan false {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_seq/field_out_reg[1]}
set_attribute -quiet dft_dont_scan false {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_seq/field_out_reg[2]}
set_attribute -quiet dft_dont_scan false {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_seq/field_out_reg[3]}
set_attribute -quiet dft_dont_scan false {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_seq/field_out_reg[4]}
set_attribute -quiet dft_dont_scan false {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_seq/field_out_reg[5]}
set_attribute -quiet dft_dont_scan false {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_seq/field_out_reg[6]}
set_attribute -quiet dft_dont_scan false {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_seq/field_out_reg[7]}
set_attribute -quiet dft_dont_scan true {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_seq/data_out_reg[0]}
set_attribute -quiet dft_dont_scan true {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_seq/data_out_reg[1]}
set_attribute -quiet dft_dont_scan true {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_seq/data_out_reg[2]}
set_attribute -quiet dft_dont_scan true {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_seq/data_out_reg[3]}
set_attribute -quiet dft_dont_scan true {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_seq/data_out_reg[4]}
set_attribute -quiet dft_dont_scan true {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_seq/data_out_reg[5]}
set_attribute -quiet dft_dont_scan true {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_seq/data_out_reg[6]}
set_attribute -quiet dft_dont_scan true {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_seq/data_out_reg[7]}
define_dft test_clock -name scan_clock -domain scan_clock -period 1000.0 -divide_period 1 -rise 1 -divide_rise 2 -fall 9 -divide_fall 10 -controllable /designs/pads/ports_in/clk_int
define_dft shift_enable -name pad_modesel_0 -active high  -hookup_pin /designs/pads/instances_comb/iopad_modesel_0/pins_out/Y -hookup_polarity non_inverted /designs/pads/ports_in/pad_modesel_0   
set_attribute -quiet default_shift_enable true /designs/pads/dft/test_signals/pad_modesel_0
set_attribute -quiet ideal true /designs/pads/dft/test_signals/pad_modesel_0
set_attribute -quiet dedicated_pin true /designs/pads/dft/test_signals/pad_modesel_0
define_dft formal_verification_constraint -name wdl_cons_0 -pin pad_modesel_0  -golden low   -tool_derived -redefine 
define_dft formal_verification_constraint -name wdl_cons_1 -pin pad_modesel_0    -revised low -tool_derived -redefine 
define_dft scan_chain -name scan_chain_1  -domain /designs/pads/dft/test_clock_domains/scan_clock  -sdi /designs/pads/instances_comb/iopad_a7/pins_out/Y -sdo /designs/pads/instances_comb/iopad_b5/pins_in/A      -shared_out 
#define_dft scan_chain -name scan_chain_1 -sdi /designs/pads/instances_comb/iopad_a7/pins_out/Y  -sdo /designs/pads/instances_comb/iopad_b5/pins_in/A  -analyze -shared_out   
#set_attribute -quiet compressed true /designs/pads/dft/report/actual_scan_chains/scan_chain_1
# END DFT SECTION
set_attribute -quiet hdl_user_name pads /designs/pads
set_attribute -quiet hdl_parameters {{d_width 8 0 8} {bufp_width 3 0 3} {fieldp_width 5 0 5}} /designs/pads
set_attribute -quiet hdl_filelist {{default -sv {SYNTHESIS} {pat.sv}} {default -sv {SYNTHESIS} {digital.sv}} {default -v2001 {SYNTHESIS} {pads.v}}} /designs/pads
set_attribute -quiet ovf_current_verification_directory fv/pads /designs/pads
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/clk_int
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/sout_low
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/sout_high
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q {/designs/pads/ports_in/field_toPAT_low[7]}
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q {/designs/pads/ports_in/field_toPAT_low[6]}
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q {/designs/pads/ports_in/field_toPAT_low[5]}
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q {/designs/pads/ports_in/field_toPAT_low[4]}
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q {/designs/pads/ports_in/field_toPAT_low[3]}
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q {/designs/pads/ports_in/field_toPAT_low[2]}
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q {/designs/pads/ports_in/field_toPAT_low[1]}
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q {/designs/pads/ports_in/field_toPAT_low[0]}
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q {/designs/pads/ports_in/field_toPAT_high[7]}
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q {/designs/pads/ports_in/field_toPAT_high[6]}
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q {/designs/pads/ports_in/field_toPAT_high[5]}
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q {/designs/pads/ports_in/field_toPAT_high[4]}
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q {/designs/pads/ports_in/field_toPAT_high[3]}
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q {/designs/pads/ports_in/field_toPAT_high[2]}
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q {/designs/pads/ports_in/field_toPAT_high[1]}
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q {/designs/pads/ports_in/field_toPAT_high[0]}
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/ring_osc_in_1
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/ring_osc_in_2
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/pad_vdd_core
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/pad_gnd_core
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/pad_vdd_1v8_all
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/pad_gnd_all
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/pad_clock_out
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/pad_clock_in
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/pad_pwm_high
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/pad_pwm_low
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/pad_modesel_0
set_attribute -quiet ideal_network true /designs/pads/ports_in/pad_modesel_0
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/pad_modesel_1
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/pad_io_a0
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/pad_io_a1
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/pad_io_a2
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/pad_io_a3
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/pad_io_a4
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/pad_io_a5
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/pad_io_a6
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/pad_io_a7
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/pad_io_b0
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/pad_io_b1
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/pad_io_b2
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/pad_io_b3
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/pad_io_b4
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/pad_io_b5
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/pad_io_b6
set_attribute -quiet external_driver /libraries/h18_CORELIB_HV_TYP/libcells/INVX2_HV/Q /designs/pads/ports_in/pad_io_b7
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/pat_clock_division
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/reset_patternbuf_low
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/reset_patternbuf_high
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/pwm_low
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/pwm_high
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/sclk_low
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/sclk_high
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/sin_low
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/sin_high
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/ssel_low
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/ssel_high
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/saddr_low[2]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/saddr_low[1]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/saddr_low[0]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/saddr_high[2]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/saddr_high[1]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/saddr_high[0]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/bufp_low[2]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/bufp_low[1]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/bufp_low[0]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/bufp_high[2]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/bufp_high[1]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/bufp_high[0]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/fieldp_low[4]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/fieldp_low[3]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/fieldp_low[2]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/fieldp_low[1]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/fieldp_low[0]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/fieldp_high[4]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/fieldp_high[3]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/fieldp_high[2]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/fieldp_high[1]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/fieldp_high[0]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/fieldwp_low[4]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/fieldwp_low[3]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/fieldwp_low[2]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/fieldwp_low[1]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/fieldwp_low[0]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/fieldwp_high[4]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/fieldwp_high[3]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/fieldwp_high[2]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/fieldwp_high[1]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/fieldwp_high[0]}
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/field_write_en_low
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/field_write_en_high
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/field_fromPAT_low[7]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/field_fromPAT_low[6]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/field_fromPAT_low[5]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/field_fromPAT_low[4]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/field_fromPAT_low[3]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/field_fromPAT_low[2]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/field_fromPAT_low[1]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/field_fromPAT_low[0]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/field_fromPAT_high[7]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/field_fromPAT_high[6]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/field_fromPAT_high[5]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/field_fromPAT_high[4]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/field_fromPAT_high[3]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/field_fromPAT_high[2]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/field_fromPAT_high[1]}
set_attribute -quiet external_pin_cap {10.0 10.0} {/designs/pads/ports_out/field_fromPAT_high[0]}
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/ring_osc_start_1
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/ring_osc_start_2
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/pad_clock_in
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/pad_pwm_high
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/pad_pwm_low
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/pad_modesel_0
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/pad_modesel_1
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/pad_io_a0
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/pad_io_a1
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/pad_io_a2
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/pad_io_a3
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/pad_io_a4
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/pad_io_a5
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/pad_io_a6
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/pad_io_a7
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/pad_io_b0
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/pad_io_b1
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/pad_io_b2
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/pad_io_b3
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/pad_io_b4
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/pad_io_b5
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/pad_io_b6
set_attribute -quiet external_pin_cap {10.0 10.0} /designs/pads/ports_out/pad_io_b7
set_attribute -quiet preserve true /designs/pads/instances_comb/iopad_clock_select
set_attribute -quiet preserve true /designs/pads/instances_comb/iopad_f5v_select
set_attribute -quiet ideal_network true /designs/pads/instances_comb/iopad_modesel_0/pins_out/Y
set_attribute -quiet preserve true /designs/pads/instances_comb/iopad_vref_select
set_attribute -quiet hdl_user_name digital /designs/pads/subdesigns/digital
set_attribute -quiet hdl_parameters {{d_width 8 0 8} {i_adr_width 10 0 10} {i_width 23 0 23} {i_buffer_size 2 0 2} {bufp_width 3 0 3} {fieldp_width 5 0 5}} /designs/pads/subdesigns/digital
set_attribute -quiet hdl_filelist {{default -sv {SYNTHESIS} {pat.sv}} {default -sv {SYNTHESIS} {digital.sv}}} /designs/pads/subdesigns/digital
set_attribute -quiet dft_auto_created 1 /designs/pads/instances_hier/theCore/subports_in/SCAN_sdi
set_attribute -quiet dft_auto_created 1 /designs/pads/instances_hier/theCore/subports_in/SCAN_sen
set_attribute -quiet dft_auto_created 1 /designs/pads/instances_hier/theCore/subports_out/SCAN_sdo
set_attribute -quiet hdl_user_name instruction_buffer /designs/pads/subdesigns/instruction_buffer
set_attribute -quiet hdl_parameters {{i_buffer_size 2 0 2} {i_mem_adr_start_bit 1 0 1} {i_adr_width 10 0 10} {i_width 23 0 23}} /designs/pads/subdesigns/instruction_buffer
set_attribute -quiet hdl_filelist {{default -sv {SYNTHESIS} {pat.sv}}} /designs/pads/subdesigns/instruction_buffer
set_attribute -quiet dft_auto_created 1 /designs/pads/instances_hier/theCore/instances_hier/iBuffer/subports_in/SCAN_sdi
set_attribute -quiet dft_auto_created 1 /designs/pads/instances_hier/theCore/instances_hier/iBuffer/subports_in/SCAN_sen
set_attribute -quiet dft_auto_created 1 /designs/pads/instances_hier/theCore/instances_hier/iBuffer/subports_out/SCAN_sdo
set_attribute -quiet hdl_user_name inst_mem /designs/pads/subdesigns/inst_mem
set_attribute -quiet hdl_parameters {{i_buffer_size 2 0 2} {i_mem_size 512 0 512} {i_mem_lines 256 0 256} {i_adr_width 10 0 10} {i_width 23 0 23}} /designs/pads/subdesigns/inst_mem
set_attribute -quiet hdl_filelist {{default -sv {SYNTHESIS} {pat.sv}}} /designs/pads/subdesigns/inst_mem
set_attribute -quiet hdl_user_name pat /designs/pads/subdesigns/pat
set_attribute -quiet hdl_parameters {{i_adr_width 10 0 10} {i_width 23 0 23} {d_adr_width 3 0 3} {d_width 8 0 8} {rd_width 3 0 3} {call_stack_size 8 0 8} {call_stack_pointer_size 3 0 3} {bufp_width 3 0 3} {fieldp_width 5 0 5} {buffer_width 8 0 8} {opcode_i8_width 4 0 4} {opcode_i3_width 4 0 4} {opcode_i0_width 4 0 4} {field_latency 4 0 4}} /designs/pads/subdesigns/pat
set_attribute -quiet hdl_filelist {{default -sv {SYNTHESIS} {pat.sv}}} /designs/pads/subdesigns/pat
set_attribute -quiet dft_auto_created 1 /designs/pads/instances_hier/theCore/instances_hier/thePAT/subports_in/SCAN_sdi
set_attribute -quiet dft_auto_created 1 /designs/pads/instances_hier/theCore/instances_hier/thePAT/subports_in/SCAN_sen
set_attribute -quiet dft_auto_created 1 /designs/pads/instances_hier/theCore/instances_hier/thePAT/subports_out/SCAN_sdo
set_attribute -quiet optimize_merge_seq false {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_seq/field_out_reg[0]}
set_attribute -quiet optimize_merge_seq false {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_seq/field_out_reg[1]}
set_attribute -quiet optimize_merge_seq false {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_seq/field_out_reg[2]}
set_attribute -quiet optimize_merge_seq false {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_seq/field_out_reg[3]}
set_attribute -quiet optimize_merge_seq false {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_seq/field_out_reg[4]}
set_attribute -quiet optimize_merge_seq false {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_seq/field_out_reg[5]}
set_attribute -quiet optimize_merge_seq false {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_seq/field_out_reg[6]}
set_attribute -quiet optimize_merge_seq false {/designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_seq/field_out_reg[7]}
set_attribute -quiet hdl_user_name program_counter /designs/pads/subdesigns/program_counter
set_attribute -quiet hdl_parameters {{i_adr_width 10 0 10}} /designs/pads/subdesigns/program_counter
set_attribute -quiet hdl_filelist {{default -sv {SYNTHESIS} {pat.sv}}} /designs/pads/subdesigns/program_counter
set_attribute -quiet dft_auto_created 1 /designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_hier/thePC/subports_in/SCAN_sdi
set_attribute -quiet dft_auto_created 1 /designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_hier/thePC/subports_in/SCAN_sen
set_attribute -quiet dft_auto_created 1 /designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_hier/thePC/subports_out/SCAN_sdo
set_attribute -quiet ungroup_ok false /designs/pads/instances_hier/theCore/instances_hier/thePAT/instances_hier/thePC
set_attribute -quiet ungroup_ok false /designs/pads/instances_hier/theCore/instances_hier/thePAT
check_dft_rules
