Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 13:43:07 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 161 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.347       -2.118                     13                 2247        0.155        0.000                      0                 2247        3.000        0.000                       0                   978  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.347       -2.118                     13                 2247        0.155        0.000                      0                 2247        3.000        0.000                       0                   978  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           13  Failing Endpoints,  Worst Slack       -0.347ns,  Total Violation       -2.118ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.347ns  (required time - arrival time)
  Source:                 fsm3/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.325ns  (logic 3.534ns (48.247%)  route 3.791ns (51.753%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.973     0.973    fsm3/clk
    SLICE_X83Y56         FDRE                                         r  fsm3/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[26]/Q
                         net (fo=3, routed)           0.638     2.067    fsm3/fsm3_out[26]
    SLICE_X84Y56         LUT4 (Prop_lut4_I0_O)        0.124     2.191 f  fsm3/C_addr0[3]_INST_0_i_36/O
                         net (fo=1, routed)           0.417     2.608    fsm3/C_addr0[3]_INST_0_i_36_n_0
    SLICE_X84Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.732 f  fsm3/C_addr0[3]_INST_0_i_22/O
                         net (fo=6, routed)           0.610     3.342    fsm3/C_addr0[3]_INST_0_i_22_n_0
    SLICE_X84Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.466 f  fsm3/C_addr0[3]_INST_0_i_11/O
                         net (fo=82, routed)          0.705     4.172    fsm2/out_reg[31]_2
    SLICE_X82Y53         LUT5 (Prop_lut5_I1_O)        0.124     4.296 r  fsm2/out[31]_i_1__0/O
                         net (fo=121, routed)         0.526     4.821    add1/CWrite10_write_en
    SLICE_X81Y52         LUT3 (Prop_lut3_I1_O)        0.124     4.945 r  add1/out[3]_i_17/O
                         net (fo=1, routed)           0.000     4.945    add1/out[3]_i_17_n_0
    SLICE_X81Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.495 r  add1/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.495    add1/out_reg[3]_i_10_n_0
    SLICE_X81Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.808 r  add1/out_reg[7]_i_10/O[3]
                         net (fo=2, routed)           0.539     6.347    fsm2/out[4]
    SLICE_X82Y54         LUT6 (Prop_lut6_I5_O)        0.306     6.653 r  fsm2/out[7]_i_2__3/O
                         net (fo=1, routed)           0.356     7.009    add2/left[7]
    SLICE_X80Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.394 r  add2/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    add2/out_reg[7]_i_1_n_0
    SLICE_X80Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  add2/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    add2/out_reg[11]_i_1_n_0
    SLICE_X80Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  add2/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    add2/out_reg[15]_i_1_n_0
    SLICE_X80Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  add2/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.736    add2/out_reg[19]_i_1_n_0
    SLICE_X80Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  add2/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.850    add2/out_reg[23]_i_1_n_0
    SLICE_X80Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.964 r  add2/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.964    add2/out_reg[27]_i_1_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.298 r  add2/out_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     8.298    CWrite10/out[29]
    SLICE_X80Y59         FDRE                                         r  CWrite10/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=982, unset)          0.924     7.924    CWrite10/clk
    SLICE_X80Y59         FDRE                                         r  CWrite10/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X80Y59         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -8.298    
  -------------------------------------------------------------------
                         slack                                 -0.347    

Slack (VIOLATED) :        -0.326ns  (required time - arrival time)
  Source:                 fsm3/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.304ns  (logic 3.513ns (48.098%)  route 3.791ns (51.902%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.973     0.973    fsm3/clk
    SLICE_X83Y56         FDRE                                         r  fsm3/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[26]/Q
                         net (fo=3, routed)           0.638     2.067    fsm3/fsm3_out[26]
    SLICE_X84Y56         LUT4 (Prop_lut4_I0_O)        0.124     2.191 f  fsm3/C_addr0[3]_INST_0_i_36/O
                         net (fo=1, routed)           0.417     2.608    fsm3/C_addr0[3]_INST_0_i_36_n_0
    SLICE_X84Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.732 f  fsm3/C_addr0[3]_INST_0_i_22/O
                         net (fo=6, routed)           0.610     3.342    fsm3/C_addr0[3]_INST_0_i_22_n_0
    SLICE_X84Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.466 f  fsm3/C_addr0[3]_INST_0_i_11/O
                         net (fo=82, routed)          0.705     4.172    fsm2/out_reg[31]_2
    SLICE_X82Y53         LUT5 (Prop_lut5_I1_O)        0.124     4.296 r  fsm2/out[31]_i_1__0/O
                         net (fo=121, routed)         0.526     4.821    add1/CWrite10_write_en
    SLICE_X81Y52         LUT3 (Prop_lut3_I1_O)        0.124     4.945 r  add1/out[3]_i_17/O
                         net (fo=1, routed)           0.000     4.945    add1/out[3]_i_17_n_0
    SLICE_X81Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.495 r  add1/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.495    add1/out_reg[3]_i_10_n_0
    SLICE_X81Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.808 r  add1/out_reg[7]_i_10/O[3]
                         net (fo=2, routed)           0.539     6.347    fsm2/out[4]
    SLICE_X82Y54         LUT6 (Prop_lut6_I5_O)        0.306     6.653 r  fsm2/out[7]_i_2__3/O
                         net (fo=1, routed)           0.356     7.009    add2/left[7]
    SLICE_X80Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.394 r  add2/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    add2/out_reg[7]_i_1_n_0
    SLICE_X80Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  add2/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    add2/out_reg[11]_i_1_n_0
    SLICE_X80Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  add2/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    add2/out_reg[15]_i_1_n_0
    SLICE_X80Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  add2/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.736    add2/out_reg[19]_i_1_n_0
    SLICE_X80Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  add2/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.850    add2/out_reg[23]_i_1_n_0
    SLICE_X80Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.964 r  add2/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.964    add2/out_reg[27]_i_1_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.277 r  add2/out_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     8.277    CWrite10/out[31]
    SLICE_X80Y59         FDRE                                         r  CWrite10/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=982, unset)          0.924     7.924    CWrite10/clk
    SLICE_X80Y59         FDRE                                         r  CWrite10/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X80Y59         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                 -0.326    

Slack (VIOLATED) :        -0.252ns  (required time - arrival time)
  Source:                 fsm3/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.230ns  (logic 3.439ns (47.567%)  route 3.791ns (52.433%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.973     0.973    fsm3/clk
    SLICE_X83Y56         FDRE                                         r  fsm3/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[26]/Q
                         net (fo=3, routed)           0.638     2.067    fsm3/fsm3_out[26]
    SLICE_X84Y56         LUT4 (Prop_lut4_I0_O)        0.124     2.191 f  fsm3/C_addr0[3]_INST_0_i_36/O
                         net (fo=1, routed)           0.417     2.608    fsm3/C_addr0[3]_INST_0_i_36_n_0
    SLICE_X84Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.732 f  fsm3/C_addr0[3]_INST_0_i_22/O
                         net (fo=6, routed)           0.610     3.342    fsm3/C_addr0[3]_INST_0_i_22_n_0
    SLICE_X84Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.466 f  fsm3/C_addr0[3]_INST_0_i_11/O
                         net (fo=82, routed)          0.705     4.172    fsm2/out_reg[31]_2
    SLICE_X82Y53         LUT5 (Prop_lut5_I1_O)        0.124     4.296 r  fsm2/out[31]_i_1__0/O
                         net (fo=121, routed)         0.526     4.821    add1/CWrite10_write_en
    SLICE_X81Y52         LUT3 (Prop_lut3_I1_O)        0.124     4.945 r  add1/out[3]_i_17/O
                         net (fo=1, routed)           0.000     4.945    add1/out[3]_i_17_n_0
    SLICE_X81Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.495 r  add1/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.495    add1/out_reg[3]_i_10_n_0
    SLICE_X81Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.808 r  add1/out_reg[7]_i_10/O[3]
                         net (fo=2, routed)           0.539     6.347    fsm2/out[4]
    SLICE_X82Y54         LUT6 (Prop_lut6_I5_O)        0.306     6.653 r  fsm2/out[7]_i_2__3/O
                         net (fo=1, routed)           0.356     7.009    add2/left[7]
    SLICE_X80Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.394 r  add2/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    add2/out_reg[7]_i_1_n_0
    SLICE_X80Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  add2/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    add2/out_reg[11]_i_1_n_0
    SLICE_X80Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  add2/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    add2/out_reg[15]_i_1_n_0
    SLICE_X80Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  add2/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.736    add2/out_reg[19]_i_1_n_0
    SLICE_X80Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  add2/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.850    add2/out_reg[23]_i_1_n_0
    SLICE_X80Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.964 r  add2/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.964    add2/out_reg[27]_i_1_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.203 r  add2/out_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     8.203    CWrite10/out[30]
    SLICE_X80Y59         FDRE                                         r  CWrite10/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=982, unset)          0.924     7.924    CWrite10/clk
    SLICE_X80Y59         FDRE                                         r  CWrite10/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X80Y59         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                 -0.252    

Slack (VIOLATED) :        -0.236ns  (required time - arrival time)
  Source:                 fsm3/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 3.423ns (47.451%)  route 3.791ns (52.549%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.973     0.973    fsm3/clk
    SLICE_X83Y56         FDRE                                         r  fsm3/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[26]/Q
                         net (fo=3, routed)           0.638     2.067    fsm3/fsm3_out[26]
    SLICE_X84Y56         LUT4 (Prop_lut4_I0_O)        0.124     2.191 f  fsm3/C_addr0[3]_INST_0_i_36/O
                         net (fo=1, routed)           0.417     2.608    fsm3/C_addr0[3]_INST_0_i_36_n_0
    SLICE_X84Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.732 f  fsm3/C_addr0[3]_INST_0_i_22/O
                         net (fo=6, routed)           0.610     3.342    fsm3/C_addr0[3]_INST_0_i_22_n_0
    SLICE_X84Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.466 f  fsm3/C_addr0[3]_INST_0_i_11/O
                         net (fo=82, routed)          0.705     4.172    fsm2/out_reg[31]_2
    SLICE_X82Y53         LUT5 (Prop_lut5_I1_O)        0.124     4.296 r  fsm2/out[31]_i_1__0/O
                         net (fo=121, routed)         0.526     4.821    add1/CWrite10_write_en
    SLICE_X81Y52         LUT3 (Prop_lut3_I1_O)        0.124     4.945 r  add1/out[3]_i_17/O
                         net (fo=1, routed)           0.000     4.945    add1/out[3]_i_17_n_0
    SLICE_X81Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.495 r  add1/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.495    add1/out_reg[3]_i_10_n_0
    SLICE_X81Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.808 r  add1/out_reg[7]_i_10/O[3]
                         net (fo=2, routed)           0.539     6.347    fsm2/out[4]
    SLICE_X82Y54         LUT6 (Prop_lut6_I5_O)        0.306     6.653 r  fsm2/out[7]_i_2__3/O
                         net (fo=1, routed)           0.356     7.009    add2/left[7]
    SLICE_X80Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.394 r  add2/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    add2/out_reg[7]_i_1_n_0
    SLICE_X80Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  add2/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    add2/out_reg[11]_i_1_n_0
    SLICE_X80Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  add2/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    add2/out_reg[15]_i_1_n_0
    SLICE_X80Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  add2/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.736    add2/out_reg[19]_i_1_n_0
    SLICE_X80Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  add2/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.850    add2/out_reg[23]_i_1_n_0
    SLICE_X80Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.964 r  add2/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.964    add2/out_reg[27]_i_1_n_0
    SLICE_X80Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.187 r  add2/out_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     8.187    CWrite10/out[28]
    SLICE_X80Y59         FDRE                                         r  CWrite10/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=982, unset)          0.924     7.924    CWrite10/clk
    SLICE_X80Y59         FDRE                                         r  CWrite10/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X80Y59         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -8.187    
  -------------------------------------------------------------------
                         slack                                 -0.236    

Slack (VIOLATED) :        -0.233ns  (required time - arrival time)
  Source:                 fsm3/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 3.420ns (47.429%)  route 3.791ns (52.571%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.973     0.973    fsm3/clk
    SLICE_X83Y56         FDRE                                         r  fsm3/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[26]/Q
                         net (fo=3, routed)           0.638     2.067    fsm3/fsm3_out[26]
    SLICE_X84Y56         LUT4 (Prop_lut4_I0_O)        0.124     2.191 f  fsm3/C_addr0[3]_INST_0_i_36/O
                         net (fo=1, routed)           0.417     2.608    fsm3/C_addr0[3]_INST_0_i_36_n_0
    SLICE_X84Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.732 f  fsm3/C_addr0[3]_INST_0_i_22/O
                         net (fo=6, routed)           0.610     3.342    fsm3/C_addr0[3]_INST_0_i_22_n_0
    SLICE_X84Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.466 f  fsm3/C_addr0[3]_INST_0_i_11/O
                         net (fo=82, routed)          0.705     4.172    fsm2/out_reg[31]_2
    SLICE_X82Y53         LUT5 (Prop_lut5_I1_O)        0.124     4.296 r  fsm2/out[31]_i_1__0/O
                         net (fo=121, routed)         0.526     4.821    add1/CWrite10_write_en
    SLICE_X81Y52         LUT3 (Prop_lut3_I1_O)        0.124     4.945 r  add1/out[3]_i_17/O
                         net (fo=1, routed)           0.000     4.945    add1/out[3]_i_17_n_0
    SLICE_X81Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.495 r  add1/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.495    add1/out_reg[3]_i_10_n_0
    SLICE_X81Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.808 r  add1/out_reg[7]_i_10/O[3]
                         net (fo=2, routed)           0.539     6.347    fsm2/out[4]
    SLICE_X82Y54         LUT6 (Prop_lut6_I5_O)        0.306     6.653 r  fsm2/out[7]_i_2__3/O
                         net (fo=1, routed)           0.356     7.009    add2/left[7]
    SLICE_X80Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.394 r  add2/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    add2/out_reg[7]_i_1_n_0
    SLICE_X80Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  add2/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    add2/out_reg[11]_i_1_n_0
    SLICE_X80Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  add2/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    add2/out_reg[15]_i_1_n_0
    SLICE_X80Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  add2/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.736    add2/out_reg[19]_i_1_n_0
    SLICE_X80Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  add2/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.850    add2/out_reg[23]_i_1_n_0
    SLICE_X80Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.184 r  add2/out_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.184    CWrite10/out[25]
    SLICE_X80Y58         FDRE                                         r  CWrite10/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=982, unset)          0.924     7.924    CWrite10/clk
    SLICE_X80Y58         FDRE                                         r  CWrite10/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X80Y58         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                 -0.233    

Slack (VIOLATED) :        -0.212ns  (required time - arrival time)
  Source:                 fsm3/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.190ns  (logic 3.399ns (47.275%)  route 3.791ns (52.725%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.973     0.973    fsm3/clk
    SLICE_X83Y56         FDRE                                         r  fsm3/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[26]/Q
                         net (fo=3, routed)           0.638     2.067    fsm3/fsm3_out[26]
    SLICE_X84Y56         LUT4 (Prop_lut4_I0_O)        0.124     2.191 f  fsm3/C_addr0[3]_INST_0_i_36/O
                         net (fo=1, routed)           0.417     2.608    fsm3/C_addr0[3]_INST_0_i_36_n_0
    SLICE_X84Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.732 f  fsm3/C_addr0[3]_INST_0_i_22/O
                         net (fo=6, routed)           0.610     3.342    fsm3/C_addr0[3]_INST_0_i_22_n_0
    SLICE_X84Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.466 f  fsm3/C_addr0[3]_INST_0_i_11/O
                         net (fo=82, routed)          0.705     4.172    fsm2/out_reg[31]_2
    SLICE_X82Y53         LUT5 (Prop_lut5_I1_O)        0.124     4.296 r  fsm2/out[31]_i_1__0/O
                         net (fo=121, routed)         0.526     4.821    add1/CWrite10_write_en
    SLICE_X81Y52         LUT3 (Prop_lut3_I1_O)        0.124     4.945 r  add1/out[3]_i_17/O
                         net (fo=1, routed)           0.000     4.945    add1/out[3]_i_17_n_0
    SLICE_X81Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.495 r  add1/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.495    add1/out_reg[3]_i_10_n_0
    SLICE_X81Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.808 r  add1/out_reg[7]_i_10/O[3]
                         net (fo=2, routed)           0.539     6.347    fsm2/out[4]
    SLICE_X82Y54         LUT6 (Prop_lut6_I5_O)        0.306     6.653 r  fsm2/out[7]_i_2__3/O
                         net (fo=1, routed)           0.356     7.009    add2/left[7]
    SLICE_X80Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.394 r  add2/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    add2/out_reg[7]_i_1_n_0
    SLICE_X80Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  add2/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    add2/out_reg[11]_i_1_n_0
    SLICE_X80Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  add2/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    add2/out_reg[15]_i_1_n_0
    SLICE_X80Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  add2/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.736    add2/out_reg[19]_i_1_n_0
    SLICE_X80Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  add2/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.850    add2/out_reg[23]_i_1_n_0
    SLICE_X80Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.163 r  add2/out_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.163    CWrite10/out[27]
    SLICE_X80Y58         FDRE                                         r  CWrite10/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=982, unset)          0.924     7.924    CWrite10/clk
    SLICE_X80Y58         FDRE                                         r  CWrite10/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X80Y58         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                 -0.212    

Slack (VIOLATED) :        -0.138ns  (required time - arrival time)
  Source:                 fsm3/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 3.325ns (46.727%)  route 3.791ns (53.273%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.973     0.973    fsm3/clk
    SLICE_X83Y56         FDRE                                         r  fsm3/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[26]/Q
                         net (fo=3, routed)           0.638     2.067    fsm3/fsm3_out[26]
    SLICE_X84Y56         LUT4 (Prop_lut4_I0_O)        0.124     2.191 f  fsm3/C_addr0[3]_INST_0_i_36/O
                         net (fo=1, routed)           0.417     2.608    fsm3/C_addr0[3]_INST_0_i_36_n_0
    SLICE_X84Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.732 f  fsm3/C_addr0[3]_INST_0_i_22/O
                         net (fo=6, routed)           0.610     3.342    fsm3/C_addr0[3]_INST_0_i_22_n_0
    SLICE_X84Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.466 f  fsm3/C_addr0[3]_INST_0_i_11/O
                         net (fo=82, routed)          0.705     4.172    fsm2/out_reg[31]_2
    SLICE_X82Y53         LUT5 (Prop_lut5_I1_O)        0.124     4.296 r  fsm2/out[31]_i_1__0/O
                         net (fo=121, routed)         0.526     4.821    add1/CWrite10_write_en
    SLICE_X81Y52         LUT3 (Prop_lut3_I1_O)        0.124     4.945 r  add1/out[3]_i_17/O
                         net (fo=1, routed)           0.000     4.945    add1/out[3]_i_17_n_0
    SLICE_X81Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.495 r  add1/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.495    add1/out_reg[3]_i_10_n_0
    SLICE_X81Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.808 r  add1/out_reg[7]_i_10/O[3]
                         net (fo=2, routed)           0.539     6.347    fsm2/out[4]
    SLICE_X82Y54         LUT6 (Prop_lut6_I5_O)        0.306     6.653 r  fsm2/out[7]_i_2__3/O
                         net (fo=1, routed)           0.356     7.009    add2/left[7]
    SLICE_X80Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.394 r  add2/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    add2/out_reg[7]_i_1_n_0
    SLICE_X80Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  add2/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    add2/out_reg[11]_i_1_n_0
    SLICE_X80Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  add2/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    add2/out_reg[15]_i_1_n_0
    SLICE_X80Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  add2/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.736    add2/out_reg[19]_i_1_n_0
    SLICE_X80Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  add2/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.850    add2/out_reg[23]_i_1_n_0
    SLICE_X80Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.089 r  add2/out_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.089    CWrite10/out[26]
    SLICE_X80Y58         FDRE                                         r  CWrite10/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=982, unset)          0.924     7.924    CWrite10/clk
    SLICE_X80Y58         FDRE                                         r  CWrite10/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X80Y58         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                 -0.138    

Slack (VIOLATED) :        -0.122ns  (required time - arrival time)
  Source:                 fsm3/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 3.309ns (46.607%)  route 3.791ns (53.393%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.973     0.973    fsm3/clk
    SLICE_X83Y56         FDRE                                         r  fsm3/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[26]/Q
                         net (fo=3, routed)           0.638     2.067    fsm3/fsm3_out[26]
    SLICE_X84Y56         LUT4 (Prop_lut4_I0_O)        0.124     2.191 f  fsm3/C_addr0[3]_INST_0_i_36/O
                         net (fo=1, routed)           0.417     2.608    fsm3/C_addr0[3]_INST_0_i_36_n_0
    SLICE_X84Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.732 f  fsm3/C_addr0[3]_INST_0_i_22/O
                         net (fo=6, routed)           0.610     3.342    fsm3/C_addr0[3]_INST_0_i_22_n_0
    SLICE_X84Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.466 f  fsm3/C_addr0[3]_INST_0_i_11/O
                         net (fo=82, routed)          0.705     4.172    fsm2/out_reg[31]_2
    SLICE_X82Y53         LUT5 (Prop_lut5_I1_O)        0.124     4.296 r  fsm2/out[31]_i_1__0/O
                         net (fo=121, routed)         0.526     4.821    add1/CWrite10_write_en
    SLICE_X81Y52         LUT3 (Prop_lut3_I1_O)        0.124     4.945 r  add1/out[3]_i_17/O
                         net (fo=1, routed)           0.000     4.945    add1/out[3]_i_17_n_0
    SLICE_X81Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.495 r  add1/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.495    add1/out_reg[3]_i_10_n_0
    SLICE_X81Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.808 r  add1/out_reg[7]_i_10/O[3]
                         net (fo=2, routed)           0.539     6.347    fsm2/out[4]
    SLICE_X82Y54         LUT6 (Prop_lut6_I5_O)        0.306     6.653 r  fsm2/out[7]_i_2__3/O
                         net (fo=1, routed)           0.356     7.009    add2/left[7]
    SLICE_X80Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.394 r  add2/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    add2/out_reg[7]_i_1_n_0
    SLICE_X80Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  add2/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    add2/out_reg[11]_i_1_n_0
    SLICE_X80Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  add2/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    add2/out_reg[15]_i_1_n_0
    SLICE_X80Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  add2/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.736    add2/out_reg[19]_i_1_n_0
    SLICE_X80Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  add2/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.850    add2/out_reg[23]_i_1_n_0
    SLICE_X80Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.073 r  add2/out_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.073    CWrite10/out[24]
    SLICE_X80Y58         FDRE                                         r  CWrite10/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=982, unset)          0.924     7.924    CWrite10/clk
    SLICE_X80Y58         FDRE                                         r  CWrite10/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X80Y58         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                 -0.122    

Slack (VIOLATED) :        -0.119ns  (required time - arrival time)
  Source:                 fsm3/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.097ns  (logic 3.306ns (46.584%)  route 3.791ns (53.416%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.973     0.973    fsm3/clk
    SLICE_X83Y56         FDRE                                         r  fsm3/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[26]/Q
                         net (fo=3, routed)           0.638     2.067    fsm3/fsm3_out[26]
    SLICE_X84Y56         LUT4 (Prop_lut4_I0_O)        0.124     2.191 f  fsm3/C_addr0[3]_INST_0_i_36/O
                         net (fo=1, routed)           0.417     2.608    fsm3/C_addr0[3]_INST_0_i_36_n_0
    SLICE_X84Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.732 f  fsm3/C_addr0[3]_INST_0_i_22/O
                         net (fo=6, routed)           0.610     3.342    fsm3/C_addr0[3]_INST_0_i_22_n_0
    SLICE_X84Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.466 f  fsm3/C_addr0[3]_INST_0_i_11/O
                         net (fo=82, routed)          0.705     4.172    fsm2/out_reg[31]_2
    SLICE_X82Y53         LUT5 (Prop_lut5_I1_O)        0.124     4.296 r  fsm2/out[31]_i_1__0/O
                         net (fo=121, routed)         0.526     4.821    add1/CWrite10_write_en
    SLICE_X81Y52         LUT3 (Prop_lut3_I1_O)        0.124     4.945 r  add1/out[3]_i_17/O
                         net (fo=1, routed)           0.000     4.945    add1/out[3]_i_17_n_0
    SLICE_X81Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.495 r  add1/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.495    add1/out_reg[3]_i_10_n_0
    SLICE_X81Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.808 r  add1/out_reg[7]_i_10/O[3]
                         net (fo=2, routed)           0.539     6.347    fsm2/out[4]
    SLICE_X82Y54         LUT6 (Prop_lut6_I5_O)        0.306     6.653 r  fsm2/out[7]_i_2__3/O
                         net (fo=1, routed)           0.356     7.009    add2/left[7]
    SLICE_X80Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.394 r  add2/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    add2/out_reg[7]_i_1_n_0
    SLICE_X80Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  add2/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    add2/out_reg[11]_i_1_n_0
    SLICE_X80Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  add2/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    add2/out_reg[15]_i_1_n_0
    SLICE_X80Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  add2/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.736    add2/out_reg[19]_i_1_n_0
    SLICE_X80Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.070 r  add2/out_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.070    CWrite10/out[21]
    SLICE_X80Y57         FDRE                                         r  CWrite10/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=982, unset)          0.924     7.924    CWrite10/clk
    SLICE_X80Y57         FDRE                                         r  CWrite10/out_reg[21]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X80Y57         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -8.070    
  -------------------------------------------------------------------
                         slack                                 -0.119    

Slack (VIOLATED) :        -0.098ns  (required time - arrival time)
  Source:                 fsm3/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite10/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.076ns  (logic 3.285ns (46.426%)  route 3.791ns (53.574%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.973     0.973    fsm3/clk
    SLICE_X83Y56         FDRE                                         r  fsm3/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  fsm3/out_reg[26]/Q
                         net (fo=3, routed)           0.638     2.067    fsm3/fsm3_out[26]
    SLICE_X84Y56         LUT4 (Prop_lut4_I0_O)        0.124     2.191 f  fsm3/C_addr0[3]_INST_0_i_36/O
                         net (fo=1, routed)           0.417     2.608    fsm3/C_addr0[3]_INST_0_i_36_n_0
    SLICE_X84Y55         LUT6 (Prop_lut6_I4_O)        0.124     2.732 f  fsm3/C_addr0[3]_INST_0_i_22/O
                         net (fo=6, routed)           0.610     3.342    fsm3/C_addr0[3]_INST_0_i_22_n_0
    SLICE_X84Y54         LUT6 (Prop_lut6_I4_O)        0.124     3.466 f  fsm3/C_addr0[3]_INST_0_i_11/O
                         net (fo=82, routed)          0.705     4.172    fsm2/out_reg[31]_2
    SLICE_X82Y53         LUT5 (Prop_lut5_I1_O)        0.124     4.296 r  fsm2/out[31]_i_1__0/O
                         net (fo=121, routed)         0.526     4.821    add1/CWrite10_write_en
    SLICE_X81Y52         LUT3 (Prop_lut3_I1_O)        0.124     4.945 r  add1/out[3]_i_17/O
                         net (fo=1, routed)           0.000     4.945    add1/out[3]_i_17_n_0
    SLICE_X81Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.495 r  add1/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.495    add1/out_reg[3]_i_10_n_0
    SLICE_X81Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.808 r  add1/out_reg[7]_i_10/O[3]
                         net (fo=2, routed)           0.539     6.347    fsm2/out[4]
    SLICE_X82Y54         LUT6 (Prop_lut6_I5_O)        0.306     6.653 r  fsm2/out[7]_i_2__3/O
                         net (fo=1, routed)           0.356     7.009    add2/left[7]
    SLICE_X80Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.394 r  add2/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.394    add2/out_reg[7]_i_1_n_0
    SLICE_X80Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.508 r  add2/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.508    add2/out_reg[11]_i_1_n_0
    SLICE_X80Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.622 r  add2/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.622    add2/out_reg[15]_i_1_n_0
    SLICE_X80Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  add2/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.736    add2/out_reg[19]_i_1_n_0
    SLICE_X80Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.049 r  add2/out_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.049    CWrite10/out[23]
    SLICE_X80Y57         FDRE                                         r  CWrite10/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=982, unset)          0.924     7.924    CWrite10/clk
    SLICE_X80Y57         FDRE                                         r  CWrite10/out_reg[23]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X80Y57         FDRE (Setup_fdre_C_D)        0.062     7.951    CWrite10/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                 -0.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mult4/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult4/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.294%)  route 0.105ns (42.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.410     0.410    mult4/clk
    SLICE_X83Y58         FDRE                                         r  mult4/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y58         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult4/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.105     0.656    mult4/p_1_in[4]
    SLICE_X84Y57         FDRE                                         r  mult4/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.432     0.432    mult4/clk
    SLICE_X84Y57         FDRE                                         r  mult4/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X84Y57         FDRE (Hold_fdre_C_D)         0.070     0.502    mult4/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.410     0.410    mult0/clk
    SLICE_X38Y51         FDRE                                         r  mult0/out_tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult0/out_tmp_reg[5]/Q
                         net (fo=1, routed)           0.057     0.615    mult0/p_1_in[5]
    SLICE_X38Y51         FDRE                                         r  mult0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.432     0.432    mult0/clk
    SLICE_X38Y51         FDRE                                         r  mult0/out_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.023     0.455    mult0/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.410     0.410    mult2/clk
    SLICE_X46Y41         FDRE                                         r  mult2/out_tmp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  mult2/out_tmp_reg[11]/Q
                         net (fo=1, routed)           0.057     0.615    mult2/p_1_in[11]
    SLICE_X46Y41         FDRE                                         r  mult2/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.432     0.432    mult2/clk
    SLICE_X46Y41         FDRE                                         r  mult2/out_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y41         FDRE (Hold_fdre_C_D)         0.023     0.455    mult2/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.455    
                         arrival time                           0.615    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 mult3/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp20/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.410     0.410    mult3/clk
    SLICE_X88Y55         FDRE                                         r  mult3/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult3/out_reg[5]/Q
                         net (fo=1, routed)           0.103     0.654    tmp20/Q[5]
    SLICE_X86Y54         FDRE                                         r  tmp20/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.432     0.432    tmp20/clk
    SLICE_X86Y54         FDRE                                         r  tmp20/out_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X86Y54         FDRE (Hold_fdre_C_D)         0.059     0.491    tmp20/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mult4/out_tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult4/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.410     0.410    mult4/clk
    SLICE_X84Y57         FDRE                                         r  mult4/out_tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult4/out_tmp_reg[3]/Q
                         net (fo=1, routed)           0.116     0.667    mult4/p_1_in[3]
    SLICE_X85Y57         FDRE                                         r  mult4/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.432     0.432    mult4/clk
    SLICE_X85Y57         FDRE                                         r  mult4/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X85Y57         FDRE (Hold_fdre_C_D)         0.070     0.502    mult4/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mult0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            CWrite00/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.416%)  route 0.118ns (45.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.410     0.410    mult0/clk
    SLICE_X39Y53         FDRE                                         r  mult0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult0/out_reg[15]/Q
                         net (fo=1, routed)           0.118     0.669    CWrite00/out[15]
    SLICE_X40Y54         FDRE                                         r  CWrite00/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.432     0.432    CWrite00/clk
    SLICE_X40Y54         FDRE                                         r  CWrite00/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X40Y54         FDRE (Hold_fdre_C_D)         0.072     0.504    CWrite00/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mult2/out_tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult2/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.410     0.410    mult2/clk
    SLICE_X45Y39         FDRE                                         r  mult2/out_tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult2/out_tmp_reg[4]/Q
                         net (fo=1, routed)           0.116     0.667    mult2/p_1_in[4]
    SLICE_X45Y39         FDRE                                         r  mult2/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.432     0.432    mult2/clk
    SLICE_X45Y39         FDRE                                         r  mult2/out_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X45Y39         FDRE (Hold_fdre_C_D)         0.070     0.502    mult2/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 mult3/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp20/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.410     0.410    mult3/clk
    SLICE_X81Y57         FDRE                                         r  mult3/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult3/out_reg[10]/Q
                         net (fo=1, routed)           0.116     0.667    tmp20/Q[10]
    SLICE_X81Y55         FDRE                                         r  tmp20/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.432     0.432    tmp20/clk
    SLICE_X81Y55         FDRE                                         r  tmp20/out_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X81Y55         FDRE (Hold_fdre_C_D)         0.070     0.502    tmp20/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mult0/out_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.410     0.410    mult0/clk
    SLICE_X39Y50         FDRE                                         r  mult0/out_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  mult0/out_tmp_reg[1]/Q
                         net (fo=1, routed)           0.053     0.592    mult0/p_1_in[1]
    SLICE_X39Y50         FDRE                                         r  mult0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.432     0.432    mult0/clk
    SLICE_X39Y50         FDRE                                         r  mult0/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)        -0.007     0.425    mult0/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.425    
                         arrival time                           0.592    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mult3/out_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult3/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.410     0.410    mult3/clk
    SLICE_X88Y55         FDRE                                         r  mult3/out_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y55         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  mult3/out_tmp_reg[2]/Q
                         net (fo=1, routed)           0.118     0.669    mult3/p_1_in[2]
    SLICE_X89Y55         FDRE                                         r  mult3/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=982, unset)          0.432     0.432    mult3/clk
    SLICE_X89Y55         FDRE                                         r  mult3/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X89Y55         FDRE (Hold_fdre_C_D)         0.070     0.502    mult3/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y22   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X3Y20   mult3/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X3Y21   mult4/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y21   mult0/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X3Y23   mult3/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X3Y25   mult4/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y12   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y17   mult2/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y14   mult1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         7.000       4.846      DSP48_X2Y16   mult2/out_tmp_reg__0/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X71Y49  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X88Y56  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X88Y57  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X88Y58  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X66Y57  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X88Y56  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X66Y57  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X84Y59  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X67Y50  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X70Y49  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X71Y49  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X88Y56  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X88Y57  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X88Y58  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X66Y57  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X88Y56  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X66Y57  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X84Y59  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X67Y50  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X70Y49  ARead00/out_reg[18]/C



