

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 7993 clock pin(s) of sequential element(s)
0 instances converted, 7993 sequential instances remain driven by gated/generated clocks

========================================================== Gated/Generated Clocks ===========================================================
Clock Tree ID     Driving Element     Drive Element Type     Unconverted Fanout     Sample Instance            Explanation                   
---------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_103     pll.U\$0.CLKOS      PLL                    7871                   btn_rising                 Clock Optimization not enabled
@KP:ckid0_109     pll.U\$0.CLKOP      PLL                    122                    soc.spi0.cs_cdc.stage1     Clock Optimization not enabled
=============================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######


Summary of user generated gated clocks:
0 user generated gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)

