set rtl_verilog_files {
    odd_div.sv
}

set rtl_vhdl_files {
}

set tb_verilog_files {
    tb_odd_div.sv
}

set tb_vhdl_files {
}