<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>VLSI Focus - Shadaab Ahmed</title>
    <link rel="stylesheet" href="css/index.css" />
    <link href="https://fonts.googleapis.com/css2?family=Poppins:wght@300;600&display=swap" rel="stylesheet">
</head>
<body>
    <div class="container">
        <header>
            <div class="logo">
                <div class="dot"></div>
                <span>SHADAAB AHMED</span>
            </div>
            <nav>
                <a href='index.html'>Home</a>
                <a href='resume.html'>Resume</a>
                <a href='contact.html'>Contact</a>
            </nav>
        </header>
        
        <section class="content-section">
            <h1>VLSI Design & Verification Focus</h1>
            [cite_start]<p>My ongoing training through the **Advanced VLSI Design & Verification Course** at Maven Silicon is providing me with a robust foundation in semiconductor design and verification methodologies[cite: 434]. [cite_start]This training covers 21 modules[cite: 74].</p>

            <h2>Core Modules & Tools</h2>
            [cite_start]<p>The program emphasizes industry-standard practices, leveraging EDA tools such as Synopsys, Siemens, Xilinx, and Aldec[cite: 76, 435].</p>
            <ul>
                [cite_start]<li>**Verification Methodologies:** SystemVerilog HVL [cite: 228][cite_start], UVM (Universal Verification Methodology) [cite: 272][cite_start], and Assertion-Based Verification (SVA)[cite: 325].</li>
                [cite_start]<li>**Design & Synthesis:** RTL Coding in Verilog HDL [cite: 103][cite_start], FPGA Architecture [cite: 158][cite_start], and Static Timing Analysis (STA)[cite: 149].</li>
                [cite_start]<li>**Processor Architecture:** RISC-V Instruction Set Architecture (ISA) and the RV32I 5-Stage Pipelined RTL Design[cite: 361, 372].</li>
                [cite_start]<li>**Practical Application:** Includes mini-projects, a final industry-standard project (Module XXI) [cite: 377, 378][cite_start], and 70% of course time dedicated to labs[cite: 44].</li>
            </ul>

            <h2>Project Life Cycle Focus</h2>
            [cite_start]<p>I am gaining hands-on exposure to the entire project life cycle from architecture to synthesis[cite: 60], including:</p>
            <ul>
                [cite_start]<li>Design specification analysis and architecture creation[cite: 379, 380].</li>
                [cite_start]<li>RTL coding and functional verification[cite: 382, 383].</li>
                [cite_start]<li>Building regression test suites and coverage analysis[cite: 385, 386].</li>
            </ul>
        </section>

        <footer class="main-footer">
          <div class="footer-section">
            <h4>Contact</h4>
            <p><strong>Phone:</strong> +91 8884035188</p>
            <p><strong>Email:</strong> shadaaba276@gmail.com</p>
          </div>
          <div class="footer-section">
            <h4>Follow Me</h4>
            <a href="https://www.linkedin.com/in/shadaab-ahmed-9917a517b" target="_blank" rel="noopener noreferrer">LinkedIn</a>
            <a href="https://shadaab.pythonanywhere.com/" target="_blank" rel="noopener noreferrer">Personal Site</a>
          </div>
          <div class="footer-section">
            <h4>&copy; 2025 Shadaab Ahmed</h4>
          </div>
        </footer>
    </div>
</body>
</html>