@INPROCEEDINGS{470344,
author={Casavant, A.E.},
booktitle={European Design and Test Conference, 1995. ED TC 1995, Proceedings.},
title={Balancing structural hazards and hardware cost of pipelined processors},
year={1995},
month={Mar},
pages={562-566},
keywords={circuit CAD;circuit optimisation;instruction sets;microprocessor chips;pipeline processing;cost model;degraded performance;hardware cost;instruction set implementation;optimization algorithm;pipeline hazards;pipelined processors;structural hazards;Cost function;Degradation;Frequency;Hardware;Hazards;Laboratories;Microprocessors;National electric code;Pipelines;Reduced instruction set computing},
doi={10.1109/EDTC.1995.470344},}

@ARTICLE{59069, 
author={Goossens, G. and Rabaey, J. and Vandewalle, J. and De Man, H.}, 
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on}, 
title={An efficient microcode compiler for application specific DSP processors}, 
year={1990}, 
month={Sep}, 
volume={9}, 
number={9}, 
pages={925-937}, 
keywords={application specific integrated circuits;circuit layout CAD;digital signal processing chips;parallel architectures;pipeline processing;program compilers;CATHEDRAL II silicon compiler;application specific DSP processors;hardware assignment;loop folding;microcode compiler;optimization problems;parallelism;pipelining;processor architectures;scheduling;Application software;Computer architecture;Digital signal processing;Digital signal processors;Hardware;Parallel processing;Pipeline processing;Processor scheduling;Signal synthesis;Silicon compiler}, 
doi={10.1109/43.59069}, 
ISSN={0278-0070},}

@ARTICLE{31522, 
author={Paulin, P.G. and Knight, J.P.}, 
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on}, 
title={Force-directed scheduling for the behavioral synthesis of ASICs}, 
year={1989}, 
month={Jun}, 
volume={8}, 
number={6}, 
pages={661-679}, 

@INPROCEEDINGS{979815, 
author={Cheng-Tsung Hwang and Yu-Chin Hsu and Youn-Long Lin}, 
booktitle={Design Automation Conference, 1991. 28th ACM/IEEE}, 
title={Scheduling for functional pipelining and loop winding}, 
year={1991}, 
month={June}, 
pages={764-769}, 
keywords={Clocks;Computer science;Concurrent computing;Delay;Flow graphs;Hardware;Partitioning algorithms;Permission;Pipeline processing;Processor scheduling},}


keywords={application specific integrated circuits;circuit CAD;digital integrated circuits;integrated circuit technology;minimisation;pipeline processing;scheduling;ASIC;CAD;behavioral synthesis;chained operations;computer aided design;digital IC;fixed global timing constraints;fixed hardware resource constraints;force-directed scheduling algorithm;functional pipelining;functional unit costs;general scheduling methodology;global interconnect requirements;high-level synthesis systems;local time constraints;minimization;multicycle operations;mutually exclusive operations;register costs;structural pipeline;Application specific integrated circuits;Control system synthesis;Cost function;Hardware;Heart;High level synthesis;Job shop scheduling;Pipeline processing;Processor scheduling;Scheduling algorithm}, 
doi={10.1109/43.31522}, 
ISSN={0278-0070},}

@INPROCEEDINGS{979815, 
author={Cheng-Tsung Hwang and Yu-Chin Hsu and Youn-Long Lin}, 
booktitle={Design Automation Conference, 1991. 28th ACM/IEEE}, 
title={Scheduling for functional pipelining and loop winding}, 
year={1991}, 
month={June}, 
pages={764-769}, 
keywords={Clocks;Computer science;Concurrent computing;Delay;Flow graphs;Hardware;Partitioning algorithms;Permission;Pipeline processing;Processor scheduling},}

@inproceedings{Cloutier:1993:SPI:157485.165053,
 author = {Cloutier, Richard J. and Thomas, Donald E.},
 title = {Synthesis of Pipelined Instruction Set Processors},
 booktitle = {Proceedings of the 30th International Design Automation Conference},
 series = {DAC '93},
 year = {1993},
 isbn = {0-89791-577-1},
 location = {Dallas, Texas, USA},
 pages = {583--588},
 numpages = {6},
 url = {http://doi.acm.org.proxy.bib.uottawa.ca/10.1145/157485.165053},
 doi = {10.1145/157485.165053},
 acmid = {165053},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@INPROCEEDINGS{227847, 
author={Ing-Jer Huang and Despain, A.M.}, 
booktitle={Design Automation Conference, 1992. Proceedings., 29th ACM/IEEE}, 
title={High level synthesis of pipelined instruction set processors and back-end compilers}, 
year={1992}, 
month={Jun}, 
pages={135-140}, 
keywords={circuit layout CAD;instruction sets;pipeline processing;Piper;back-end compilers;hardware-software interactions;high level synthesis;microarchitecture level;pipeline scheduling;pipelined instruction set processors;Automatic control;Control system synthesis;Costs;Design automation;Hardware;High level synthesis;Pipelines;Process design;Processor scheduling;Software performance}, 
doi={10.1109/DAC.1992.227847}, 
ISSN={0738-100X},}


@INPROCEEDINGS{4016949, 
author={Manjikian, N.}, 
booktitle={Circuits and Systems, 2006 IEEE North-East Workshop on}, 
title={Implementation of Hardware Multithreading in a Pipelined Processor}, 
year={2006}, 
month={June}, 
pages={145-148}, 
keywords={microprocessor chips;multi-threading;multiprocessing systems;parallel processing;pipeline processing;32 bit;Altera Quartus II;Stratix logic chip;context switching;embedded memory blocks;hardware multithreading;hardware support;logic elements;pipelined processor;program counters;programmable logic;register files;single-chip multiprocessor;thread management;Counting circuits;Hardware;Hazards;Intellectual property;Multithreading;Programmable logic arrays;Programmable logic devices;Prototypes;Registers;Yarn}, 
doi={10.1109/NEWCAS.2006.250918},}

@ONLINE{A1,
title = {http://websrv.cs.fsu.edu/~tyson/CDA5155/refs.html},
url = {http://websrv.cs.fsu.edu/~tyson/CDA5155/refs.html }
}

@ONLINE{A2,
title = {http://www.cs.ucsd.edu/classes/wi99/cse141\_B/lectures.html},
url = {http://www.cs.ucsd.edu/classes/wi99/cse141_B/lectures.html }
}

@ONLINE{A3,
title = {http://www.cs.caltech.edu/courses/cs184/winter2001/slides/day5\_2up.pdf},
url = {http://www.cs.caltech.edu/courses/cs184/winter2001/slides/day5_2up.pdf }
}

@ONLINE{A4,
title = {http://www.cs.iastate.edu/\~prabhu/Tutorial/PIPELINE/compSched.html},
url = {http://www.cs.iastate.edu/~prabhu/Tutorial/PIPELINE/compSched.html}
}

@ONLINE{A5,
title = {http://www.mmdb.ece.ucsb.edu/\~ece154/lecture5.pdf},
url = {http://www.mmdb.ece.ucsb.edu/~ece154/lecture5.pdf}
}

@ONLINE{A0,
title = {http://opencores.org/usercontent,doc,126270725},
author={Juergen Sauermann}, 
url = {http://www.mmdb.ece.ucsb.edu/~ece154/lecture5.pdf}
}


