{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 17 12:14:30 2011 " "Info: Processing started: Thu Mar 17 12:14:30 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part2 -c part2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part2 -c part2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 3 -1 0 } } { "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/winapps/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "KEY\[0\] register t_FlipFlop:t4\|q register t_FlipFlop:t15\|q 345.18 MHz 2.897 ns Internal " "Info: Clock \"KEY\[0\]\" has Internal fmax of 345.18 MHz between source register \"t_FlipFlop:t4\|q\" and destination register \"t_FlipFlop:t15\|q\" (period= 2.897 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.683 ns + Longest register register " "Info: + Longest register to register delay is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns t_FlipFlop:t4\|q 1 REG LCFF_X63_Y7_N17 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y7_N17; Fanout = 11; REG Node = 't_FlipFlop:t4\|q'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_FlipFlop:t4|q } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.410 ns) 0.742 ns in\[8\]~0 2 COMB LCCOMB_X63_Y7_N0 1 " "Info: 2: + IC(0.332 ns) + CELL(0.410 ns) = 0.742 ns; Loc. = LCCOMB_X63_Y7_N0; Fanout = 1; COMB Node = 'in\[8\]~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { t_FlipFlop:t4|q in[8]~0 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 1.376 ns in\[8\] 3 COMB LCCOMB_X63_Y7_N2 4 " "Info: 3: + IC(0.241 ns) + CELL(0.393 ns) = 1.376 ns; Loc. = LCCOMB_X63_Y7_N2; Fanout = 4; COMB Node = 'in\[8\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { in[8]~0 in[8] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 1.785 ns in\[11\] 4 COMB LCCOMB_X63_Y7_N12 3 " "Info: 4: + IC(0.259 ns) + CELL(0.150 ns) = 1.785 ns; Loc. = LCCOMB_X63_Y7_N12; Fanout = 3; COMB Node = 'in\[11\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { in[8] in[11] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 2.193 ns in\[13\] 5 COMB LCCOMB_X63_Y7_N22 2 " "Info: 5: + IC(0.258 ns) + CELL(0.150 ns) = 2.193 ns; Loc. = LCCOMB_X63_Y7_N22; Fanout = 2; COMB Node = 'in\[13\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { in[11] in[13] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 2.599 ns t_FlipFlop:t15\|q~0 6 COMB LCCOMB_X63_Y7_N6 1 " "Info: 6: + IC(0.256 ns) + CELL(0.150 ns) = 2.599 ns; Loc. = LCCOMB_X63_Y7_N6; Fanout = 1; COMB Node = 't_FlipFlop:t15\|q~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { in[13] t_FlipFlop:t15|q~0 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.683 ns t_FlipFlop:t15\|q 7 REG LCFF_X63_Y7_N7 8 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 2.683 ns; Loc. = LCFF_X63_Y7_N7; Fanout = 8; REG Node = 't_FlipFlop:t15\|q'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { t_FlipFlop:t15|q~0 t_FlipFlop:t15|q } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.337 ns ( 49.83 % ) " "Info: Total cell delay = 1.337 ns ( 49.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.346 ns ( 50.17 % ) " "Info: Total interconnect delay = 1.346 ns ( 50.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { t_FlipFlop:t4|q in[8]~0 in[8] in[11] in[13] t_FlipFlop:t15|q~0 t_FlipFlop:t15|q } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { t_FlipFlop:t4|q {} in[8]~0 {} in[8] {} in[11] {} in[13] {} t_FlipFlop:t15|q~0 {} t_FlipFlop:t15|q {} } { 0.000ns 0.332ns 0.241ns 0.259ns 0.258ns 0.256ns 0.000ns } { 0.000ns 0.410ns 0.393ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.421 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 3.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'KEY\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.022 ns) + CELL(0.537 ns) 3.421 ns t_FlipFlop:t15\|q 2 REG LCFF_X63_Y7_N7 8 " "Info: 2: + IC(2.022 ns) + CELL(0.537 ns) = 3.421 ns; Loc. = LCFF_X63_Y7_N7; Fanout = 8; REG Node = 't_FlipFlop:t15\|q'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.559 ns" { KEY[0] t_FlipFlop:t15|q } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.89 % ) " "Info: Total cell delay = 1.399 ns ( 40.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.022 ns ( 59.11 % ) " "Info: Total interconnect delay = 2.022 ns ( 59.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.421 ns" { KEY[0] t_FlipFlop:t15|q } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.421 ns" { KEY[0] {} KEY[0]~combout {} t_FlipFlop:t15|q {} } { 0.000ns 0.000ns 2.022ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 3.421 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 3.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'KEY\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.022 ns) + CELL(0.537 ns) 3.421 ns t_FlipFlop:t4\|q 2 REG LCFF_X63_Y7_N17 11 " "Info: 2: + IC(2.022 ns) + CELL(0.537 ns) = 3.421 ns; Loc. = LCFF_X63_Y7_N17; Fanout = 11; REG Node = 't_FlipFlop:t4\|q'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.559 ns" { KEY[0] t_FlipFlop:t4|q } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.89 % ) " "Info: Total cell delay = 1.399 ns ( 40.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.022 ns ( 59.11 % ) " "Info: Total interconnect delay = 2.022 ns ( 59.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.421 ns" { KEY[0] t_FlipFlop:t4|q } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.421 ns" { KEY[0] {} KEY[0]~combout {} t_FlipFlop:t4|q {} } { 0.000ns 0.000ns 2.022ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.421 ns" { KEY[0] t_FlipFlop:t15|q } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.421 ns" { KEY[0] {} KEY[0]~combout {} t_FlipFlop:t15|q {} } { 0.000ns 0.000ns 2.022ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.421 ns" { KEY[0] t_FlipFlop:t4|q } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.421 ns" { KEY[0] {} KEY[0]~combout {} t_FlipFlop:t4|q {} } { 0.000ns 0.000ns 2.022ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 58 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 58 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { t_FlipFlop:t4|q in[8]~0 in[8] in[11] in[13] t_FlipFlop:t15|q~0 t_FlipFlop:t15|q } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { t_FlipFlop:t4|q {} in[8]~0 {} in[8] {} in[11] {} in[13] {} t_FlipFlop:t15|q~0 {} t_FlipFlop:t15|q {} } { 0.000ns 0.332ns 0.241ns 0.259ns 0.258ns 0.256ns 0.000ns } { 0.000ns 0.410ns 0.393ns 0.150ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.421 ns" { KEY[0] t_FlipFlop:t15|q } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.421 ns" { KEY[0] {} KEY[0]~combout {} t_FlipFlop:t15|q {} } { 0.000ns 0.000ns 2.022ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.421 ns" { KEY[0] t_FlipFlop:t4|q } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.421 ns" { KEY[0] {} KEY[0]~combout {} t_FlipFlop:t4|q {} } { 0.000ns 0.000ns 2.022ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "t_FlipFlop:t2\|q SW\[1\] KEY\[0\] 1.353 ns register " "Info: tsu for register \"t_FlipFlop:t2\|q\" (data pin = \"SW\[1\]\", clock pin = \"KEY\[0\]\") is 1.353 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.810 ns + Longest pin register " "Info: + Longest pin to register delay is 4.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 PIN PIN_N26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 4; PIN Node = 'SW\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.251 ns) + CELL(0.437 ns) 3.687 ns t_FlipFlop:t2\|q~0 2 COMB LCCOMB_X55_Y7_N6 1 " "Info: 2: + IC(2.251 ns) + CELL(0.437 ns) = 3.687 ns; Loc. = LCCOMB_X55_Y7_N6; Fanout = 1; COMB Node = 't_FlipFlop:t2\|q~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { SW[1] t_FlipFlop:t2|q~0 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.150 ns) 4.726 ns t_FlipFlop:t2\|q~1 3 COMB LCCOMB_X63_Y7_N10 1 " "Info: 3: + IC(0.889 ns) + CELL(0.150 ns) = 4.726 ns; Loc. = LCCOMB_X63_Y7_N10; Fanout = 1; COMB Node = 't_FlipFlop:t2\|q~1'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.039 ns" { t_FlipFlop:t2|q~0 t_FlipFlop:t2|q~1 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.810 ns t_FlipFlop:t2\|q 4 REG LCFF_X63_Y7_N11 9 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 4.810 ns; Loc. = LCFF_X63_Y7_N11; Fanout = 9; REG Node = 't_FlipFlop:t2\|q'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { t_FlipFlop:t2|q~1 t_FlipFlop:t2|q } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.670 ns ( 34.72 % ) " "Info: Total cell delay = 1.670 ns ( 34.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.140 ns ( 65.28 % ) " "Info: Total interconnect delay = 3.140 ns ( 65.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.810 ns" { SW[1] t_FlipFlop:t2|q~0 t_FlipFlop:t2|q~1 t_FlipFlop:t2|q } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "4.810 ns" { SW[1] {} SW[1]~combout {} t_FlipFlop:t2|q~0 {} t_FlipFlop:t2|q~1 {} t_FlipFlop:t2|q {} } { 0.000ns 0.000ns 2.251ns 0.889ns 0.000ns } { 0.000ns 0.999ns 0.437ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 58 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.421 ns - Shortest register " "Info: - Shortest clock path from clock \"KEY\[0\]\" to destination register is 3.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'KEY\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.022 ns) + CELL(0.537 ns) 3.421 ns t_FlipFlop:t2\|q 2 REG LCFF_X63_Y7_N11 9 " "Info: 2: + IC(2.022 ns) + CELL(0.537 ns) = 3.421 ns; Loc. = LCFF_X63_Y7_N11; Fanout = 9; REG Node = 't_FlipFlop:t2\|q'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.559 ns" { KEY[0] t_FlipFlop:t2|q } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.89 % ) " "Info: Total cell delay = 1.399 ns ( 40.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.022 ns ( 59.11 % ) " "Info: Total interconnect delay = 2.022 ns ( 59.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.421 ns" { KEY[0] t_FlipFlop:t2|q } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.421 ns" { KEY[0] {} KEY[0]~combout {} t_FlipFlop:t2|q {} } { 0.000ns 0.000ns 2.022ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "4.810 ns" { SW[1] t_FlipFlop:t2|q~0 t_FlipFlop:t2|q~1 t_FlipFlop:t2|q } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "4.810 ns" { SW[1] {} SW[1]~combout {} t_FlipFlop:t2|q~0 {} t_FlipFlop:t2|q~1 {} t_FlipFlop:t2|q {} } { 0.000ns 0.000ns 2.251ns 0.889ns 0.000ns } { 0.000ns 0.999ns 0.437ns 0.150ns 0.084ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.421 ns" { KEY[0] t_FlipFlop:t2|q } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.421 ns" { KEY[0] {} KEY[0]~combout {} t_FlipFlop:t2|q {} } { 0.000ns 0.000ns 2.022ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "KEY\[0\] HEX0\[5\] t_FlipFlop:t0\|q 11.340 ns register " "Info: tco from clock \"KEY\[0\]\" to destination pin \"HEX0\[5\]\" through register \"t_FlipFlop:t0\|q\" is 11.340 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 3.421 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to source register is 3.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'KEY\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.022 ns) + CELL(0.537 ns) 3.421 ns t_FlipFlop:t0\|q 2 REG LCFF_X63_Y7_N15 11 " "Info: 2: + IC(2.022 ns) + CELL(0.537 ns) = 3.421 ns; Loc. = LCFF_X63_Y7_N15; Fanout = 11; REG Node = 't_FlipFlop:t0\|q'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.559 ns" { KEY[0] t_FlipFlop:t0|q } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.89 % ) " "Info: Total cell delay = 1.399 ns ( 40.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.022 ns ( 59.11 % ) " "Info: Total interconnect delay = 2.022 ns ( 59.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.421 ns" { KEY[0] t_FlipFlop:t0|q } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.421 ns" { KEY[0] {} KEY[0]~combout {} t_FlipFlop:t0|q {} } { 0.000ns 0.000ns 2.022ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 58 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.669 ns + Longest register pin " "Info: + Longest register to pin delay is 7.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns t_FlipFlop:t0\|q 1 REG LCFF_X63_Y7_N15 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y7_N15; Fanout = 11; REG Node = 't_FlipFlop:t0\|q'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { t_FlipFlop:t0|q } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.374 ns) + CELL(0.420 ns) 1.794 ns char_7seg:S1\|WideOr1~0 2 COMB LCCOMB_X55_Y7_N26 1 " "Info: 2: + IC(1.374 ns) + CELL(0.420 ns) = 1.794 ns; Loc. = LCCOMB_X55_Y7_N26; Fanout = 1; COMB Node = 'char_7seg:S1\|WideOr1~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { t_FlipFlop:t0|q char_7seg:S1|WideOr1~0 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.087 ns) + CELL(2.788 ns) 7.669 ns HEX0\[5\] 3 PIN PIN_V14 0 " "Info: 3: + IC(3.087 ns) + CELL(2.788 ns) = 7.669 ns; Loc. = PIN_V14; Fanout = 0; PIN Node = 'HEX0\[5\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.875 ns" { char_7seg:S1|WideOr1~0 HEX0[5] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.208 ns ( 41.83 % ) " "Info: Total cell delay = 3.208 ns ( 41.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.461 ns ( 58.17 % ) " "Info: Total interconnect delay = 4.461 ns ( 58.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.669 ns" { t_FlipFlop:t0|q char_7seg:S1|WideOr1~0 HEX0[5] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.669 ns" { t_FlipFlop:t0|q {} char_7seg:S1|WideOr1~0 {} HEX0[5] {} } { 0.000ns 1.374ns 3.087ns } { 0.000ns 0.420ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.421 ns" { KEY[0] t_FlipFlop:t0|q } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.421 ns" { KEY[0] {} KEY[0]~combout {} t_FlipFlop:t0|q {} } { 0.000ns 0.000ns 2.022ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.669 ns" { t_FlipFlop:t0|q char_7seg:S1|WideOr1~0 HEX0[5] } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "7.669 ns" { t_FlipFlop:t0|q {} char_7seg:S1|WideOr1~0 {} HEX0[5] {} } { 0.000ns 1.374ns 3.087ns } { 0.000ns 0.420ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "t_FlipFlop:t1\|q SW\[1\] KEY\[0\] 0.869 ns register " "Info: th for register \"t_FlipFlop:t1\|q\" (data pin = \"SW\[1\]\", clock pin = \"KEY\[0\]\") is 0.869 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 3.421 ns + Longest register " "Info: + Longest clock path from clock \"KEY\[0\]\" to destination register is 3.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 16; CLK Node = 'KEY\[0\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.022 ns) + CELL(0.537 ns) 3.421 ns t_FlipFlop:t1\|q 2 REG LCFF_X63_Y7_N9 10 " "Info: 2: + IC(2.022 ns) + CELL(0.537 ns) = 3.421 ns; Loc. = LCFF_X63_Y7_N9; Fanout = 10; REG Node = 't_FlipFlop:t1\|q'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.559 ns" { KEY[0] t_FlipFlop:t1|q } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.399 ns ( 40.89 % ) " "Info: Total cell delay = 1.399 ns ( 40.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.022 ns ( 59.11 % ) " "Info: Total interconnect delay = 2.022 ns ( 59.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.421 ns" { KEY[0] t_FlipFlop:t1|q } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.421 ns" { KEY[0] {} KEY[0]~combout {} t_FlipFlop:t1|q {} } { 0.000ns 0.000ns 2.022ns } { 0.000ns 0.862ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 58 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.818 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 PIN PIN_N26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 4; PIN Node = 'SW\[1\]'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.585 ns) + CELL(0.150 ns) 2.734 ns t_FlipFlop:t1\|q~0 2 COMB LCCOMB_X63_Y7_N8 1 " "Info: 2: + IC(1.585 ns) + CELL(0.150 ns) = 2.734 ns; Loc. = LCCOMB_X63_Y7_N8; Fanout = 1; COMB Node = 't_FlipFlop:t1\|q~0'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { SW[1] t_FlipFlop:t1|q~0 } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.818 ns t_FlipFlop:t1\|q 3 REG LCFF_X63_Y7_N9 10 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.818 ns; Loc. = LCFF_X63_Y7_N9; Fanout = 10; REG Node = 't_FlipFlop:t1\|q'" {  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { t_FlipFlop:t1|q~0 t_FlipFlop:t1|q } "NODE_NAME" } } { "part2.v" "" { Text "H:/eeLab2/lab4/part2/part2.v" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 43.75 % ) " "Info: Total cell delay = 1.233 ns ( 43.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.585 ns ( 56.25 % ) " "Info: Total interconnect delay = 1.585 ns ( 56.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.818 ns" { SW[1] t_FlipFlop:t1|q~0 t_FlipFlop:t1|q } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.818 ns" { SW[1] {} SW[1]~combout {} t_FlipFlop:t1|q~0 {} t_FlipFlop:t1|q {} } { 0.000ns 0.000ns 1.585ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.421 ns" { KEY[0] t_FlipFlop:t1|q } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.421 ns" { KEY[0] {} KEY[0]~combout {} t_FlipFlop:t1|q {} } { 0.000ns 0.000ns 2.022ns } { 0.000ns 0.862ns 0.537ns } "" } } { "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/winapps/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.818 ns" { SW[1] t_FlipFlop:t1|q~0 t_FlipFlop:t1|q } "NODE_NAME" } } { "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/winapps/altera/9.1/quartus/bin/Technology_Viewer.qrui" "2.818 ns" { SW[1] {} SW[1]~combout {} t_FlipFlop:t1|q~0 {} t_FlipFlop:t1|q {} } { 0.000ns 0.000ns 1.585ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "136 " "Info: Peak virtual memory: 136 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 17 12:14:30 2011 " "Info: Processing ended: Thu Mar 17 12:14:30 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
