lib_name: demo_templates
cell_name: gm
pins: [ "vddn", "VSS", "inn", "enable", "outn", "clk_sw", "bias_casc", "outp", "bias_tail", "inp" ]
instances:
  XINN:
    lib_name: tsmcN65
    cell_name: nch_lvt_mac
    instpins:
      S:
        direction: inputOutput
        net_name: "tail"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "midp"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "inn"
        num_bits: 1
  XCASN:
    lib_name: tsmcN65
    cell_name: nch_lvt_mac
    instpins:
      S:
        direction: inputOutput
        net_name: "midp"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "outp"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "bias_casc"
        num_bits: 1
  XENN:
    lib_name: tsmcN65
    cell_name: nch_lvt_mac
    instpins:
      S:
        direction: inputOutput
        net_name: "foot"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "tail"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "enable"
        num_bits: 1
  XREF:
    lib_name: tsmcN65
    cell_name: nch_lvt_mac
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "bias_tail"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "bias_tail"
        num_bits: 1
  XINP:
    lib_name: tsmcN65
    cell_name: nch_lvt_mac
    instpins:
      S:
        direction: inputOutput
        net_name: "tail"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "midn"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "inp"
        num_bits: 1
  XCAP:
    lib_name: tsmcN65
    cell_name: nch_lvt_mac
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "bias_tail"
        num_bits: 1
  XSWN:
    lib_name: tsmcN65
    cell_name: nch_lvt_mac
    instpins:
      S:
        direction: inputOutput
        net_name: "tail"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "vddn"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "clk_sw"
        num_bits: 1
  XENP:
    lib_name: tsmcN65
    cell_name: nch_lvt_mac
    instpins:
      S:
        direction: inputOutput
        net_name: "foot"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "tail"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "enable"
        num_bits: 1
  XTAILN:
    lib_name: tsmcN65
    cell_name: nch_lvt_mac
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "foot"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "bias_tail"
        num_bits: 1
  XCASP:
    lib_name: tsmcN65
    cell_name: nch_lvt_mac
    instpins:
      S:
        direction: inputOutput
        net_name: "midn"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "outn"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "bias_casc"
        num_bits: 1
  XSWP:
    lib_name: tsmcN65
    cell_name: nch_lvt_mac
    instpins:
      S:
        direction: inputOutput
        net_name: "tail"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "vddn"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "clk_sw"
        num_bits: 1
  XDUM:
    lib_name: tsmcN65
    cell_name: nch_lvt_mac
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
  XTAILP:
    lib_name: tsmcN65
    cell_name: nch_lvt_mac
    instpins:
      S:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      D:
        direction: inputOutput
        net_name: "foot"
        num_bits: 1
      B:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      G:
        direction: inputOutput
        net_name: "bias_tail"
        num_bits: 1
  PIN15:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN18:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN14:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN16:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN13:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN17:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: ipin
    instpins: {}
