//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Fri Jun 20 06:19:55 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gpio/ip_gpio.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_color_bus.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_color_decoder.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_command.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_graphic123m.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_graphic4567.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_inst.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_interrupt.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_ram_256byte.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_ram_palette.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_register.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_spinforam.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_text12.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/v9958/vdp_wait_control.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/video_out/video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/video_out/video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/video_out/video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/video_out/video_out_hmag.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/video_out/video_ram_line_buffer.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m,
  pll_lock
)
;
input clk14m_d;
output clk215m;
output pll_lock;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  O_sdram_clk_d
)
;
input clk14m_d;
output O_sdram_clk_d;
wire clk85m_n;
wire clkoutd_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(O_sdram_clk_d),
    .CLKOUTP(clk85m_n),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk215m,
  pll_lock,
  w_video_clk
)
;
input clk215m;
input pll_lock;
output w_video_clk;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(w_video_clk),
    .CALIB(GND),
    .HCLKIN(clk215m),
    .RESETN(pll_lock) 
);
defparam clkdiv_inst.DIV_MODE="5";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  w_video_clk,
  n36_6,
  w_bus_gpio_rdata_en,
  slot_iorq_n_d,
  slot_wr_n_d,
  slot_rd_n_d,
  slot_a_d,
  slot_d_in,
  w_bus_rdata,
  w_bus_valid,
  w_iorq_rd,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d_4,
  w_bus_address,
  w_bus_wdata,
  ff_rdata
)
;
input w_video_clk;
input n36_6;
input w_bus_gpio_rdata_en;
input slot_iorq_n_d;
input slot_wr_n_d;
input slot_rd_n_d;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_rdata;
output w_bus_valid;
output w_iorq_rd;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d_4;
output [7:0] w_bus_address;
output [7:0] w_bus_wdata;
output [7:0] ff_rdata;
wire w_iorq_wr;
wire n239_3;
wire w_active;
wire n63_10;
wire n63_12;
wire n49_9;
wire w_active_12;
wire ff_iorq_rd;
wire ff_iorq_wr_pre;
wire ff_iorq_rd_pre;
wire ff_active;
wire ff_iorq_wr;
wire VCC;
wire GND;
  LUT2 w_iorq_wr_s1 (
    .F(w_iorq_wr),
    .I0(slot_iorq_n_d),
    .I1(slot_wr_n_d) 
);
defparam w_iorq_wr_s1.INIT=4'h1;
  LUT2 w_iorq_rd_s2 (
    .F(w_iorq_rd),
    .I0(slot_iorq_n_d),
    .I1(slot_rd_n_d) 
);
defparam w_iorq_rd_s2.INIT=4'h1;
  LUT2 n239_s0 (
    .F(n239_3),
    .I0(ff_active),
    .I1(ff_iorq_wr) 
);
defparam n239_s0.INIT=4'h4;
  LUT2 w_active_s3 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s3.INIT=4'hE;
  LUT3 n63_s4 (
    .F(n63_10),
    .I0(w_bus_write),
    .I1(ff_active),
    .I2(n63_12) 
);
defparam n63_s4.INIT=8'hB0;
  LUT3 n63_s5 (
    .F(n63_12),
    .I0(ff_iorq_wr),
    .I1(ff_active),
    .I2(ff_iorq_rd) 
);
defparam n63_s5.INIT=8'hEF;
  LUT3 n49_s3 (
    .F(n49_9),
    .I0(ff_active),
    .I1(ff_iorq_wr),
    .I2(ff_iorq_rd) 
);
defparam n49_s3.INIT=8'h54;
  LUT4 w_active_s4 (
    .F(w_active_12),
    .I0(ff_active),
    .I1(ff_iorq_wr),
    .I2(ff_iorq_rd),
    .I3(w_bus_ioreq) 
);
defparam w_active_s4.INIT=16'hFF54;
  DFFC ff_iorq_rd_s0 (
    .Q(ff_iorq_rd),
    .D(ff_iorq_rd_pre),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_wr_pre_s0 (
    .Q(ff_iorq_wr_pre),
    .D(w_iorq_wr),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_rd_pre_s0 (
    .Q(ff_iorq_rd_pre),
    .D(w_iorq_rd),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_valid_s0 (
    .Q(w_bus_valid),
    .D(n49_9),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_7_s0 (
    .Q(w_bus_address[7]),
    .D(slot_a_d[7]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_6_s0 (
    .Q(w_bus_address[6]),
    .D(slot_a_d[6]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_5_s0 (
    .Q(w_bus_address[5]),
    .D(slot_a_d[5]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_4_s0 (
    .Q(w_bus_address[4]),
    .D(slot_a_d[4]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_3_s0 (
    .Q(w_bus_address[3]),
    .D(slot_a_d[3]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_2_s0 (
    .Q(w_bus_address[2]),
    .D(slot_a_d[2]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(slot_a_d[1]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(slot_a_d[0]),
    .CLK(w_video_clk),
    .CE(n49_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(w_video_clk),
    .CE(n239_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_rdata[7]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_rdata[6]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_rdata[5]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_rdata[4]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_rdata[3]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_rdata[2]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_rdata[1]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_rdata[0]),
    .CLK(w_video_clk),
    .CE(w_bus_gpio_rdata_en),
    .CLEAR(n36_6) 
);
  DFFC ff_iorq_wr_s0 (
    .Q(ff_iorq_wr),
    .D(ff_iorq_wr_pre),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_ioreq_s1 (
    .Q(w_bus_ioreq),
    .D(w_active_12),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
defparam ff_ioreq_s1.INIT=1'b0;
  DFFP ff_write_s4 (
    .Q(w_bus_write),
    .D(n63_10),
    .CLK(w_video_clk),
    .PRESET(n36_6) 
);
defparam ff_write_s4.INIT=1'b1;
  INV slot_data_dir_d_s0 (
    .O(slot_data_dir_d_4),
    .I(w_bus_write) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module ip_gpio (
  w_video_clk,
  n36_6,
  w_bus_write,
  w_bus_ioreq,
  w_bus_valid,
  w_write_5,
  w_bus_wdata,
  w_bus_address_0,
  w_bus_address_1,
  w_bus_address_3,
  w_bus_address_4,
  w_bus_address_7,
  w_bus_gpio_rdata_en,
  w_led_wr,
  w_led_red,
  w_led_green,
  w_led_blue,
  w_bus_gpio_rdata
)
;
input w_video_clk;
input n36_6;
input w_bus_write;
input w_bus_ioreq;
input w_bus_valid;
input w_write_5;
input [7:0] w_bus_wdata;
input w_bus_address_0;
input w_bus_address_1;
input w_bus_address_3;
input w_bus_address_4;
input w_bus_address_7;
output w_bus_gpio_rdata_en;
output w_led_wr;
output [7:0] w_led_red;
output [7:0] w_led_green;
output [7:0] w_led_blue;
output [7:0] w_bus_gpio_rdata;
wire n107_3;
wire n133_6;
wire n132_6;
wire n126_6;
wire n127_6;
wire n128_6;
wire n131_6;
wire n129_6;
wire n130_6;
wire n133_7;
wire n133_8;
wire n132_7;
wire n132_8;
wire n126_7;
wire n126_8;
wire n127_7;
wire n127_8;
wire n128_7;
wire n128_8;
wire n131_7;
wire n131_8;
wire n129_7;
wire n129_8;
wire n130_7;
wire n130_8;
wire n215_6;
wire ff_rdata_en_9;
wire n230_6;
wire n222_6;
wire n215_8;
wire ff_wr_8;
wire n230_8;
wire n222_8;
wire n215_10;
wire ff_rdata_en_11;
wire VCC;
wire GND;
  LUT3 n107_s0 (
    .F(n107_3),
    .I0(w_bus_write),
    .I1(w_bus_ioreq),
    .I2(w_bus_valid) 
);
defparam n107_s0.INIT=8'h40;
  LUT3 n133_s1 (
    .F(n133_6),
    .I0(n133_7),
    .I1(n133_8),
    .I2(n107_3) 
);
defparam n133_s1.INIT=8'h70;
  LUT3 n132_s1 (
    .F(n132_6),
    .I0(n132_7),
    .I1(n132_8),
    .I2(n107_3) 
);
defparam n132_s1.INIT=8'h70;
  LUT3 n126_s1 (
    .F(n126_6),
    .I0(n126_7),
    .I1(n126_8),
    .I2(n107_3) 
);
defparam n126_s1.INIT=8'h70;
  LUT3 n127_s1 (
    .F(n127_6),
    .I0(n127_7),
    .I1(n127_8),
    .I2(n107_3) 
);
defparam n127_s1.INIT=8'h70;
  LUT3 n128_s1 (
    .F(n128_6),
    .I0(n128_7),
    .I1(n128_8),
    .I2(n107_3) 
);
defparam n128_s1.INIT=8'h70;
  LUT3 n131_s1 (
    .F(n131_6),
    .I0(n131_7),
    .I1(n131_8),
    .I2(n107_3) 
);
defparam n131_s1.INIT=8'h70;
  LUT3 n129_s1 (
    .F(n129_6),
    .I0(n129_7),
    .I1(n129_8),
    .I2(n107_3) 
);
defparam n129_s1.INIT=8'h70;
  LUT3 n130_s1 (
    .F(n130_6),
    .I0(n130_7),
    .I1(n130_8),
    .I2(n107_3) 
);
defparam n130_s1.INIT=8'h70;
  LUT4 n133_s2 (
    .F(n133_7),
    .I0(n215_8),
    .I1(w_led_red[0]),
    .I2(w_led_green[0]),
    .I3(n222_6) 
);
defparam n133_s2.INIT=16'h0777;
  LUT4 n133_s3 (
    .F(n133_8),
    .I0(n230_6),
    .I1(w_led_blue[0]),
    .I2(ff_rdata_en_9),
    .I3(w_bus_gpio_rdata[0]) 
);
defparam n133_s3.INIT=16'h7077;
  LUT4 n132_s2 (
    .F(n132_7),
    .I0(n215_8),
    .I1(w_led_red[1]),
    .I2(w_led_green[1]),
    .I3(n222_6) 
);
defparam n132_s2.INIT=16'h0777;
  LUT4 n132_s3 (
    .F(n132_8),
    .I0(ff_rdata_en_9),
    .I1(w_bus_gpio_rdata[1]),
    .I2(w_led_blue[1]),
    .I3(n230_6) 
);
defparam n132_s3.INIT=16'h0BBB;
  LUT4 n126_s2 (
    .F(n126_7),
    .I0(n215_8),
    .I1(w_led_red[7]),
    .I2(w_led_green[7]),
    .I3(n222_6) 
);
defparam n126_s2.INIT=16'h0777;
  LUT4 n126_s3 (
    .F(n126_8),
    .I0(ff_rdata_en_9),
    .I1(w_bus_gpio_rdata[7]),
    .I2(w_led_blue[7]),
    .I3(n230_6) 
);
defparam n126_s3.INIT=16'h0BBB;
  LUT4 n127_s2 (
    .F(n127_7),
    .I0(n215_8),
    .I1(w_led_red[6]),
    .I2(w_led_green[6]),
    .I3(n222_6) 
);
defparam n127_s2.INIT=16'h0777;
  LUT4 n127_s3 (
    .F(n127_8),
    .I0(ff_rdata_en_9),
    .I1(w_bus_gpio_rdata[6]),
    .I2(w_led_blue[6]),
    .I3(n230_6) 
);
defparam n127_s3.INIT=16'h0BBB;
  LUT4 n128_s2 (
    .F(n128_7),
    .I0(n215_8),
    .I1(w_led_red[5]),
    .I2(w_led_green[5]),
    .I3(n222_6) 
);
defparam n128_s2.INIT=16'h0777;
  LUT4 n128_s3 (
    .F(n128_8),
    .I0(ff_rdata_en_9),
    .I1(w_bus_gpio_rdata[5]),
    .I2(w_led_blue[5]),
    .I3(n230_6) 
);
defparam n128_s3.INIT=16'h0BBB;
  LUT4 n131_s2 (
    .F(n131_7),
    .I0(n215_8),
    .I1(w_led_red[2]),
    .I2(w_led_green[2]),
    .I3(n222_6) 
);
defparam n131_s2.INIT=16'h0777;
  LUT4 n131_s3 (
    .F(n131_8),
    .I0(ff_rdata_en_9),
    .I1(w_bus_gpio_rdata[2]),
    .I2(w_led_blue[2]),
    .I3(n230_6) 
);
defparam n131_s3.INIT=16'h0BBB;
  LUT4 n129_s2 (
    .F(n129_7),
    .I0(n215_8),
    .I1(w_led_red[4]),
    .I2(w_led_green[4]),
    .I3(n222_6) 
);
defparam n129_s2.INIT=16'h0777;
  LUT4 n129_s3 (
    .F(n129_8),
    .I0(ff_rdata_en_9),
    .I1(w_bus_gpio_rdata[4]),
    .I2(w_led_blue[4]),
    .I3(n230_6) 
);
defparam n129_s3.INIT=16'h0BBB;
  LUT4 n130_s2 (
    .F(n130_7),
    .I0(n215_8),
    .I1(w_led_red[3]),
    .I2(w_led_green[3]),
    .I3(n222_6) 
);
defparam n130_s2.INIT=16'h0777;
  LUT4 n130_s3 (
    .F(n130_8),
    .I0(ff_rdata_en_9),
    .I1(w_bus_gpio_rdata[3]),
    .I2(w_led_blue[3]),
    .I3(n230_6) 
);
defparam n130_s3.INIT=16'h0BBB;
  LUT4 n215_s3 (
    .F(n215_6),
    .I0(w_bus_address_3),
    .I1(w_bus_address_7),
    .I2(w_bus_address_4),
    .I3(w_write_5) 
);
defparam n215_s3.INIT=16'h1000;
  LUT3 ff_rdata_en_s5 (
    .F(ff_rdata_en_9),
    .I0(w_bus_address_0),
    .I1(w_bus_address_1),
    .I2(n215_6) 
);
defparam ff_rdata_en_s5.INIT=8'h70;
  LUT3 n230_s2 (
    .F(n230_6),
    .I0(n215_6),
    .I1(w_bus_address_0),
    .I2(w_bus_address_1) 
);
defparam n230_s2.INIT=8'h20;
  LUT3 n222_s2 (
    .F(n222_6),
    .I0(n215_6),
    .I1(w_bus_address_1),
    .I2(w_bus_address_0) 
);
defparam n222_s2.INIT=8'h20;
  LUT3 n215_s4 (
    .F(n215_8),
    .I0(n215_6),
    .I1(w_bus_address_0),
    .I2(w_bus_address_1) 
);
defparam n215_s4.INIT=8'h02;
  LUT4 ff_wr_s4 (
    .F(ff_wr_8),
    .I0(ff_rdata_en_9),
    .I1(w_bus_ioreq),
    .I2(w_bus_write),
    .I3(w_bus_valid) 
);
defparam ff_wr_s4.INIT=16'hBFFF;
  LUT4 n230_s3 (
    .F(n230_8),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n230_6) 
);
defparam n230_s3.INIT=16'h8000;
  LUT4 n222_s3 (
    .F(n222_8),
    .I0(w_bus_ioreq),
    .I1(w_bus_write),
    .I2(w_bus_valid),
    .I3(n222_6) 
);
defparam n222_s3.INIT=16'h8000;
  LUT4 n215_s5 (
    .F(n215_10),
    .I0(n215_8),
    .I1(w_bus_ioreq),
    .I2(w_bus_write),
    .I3(w_bus_valid) 
);
defparam n215_s5.INIT=16'h8000;
  LUT4 ff_rdata_en_s6 (
    .F(ff_rdata_en_11),
    .I0(ff_rdata_en_9),
    .I1(w_bus_write),
    .I2(w_bus_ioreq),
    .I3(w_bus_valid) 
);
defparam ff_rdata_en_s6.INIT=16'hEFFF;
  DFFCE ff_red_7_s0 (
    .Q(w_led_red[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_red_5_s0 (
    .Q(w_led_red[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_4_s0 (
    .Q(w_led_red[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n215_10),
    .PRESET(n36_6) 
);
  DFFCE ff_red_3_s0 (
    .Q(w_led_red[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_2_s0 (
    .Q(w_led_red[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n215_10),
    .PRESET(n36_6) 
);
  DFFCE ff_red_1_s0 (
    .Q(w_led_red[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n215_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_0_s0 (
    .Q(w_led_red[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n215_10),
    .PRESET(n36_6) 
);
  DFFCE ff_green_7_s0 (
    .Q(w_led_green[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n222_8),
    .CLEAR(n36_6) 
);
  DFFPE ff_green_6_s0 (
    .Q(w_led_green[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n222_8),
    .PRESET(n36_6) 
);
  DFFPE ff_green_5_s0 (
    .Q(w_led_green[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n222_8),
    .PRESET(n36_6) 
);
  DFFCE ff_green_4_s0 (
    .Q(w_led_green[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n222_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_green_3_s0 (
    .Q(w_led_green[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n222_8),
    .CLEAR(n36_6) 
);
  DFFPE ff_green_2_s0 (
    .Q(w_led_green[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n222_8),
    .PRESET(n36_6) 
);
  DFFPE ff_green_1_s0 (
    .Q(w_led_green[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n222_8),
    .PRESET(n36_6) 
);
  DFFCE ff_green_0_s0 (
    .Q(w_led_green[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n222_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_blue_7_s0 (
    .Q(w_led_blue[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n230_8),
    .CLEAR(n36_6) 
);
  DFFPE ff_blue_6_s0 (
    .Q(w_led_blue[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n230_8),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_5_s0 (
    .Q(w_led_blue[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n230_8),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_4_s0 (
    .Q(w_led_blue[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n230_8),
    .PRESET(n36_6) 
);
  DFFCE ff_blue_3_s0 (
    .Q(w_led_blue[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n230_8),
    .CLEAR(n36_6) 
);
  DFFPE ff_blue_2_s0 (
    .Q(w_led_blue[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n230_8),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_1_s0 (
    .Q(w_led_blue[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n230_8),
    .PRESET(n36_6) 
);
  DFFPE ff_blue_0_s0 (
    .Q(w_led_blue[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n230_8),
    .PRESET(n36_6) 
);
  DFFC ff_rdata_7_s0 (
    .Q(w_bus_gpio_rdata[7]),
    .D(n126_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_6_s0 (
    .Q(w_bus_gpio_rdata[6]),
    .D(n127_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_5_s0 (
    .Q(w_bus_gpio_rdata[5]),
    .D(n128_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_4_s0 (
    .Q(w_bus_gpio_rdata[4]),
    .D(n129_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_3_s0 (
    .Q(w_bus_gpio_rdata[3]),
    .D(n130_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_2_s0 (
    .Q(w_bus_gpio_rdata[2]),
    .D(n131_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_1_s0 (
    .Q(w_bus_gpio_rdata[1]),
    .D(n132_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFC ff_rdata_0_s0 (
    .Q(w_bus_gpio_rdata[0]),
    .D(n133_6),
    .CLK(w_video_clk),
    .CLEAR(n36_6) 
);
  DFFPE ff_red_6_s0 (
    .Q(w_led_red[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n215_10),
    .PRESET(n36_6) 
);
  DFFCE ff_rdata_en_s1 (
    .Q(w_bus_gpio_rdata_en),
    .D(n107_3),
    .CLK(w_video_clk),
    .CE(ff_rdata_en_11),
    .CLEAR(n36_6) 
);
defparam ff_rdata_en_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(w_led_wr),
    .D(n230_8),
    .CLK(w_video_clk),
    .CE(ff_wr_8),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_gpio */
module ip_ws2812_led (
  w_video_clk,
  n36_6,
  w_led_wr,
  w_led_blue,
  w_led_red,
  w_led_green,
  ws2812_led_d
)
;
input w_video_clk;
input n36_6;
input w_led_wr;
input [7:0] w_led_blue;
input [7:0] w_led_red;
input [7:0] w_led_green;
output ws2812_led_d;
wire n138_5;
wire n139_5;
wire n142_5;
wire n145_5;
wire n146_5;
wire n147_5;
wire n149_5;
wire n117_92;
wire n118_90;
wire n119_90;
wire n121_90;
wire n134_86;
wire n136_85;
wire ff_send_data_23_8;
wire ff_state_5_8;
wire ff_count_13_7;
wire n126_89;
wire n127_88;
wire n129_88;
wire n130_88;
wire n138_6;
wire n138_7;
wire n138_8;
wire n142_6;
wire n145_6;
wire n145_7;
wire n146_8;
wire n149_6;
wire n314_4;
wire n117_94;
wire n119_91;
wire n119_92;
wire n134_87;
wire ff_send_data_23_9;
wire ff_send_data_23_10;
wire n129_89;
wire ff_send_data_23_11;
wire n117_96;
wire n120_92;
wire n127_91;
wire n142_9;
wire n121_93;
wire n123_84;
wire n147_8;
wire n146_10;
wire n337_8;
wire n336_5;
wire n335_5;
wire n334_5;
wire n333_5;
wire n332_5;
wire n331_5;
wire n330_5;
wire n329_5;
wire n328_5;
wire n327_5;
wire n326_5;
wire n325_5;
wire n324_5;
wire n323_5;
wire n322_5;
wire n321_5;
wire n320_5;
wire n319_5;
wire n318_5;
wire n317_5;
wire n316_5;
wire n315_5;
wire n314_6;
wire n146_12;
wire n151_8;
wire n122_95;
wire [5:0] ff_state;
wire [13:0] ff_count;
wire [23:0] ff_send_data;
wire VCC;
wire GND;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(n138_6),
    .I1(n138_7),
    .I2(n138_8),
    .I3(ff_count[13]) 
);
defparam n138_s2.INIT=16'h3F80;
  LUT4 n139_s2 (
    .F(n139_5),
    .I0(n142_5),
    .I1(ff_count[11]),
    .I2(n138_7),
    .I3(ff_count[12]) 
);
defparam n139_s2.INIT=16'hCF20;
  LUT4 n142_s2 (
    .F(n142_5),
    .I0(n142_6),
    .I1(n138_6),
    .I2(ff_count[9]),
    .I3(n142_9) 
);
defparam n142_s2.INIT=16'h0DF0;
  LUT4 n145_s2 (
    .F(n145_5),
    .I0(n145_6),
    .I1(n138_6),
    .I2(ff_count[6]),
    .I3(n145_7) 
);
defparam n145_s2.INIT=16'h0DF0;
  LUT4 n146_s2 (
    .F(n146_5),
    .I0(n146_12),
    .I1(n138_6),
    .I2(n146_10),
    .I3(n146_8) 
);
defparam n146_s2.INIT=16'h1F00;
  LUT4 n147_s2 (
    .F(n147_5),
    .I0(n138_6),
    .I1(n146_10),
    .I2(ff_count[4]),
    .I3(n147_8) 
);
defparam n147_s2.INIT=16'h0BB0;
  LUT4 n149_s2 (
    .F(n149_5),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(n149_6),
    .I3(ff_count[2]) 
);
defparam n149_s2.INIT=16'h0E01;
  LUT4 n117_s80 (
    .F(n117_92),
    .I0(n117_96),
    .I1(n117_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n117_s80.INIT=16'hCFA0;
  LUT4 n118_s78 (
    .F(n118_90),
    .I0(ff_state[5]),
    .I1(n117_94),
    .I2(n117_96),
    .I3(ff_state[4]) 
);
defparam n118_s78.INIT=16'hCDF0;
  LUT4 n119_s78 (
    .F(n119_90),
    .I0(ff_state[2]),
    .I1(n119_91),
    .I2(n119_92),
    .I3(ff_state[3]) 
);
defparam n119_s78.INIT=16'h0708;
  LUT3 n121_s78 (
    .F(n121_90),
    .I0(n121_93),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n121_s78.INIT=8'h14;
  LUT4 n134_s80 (
    .F(n134_86),
    .I0(n146_12),
    .I1(n146_10),
    .I2(ff_count[3]),
    .I3(n134_87) 
);
defparam n134_s80.INIT=16'h0BB0;
  LUT4 n136_s79 (
    .F(n136_85),
    .I0(n146_12),
    .I1(n146_10),
    .I2(ff_count[0]),
    .I3(ff_count[1]) 
);
defparam n136_s79.INIT=16'h7007;
  LUT4 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(n145_6),
    .I1(ff_send_data_23_9),
    .I2(ff_send_data_23_10),
    .I3(n314_4) 
);
defparam ff_send_data_23_s3.INIT=16'hFF80;
  LUT3 ff_led_s5 (
    .F(ff_state_5_8),
    .I0(n138_6),
    .I1(w_led_wr),
    .I2(n146_10) 
);
defparam ff_led_s5.INIT=8'hD0;
  LUT4 ff_count_11_s5 (
    .F(ff_count_13_7),
    .I0(w_led_wr),
    .I1(n138_6),
    .I2(n121_93),
    .I3(n146_10) 
);
defparam ff_count_11_s5.INIT=16'h0BFF;
  LUT3 n126_s81 (
    .F(n126_89),
    .I0(n142_6),
    .I1(ff_count[11]),
    .I2(n138_7) 
);
defparam n126_s81.INIT=8'h1C;
  LUT4 n127_s80 (
    .F(n127_88),
    .I0(n142_6),
    .I1(n145_7),
    .I2(n127_91),
    .I3(ff_count[10]) 
);
defparam n127_s80.INIT=16'h3F40;
  LUT4 n129_s80 (
    .F(n129_88),
    .I0(n145_6),
    .I1(n145_7),
    .I2(n129_89),
    .I3(ff_count[8]) 
);
defparam n129_s80.INIT=16'h3740;
  LUT4 n130_s80 (
    .F(n130_88),
    .I0(ff_count[6]),
    .I1(n145_7),
    .I2(ff_count[7]),
    .I3(n145_6) 
);
defparam n130_s80.INIT=16'hB0B4;
  LUT4 n138_s3 (
    .F(n138_6),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n117_94) 
);
defparam n138_s3.INIT=16'h0100;
  LUT3 n138_s4 (
    .F(n138_7),
    .I0(ff_count[10]),
    .I1(n145_7),
    .I2(n127_91) 
);
defparam n138_s4.INIT=8'h40;
  LUT2 n138_s5 (
    .F(n138_8),
    .I0(ff_count[11]),
    .I1(ff_count[12]) 
);
defparam n138_s5.INIT=4'h1;
  LUT4 n142_s3 (
    .F(n142_6),
    .I0(ff_count[10]),
    .I1(ff_count[11]),
    .I2(ff_count[12]),
    .I3(ff_count[13]) 
);
defparam n142_s3.INIT=16'h0001;
  LUT2 n145_s3 (
    .F(n145_6),
    .I0(n127_91),
    .I1(n142_6) 
);
defparam n145_s3.INIT=4'h8;
  LUT4 n145_s4 (
    .F(n145_7),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(ff_count[5]),
    .I3(n134_87) 
);
defparam n145_s4.INIT=16'h0100;
  LUT4 n146_s5 (
    .F(n146_8),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(n134_87),
    .I3(ff_count[5]) 
);
defparam n146_s5.INIT=16'hEF10;
  LUT3 n149_s3 (
    .F(n149_6),
    .I0(n138_6),
    .I1(n146_12),
    .I2(n146_10) 
);
defparam n149_s3.INIT=8'h10;
  LUT2 n314_s1 (
    .F(n314_4),
    .I0(w_led_wr),
    .I1(n138_6) 
);
defparam n314_s1.INIT=4'h8;
  LUT3 n117_s82 (
    .F(n117_94),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n117_s82.INIT=8'h01;
  LUT2 n119_s79 (
    .F(n119_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n119_s79.INIT=4'h8;
  LUT2 n119_s80 (
    .F(n119_92),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n119_s80.INIT=4'h8;
  LUT3 n134_s81 (
    .F(n134_87),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n134_s81.INIT=8'h01;
  LUT4 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(ff_count[1]),
    .I1(ff_count[0]),
    .I2(ff_state[0]),
    .I3(ff_send_data_23_11) 
);
defparam ff_send_data_23_s4.INIT=16'h4000;
  LUT3 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n117_94) 
);
defparam ff_send_data_23_s5.INIT=8'hE7;
  LUT2 n129_s81 (
    .F(n129_89),
    .I0(ff_count[6]),
    .I1(ff_count[7]) 
);
defparam n129_s81.INIT=4'h1;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[2]),
    .I1(ff_count[3]),
    .I2(ff_count[4]),
    .I3(ff_count[5]) 
);
defparam ff_send_data_23_s6.INIT=16'h0001;
  LUT4 n117_s83 (
    .F(n117_96),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n117_s83.INIT=16'h8000;
  LUT4 n120_s79 (
    .F(n120_92),
    .I0(n119_92),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n120_s79.INIT=16'h1444;
  LUT4 n127_s82 (
    .F(n127_91),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(ff_count[6]),
    .I3(ff_count[7]) 
);
defparam n127_s82.INIT=16'h0001;
  LUT4 n142_s5 (
    .F(n142_9),
    .I0(ff_count[8]),
    .I1(n145_7),
    .I2(ff_count[6]),
    .I3(ff_count[7]) 
);
defparam n142_s5.INIT=16'h0004;
  LUT3 n121_s80 (
    .F(n121_93),
    .I0(n117_94),
    .I1(ff_state[4]),
    .I2(ff_state[5]) 
);
defparam n121_s80.INIT=8'h40;
  LUT3 n123_s77 (
    .F(n123_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n123_s77.INIT=8'h70;
  LUT4 n147_s4 (
    .F(n147_8),
    .I0(ff_count[3]),
    .I1(ff_count[0]),
    .I2(ff_count[1]),
    .I3(ff_count[2]) 
);
defparam n147_s4.INIT=16'h0001;
  LUT3 n146_s6 (
    .F(n146_10),
    .I0(n145_7),
    .I1(n127_91),
    .I2(n142_6) 
);
defparam n146_s6.INIT=8'h80;
  LUT3 n337_s2 (
    .F(n337_8),
    .I0(w_led_blue[0]),
    .I1(w_led_wr),
    .I2(n138_6) 
);
defparam n337_s2.INIT=8'h80;
  LUT4 n336_s1 (
    .F(n336_5),
    .I0(w_led_blue[1]),
    .I1(ff_send_data[0]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n336_s1.INIT=16'hACCC;
  LUT4 n335_s1 (
    .F(n335_5),
    .I0(w_led_blue[2]),
    .I1(ff_send_data[1]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n335_s1.INIT=16'hACCC;
  LUT4 n334_s1 (
    .F(n334_5),
    .I0(w_led_blue[3]),
    .I1(ff_send_data[2]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n334_s1.INIT=16'hACCC;
  LUT4 n333_s1 (
    .F(n333_5),
    .I0(w_led_blue[4]),
    .I1(ff_send_data[3]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n333_s1.INIT=16'hACCC;
  LUT4 n332_s1 (
    .F(n332_5),
    .I0(w_led_blue[5]),
    .I1(ff_send_data[4]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n332_s1.INIT=16'hACCC;
  LUT4 n331_s1 (
    .F(n331_5),
    .I0(w_led_blue[6]),
    .I1(ff_send_data[5]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n331_s1.INIT=16'hACCC;
  LUT4 n330_s1 (
    .F(n330_5),
    .I0(w_led_blue[7]),
    .I1(ff_send_data[6]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n330_s1.INIT=16'hACCC;
  LUT4 n329_s1 (
    .F(n329_5),
    .I0(w_led_red[0]),
    .I1(ff_send_data[7]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n329_s1.INIT=16'hACCC;
  LUT4 n328_s1 (
    .F(n328_5),
    .I0(w_led_red[1]),
    .I1(ff_send_data[8]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n328_s1.INIT=16'hACCC;
  LUT4 n327_s1 (
    .F(n327_5),
    .I0(w_led_red[2]),
    .I1(ff_send_data[9]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n327_s1.INIT=16'hACCC;
  LUT4 n326_s1 (
    .F(n326_5),
    .I0(w_led_red[3]),
    .I1(ff_send_data[10]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n326_s1.INIT=16'hACCC;
  LUT4 n325_s1 (
    .F(n325_5),
    .I0(w_led_red[4]),
    .I1(ff_send_data[11]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n325_s1.INIT=16'hACCC;
  LUT4 n324_s1 (
    .F(n324_5),
    .I0(w_led_red[5]),
    .I1(ff_send_data[12]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n324_s1.INIT=16'hACCC;
  LUT4 n323_s1 (
    .F(n323_5),
    .I0(w_led_red[6]),
    .I1(ff_send_data[13]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n323_s1.INIT=16'hACCC;
  LUT4 n322_s1 (
    .F(n322_5),
    .I0(w_led_red[7]),
    .I1(ff_send_data[14]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n322_s1.INIT=16'hACCC;
  LUT4 n321_s1 (
    .F(n321_5),
    .I0(w_led_green[0]),
    .I1(ff_send_data[15]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n321_s1.INIT=16'hACCC;
  LUT4 n320_s1 (
    .F(n320_5),
    .I0(w_led_green[1]),
    .I1(ff_send_data[16]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n320_s1.INIT=16'hACCC;
  LUT4 n319_s1 (
    .F(n319_5),
    .I0(w_led_green[2]),
    .I1(ff_send_data[17]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n319_s1.INIT=16'hACCC;
  LUT4 n318_s1 (
    .F(n318_5),
    .I0(w_led_green[3]),
    .I1(ff_send_data[18]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n318_s1.INIT=16'hACCC;
  LUT4 n317_s1 (
    .F(n317_5),
    .I0(w_led_green[4]),
    .I1(ff_send_data[19]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n317_s1.INIT=16'hACCC;
  LUT4 n316_s1 (
    .F(n316_5),
    .I0(w_led_green[5]),
    .I1(ff_send_data[20]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n316_s1.INIT=16'hACCC;
  LUT4 n315_s1 (
    .F(n315_5),
    .I0(w_led_green[6]),
    .I1(ff_send_data[21]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n315_s1.INIT=16'hACCC;
  LUT4 n314_s2 (
    .F(n314_6),
    .I0(w_led_green[7]),
    .I1(ff_send_data[22]),
    .I2(w_led_wr),
    .I3(n138_6) 
);
defparam n314_s2.INIT=16'hACCC;
  LUT4 n146_s7 (
    .F(n146_12),
    .I0(ff_send_data[23]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam n146_s7.INIT=16'h1500;
  LUT4 n151_s4 (
    .F(n151_8),
    .I0(ff_count[0]),
    .I1(n138_6),
    .I2(n146_12),
    .I3(n146_10) 
);
defparam n151_s4.INIT=16'h5455;
  LUT4 n122_s82 (
    .F(n122_95),
    .I0(ff_state[0]),
    .I1(n117_94),
    .I2(ff_state[4]),
    .I3(ff_state[5]) 
);
defparam n122_s82.INIT=16'h4555;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n117_92),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n118_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n119_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n120_92),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n121_90),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n122_95),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n123_84),
    .CLK(w_video_clk),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n126_89),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n127_88),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_10_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n129_88),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n130_88),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_7_s1.INIT=1'b0;
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n134_86),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_3_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n136_85),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n314_6),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n315_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n316_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n317_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n318_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n319_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n320_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n321_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n322_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n323_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n324_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n325_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n326_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n327_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n328_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n329_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n330_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n331_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n332_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n333_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_send_data_3_s1 (
    .Q(ff_send_data[3]),
    .D(n334_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_3_s1.INIT=1'b0;
  DFFCE ff_send_data_2_s1 (
    .Q(ff_send_data[2]),
    .D(n335_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_2_s1.INIT=1'b0;
  DFFCE ff_send_data_1_s1 (
    .Q(ff_send_data[1]),
    .D(n336_5),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_1_s1.INIT=1'b0;
  DFFCE ff_send_data_0_s1 (
    .Q(ff_send_data[0]),
    .D(n337_8),
    .CLK(w_video_clk),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_0_s1.INIT=1'b0;
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n138_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n139_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n142_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n145_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n146_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n147_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n149_5),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n151_8),
    .CLK(w_video_clk),
    .CE(ff_count_13_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module vdp_color_bus (
  w_video_clk,
  n36_6,
  w_vdp_enable,
  n519_7,
  w_vram_write_req,
  w_vram_rd_req,
  w_vram_addr_set_req,
  w_prewindow_y,
  ff_prewindow_x,
  reg_r1_disp_on_Z,
  n74_5,
  w_logical_vram_addr_nam_11_5,
  ff_local_dot_counter_x_8_7,
  ff_vram_wdata_7_12,
  ff_tx_vram_read_en2,
  ff_tx_vram_read_en,
  w_prewindow_y_sp,
  w_sp_vram_accessing,
  n251_26,
  ff_vram_wr_req,
  reg_r25_cmd_Z,
  n73_7,
  w_vdp_mode_is_highres,
  n126_14,
  n1234_12,
  n2386_12,
  n1208_7,
  n1211_4,
  w_dram_rdata,
  w_vram_address_cpu,
  w_vdpcmd_vram_wdata,
  w_vram_wdata_cpu,
  w_dot_state,
  w_vram_address_text12_0,
  w_vram_address_text12_1,
  w_vram_address_text12_2,
  w_vram_address_text12_3,
  w_vram_address_text12_4,
  w_vram_address_text12_5,
  w_vram_address_text12_6,
  w_vram_address_text12_7,
  w_vram_address_text12_8,
  w_vram_address_text12_9,
  w_vram_address_text12_10,
  w_vram_address_text12_11,
  w_vram_address_text12_12,
  w_vram_address_text12_13,
  w_vram_address_text12_16,
  w_vdpcmd_vram_address_0,
  w_vdpcmd_vram_address_1,
  w_vdpcmd_vram_address_2,
  w_vdpcmd_vram_address_3,
  w_vdpcmd_vram_address_4,
  w_vdpcmd_vram_address_5,
  w_vdpcmd_vram_address_6,
  w_vdpcmd_vram_address_7,
  w_vdpcmd_vram_address_8,
  w_vdpcmd_vram_address_9,
  w_vdpcmd_vram_address_10,
  w_vdpcmd_vram_address_11,
  w_vdpcmd_vram_address_12,
  w_vdpcmd_vram_address_13,
  w_vdpcmd_vram_address_14,
  w_vdpcmd_vram_address_16,
  reg_r1_disp_mode,
  reg_r0_disp_mode,
  ff_wait_cnt,
  w_eight_dot_state,
  ff_preread_address_0,
  ff_preread_address_1,
  ff_preread_address_2,
  ff_preread_address_3,
  ff_preread_address_4,
  ff_preread_address_5,
  ff_preread_address_6,
  ff_preread_address_7,
  ff_preread_address_8,
  ff_preread_address_9,
  ff_preread_address_10,
  ff_preread_address_11,
  ff_preread_address_12,
  ff_preread_address_13,
  ff_preread_address_14,
  ff_preread_address_16,
  w_vram_address_graphic123m_0,
  w_vram_address_graphic123m_1,
  w_vram_address_graphic123m_2,
  w_vram_address_graphic123m_3,
  w_vram_address_graphic123m_4,
  w_vram_address_graphic123m_5,
  w_vram_address_graphic123m_6,
  w_vram_address_graphic123m_7,
  w_vram_address_graphic123m_8,
  w_vram_address_graphic123m_9,
  w_vram_address_graphic123m_10,
  w_vram_address_graphic123m_11,
  w_vram_address_graphic123m_12,
  w_vram_address_graphic123m_13,
  w_vram_address_graphic123m_16,
  w_vram_address_graphic4567_0,
  w_vram_address_graphic4567_1,
  w_vram_address_graphic4567_2,
  w_vram_address_graphic4567_3,
  w_vram_address_graphic4567_4,
  w_vram_address_graphic4567_5,
  w_vram_address_graphic4567_6,
  w_vram_address_graphic4567_7,
  w_vram_address_graphic4567_8,
  w_vram_address_graphic4567_9,
  w_vram_address_graphic4567_10,
  w_vram_address_graphic4567_11,
  w_vram_address_graphic4567_12,
  w_vram_address_graphic4567_13,
  w_vram_address_graphic4567_16,
  ff_y_test_address_2,
  ff_y_test_address_3,
  ff_y_test_address_4,
  ff_y_test_address_5,
  ff_y_test_address_6,
  ff_y_test_address_7,
  ff_y_test_address_8,
  ff_y_test_address_9,
  ff_y_test_address_10,
  ff_y_test_address_11,
  ff_y_test_address_12,
  ff_y_test_address_13,
  ff_y_test_address_14,
  ff_y_test_address_16,
  ff_main_state,
  w_dram_oe_n,
  w_dram_we_n,
  w_vdp_command_drive,
  n494_25,
  n272_4,
  n756_7,
  n781_11,
  n1413_9,
  n1413_13,
  n781_22,
  w_vdpcmd_vram_read_ack,
  w_vram_write_ack,
  w_vdpcmd_vram_write_ack,
  n914_15,
  n918_10,
  n915_12,
  w_vdpcmd_vram_rdata,
  ff_dram_address,
  w_dram_address,
  w_dram_wdata,
  w_vram_data_Z
)
;
input w_video_clk;
input n36_6;
input w_vdp_enable;
input n519_7;
input w_vram_write_req;
input w_vram_rd_req;
input w_vram_addr_set_req;
input w_prewindow_y;
input ff_prewindow_x;
input reg_r1_disp_on_Z;
input n74_5;
input w_logical_vram_addr_nam_11_5;
input ff_local_dot_counter_x_8_7;
input ff_vram_wdata_7_12;
input ff_tx_vram_read_en2;
input ff_tx_vram_read_en;
input w_prewindow_y_sp;
input w_sp_vram_accessing;
input n251_26;
input ff_vram_wr_req;
input reg_r25_cmd_Z;
input n73_7;
input w_vdp_mode_is_highres;
input n126_14;
input n1234_12;
input n2386_12;
input n1208_7;
input n1211_4;
input [15:0] w_dram_rdata;
input [16:0] w_vram_address_cpu;
input [7:0] w_vdpcmd_vram_wdata;
input [7:0] w_vram_wdata_cpu;
input [1:0] w_dot_state;
input w_vram_address_text12_0;
input w_vram_address_text12_1;
input w_vram_address_text12_2;
input w_vram_address_text12_3;
input w_vram_address_text12_4;
input w_vram_address_text12_5;
input w_vram_address_text12_6;
input w_vram_address_text12_7;
input w_vram_address_text12_8;
input w_vram_address_text12_9;
input w_vram_address_text12_10;
input w_vram_address_text12_11;
input w_vram_address_text12_12;
input w_vram_address_text12_13;
input w_vram_address_text12_16;
input w_vdpcmd_vram_address_0;
input w_vdpcmd_vram_address_1;
input w_vdpcmd_vram_address_2;
input w_vdpcmd_vram_address_3;
input w_vdpcmd_vram_address_4;
input w_vdpcmd_vram_address_5;
input w_vdpcmd_vram_address_6;
input w_vdpcmd_vram_address_7;
input w_vdpcmd_vram_address_8;
input w_vdpcmd_vram_address_9;
input w_vdpcmd_vram_address_10;
input w_vdpcmd_vram_address_11;
input w_vdpcmd_vram_address_12;
input w_vdpcmd_vram_address_13;
input w_vdpcmd_vram_address_14;
input w_vdpcmd_vram_address_16;
input [1:0] reg_r1_disp_mode;
input [3:1] reg_r0_disp_mode;
input [15:15] ff_wait_cnt;
input [2:0] w_eight_dot_state;
input ff_preread_address_0;
input ff_preread_address_1;
input ff_preread_address_2;
input ff_preread_address_3;
input ff_preread_address_4;
input ff_preread_address_5;
input ff_preread_address_6;
input ff_preread_address_7;
input ff_preread_address_8;
input ff_preread_address_9;
input ff_preread_address_10;
input ff_preread_address_11;
input ff_preread_address_12;
input ff_preread_address_13;
input ff_preread_address_14;
input ff_preread_address_16;
input w_vram_address_graphic123m_0;
input w_vram_address_graphic123m_1;
input w_vram_address_graphic123m_2;
input w_vram_address_graphic123m_3;
input w_vram_address_graphic123m_4;
input w_vram_address_graphic123m_5;
input w_vram_address_graphic123m_6;
input w_vram_address_graphic123m_7;
input w_vram_address_graphic123m_8;
input w_vram_address_graphic123m_9;
input w_vram_address_graphic123m_10;
input w_vram_address_graphic123m_11;
input w_vram_address_graphic123m_12;
input w_vram_address_graphic123m_13;
input w_vram_address_graphic123m_16;
input w_vram_address_graphic4567_0;
input w_vram_address_graphic4567_1;
input w_vram_address_graphic4567_2;
input w_vram_address_graphic4567_3;
input w_vram_address_graphic4567_4;
input w_vram_address_graphic4567_5;
input w_vram_address_graphic4567_6;
input w_vram_address_graphic4567_7;
input w_vram_address_graphic4567_8;
input w_vram_address_graphic4567_9;
input w_vram_address_graphic4567_10;
input w_vram_address_graphic4567_11;
input w_vram_address_graphic4567_12;
input w_vram_address_graphic4567_13;
input w_vram_address_graphic4567_16;
input ff_y_test_address_2;
input ff_y_test_address_3;
input ff_y_test_address_4;
input ff_y_test_address_5;
input ff_y_test_address_6;
input ff_y_test_address_7;
input ff_y_test_address_8;
input ff_y_test_address_9;
input ff_y_test_address_10;
input ff_y_test_address_11;
input ff_y_test_address_12;
input ff_y_test_address_13;
input ff_y_test_address_14;
input ff_y_test_address_16;
input [1:0] ff_main_state;
output w_dram_oe_n;
output w_dram_we_n;
output w_vdp_command_drive;
output n494_25;
output n272_4;
output n756_7;
output n781_11;
output n1413_9;
output n1413_13;
output n781_22;
output w_vdpcmd_vram_read_ack;
output w_vram_write_ack;
output w_vdpcmd_vram_write_ack;
output n914_15;
output n918_10;
output n915_12;
output [7:0] w_vdpcmd_vram_rdata;
output [16:16] ff_dram_address;
output [13:0] w_dram_address;
output [7:0] w_dram_wdata;
output [7:0] w_vram_data_Z;
wire n272_3;
wire n753_6;
wire n754_4;
wire n755_4;
wire n756_4;
wire n758_4;
wire n759_4;
wire n760_4;
wire n761_4;
wire n762_4;
wire n763_4;
wire n764_4;
wire n765_4;
wire n766_4;
wire n781_5;
wire n784_5;
wire n785_5;
wire n786_5;
wire n787_5;
wire n788_5;
wire n789_5;
wire n790_5;
wire n791_5;
wire n792_5;
wire n793_5;
wire n794_5;
wire n795_5;
wire n796_5;
wire n797_5;
wire n799_3;
wire n800_3;
wire n815_3;
wire n816_3;
wire n817_3;
wire n818_3;
wire n819_3;
wire n820_3;
wire n821_3;
wire n822_3;
wire n1413_3;
wire ff_vram_access_address_16_6;
wire ff_vram_access_address_13_6;
wire ff_dram_address_16_7;
wire n272_5;
wire n753_7;
wire n753_8;
wire n754_5;
wire n754_6;
wire n755_5;
wire n755_6;
wire n756_5;
wire n756_6;
wire n757_5;
wire n757_6;
wire n757_7;
wire n758_6;
wire n759_5;
wire n759_6;
wire n760_5;
wire n761_5;
wire n761_6;
wire n762_5;
wire n762_6;
wire n763_5;
wire n763_6;
wire n764_5;
wire n764_6;
wire n765_5;
wire n766_5;
wire n781_6;
wire n781_7;
wire n781_8;
wire n784_6;
wire n784_7;
wire n784_8;
wire n785_6;
wire n785_7;
wire n785_8;
wire n786_6;
wire n786_7;
wire n786_8;
wire n787_6;
wire n787_7;
wire n787_8;
wire n788_6;
wire n788_7;
wire n788_8;
wire n789_6;
wire n789_7;
wire n789_8;
wire n790_6;
wire n790_7;
wire n790_8;
wire n791_6;
wire n791_7;
wire n791_8;
wire n792_6;
wire n792_7;
wire n792_8;
wire n793_6;
wire n793_7;
wire n793_8;
wire n794_6;
wire n794_7;
wire n794_8;
wire n795_6;
wire n795_7;
wire n795_8;
wire n796_6;
wire n796_7;
wire n796_8;
wire n797_6;
wire n797_7;
wire n797_8;
wire n798_4;
wire n798_5;
wire n799_4;
wire n799_5;
wire n800_4;
wire n800_5;
wire n815_4;
wire n1413_6;
wire n1473_4;
wire ff_vram_access_address_16_7;
wire ff_dram_address_16_8;
wire ff_dram_address_16_9;
wire n272_6;
wire n272_7;
wire n272_8;
wire n753_11;
wire n753_12;
wire n754_7;
wire n755_7;
wire n756_8;
wire n756_9;
wire n757_9;
wire n757_12;
wire n757_13;
wire n758_7;
wire n759_7;
wire n759_8;
wire n761_7;
wire n762_7;
wire n762_8;
wire n763_7;
wire n764_7;
wire n764_8;
wire n765_6;
wire n765_7;
wire n781_9;
wire n781_10;
wire n781_13;
wire n781_14;
wire n784_9;
wire n784_10;
wire n785_9;
wire n785_10;
wire n785_11;
wire n786_9;
wire n786_10;
wire n786_11;
wire n787_9;
wire n787_10;
wire n787_11;
wire n788_9;
wire n788_10;
wire n788_11;
wire n789_9;
wire n789_10;
wire n789_11;
wire n789_12;
wire n790_9;
wire n790_10;
wire n790_11;
wire n790_12;
wire n791_9;
wire n791_10;
wire n791_11;
wire n792_9;
wire n792_10;
wire n792_11;
wire n792_12;
wire n793_9;
wire n793_10;
wire n793_11;
wire n794_9;
wire n794_10;
wire n794_11;
wire n794_12;
wire n795_9;
wire n795_10;
wire n795_11;
wire n796_9;
wire n796_10;
wire n797_9;
wire n797_10;
wire n798_7;
wire n798_9;
wire n799_6;
wire n800_6;
wire n1413_7;
wire ff_dram_address_16_10;
wire ff_dram_address_16_11;
wire n272_9;
wire n272_10;
wire n272_11;
wire n753_14;
wire n753_16;
wire n757_14;
wire n781_15;
wire n781_16;
wire n784_12;
wire n784_14;
wire n785_14;
wire n785_15;
wire n786_12;
wire n787_12;
wire n788_12;
wire n789_13;
wire n790_13;
wire n791_12;
wire n792_13;
wire n793_12;
wire n794_13;
wire n795_12;
wire n796_12;
wire n796_13;
wire n797_12;
wire n797_13;
wire n798_10;
wire ff_dram_address_16_12;
wire n784_16;
wire n754_11;
wire n1413_11;
wire n756_12;
wire n753_20;
wire n757_16;
wire n781_20;
wire n784_18;
wire n753_22;
wire n1413_15;
wire n823_8;
wire n824_9;
wire n798_12;
wire n798_14;
wire n784_20;
wire n757_18;
wire n757_20;
wire n755_11;
wire n755_13;
wire n754_13;
wire n753_24;
wire n760_8;
wire n758_9;
wire n753_26;
wire n798_16;
wire n757_22;
wire n781_24;
wire n795_15;
wire n794_16;
wire n793_15;
wire n792_16;
wire n791_15;
wire n790_16;
wire n789_16;
wire n788_15;
wire n787_15;
wire n786_15;
wire n785_17;
wire n785_19;
wire n797_15;
wire n796_15;
wire n784_22;
wire n918_7;
wire n1160_8;
wire n1372_7;
wire n914_12;
wire n915_11;
wire ff_vdpcmd_vram_reading_req;
wire w_vram_rd_ack;
wire w_vram_addr_set_ack;
wire [16:0] ff_vram_access_address;
wire VCC;
wire GND;
  LUT3 w_vram_data_Z_7_s (
    .F(w_vram_data_Z[7]),
    .I0(w_dram_rdata[15]),
    .I1(w_dram_rdata[7]),
    .I2(ff_dram_address[16]) 
);
defparam w_vram_data_Z_7_s.INIT=8'hAC;
  LUT3 w_vram_data_Z_6_s (
    .F(w_vram_data_Z[6]),
    .I0(w_dram_rdata[6]),
    .I1(w_dram_rdata[14]),
    .I2(ff_dram_address[16]) 
);
defparam w_vram_data_Z_6_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_5_s (
    .F(w_vram_data_Z[5]),
    .I0(w_dram_rdata[5]),
    .I1(w_dram_rdata[13]),
    .I2(ff_dram_address[16]) 
);
defparam w_vram_data_Z_5_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_4_s (
    .F(w_vram_data_Z[4]),
    .I0(w_dram_rdata[4]),
    .I1(w_dram_rdata[12]),
    .I2(ff_dram_address[16]) 
);
defparam w_vram_data_Z_4_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_3_s (
    .F(w_vram_data_Z[3]),
    .I0(w_dram_rdata[3]),
    .I1(w_dram_rdata[11]),
    .I2(ff_dram_address[16]) 
);
defparam w_vram_data_Z_3_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_2_s (
    .F(w_vram_data_Z[2]),
    .I0(w_dram_rdata[2]),
    .I1(w_dram_rdata[10]),
    .I2(ff_dram_address[16]) 
);
defparam w_vram_data_Z_2_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_1_s (
    .F(w_vram_data_Z[1]),
    .I0(w_dram_rdata[1]),
    .I1(w_dram_rdata[9]),
    .I2(ff_dram_address[16]) 
);
defparam w_vram_data_Z_1_s.INIT=8'hCA;
  LUT3 w_vram_data_Z_0_s (
    .F(w_vram_data_Z[0]),
    .I0(w_dram_rdata[0]),
    .I1(w_dram_rdata[8]),
    .I2(ff_dram_address[16]) 
);
defparam w_vram_data_Z_0_s.INIT=8'hCA;
  LUT2 n272_s0 (
    .F(n272_3),
    .I0(n272_4),
    .I1(n272_5) 
);
defparam n272_s0.INIT=4'h8;
  LUT4 n753_s3 (
    .F(n753_6),
    .I0(n753_7),
    .I1(w_vram_address_cpu[13]),
    .I2(n753_8),
    .I3(n753_26) 
);
defparam n753_s3.INIT=16'hFFF4;
  LUT4 n754_s1 (
    .F(n754_4),
    .I0(n753_7),
    .I1(w_vram_address_cpu[12]),
    .I2(n754_5),
    .I3(n754_6) 
);
defparam n754_s1.INIT=16'hFFF4;
  LUT4 n755_s1 (
    .F(n755_4),
    .I0(n753_7),
    .I1(w_vram_address_cpu[11]),
    .I2(n755_5),
    .I3(n755_6) 
);
defparam n755_s1.INIT=16'h000E;
  LUT3 n756_s1 (
    .F(n756_4),
    .I0(n756_5),
    .I1(n756_6),
    .I2(n756_7) 
);
defparam n756_s1.INIT=8'h3A;
  LUT4 n758_s1 (
    .F(n758_4),
    .I0(n753_7),
    .I1(w_vram_address_cpu[8]),
    .I2(n758_9),
    .I3(n758_6) 
);
defparam n758_s1.INIT=16'hFFF4;
  LUT3 n759_s1 (
    .F(n759_4),
    .I0(n759_5),
    .I1(n759_6),
    .I2(n756_7) 
);
defparam n759_s1.INIT=8'hCA;
  LUT4 n760_s1 (
    .F(n760_4),
    .I0(n753_7),
    .I1(w_vram_address_cpu[6]),
    .I2(n760_5),
    .I3(n760_8) 
);
defparam n760_s1.INIT=16'hFFF4;
  LUT3 n761_s1 (
    .F(n761_4),
    .I0(n761_5),
    .I1(n761_6),
    .I2(n756_7) 
);
defparam n761_s1.INIT=8'hCA;
  LUT3 n762_s1 (
    .F(n762_4),
    .I0(n762_5),
    .I1(n762_6),
    .I2(n756_7) 
);
defparam n762_s1.INIT=8'h3A;
  LUT4 n763_s1 (
    .F(n763_4),
    .I0(n763_5),
    .I1(ff_vram_access_address[3]),
    .I2(n763_6),
    .I3(n756_7) 
);
defparam n763_s1.INIT=16'h7D55;
  LUT3 n764_s1 (
    .F(n764_4),
    .I0(n764_5),
    .I1(n764_6),
    .I2(n756_7) 
);
defparam n764_s1.INIT=8'h3A;
  LUT4 n765_s1 (
    .F(n765_4),
    .I0(n765_5),
    .I1(ff_vram_access_address[0]),
    .I2(ff_vram_access_address[1]),
    .I3(n756_7) 
);
defparam n765_s1.INIT=16'h3CAA;
  LUT4 n766_s1 (
    .F(n766_4),
    .I0(n756_7),
    .I1(n757_6),
    .I2(w_vram_address_cpu[0]),
    .I3(n766_5) 
);
defparam n766_s1.INIT=16'hBE50;
  LUT4 n781_s2 (
    .F(n781_5),
    .I0(n781_6),
    .I1(n781_7),
    .I2(n753_7),
    .I3(n781_8) 
);
defparam n781_s2.INIT=16'h01FF;
  LUT4 n784_s2 (
    .F(n784_5),
    .I0(n784_6),
    .I1(n784_7),
    .I2(n784_8),
    .I3(n753_7) 
);
defparam n784_s2.INIT=16'hFCF5;
  LUT4 n785_s2 (
    .F(n785_5),
    .I0(n785_6),
    .I1(n785_7),
    .I2(n785_8),
    .I3(n753_7) 
);
defparam n785_s2.INIT=16'hFCFA;
  LUT4 n786_s2 (
    .F(n786_5),
    .I0(n786_6),
    .I1(n786_7),
    .I2(n786_8),
    .I3(n753_7) 
);
defparam n786_s2.INIT=16'hFCFA;
  LUT4 n787_s2 (
    .F(n787_5),
    .I0(n787_6),
    .I1(n787_7),
    .I2(n787_8),
    .I3(n753_7) 
);
defparam n787_s2.INIT=16'hFCFA;
  LUT4 n788_s2 (
    .F(n788_5),
    .I0(n788_6),
    .I1(n788_7),
    .I2(n788_8),
    .I3(n753_7) 
);
defparam n788_s2.INIT=16'hFCFA;
  LUT4 n789_s2 (
    .F(n789_5),
    .I0(n789_6),
    .I1(n789_7),
    .I2(n789_8),
    .I3(n753_7) 
);
defparam n789_s2.INIT=16'hFCFA;
  LUT4 n790_s2 (
    .F(n790_5),
    .I0(n790_6),
    .I1(n790_7),
    .I2(n790_8),
    .I3(n753_7) 
);
defparam n790_s2.INIT=16'hFCFA;
  LUT4 n791_s2 (
    .F(n791_5),
    .I0(n791_6),
    .I1(n791_7),
    .I2(n791_8),
    .I3(n753_7) 
);
defparam n791_s2.INIT=16'hFCFA;
  LUT4 n792_s2 (
    .F(n792_5),
    .I0(n792_6),
    .I1(n792_7),
    .I2(n792_8),
    .I3(n753_7) 
);
defparam n792_s2.INIT=16'hFCFA;
  LUT4 n793_s2 (
    .F(n793_5),
    .I0(n793_6),
    .I1(n793_7),
    .I2(n793_8),
    .I3(n753_7) 
);
defparam n793_s2.INIT=16'hFCFA;
  LUT4 n794_s2 (
    .F(n794_5),
    .I0(n794_6),
    .I1(n794_7),
    .I2(n794_8),
    .I3(n753_7) 
);
defparam n794_s2.INIT=16'hFCFA;
  LUT4 n795_s2 (
    .F(n795_5),
    .I0(n795_6),
    .I1(n795_7),
    .I2(n795_8),
    .I3(n753_7) 
);
defparam n795_s2.INIT=16'hFCFA;
  LUT4 n796_s2 (
    .F(n796_5),
    .I0(n796_6),
    .I1(n796_7),
    .I2(n796_8),
    .I3(n753_7) 
);
defparam n796_s2.INIT=16'hFCF5;
  LUT4 n797_s2 (
    .F(n797_5),
    .I0(n797_6),
    .I1(n753_7),
    .I2(n797_7),
    .I3(n797_8) 
);
defparam n797_s2.INIT=16'h00F4;
  LUT4 n799_s0 (
    .F(n799_3),
    .I0(n753_7),
    .I1(w_vram_address_cpu[15]),
    .I2(n799_4),
    .I3(n799_5) 
);
defparam n799_s0.INIT=16'hFFF4;
  LUT2 n800_s0 (
    .F(n800_3),
    .I0(n800_4),
    .I1(n800_5) 
);
defparam n800_s0.INIT=4'hB;
  LUT4 n815_s0 (
    .F(n815_3),
    .I0(w_vdpcmd_vram_wdata[7]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[7]),
    .I3(n756_7) 
);
defparam n815_s0.INIT=16'hF888;
  LUT4 n816_s0 (
    .F(n816_3),
    .I0(w_vdpcmd_vram_wdata[6]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[6]),
    .I3(n756_7) 
);
defparam n816_s0.INIT=16'hF888;
  LUT4 n817_s0 (
    .F(n817_3),
    .I0(w_vdpcmd_vram_wdata[5]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[5]),
    .I3(n756_7) 
);
defparam n817_s0.INIT=16'hF888;
  LUT4 n818_s0 (
    .F(n818_3),
    .I0(w_vdpcmd_vram_wdata[4]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[4]),
    .I3(n756_7) 
);
defparam n818_s0.INIT=16'hF888;
  LUT4 n819_s0 (
    .F(n819_3),
    .I0(w_vdpcmd_vram_wdata[3]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[3]),
    .I3(n756_7) 
);
defparam n819_s0.INIT=16'hF888;
  LUT4 n820_s0 (
    .F(n820_3),
    .I0(w_vdpcmd_vram_wdata[2]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[2]),
    .I3(n756_7) 
);
defparam n820_s0.INIT=16'hF888;
  LUT4 n821_s0 (
    .F(n821_3),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[1]),
    .I3(n756_7) 
);
defparam n821_s0.INIT=16'hF888;
  LUT4 n822_s0 (
    .F(n822_3),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(n815_4),
    .I2(w_vram_wdata_cpu[0]),
    .I3(n756_7) 
);
defparam n822_s0.INIT=16'hF888;
  LUT3 n1413_s0 (
    .F(n1413_3),
    .I0(n1413_13),
    .I1(n1413_15),
    .I2(n1413_6) 
);
defparam n1413_s0.INIT=8'h40;
  LUT2 n494_s21 (
    .F(n494_25),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]) 
);
defparam n494_s21.INIT=4'hB;
  LUT3 ff_vram_access_address_16_s2 (
    .F(ff_vram_access_address_16_6),
    .I0(ff_vram_access_address_16_7),
    .I1(n753_7),
    .I2(ff_vram_access_address_13_6) 
);
defparam ff_vram_access_address_16_s2.INIT=8'h70;
  LUT4 ff_vram_access_address_13_s2 (
    .F(ff_vram_access_address_13_6),
    .I0(n1473_4),
    .I1(n519_7),
    .I2(w_vdp_enable),
    .I3(n753_7) 
);
defparam ff_vram_access_address_13_s2.INIT=16'hF888;
  LUT4 ff_dram_address_16_s3 (
    .F(ff_dram_address_16_7),
    .I0(n753_7),
    .I1(ff_dram_address_16_8),
    .I2(ff_dram_address_16_9),
    .I3(w_vdp_enable) 
);
defparam ff_dram_address_16_s3.INIT=16'hFE00;
  LUT4 n272_s1 (
    .F(n272_4),
    .I0(n272_6),
    .I1(n272_7),
    .I2(n494_25),
    .I3(n272_8) 
);
defparam n272_s1.INIT=16'h000D;
  LUT4 n272_s2 (
    .F(n272_5),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(w_vram_rd_req),
    .I3(w_vram_rd_ack) 
);
defparam n272_s2.INIT=16'h9009;
  LUT4 n753_s4 (
    .F(n753_7),
    .I0(n272_6),
    .I1(n272_7),
    .I2(n272_8),
    .I3(n753_22) 
);
defparam n753_s4.INIT=16'h0D00;
  LUT4 n753_s5 (
    .F(n753_8),
    .I0(ff_vram_access_address[12]),
    .I1(n753_11),
    .I2(ff_vram_access_address[13]),
    .I3(n756_7) 
);
defparam n753_s5.INIT=16'h7800;
  LUT4 n754_s2 (
    .F(n754_5),
    .I0(n754_7),
    .I1(n754_11),
    .I2(n754_13),
    .I3(n757_6) 
);
defparam n754_s2.INIT=16'h7800;
  LUT3 n754_s3 (
    .F(n754_6),
    .I0(ff_vram_access_address[12]),
    .I1(n753_11),
    .I2(n756_7) 
);
defparam n754_s3.INIT=8'h60;
  LUT3 n755_s2 (
    .F(n755_5),
    .I0(ff_vram_access_address[11]),
    .I1(n755_7),
    .I2(n756_7) 
);
defparam n755_s2.INIT=8'h90;
  LUT4 n755_s3 (
    .F(n755_6),
    .I0(n755_13),
    .I1(n754_11),
    .I2(n755_11),
    .I3(n757_6) 
);
defparam n755_s3.INIT=16'h8700;
  LUT4 n756_s2 (
    .F(n756_5),
    .I0(w_vram_address_cpu[10]),
    .I1(n755_13),
    .I2(n754_11),
    .I3(n753_7) 
);
defparam n756_s2.INIT=16'h3CAA;
  LUT4 n756_s3 (
    .F(n756_6),
    .I0(ff_vram_access_address[9]),
    .I1(ff_vram_access_address[8]),
    .I2(n756_8),
    .I3(ff_vram_access_address[10]) 
);
defparam n756_s3.INIT=16'h807F;
  LUT4 n756_s4 (
    .F(n756_7),
    .I0(n494_25),
    .I1(n756_9),
    .I2(n756_12),
    .I3(n272_8) 
);
defparam n756_s4.INIT=16'h0004;
  LUT4 n757_s2 (
    .F(n757_5),
    .I0(n757_20),
    .I1(n757_9),
    .I2(n757_16),
    .I3(n757_18) 
);
defparam n757_s2.INIT=16'h7F80;
  LUT2 n757_s3 (
    .F(n757_6),
    .I0(n753_7),
    .I1(n757_12) 
);
defparam n757_s3.INIT=4'h8;
  LUT4 n757_s4 (
    .F(n757_7),
    .I0(n757_13),
    .I1(n756_7),
    .I2(n753_7),
    .I3(w_vram_address_cpu[9]) 
);
defparam n757_s4.INIT=16'h7077;
  LUT3 n758_s3 (
    .F(n758_6),
    .I0(ff_vram_access_address[8]),
    .I1(n756_8),
    .I2(n756_7) 
);
defparam n758_s3.INIT=8'h60;
  LUT3 n759_s2 (
    .F(n759_5),
    .I0(n759_7),
    .I1(w_vram_address_cpu[7]),
    .I2(n753_7) 
);
defparam n759_s2.INIT=8'h5C;
  LUT3 n759_s3 (
    .F(n759_6),
    .I0(ff_vram_access_address[6]),
    .I1(n759_8),
    .I2(ff_vram_access_address[7]) 
);
defparam n759_s3.INIT=8'h78;
  LUT3 n760_s2 (
    .F(n760_5),
    .I0(ff_vram_access_address[6]),
    .I1(n759_8),
    .I2(n756_7) 
);
defparam n760_s2.INIT=8'h60;
  LUT3 n761_s2 (
    .F(n761_5),
    .I0(n761_7),
    .I1(w_vram_address_cpu[5]),
    .I2(n753_7) 
);
defparam n761_s2.INIT=8'h5C;
  LUT4 n761_s3 (
    .F(n761_6),
    .I0(ff_vram_access_address[4]),
    .I1(ff_vram_access_address[3]),
    .I2(n763_6),
    .I3(ff_vram_access_address[5]) 
);
defparam n761_s3.INIT=16'h7F80;
  LUT4 n762_s2 (
    .F(n762_5),
    .I0(w_vram_address_cpu[4]),
    .I1(n762_7),
    .I2(n762_8),
    .I3(n753_7) 
);
defparam n762_s2.INIT=16'h3CAA;
  LUT3 n762_s3 (
    .F(n762_6),
    .I0(ff_vram_access_address[3]),
    .I1(n763_6),
    .I2(ff_vram_access_address[4]) 
);
defparam n762_s3.INIT=8'h87;
  LUT3 n763_s2 (
    .F(n763_5),
    .I0(n763_7),
    .I1(w_vram_address_cpu[3]),
    .I2(n753_7) 
);
defparam n763_s2.INIT=8'h53;
  LUT3 n763_s3 (
    .F(n763_6),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[2]),
    .I2(ff_vram_access_address[1]) 
);
defparam n763_s3.INIT=8'h80;
  LUT4 n764_s2 (
    .F(n764_5),
    .I0(w_vram_address_cpu[2]),
    .I1(n764_7),
    .I2(n764_8),
    .I3(n753_7) 
);
defparam n764_s2.INIT=16'h3CAA;
  LUT3 n764_s3 (
    .F(n764_6),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[1]),
    .I2(ff_vram_access_address[2]) 
);
defparam n764_s3.INIT=8'h87;
  LUT4 n765_s2 (
    .F(n765_5),
    .I0(w_vram_address_cpu[1]),
    .I1(n765_6),
    .I2(n765_7),
    .I3(n753_7) 
);
defparam n765_s2.INIT=16'h3CAA;
  LUT4 n766_s2 (
    .F(n766_5),
    .I0(n756_7),
    .I1(w_vram_address_cpu[0]),
    .I2(n1473_4),
    .I3(ff_vram_access_address[0]) 
);
defparam n766_s2.INIT=16'h54FB;
  LUT4 n781_s3 (
    .F(n781_6),
    .I0(n781_9),
    .I1(w_vram_address_text12_16),
    .I2(n781_10),
    .I3(n781_11) 
);
defparam n781_s3.INIT=16'h0503;
  LUT4 n781_s4 (
    .F(n781_7),
    .I0(w_vdpcmd_vram_address_0),
    .I1(w_vdpcmd_vram_address_16),
    .I2(n781_22),
    .I3(n781_10) 
);
defparam n781_s4.INIT=16'h5300;
  LUT4 n781_s5 (
    .F(n781_8),
    .I0(n781_13),
    .I1(n753_7),
    .I2(n781_14),
    .I3(n756_7) 
);
defparam n781_s5.INIT=16'h0FBB;
  LUT3 n784_s3 (
    .F(n784_6),
    .I0(n784_9),
    .I1(n784_10),
    .I2(n781_10) 
);
defparam n784_s3.INIT=8'hC5;
  LUT4 n784_s4 (
    .F(n784_7),
    .I0(n784_20),
    .I1(n753_24),
    .I2(n781_22),
    .I3(n757_12) 
);
defparam n784_s4.INIT=16'hAC00;
  LUT4 n784_s5 (
    .F(n784_8),
    .I0(ff_vram_access_address[14]),
    .I1(ff_vram_access_address[13]),
    .I2(n781_22),
    .I3(n756_7) 
);
defparam n784_s5.INIT=16'hAC00;
  LUT4 n785_s3 (
    .F(n785_6),
    .I0(n785_9),
    .I1(n785_10),
    .I2(n785_11),
    .I3(n781_10) 
);
defparam n785_s3.INIT=16'h0FEE;
  LUT4 n785_s4 (
    .F(n785_7),
    .I0(n753_24),
    .I1(n754_13),
    .I2(n781_22),
    .I3(n757_12) 
);
defparam n785_s4.INIT=16'hAC00;
  LUT4 n785_s5 (
    .F(n785_8),
    .I0(ff_vram_access_address[12]),
    .I1(ff_vram_access_address[13]),
    .I2(n781_22),
    .I3(n756_7) 
);
defparam n785_s5.INIT=16'hCA00;
  LUT4 n786_s3 (
    .F(n786_6),
    .I0(n786_9),
    .I1(n786_10),
    .I2(n786_11),
    .I3(n781_10) 
);
defparam n786_s3.INIT=16'h0FEE;
  LUT4 n786_s4 (
    .F(n786_7),
    .I0(n755_11),
    .I1(n754_13),
    .I2(n781_22),
    .I3(n757_12) 
);
defparam n786_s4.INIT=16'hCA00;
  LUT4 n786_s5 (
    .F(n786_8),
    .I0(ff_vram_access_address[11]),
    .I1(ff_vram_access_address[12]),
    .I2(n781_22),
    .I3(n756_7) 
);
defparam n786_s5.INIT=16'hCA00;
  LUT4 n787_s3 (
    .F(n787_6),
    .I0(n787_9),
    .I1(n787_10),
    .I2(n787_11),
    .I3(n781_10) 
);
defparam n787_s3.INIT=16'h0FEE;
  LUT4 n787_s4 (
    .F(n787_7),
    .I0(n755_13),
    .I1(n755_11),
    .I2(n781_22),
    .I3(n757_12) 
);
defparam n787_s4.INIT=16'hCA00;
  LUT4 n787_s5 (
    .F(n787_8),
    .I0(ff_vram_access_address[10]),
    .I1(ff_vram_access_address[11]),
    .I2(n781_22),
    .I3(n756_7) 
);
defparam n787_s5.INIT=16'hCA00;
  LUT4 n788_s3 (
    .F(n788_6),
    .I0(n788_9),
    .I1(n788_10),
    .I2(n788_11),
    .I3(n781_10) 
);
defparam n788_s3.INIT=16'h0FEE;
  LUT4 n788_s4 (
    .F(n788_7),
    .I0(n757_18),
    .I1(n755_13),
    .I2(n781_22),
    .I3(n757_12) 
);
defparam n788_s4.INIT=16'hCA00;
  LUT4 n788_s5 (
    .F(n788_8),
    .I0(ff_vram_access_address[9]),
    .I1(ff_vram_access_address[10]),
    .I2(n781_22),
    .I3(n756_7) 
);
defparam n788_s5.INIT=16'hCA00;
  LUT4 n789_s3 (
    .F(n789_6),
    .I0(n789_9),
    .I1(n789_10),
    .I2(n789_11),
    .I3(n781_10) 
);
defparam n789_s3.INIT=16'h0FEE;
  LUT4 n789_s4 (
    .F(n789_7),
    .I0(n757_18),
    .I1(n789_12),
    .I2(n781_22),
    .I3(n757_12) 
);
defparam n789_s4.INIT=16'hAC00;
  LUT4 n789_s5 (
    .F(n789_8),
    .I0(ff_vram_access_address[8]),
    .I1(ff_vram_access_address[9]),
    .I2(n781_22),
    .I3(n756_7) 
);
defparam n789_s5.INIT=16'hCA00;
  LUT4 n790_s3 (
    .F(n790_6),
    .I0(n790_9),
    .I1(n790_10),
    .I2(n790_11),
    .I3(n781_10) 
);
defparam n790_s3.INIT=16'h0FEE;
  LUT4 n790_s4 (
    .F(n790_7),
    .I0(n790_12),
    .I1(n789_12),
    .I2(n781_22),
    .I3(n757_12) 
);
defparam n790_s4.INIT=16'hCA00;
  LUT4 n790_s5 (
    .F(n790_8),
    .I0(ff_vram_access_address[7]),
    .I1(ff_vram_access_address[8]),
    .I2(n781_22),
    .I3(n756_7) 
);
defparam n790_s5.INIT=16'hCA00;
  LUT4 n791_s3 (
    .F(n791_6),
    .I0(n791_9),
    .I1(n791_10),
    .I2(n791_11),
    .I3(n781_10) 
);
defparam n791_s3.INIT=16'h0FEE;
  LUT4 n791_s4 (
    .F(n791_7),
    .I0(n757_20),
    .I1(n790_12),
    .I2(n781_22),
    .I3(n757_12) 
);
defparam n791_s4.INIT=16'hCA00;
  LUT4 n791_s5 (
    .F(n791_8),
    .I0(ff_vram_access_address[6]),
    .I1(ff_vram_access_address[7]),
    .I2(n781_22),
    .I3(n756_7) 
);
defparam n791_s5.INIT=16'hCA00;
  LUT4 n792_s3 (
    .F(n792_6),
    .I0(n792_9),
    .I1(n792_10),
    .I2(n792_11),
    .I3(n781_10) 
);
defparam n792_s3.INIT=16'h0FEE;
  LUT4 n792_s4 (
    .F(n792_7),
    .I0(n757_20),
    .I1(n792_12),
    .I2(n781_22),
    .I3(n757_12) 
);
defparam n792_s4.INIT=16'hAC00;
  LUT4 n792_s5 (
    .F(n792_8),
    .I0(ff_vram_access_address[5]),
    .I1(ff_vram_access_address[6]),
    .I2(n781_22),
    .I3(n756_7) 
);
defparam n792_s5.INIT=16'hCA00;
  LUT4 n793_s3 (
    .F(n793_6),
    .I0(n793_9),
    .I1(n793_10),
    .I2(n793_11),
    .I3(n781_10) 
);
defparam n793_s3.INIT=16'h0FEE;
  LUT4 n793_s4 (
    .F(n793_7),
    .I0(n762_7),
    .I1(n792_12),
    .I2(n781_22),
    .I3(n757_12) 
);
defparam n793_s4.INIT=16'hCA00;
  LUT4 n793_s5 (
    .F(n793_8),
    .I0(ff_vram_access_address[4]),
    .I1(ff_vram_access_address[5]),
    .I2(n781_22),
    .I3(n756_7) 
);
defparam n793_s5.INIT=16'hCA00;
  LUT4 n794_s3 (
    .F(n794_6),
    .I0(n794_9),
    .I1(n794_10),
    .I2(n794_11),
    .I3(n781_10) 
);
defparam n794_s3.INIT=16'h0FEE;
  LUT4 n794_s4 (
    .F(n794_7),
    .I0(n794_12),
    .I1(n762_7),
    .I2(n781_22),
    .I3(n757_12) 
);
defparam n794_s4.INIT=16'hCA00;
  LUT4 n794_s5 (
    .F(n794_8),
    .I0(ff_vram_access_address[3]),
    .I1(ff_vram_access_address[4]),
    .I2(n781_22),
    .I3(n756_7) 
);
defparam n794_s5.INIT=16'hCA00;
  LUT4 n795_s3 (
    .F(n795_6),
    .I0(n795_9),
    .I1(n795_10),
    .I2(n795_11),
    .I3(n781_10) 
);
defparam n795_s3.INIT=16'h0FEE;
  LUT4 n795_s4 (
    .F(n795_7),
    .I0(n794_12),
    .I1(n764_8),
    .I2(n781_22),
    .I3(n757_12) 
);
defparam n795_s4.INIT=16'hAC00;
  LUT4 n795_s5 (
    .F(n795_8),
    .I0(ff_vram_access_address[2]),
    .I1(ff_vram_access_address[3]),
    .I2(n781_22),
    .I3(n756_7) 
);
defparam n795_s5.INIT=16'hCA00;
  LUT3 n796_s3 (
    .F(n796_6),
    .I0(n796_9),
    .I1(n796_10),
    .I2(n781_10) 
);
defparam n796_s3.INIT=8'hC5;
  LUT4 n796_s4 (
    .F(n796_7),
    .I0(n764_8),
    .I1(n765_6),
    .I2(n781_22),
    .I3(n757_12) 
);
defparam n796_s4.INIT=16'hAC00;
  LUT4 n796_s5 (
    .F(n796_8),
    .I0(ff_vram_access_address[1]),
    .I1(ff_vram_access_address[2]),
    .I2(n781_22),
    .I3(n756_7) 
);
defparam n796_s5.INIT=16'hCA00;
  LUT4 n797_s3 (
    .F(n797_6),
    .I0(n765_7),
    .I1(n765_6),
    .I2(n756_7),
    .I3(n781_22) 
);
defparam n797_s3.INIT=16'h0305;
  LUT4 n797_s4 (
    .F(n797_7),
    .I0(n797_9),
    .I1(n797_10),
    .I2(n757_6),
    .I3(n781_10) 
);
defparam n797_s4.INIT=16'h0C0A;
  LUT4 n797_s5 (
    .F(n797_8),
    .I0(ff_vram_access_address[1]),
    .I1(ff_vram_access_address[0]),
    .I2(n781_22),
    .I3(n756_7) 
);
defparam n797_s5.INIT=16'h5300;
  LUT4 n798_s1 (
    .F(n798_4),
    .I0(n798_14),
    .I1(n753_12),
    .I2(n798_7),
    .I3(n798_12) 
);
defparam n798_s1.INIT=16'h807F;
  LUT3 n798_s2 (
    .F(n798_5),
    .I0(n798_9),
    .I1(w_vram_address_cpu[16]),
    .I2(n753_7) 
);
defparam n798_s2.INIT=8'h5C;
  LUT3 n799_s1 (
    .F(n799_4),
    .I0(ff_vram_access_address[15]),
    .I1(n799_6),
    .I2(n756_7) 
);
defparam n799_s1.INIT=8'h60;
  LUT4 n799_s2 (
    .F(n799_5),
    .I0(n753_12),
    .I1(n798_7),
    .I2(n798_14),
    .I3(n757_6) 
);
defparam n799_s2.INIT=16'h7800;
  LUT4 n800_s1 (
    .F(n800_4),
    .I0(n753_24),
    .I1(n753_12),
    .I2(n784_20),
    .I3(n757_6) 
);
defparam n800_s1.INIT=16'h7800;
  LUT4 n800_s2 (
    .F(n800_5),
    .I0(n800_6),
    .I1(n756_7),
    .I2(n753_7),
    .I3(w_vram_address_cpu[14]) 
);
defparam n800_s2.INIT=16'h7077;
  LUT2 n815_s1 (
    .F(n815_4),
    .I0(n272_4),
    .I1(n1413_13) 
);
defparam n815_s1.INIT=4'h8;
  LUT4 n1413_s3 (
    .F(n1413_6),
    .I0(n272_8),
    .I1(n757_12),
    .I2(n272_5),
    .I3(w_vdp_enable) 
);
defparam n1413_s3.INIT=16'h1000;
  LUT2 n1473_s1 (
    .F(n1473_4),
    .I0(w_vram_addr_set_req),
    .I1(w_vram_addr_set_ack) 
);
defparam n1473_s1.INIT=4'h6;
  LUT4 ff_vram_access_address_16_s3 (
    .F(ff_vram_access_address_16_7),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam ff_vram_access_address_16_s3.INIT=16'h0007;
  LUT4 ff_dram_address_16_s4 (
    .F(ff_dram_address_16_8),
    .I0(reg_r1_disp_mode[0]),
    .I1(ff_dram_address_16_10),
    .I2(reg_r0_disp_mode[2]),
    .I3(ff_dram_address_16_11) 
);
defparam ff_dram_address_16_s4.INIT=16'h1F00;
  LUT3 ff_dram_address_16_s5 (
    .F(ff_dram_address_16_9),
    .I0(n1413_13),
    .I1(n757_12),
    .I2(n1413_15) 
);
defparam ff_dram_address_16_s5.INIT=8'hB0;
  LUT3 n272_s3 (
    .F(n272_6),
    .I0(w_prewindow_y),
    .I1(ff_prewindow_x),
    .I2(reg_r1_disp_on_Z) 
);
defparam n272_s3.INIT=8'h80;
  LUT4 n272_s4 (
    .F(n272_7),
    .I0(n74_5),
    .I1(w_logical_vram_addr_nam_11_5),
    .I2(n272_9),
    .I3(ff_local_dot_counter_x_8_7) 
);
defparam n272_s4.INIT=16'hF100;
  LUT4 n272_s5 (
    .F(n272_8),
    .I0(w_logical_vram_addr_nam_11_5),
    .I1(n74_5),
    .I2(n272_10),
    .I3(n272_11) 
);
defparam n272_s5.INIT=16'h0100;
  LUT4 n753_s8 (
    .F(n753_11),
    .I0(ff_vram_access_address[11]),
    .I1(ff_vram_access_address[10]),
    .I2(n759_8),
    .I3(n753_14) 
);
defparam n753_s8.INIT=16'h8000;
  LUT4 n753_s9 (
    .F(n753_12),
    .I0(n754_13),
    .I1(n753_20),
    .I2(n753_16),
    .I3(n754_7) 
);
defparam n753_s9.INIT=16'h8000;
  LUT2 n754_s4 (
    .F(n754_7),
    .I0(n755_11),
    .I1(n755_13) 
);
defparam n754_s4.INIT=4'h8;
  LUT4 n755_s4 (
    .F(n755_7),
    .I0(ff_vram_access_address[10]),
    .I1(ff_vram_access_address[9]),
    .I2(ff_vram_access_address[8]),
    .I3(n756_8) 
);
defparam n755_s4.INIT=16'h8000;
  LUT3 n756_s5 (
    .F(n756_8),
    .I0(ff_vram_access_address[7]),
    .I1(ff_vram_access_address[6]),
    .I2(n759_8) 
);
defparam n756_s5.INIT=8'h80;
  LUT2 n756_s6 (
    .F(n756_9),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack) 
);
defparam n756_s6.INIT=4'h6;
  LUT2 n757_s6 (
    .F(n757_9),
    .I0(n789_12),
    .I1(n790_12) 
);
defparam n757_s6.INIT=4'h8;
  LUT4 n757_s9 (
    .F(n757_12),
    .I0(n1413_7),
    .I1(ff_vram_wdata_7_12),
    .I2(n272_8),
    .I3(n756_9) 
);
defparam n757_s9.INIT=16'h0007;
  LUT3 n757_s10 (
    .F(n757_13),
    .I0(ff_vram_access_address[8]),
    .I1(n756_8),
    .I2(ff_vram_access_address[9]) 
);
defparam n757_s10.INIT=8'h78;
  LUT4 n758_s4 (
    .F(n758_7),
    .I0(n790_12),
    .I1(n757_20),
    .I2(n757_16),
    .I3(n789_12) 
);
defparam n758_s4.INIT=16'h7F80;
  LUT4 n759_s4 (
    .F(n759_7),
    .I0(n757_20),
    .I1(n757_14),
    .I2(n762_8),
    .I3(n790_12) 
);
defparam n759_s4.INIT=16'h807F;
  LUT4 n759_s5 (
    .F(n759_8),
    .I0(ff_vram_access_address[5]),
    .I1(ff_vram_access_address[4]),
    .I2(ff_vram_access_address[3]),
    .I3(n763_6) 
);
defparam n759_s5.INIT=16'h8000;
  LUT3 n761_s4 (
    .F(n761_7),
    .I0(n762_7),
    .I1(n762_8),
    .I2(n792_12) 
);
defparam n761_s4.INIT=8'h87;
  LUT4 n762_s4 (
    .F(n762_7),
    .I0(ff_vram_access_address[4]),
    .I1(w_vram_address_cpu[4]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n762_s4.INIT=16'hACCA;
  LUT4 n762_s5 (
    .F(n762_8),
    .I0(n765_6),
    .I1(n765_7),
    .I2(n764_8),
    .I3(n794_12) 
);
defparam n762_s5.INIT=16'h8000;
  LUT4 n763_s4 (
    .F(n763_7),
    .I0(n764_8),
    .I1(n764_7),
    .I2(n794_12),
    .I3(n757_12) 
);
defparam n763_s4.INIT=16'h7800;
  LUT2 n764_s4 (
    .F(n764_7),
    .I0(n765_6),
    .I1(n765_7) 
);
defparam n764_s4.INIT=4'h8;
  LUT4 n764_s5 (
    .F(n764_8),
    .I0(ff_vram_access_address[2]),
    .I1(w_vram_address_cpu[2]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n764_s5.INIT=16'hACCA;
  LUT4 n765_s3 (
    .F(n765_6),
    .I0(ff_vram_access_address[1]),
    .I1(w_vram_address_cpu[1]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n765_s3.INIT=16'hACCA;
  LUT4 n765_s4 (
    .F(n765_7),
    .I0(ff_vram_access_address[0]),
    .I1(w_vram_address_cpu[0]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n765_s4.INIT=16'hACCA;
  LUT4 n781_s6 (
    .F(n781_9),
    .I0(n781_15),
    .I1(n781_16),
    .I2(n494_25),
    .I3(n272_8) 
);
defparam n781_s6.INIT=16'hC5CC;
  LUT4 n781_s7 (
    .F(n781_10),
    .I0(n1413_11),
    .I1(ff_vram_wdata_7_12),
    .I2(n1413_7),
    .I3(n272_4) 
);
defparam n781_s7.INIT=16'hE000;
  LUT2 n781_s8 (
    .F(n781_11),
    .I0(w_logical_vram_addr_nam_11_5),
    .I1(n74_5) 
);
defparam n781_s8.INIT=4'h1;
  LUT3 n781_s10 (
    .F(n781_13),
    .I0(n798_12),
    .I1(n765_7),
    .I2(n781_22) 
);
defparam n781_s10.INIT=8'h35;
  LUT3 n781_s11 (
    .F(n781_14),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[16]),
    .I2(n781_22) 
);
defparam n781_s11.INIT=8'hAC;
  LUT4 n784_s6 (
    .F(n784_9),
    .I0(n784_12),
    .I1(n784_22),
    .I2(n784_14),
    .I3(n784_18) 
);
defparam n784_s6.INIT=16'h0FEE;
  LUT3 n784_s7 (
    .F(n784_10),
    .I0(w_vdpcmd_vram_address_14),
    .I1(w_vdpcmd_vram_address_13),
    .I2(n781_22) 
);
defparam n784_s7.INIT=8'h53;
  LUT4 n785_s6 (
    .F(n785_9),
    .I0(n785_19),
    .I1(n785_17),
    .I2(n785_14),
    .I3(n784_18) 
);
defparam n785_s6.INIT=16'h3A00;
  LUT4 n785_s7 (
    .F(n785_10),
    .I0(n785_15),
    .I1(w_vram_address_text12_12),
    .I2(n784_18),
    .I3(n781_11) 
);
defparam n785_s7.INIT=16'h0A0C;
  LUT3 n785_s8 (
    .F(n785_11),
    .I0(w_vdpcmd_vram_address_12),
    .I1(w_vdpcmd_vram_address_13),
    .I2(n781_22) 
);
defparam n785_s8.INIT=8'h35;
  LUT4 n786_s6 (
    .F(n786_9),
    .I0(n786_12),
    .I1(w_vram_address_text12_11),
    .I2(n784_18),
    .I3(n781_11) 
);
defparam n786_s6.INIT=16'h0A0C;
  LUT4 n786_s7 (
    .F(n786_10),
    .I0(n786_15),
    .I1(n785_19),
    .I2(n785_14),
    .I3(n784_18) 
);
defparam n786_s7.INIT=16'hCA00;
  LUT3 n786_s8 (
    .F(n786_11),
    .I0(w_vdpcmd_vram_address_11),
    .I1(w_vdpcmd_vram_address_12),
    .I2(n781_22) 
);
defparam n786_s8.INIT=8'h35;
  LUT4 n787_s6 (
    .F(n787_9),
    .I0(n787_12),
    .I1(w_vram_address_text12_10),
    .I2(n784_18),
    .I3(n781_11) 
);
defparam n787_s6.INIT=16'h0A0C;
  LUT4 n787_s7 (
    .F(n787_10),
    .I0(n787_15),
    .I1(n786_15),
    .I2(n785_14),
    .I3(n784_18) 
);
defparam n787_s7.INIT=16'hCA00;
  LUT3 n787_s8 (
    .F(n787_11),
    .I0(w_vdpcmd_vram_address_10),
    .I1(w_vdpcmd_vram_address_11),
    .I2(n781_22) 
);
defparam n787_s8.INIT=8'h35;
  LUT4 n788_s6 (
    .F(n788_9),
    .I0(n788_12),
    .I1(w_vram_address_text12_9),
    .I2(n784_18),
    .I3(n781_11) 
);
defparam n788_s6.INIT=16'h0A0C;
  LUT4 n788_s7 (
    .F(n788_10),
    .I0(n788_15),
    .I1(n787_15),
    .I2(n785_14),
    .I3(n784_18) 
);
defparam n788_s7.INIT=16'hCA00;
  LUT3 n788_s8 (
    .F(n788_11),
    .I0(w_vdpcmd_vram_address_9),
    .I1(w_vdpcmd_vram_address_10),
    .I2(n781_22) 
);
defparam n788_s8.INIT=8'h35;
  LUT4 n789_s6 (
    .F(n789_9),
    .I0(n789_13),
    .I1(w_vram_address_text12_8),
    .I2(n784_18),
    .I3(n781_11) 
);
defparam n789_s6.INIT=16'h0A0C;
  LUT4 n789_s7 (
    .F(n789_10),
    .I0(n789_16),
    .I1(n788_15),
    .I2(n785_14),
    .I3(n784_18) 
);
defparam n789_s7.INIT=16'hCA00;
  LUT3 n789_s8 (
    .F(n789_11),
    .I0(w_vdpcmd_vram_address_8),
    .I1(w_vdpcmd_vram_address_9),
    .I2(n781_22) 
);
defparam n789_s8.INIT=8'h35;
  LUT4 n789_s9 (
    .F(n789_12),
    .I0(ff_vram_access_address[8]),
    .I1(w_vram_address_cpu[8]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n789_s9.INIT=16'hACCA;
  LUT4 n790_s6 (
    .F(n790_9),
    .I0(n790_13),
    .I1(w_vram_address_text12_7),
    .I2(n784_18),
    .I3(n781_11) 
);
defparam n790_s6.INIT=16'h0A0C;
  LUT4 n790_s7 (
    .F(n790_10),
    .I0(n790_16),
    .I1(n789_16),
    .I2(n785_14),
    .I3(n784_18) 
);
defparam n790_s7.INIT=16'hCA00;
  LUT3 n790_s8 (
    .F(n790_11),
    .I0(w_vdpcmd_vram_address_7),
    .I1(w_vdpcmd_vram_address_8),
    .I2(n781_22) 
);
defparam n790_s8.INIT=8'h35;
  LUT4 n790_s9 (
    .F(n790_12),
    .I0(ff_vram_access_address[7]),
    .I1(w_vram_address_cpu[7]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n790_s9.INIT=16'hACCA;
  LUT4 n791_s6 (
    .F(n791_9),
    .I0(n791_12),
    .I1(w_vram_address_text12_6),
    .I2(n784_18),
    .I3(n781_11) 
);
defparam n791_s6.INIT=16'h0A0C;
  LUT4 n791_s7 (
    .F(n791_10),
    .I0(n791_15),
    .I1(n790_16),
    .I2(n785_14),
    .I3(n784_18) 
);
defparam n791_s7.INIT=16'hCA00;
  LUT3 n791_s8 (
    .F(n791_11),
    .I0(w_vdpcmd_vram_address_6),
    .I1(w_vdpcmd_vram_address_7),
    .I2(n781_22) 
);
defparam n791_s8.INIT=8'h35;
  LUT4 n792_s6 (
    .F(n792_9),
    .I0(n792_13),
    .I1(w_vram_address_text12_5),
    .I2(n784_18),
    .I3(n781_11) 
);
defparam n792_s6.INIT=16'h0A0C;
  LUT4 n792_s7 (
    .F(n792_10),
    .I0(n792_16),
    .I1(n791_15),
    .I2(n785_14),
    .I3(n784_18) 
);
defparam n792_s7.INIT=16'hCA00;
  LUT3 n792_s8 (
    .F(n792_11),
    .I0(w_vdpcmd_vram_address_5),
    .I1(w_vdpcmd_vram_address_6),
    .I2(n781_22) 
);
defparam n792_s8.INIT=8'h35;
  LUT4 n792_s9 (
    .F(n792_12),
    .I0(ff_vram_access_address[5]),
    .I1(w_vram_address_cpu[5]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n792_s9.INIT=16'hACCA;
  LUT4 n793_s6 (
    .F(n793_9),
    .I0(n793_12),
    .I1(w_vram_address_text12_4),
    .I2(n784_18),
    .I3(n781_11) 
);
defparam n793_s6.INIT=16'h0A0C;
  LUT4 n793_s7 (
    .F(n793_10),
    .I0(n793_15),
    .I1(n792_16),
    .I2(n785_14),
    .I3(n784_18) 
);
defparam n793_s7.INIT=16'hCA00;
  LUT3 n793_s8 (
    .F(n793_11),
    .I0(w_vdpcmd_vram_address_4),
    .I1(w_vdpcmd_vram_address_5),
    .I2(n781_22) 
);
defparam n793_s8.INIT=8'h35;
  LUT4 n794_s6 (
    .F(n794_9),
    .I0(n794_13),
    .I1(w_vram_address_text12_3),
    .I2(n784_18),
    .I3(n781_11) 
);
defparam n794_s6.INIT=16'h0A0C;
  LUT4 n794_s7 (
    .F(n794_10),
    .I0(n794_16),
    .I1(n793_15),
    .I2(n785_14),
    .I3(n784_18) 
);
defparam n794_s7.INIT=16'hCA00;
  LUT3 n794_s8 (
    .F(n794_11),
    .I0(w_vdpcmd_vram_address_3),
    .I1(w_vdpcmd_vram_address_4),
    .I2(n781_22) 
);
defparam n794_s8.INIT=8'h35;
  LUT4 n794_s9 (
    .F(n794_12),
    .I0(ff_vram_access_address[3]),
    .I1(w_vram_address_cpu[3]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n794_s9.INIT=16'hACCA;
  LUT4 n795_s6 (
    .F(n795_9),
    .I0(n795_12),
    .I1(w_vram_address_text12_2),
    .I2(n784_18),
    .I3(n781_11) 
);
defparam n795_s6.INIT=16'h0A0C;
  LUT4 n795_s7 (
    .F(n795_10),
    .I0(n795_15),
    .I1(n794_16),
    .I2(n785_14),
    .I3(n784_18) 
);
defparam n795_s7.INIT=16'hCA00;
  LUT3 n795_s8 (
    .F(n795_11),
    .I0(w_vdpcmd_vram_address_2),
    .I1(w_vdpcmd_vram_address_3),
    .I2(n781_22) 
);
defparam n795_s8.INIT=8'h35;
  LUT4 n796_s6 (
    .F(n796_9),
    .I0(n796_15),
    .I1(n796_12),
    .I2(n796_13),
    .I3(n784_18) 
);
defparam n796_s6.INIT=16'h0FEE;
  LUT3 n796_s7 (
    .F(n796_10),
    .I0(w_vdpcmd_vram_address_1),
    .I1(w_vdpcmd_vram_address_2),
    .I2(n781_22) 
);
defparam n796_s7.INIT=8'h35;
  LUT4 n797_s6 (
    .F(n797_9),
    .I0(n797_15),
    .I1(n797_12),
    .I2(n797_13),
    .I3(n784_18) 
);
defparam n797_s6.INIT=16'hF0EE;
  LUT3 n797_s7 (
    .F(n797_10),
    .I0(w_vdpcmd_vram_address_1),
    .I1(w_vdpcmd_vram_address_0),
    .I2(n781_22) 
);
defparam n797_s7.INIT=8'hAC;
  LUT2 n798_s4 (
    .F(n798_7),
    .I0(n753_24),
    .I1(n784_20) 
);
defparam n798_s4.INIT=4'h8;
  LUT4 n798_s6 (
    .F(n798_9),
    .I0(n753_11),
    .I1(n798_10),
    .I2(n756_9),
    .I3(ff_vram_access_address[16]) 
);
defparam n798_s6.INIT=16'h8070;
  LUT4 n799_s3 (
    .F(n799_6),
    .I0(ff_vram_access_address[13]),
    .I1(ff_vram_access_address[14]),
    .I2(ff_vram_access_address[12]),
    .I3(n753_11) 
);
defparam n799_s3.INIT=16'h8000;
  LUT4 n800_s3 (
    .F(n800_6),
    .I0(ff_vram_access_address[13]),
    .I1(ff_vram_access_address[12]),
    .I2(n753_11),
    .I3(ff_vram_access_address[14]) 
);
defparam n800_s3.INIT=16'h7F80;
  LUT3 n1413_s4 (
    .F(n1413_7),
    .I0(w_vram_rd_req),
    .I1(w_vram_rd_ack),
    .I2(ff_wait_cnt[15]) 
);
defparam n1413_s4.INIT=8'h90;
  LUT2 ff_dram_address_16_s6 (
    .F(ff_dram_address_16_10),
    .I0(reg_r0_disp_mode[3]),
    .I1(ff_dram_address_16_12) 
);
defparam ff_dram_address_16_s6.INIT=4'h4;
  LUT4 ff_dram_address_16_s7 (
    .F(ff_dram_address_16_11),
    .I0(reg_r0_disp_mode[3]),
    .I1(reg_r1_disp_mode[0]),
    .I2(n494_25),
    .I3(ff_dram_address_16_12) 
);
defparam ff_dram_address_16_s7.INIT=16'h0305;
  LUT3 n272_s6 (
    .F(n272_9),
    .I0(reg_r0_disp_mode[2]),
    .I1(ff_tx_vram_read_en2),
    .I2(ff_tx_vram_read_en) 
);
defparam n272_s6.INIT=8'h07;
  LUT3 n272_s7 (
    .F(n272_10),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(ff_prewindow_x) 
);
defparam n272_s7.INIT=8'h70;
  LUT4 n272_s8 (
    .F(n272_11),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(w_prewindow_y_sp),
    .I3(w_sp_vram_accessing) 
);
defparam n272_s8.INIT=16'h7000;
  LUT4 n753_s11 (
    .F(n753_14),
    .I0(ff_vram_access_address[9]),
    .I1(ff_vram_access_address[8]),
    .I2(ff_vram_access_address[7]),
    .I3(ff_vram_access_address[6]) 
);
defparam n753_s11.INIT=16'h8000;
  LUT3 n753_s13 (
    .F(n753_16),
    .I0(n757_20),
    .I1(n757_18),
    .I2(n762_8) 
);
defparam n753_s13.INIT=8'h80;
  LUT2 n757_s11 (
    .F(n757_14),
    .I0(n792_12),
    .I1(n762_7) 
);
defparam n757_s11.INIT=4'h8;
  LUT4 n781_s12 (
    .F(n781_15),
    .I0(n251_26),
    .I1(ff_preread_address_0),
    .I2(n781_24),
    .I3(n785_14) 
);
defparam n781_s12.INIT=16'hBB0F;
  LUT3 n781_s13 (
    .F(n781_16),
    .I0(w_vram_address_graphic123m_16),
    .I1(w_vram_address_graphic4567_16),
    .I2(n781_20) 
);
defparam n781_s13.INIT=8'hAC;
  LUT4 n784_s9 (
    .F(n784_12),
    .I0(w_vram_address_graphic123m_13),
    .I1(w_vram_address_graphic4567_13),
    .I2(n781_20),
    .I3(n781_11) 
);
defparam n784_s9.INIT=16'hAC00;
  LUT4 n784_s11 (
    .F(n784_14),
    .I0(ff_y_test_address_14),
    .I1(ff_preread_address_14),
    .I2(n785_14),
    .I3(n784_16) 
);
defparam n784_s11.INIT=16'h305F;
  LUT2 n785_s11 (
    .F(n785_14),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]) 
);
defparam n785_s11.INIT=4'h8;
  LUT3 n785_s12 (
    .F(n785_15),
    .I0(w_vram_address_graphic123m_12),
    .I1(w_vram_address_graphic4567_12),
    .I2(n781_20) 
);
defparam n785_s12.INIT=8'hAC;
  LUT3 n786_s9 (
    .F(n786_12),
    .I0(w_vram_address_graphic123m_11),
    .I1(w_vram_address_graphic4567_11),
    .I2(n781_20) 
);
defparam n786_s9.INIT=8'hAC;
  LUT3 n787_s9 (
    .F(n787_12),
    .I0(w_vram_address_graphic123m_10),
    .I1(w_vram_address_graphic4567_10),
    .I2(n781_20) 
);
defparam n787_s9.INIT=8'hAC;
  LUT3 n788_s9 (
    .F(n788_12),
    .I0(w_vram_address_graphic123m_9),
    .I1(w_vram_address_graphic4567_9),
    .I2(n781_20) 
);
defparam n788_s9.INIT=8'hAC;
  LUT3 n789_s10 (
    .F(n789_13),
    .I0(w_vram_address_graphic123m_8),
    .I1(w_vram_address_graphic4567_8),
    .I2(n781_20) 
);
defparam n789_s10.INIT=8'hAC;
  LUT3 n790_s10 (
    .F(n790_13),
    .I0(w_vram_address_graphic123m_7),
    .I1(w_vram_address_graphic4567_7),
    .I2(n781_20) 
);
defparam n790_s10.INIT=8'hAC;
  LUT3 n791_s9 (
    .F(n791_12),
    .I0(w_vram_address_graphic123m_6),
    .I1(w_vram_address_graphic4567_6),
    .I2(n781_20) 
);
defparam n791_s9.INIT=8'hAC;
  LUT3 n792_s10 (
    .F(n792_13),
    .I0(w_vram_address_graphic123m_5),
    .I1(w_vram_address_graphic4567_5),
    .I2(n781_20) 
);
defparam n792_s10.INIT=8'hAC;
  LUT3 n793_s9 (
    .F(n793_12),
    .I0(w_vram_address_graphic123m_4),
    .I1(w_vram_address_graphic4567_4),
    .I2(n781_20) 
);
defparam n793_s9.INIT=8'hAC;
  LUT3 n794_s10 (
    .F(n794_13),
    .I0(w_vram_address_graphic123m_3),
    .I1(w_vram_address_graphic4567_3),
    .I2(n781_20) 
);
defparam n794_s10.INIT=8'hAC;
  LUT3 n795_s9 (
    .F(n795_12),
    .I0(w_vram_address_graphic123m_2),
    .I1(w_vram_address_graphic4567_2),
    .I2(n781_20) 
);
defparam n795_s9.INIT=8'hAC;
  LUT4 n796_s9 (
    .F(n796_12),
    .I0(w_vram_address_graphic123m_1),
    .I1(w_vram_address_graphic4567_1),
    .I2(n781_20),
    .I3(n781_11) 
);
defparam n796_s9.INIT=16'hAC00;
  LUT4 n796_s10 (
    .F(n796_13),
    .I0(n251_26),
    .I1(ff_preread_address_1),
    .I2(n795_15),
    .I3(n785_14) 
);
defparam n796_s10.INIT=16'h0FBB;
  LUT4 n797_s9 (
    .F(n797_12),
    .I0(w_vram_address_graphic123m_0),
    .I1(w_vram_address_graphic4567_0),
    .I2(n781_20),
    .I3(n781_11) 
);
defparam n797_s9.INIT=16'hAC00;
  LUT4 n797_s10 (
    .F(n797_13),
    .I0(ff_preread_address_1),
    .I1(ff_preread_address_0),
    .I2(n251_26),
    .I3(n785_14) 
);
defparam n797_s10.INIT=16'h0A0C;
  LUT4 n798_s7 (
    .F(n798_10),
    .I0(ff_vram_access_address[13]),
    .I1(ff_vram_access_address[14]),
    .I2(ff_vram_access_address[12]),
    .I3(ff_vram_access_address[15]) 
);
defparam n798_s7.INIT=16'h8000;
  LUT2 n1413_s6 (
    .F(n1413_9),
    .I0(w_vdpcmd_vram_write_ack),
    .I1(ff_vram_wr_req) 
);
defparam n1413_s6.INIT=4'h6;
  LUT4 ff_dram_address_16_s8 (
    .F(ff_dram_address_16_12),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r1_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam ff_dram_address_16_s8.INIT=16'h0BB0;
  LUT4 n784_s13 (
    .F(n784_16),
    .I0(ff_preread_address_13),
    .I1(ff_y_test_address_13),
    .I2(n785_14),
    .I3(n251_26) 
);
defparam n784_s13.INIT=16'h0CFA;
  LUT4 n754_s7 (
    .F(n754_11),
    .I0(n753_20),
    .I1(n757_20),
    .I2(n757_18),
    .I3(n762_8) 
);
defparam n754_s7.INIT=16'h8000;
  LUT4 n1413_s7 (
    .F(n1413_11),
    .I0(n1413_9),
    .I1(reg_r25_cmd_Z),
    .I2(n73_7),
    .I3(w_vdp_mode_is_highres) 
);
defparam n1413_s7.INIT=16'hAAA8;
  LUT4 n756_s8 (
    .F(n756_12),
    .I0(n272_7),
    .I1(w_prewindow_y),
    .I2(ff_prewindow_x),
    .I3(reg_r1_disp_on_Z) 
);
defparam n756_s8.INIT=16'h4000;
  LUT4 n753_s15 (
    .F(n753_20),
    .I0(n792_12),
    .I1(n762_7),
    .I2(n789_12),
    .I3(n790_12) 
);
defparam n753_s15.INIT=16'h8000;
  LUT3 n757_s12 (
    .F(n757_16),
    .I0(n792_12),
    .I1(n762_7),
    .I2(n762_8) 
);
defparam n757_s12.INIT=8'h80;
  LUT4 n1413_s8 (
    .F(n1413_13),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(n1413_7),
    .I3(n1413_11) 
);
defparam n1413_s8.INIT=16'h9000;
  LUT4 n781_s16 (
    .F(n781_20),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(n126_14) 
);
defparam n781_s16.INIT=16'h1F00;
  LUT4 n781_s17 (
    .F(n781_22),
    .I0(reg_r0_disp_mode[3]),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(reg_r0_disp_mode[1]) 
);
defparam n781_s17.INIT=16'h0200;
  LUT3 n784_s14 (
    .F(n784_18),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n272_8) 
);
defparam n784_s14.INIT=8'h40;
  LUT3 n753_s16 (
    .F(n753_22),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n272_5) 
);
defparam n753_s16.INIT=8'h04;
  LUT3 n1413_s9 (
    .F(n1413_15),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n756_12) 
);
defparam n1413_s9.INIT=8'h04;
  LUT4 n823_s2 (
    .F(n823_8),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n756_7),
    .I3(n815_4) 
);
defparam n823_s2.INIT=16'hFFFB;
  LUT3 n824_s3 (
    .F(n824_9),
    .I0(n756_7),
    .I1(n272_4),
    .I2(n1413_13) 
);
defparam n824_s3.INIT=8'h15;
  LUT4 n798_s8 (
    .F(n798_12),
    .I0(w_vram_address_cpu[16]),
    .I1(ff_vram_access_address[16]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n798_s8.INIT=16'hCAAC;
  LUT4 n798_s9 (
    .F(n798_14),
    .I0(w_vram_address_cpu[15]),
    .I1(ff_vram_access_address[15]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n798_s9.INIT=16'hCAAC;
  LUT4 n784_s15 (
    .F(n784_20),
    .I0(w_vram_address_cpu[14]),
    .I1(ff_vram_access_address[14]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n784_s15.INIT=16'hCAAC;
  LUT4 n757_s13 (
    .F(n757_18),
    .I0(w_vram_address_cpu[9]),
    .I1(ff_vram_access_address[9]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n757_s13.INIT=16'hCAAC;
  LUT4 n757_s14 (
    .F(n757_20),
    .I0(w_vram_address_cpu[6]),
    .I1(ff_vram_access_address[6]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n757_s14.INIT=16'hCAAC;
  LUT4 n755_s7 (
    .F(n755_11),
    .I0(w_vram_address_cpu[11]),
    .I1(ff_vram_access_address[11]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n755_s7.INIT=16'hCAAC;
  LUT4 n755_s8 (
    .F(n755_13),
    .I0(w_vram_address_cpu[10]),
    .I1(ff_vram_access_address[10]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n755_s8.INIT=16'hCAAC;
  LUT4 n754_s8 (
    .F(n754_13),
    .I0(w_vram_address_cpu[12]),
    .I1(ff_vram_access_address[12]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n754_s8.INIT=16'hCAAC;
  LUT4 n753_s17 (
    .F(n753_24),
    .I0(w_vram_address_cpu[13]),
    .I1(ff_vram_access_address[13]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n753_s17.INIT=16'hCAAC;
  LUT4 n760_s4 (
    .F(n760_8),
    .I0(n757_20),
    .I1(n757_16),
    .I2(n753_7),
    .I3(n757_12) 
);
defparam n760_s4.INIT=16'h6000;
  LUT3 n758_s5 (
    .F(n758_9),
    .I0(n758_7),
    .I1(n753_7),
    .I2(n757_12) 
);
defparam n758_s5.INIT=8'h80;
  LUT4 n753_s18 (
    .F(n753_26),
    .I0(n753_12),
    .I1(n753_24),
    .I2(n753_7),
    .I3(n757_12) 
);
defparam n753_s18.INIT=16'h6000;
  LUT4 n798_s10 (
    .F(n798_16),
    .I0(n798_4),
    .I1(n753_7),
    .I2(n757_12),
    .I3(n798_5) 
);
defparam n798_s10.INIT=16'h7F00;
  LUT4 n757_s15 (
    .F(n757_22),
    .I0(n757_5),
    .I1(n753_7),
    .I2(n757_12),
    .I3(n757_7) 
);
defparam n757_s15.INIT=16'h80FF;
  LUT4 n781_s18 (
    .F(n781_24),
    .I0(ff_preread_address_16),
    .I1(ff_y_test_address_16),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n781_s18.INIT=16'hACAA;
  LUT4 n795_s11 (
    .F(n795_15),
    .I0(ff_preread_address_2),
    .I1(ff_y_test_address_2),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n795_s11.INIT=16'hACAA;
  LUT4 n794_s12 (
    .F(n794_16),
    .I0(ff_preread_address_3),
    .I1(ff_y_test_address_3),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n794_s12.INIT=16'hACAA;
  LUT4 n793_s11 (
    .F(n793_15),
    .I0(ff_preread_address_4),
    .I1(ff_y_test_address_4),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n793_s11.INIT=16'hACAA;
  LUT4 n792_s12 (
    .F(n792_16),
    .I0(ff_preread_address_5),
    .I1(ff_y_test_address_5),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n792_s12.INIT=16'hACAA;
  LUT4 n791_s11 (
    .F(n791_15),
    .I0(ff_preread_address_6),
    .I1(ff_y_test_address_6),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n791_s11.INIT=16'hACAA;
  LUT4 n790_s12 (
    .F(n790_16),
    .I0(ff_preread_address_7),
    .I1(ff_y_test_address_7),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n790_s12.INIT=16'hACAA;
  LUT4 n789_s12 (
    .F(n789_16),
    .I0(ff_preread_address_8),
    .I1(ff_y_test_address_8),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n789_s12.INIT=16'hACAA;
  LUT4 n788_s11 (
    .F(n788_15),
    .I0(ff_preread_address_9),
    .I1(ff_y_test_address_9),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n788_s11.INIT=16'hACAA;
  LUT4 n787_s11 (
    .F(n787_15),
    .I0(ff_preread_address_10),
    .I1(ff_y_test_address_10),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n787_s11.INIT=16'hACAA;
  LUT4 n786_s11 (
    .F(n786_15),
    .I0(ff_preread_address_11),
    .I1(ff_y_test_address_11),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n786_s11.INIT=16'hACAA;
  LUT4 n785_s13 (
    .F(n785_17),
    .I0(ff_preread_address_13),
    .I1(ff_y_test_address_13),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n785_s13.INIT=16'h5355;
  LUT4 n785_s14 (
    .F(n785_19),
    .I0(ff_preread_address_12),
    .I1(ff_y_test_address_12),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n785_s14.INIT=16'hACAA;
  LUT3 n797_s11 (
    .F(n797_15),
    .I0(w_logical_vram_addr_nam_11_5),
    .I1(n74_5),
    .I2(w_vram_address_text12_0) 
);
defparam n797_s11.INIT=8'hE0;
  LUT3 n796_s11 (
    .F(n796_15),
    .I0(w_logical_vram_addr_nam_11_5),
    .I1(n74_5),
    .I2(w_vram_address_text12_1) 
);
defparam n796_s11.INIT=8'hE0;
  LUT3 n784_s16 (
    .F(n784_22),
    .I0(w_logical_vram_addr_nam_11_5),
    .I1(n74_5),
    .I2(w_vram_address_text12_13) 
);
defparam n784_s16.INIT=8'hE0;
  LUT2 n918_s3 (
    .F(n918_7),
    .I0(n1160_8),
    .I1(w_vdpcmd_vram_read_ack) 
);
defparam n918_s3.INIT=4'h6;
  LUT4 n1160_s3 (
    .F(n1160_8),
    .I0(w_dot_state[0]),
    .I1(w_vdpcmd_vram_read_ack),
    .I2(ff_vdpcmd_vram_reading_req),
    .I3(w_dot_state[1]) 
);
defparam n1160_s3.INIT=16'h1400;
  LUT3 n1372_s2 (
    .F(n1372_7),
    .I0(w_vdp_enable),
    .I1(n753_7),
    .I2(n757_12) 
);
defparam n1372_s2.INIT=8'h80;
  LUT4 n914_s6 (
    .F(n914_12),
    .I0(w_vram_addr_set_ack),
    .I1(w_vram_addr_set_req),
    .I2(n1372_7),
    .I3(n519_7) 
);
defparam n914_s6.INIT=16'hCCCA;
  LUT4 n914_s7 (
    .F(n914_15),
    .I0(w_vram_addr_set_req),
    .I1(w_vram_addr_set_ack),
    .I2(n1208_7),
    .I3(n1211_4) 
);
defparam n914_s7.INIT=16'h333A;
  LUT4 n915_s5 (
    .F(n915_11),
    .I0(w_vdp_enable),
    .I1(n753_7),
    .I2(n757_12),
    .I3(w_vram_rd_ack) 
);
defparam n915_s5.INIT=16'h7F80;
  DFFRE ff_vdpcmd_vram_rdata_7_s0 (
    .Q(w_vdpcmd_vram_rdata[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_6_s0 (
    .Q(w_vdpcmd_vram_rdata[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_5_s0 (
    .Q(w_vdpcmd_vram_rdata[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_4_s0 (
    .Q(w_vdpcmd_vram_rdata[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_3_s0 (
    .Q(w_vdpcmd_vram_rdata[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_2_s0 (
    .Q(w_vdpcmd_vram_rdata[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_1_s0 (
    .Q(w_vdpcmd_vram_rdata[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_rdata_0_s0 (
    .Q(w_vdpcmd_vram_rdata[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n1160_8),
    .RESET(n36_6) 
);
  DFFSE ff_dram_address_16_s0 (
    .Q(ff_dram_address[16]),
    .D(n781_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_13_s0 (
    .Q(w_dram_address[13]),
    .D(n784_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_12_s0 (
    .Q(w_dram_address[12]),
    .D(n785_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_11_s0 (
    .Q(w_dram_address[11]),
    .D(n786_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_10_s0 (
    .Q(w_dram_address[10]),
    .D(n787_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_9_s0 (
    .Q(w_dram_address[9]),
    .D(n788_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_8_s0 (
    .Q(w_dram_address[8]),
    .D(n789_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_7_s0 (
    .Q(w_dram_address[7]),
    .D(n790_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_6_s0 (
    .Q(w_dram_address[6]),
    .D(n791_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_5_s0 (
    .Q(w_dram_address[5]),
    .D(n792_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_4_s0 (
    .Q(w_dram_address[4]),
    .D(n793_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_3_s0 (
    .Q(w_dram_address[3]),
    .D(n794_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_2_s0 (
    .Q(w_dram_address[2]),
    .D(n795_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_1_s0 (
    .Q(w_dram_address[1]),
    .D(n796_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFSE ff_dram_address_0_s0 (
    .Q(w_dram_address[0]),
    .D(n797_5),
    .CLK(w_video_clk),
    .CE(ff_dram_address_16_7),
    .SET(n36_6) 
);
  DFFRE ff_dram_wdata_7_s0 (
    .Q(w_dram_wdata[7]),
    .D(n815_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_6_s0 (
    .Q(w_dram_wdata[6]),
    .D(n816_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_5_s0 (
    .Q(w_dram_wdata[5]),
    .D(n817_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_4_s0 (
    .Q(w_dram_wdata[4]),
    .D(n818_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_3_s0 (
    .Q(w_dram_wdata[3]),
    .D(n819_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_2_s0 (
    .Q(w_dram_wdata[2]),
    .D(n820_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_1_s0 (
    .Q(w_dram_wdata[1]),
    .D(n821_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dram_wdata_0_s0 (
    .Q(w_dram_wdata[0]),
    .D(n822_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFSE ff_dram_oe_n_s0 (
    .Q(w_dram_oe_n),
    .D(n823_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .SET(n36_6) 
);
  DFFSE ff_dram_we_n_s0 (
    .Q(w_dram_we_n),
    .D(n824_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .SET(n36_6) 
);
  DFFRE ff_vram_access_address_16_s0 (
    .Q(ff_vram_access_address[16]),
    .D(n798_16),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_15_s0 (
    .Q(ff_vram_access_address[15]),
    .D(n799_3),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_14_s0 (
    .Q(ff_vram_access_address[14]),
    .D(n800_3),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_13_s0 (
    .Q(ff_vram_access_address[13]),
    .D(n753_6),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_12_s0 (
    .Q(ff_vram_access_address[12]),
    .D(n754_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_11_s0 (
    .Q(ff_vram_access_address[11]),
    .D(n755_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_10_s0 (
    .Q(ff_vram_access_address[10]),
    .D(n756_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_9_s0 (
    .Q(ff_vram_access_address[9]),
    .D(n757_22),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_8_s0 (
    .Q(ff_vram_access_address[8]),
    .D(n758_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_7_s0 (
    .Q(ff_vram_access_address[7]),
    .D(n759_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_6_s0 (
    .Q(ff_vram_access_address[6]),
    .D(n760_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_5_s0 (
    .Q(ff_vram_access_address[5]),
    .D(n761_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_4_s0 (
    .Q(ff_vram_access_address[4]),
    .D(n762_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_3_s0 (
    .Q(ff_vram_access_address[3]),
    .D(n763_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_2_s0 (
    .Q(ff_vram_access_address[2]),
    .D(n764_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_1_s0 (
    .Q(ff_vram_access_address[1]),
    .D(n765_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_access_address_0_s0 (
    .Q(ff_vram_access_address[0]),
    .D(n766_4),
    .CLK(w_video_clk),
    .CE(ff_vram_access_address_13_6),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_vram_reading_req_s0 (
    .Q(ff_vdpcmd_vram_reading_req),
    .D(n918_10),
    .CLK(w_video_clk),
    .CE(n1413_3),
    .RESET(n36_6) 
);
  DFFRE ff_vdp_command_drive_s0 (
    .Q(w_vdp_command_drive),
    .D(n272_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFR ff_vdpcmd_vram_read_ack_s2 (
    .Q(w_vdpcmd_vram_read_ack),
    .D(n918_7),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vdpcmd_vram_read_ack_s2.INIT=1'b0;
  DFFR ff_vram_rd_ack_s2 (
    .Q(w_vram_rd_ack),
    .D(n915_11),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vram_rd_ack_s2.INIT=1'b0;
  DFFR ff_vram_write_ack_s2 (
    .Q(w_vram_write_ack),
    .D(n1234_12),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vram_write_ack_s2.INIT=1'b0;
  DFFR ff_vram_address_set_ack_s2 (
    .Q(w_vram_addr_set_ack),
    .D(n914_12),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vram_address_set_ack_s2.INIT=1'b0;
  DFFR ff_vdpcmd_vram_write_ack_s2 (
    .Q(w_vdpcmd_vram_write_ack),
    .D(n2386_12),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_vdpcmd_vram_write_ack_s2.INIT=1'b0;
  INV n918_s5 (
    .O(n918_10),
    .I(w_vdpcmd_vram_read_ack) 
);
  INV n915_s6 (
    .O(n915_12),
    .I(w_vram_rd_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_bus */
module vdp_ssg (
  w_video_clk,
  w_vdp_enable,
  n36_6,
  reg_r9_pal_mode_Z,
  reg_r9_interlace_mode_Z,
  reg_r9_y_dots_Z,
  n76_7,
  n261_13,
  slot_reset_n_d,
  n261_12,
  n1011_9,
  reg_r25_msk_Z,
  n76_9,
  reg_r25_yjk_Z,
  ff_tx_prewindow_x_10,
  ff_sp_predraw_end_10,
  reg_r27_h_scroll_Z,
  reg_r18_adj,
  reg_r23_vstart_line_Z,
  w_window_x,
  w_prewindow_y,
  w_prewindow_y_sp,
  n1171_2,
  n1170_2,
  n1169_2,
  n1168_2,
  n1167_2,
  n1166_2,
  n1165_2,
  n1164_2,
  ff_pre_x_cnt_8_6,
  n1470_6,
  n1470_7,
  n550_6,
  n966_8,
  ff_pre_x_cnt_8_8,
  n550_9,
  n554_8,
  n1607_5,
  w_vdp_hcounter,
  w_hcounter,
  w_vcounter,
  w_vdp_vcounter,
  w_dot_state,
  w_eight_dot_state,
  ff_pre_x_cnt_start1,
  w_pre_dot_counter_x,
  w_pre_dot_counter_yp,
  w_pre_dot_counter_y
)
;
input w_video_clk;
input w_vdp_enable;
input n36_6;
input reg_r9_pal_mode_Z;
input reg_r9_interlace_mode_Z;
input reg_r9_y_dots_Z;
input n76_7;
input n261_13;
input slot_reset_n_d;
input n261_12;
input n1011_9;
input reg_r25_msk_Z;
input n76_9;
input reg_r25_yjk_Z;
input ff_tx_prewindow_x_10;
input ff_sp_predraw_end_10;
input [2:0] reg_r27_h_scroll_Z;
input [7:0] reg_r18_adj;
input [7:0] reg_r23_vstart_line_Z;
output w_window_x;
output w_prewindow_y;
output w_prewindow_y_sp;
output n1171_2;
output n1170_2;
output n1169_2;
output n1168_2;
output n1167_2;
output n1166_2;
output n1165_2;
output n1164_2;
output ff_pre_x_cnt_8_6;
output n1470_6;
output n1470_7;
output n550_6;
output n966_8;
output ff_pre_x_cnt_8_8;
output n550_9;
output n554_8;
output n1607_5;
output [10:1] w_vdp_hcounter;
output [0:0] w_hcounter;
output [10:2] w_vcounter;
output [1:0] w_vdp_vcounter;
output [1:0] w_dot_state;
output [2:0] w_eight_dot_state;
output [5:5] ff_pre_x_cnt_start1;
output [8:0] w_pre_dot_counter_x;
output [8:0] w_pre_dot_counter_yp;
output [7:0] w_pre_dot_counter_y;
wire n1470_3;
wire n550_3;
wire n551_3;
wire n552_3;
wire n553_3;
wire n554_3;
wire n555_3;
wire n556_3;
wire n557_3;
wire n558_4;
wire n790_4;
wire n964_3;
wire n965_3;
wire n966_3;
wire n967_3;
wire n968_3;
wire n969_3;
wire n970_3;
wire n971_3;
wire n973_3;
wire n1041_3;
wire n1042_3;
wire n1043_3;
wire n1044_3;
wire n1045_3;
wire n1047_3;
wire n1048_3;
wire n1049_3;
wire w_v_blanking_end;
wire n1521_3;
wire \window_y.pre_dot_counter_yp_v_8_6 ;
wire ff_window_x_5;
wire ff_pre_window_y_6;
wire ff_pre_window_y_sp_5;
wire n931_8;
wire n699_7;
wire n698_7;
wire n404_7;
wire n403_7;
wire n378_8;
wire n377_7;
wire n190_7;
wire n188_7;
wire n187_7;
wire n185_7;
wire n183_7;
wire n126_7;
wire n125_7;
wire n124_7;
wire n123_7;
wire n122_7;
wire n120_7;
wire n119_7;
wire n118_7;
wire n117_7;
wire n44_7;
wire n42_7;
wire n41_7;
wire n40_7;
wire n39_7;
wire n37_7;
wire n36_7;
wire n35_7;
wire n932_7;
wire n697_6;
wire n696_6;
wire n695_6;
wire n694_6;
wire n693_6;
wire n692_6;
wire n797_6;
wire n796_6;
wire n794_14;
wire n1470_4;
wire n1470_5;
wire n1472_4;
wire n1481_4;
wire n1670_4;
wire n550_5;
wire n556_4;
wire n790_5;
wire n790_6;
wire n790_7;
wire n966_4;
wire n966_5;
wire n970_4;
wire n973_4;
wire n973_5;
wire w_v_blanking_end_4;
wire ff_window_x_6;
wire ff_pre_window_y_7;
wire n191_8;
wire n187_8;
wire n184_8;
wire n123_8;
wire n121_8;
wire n118_8;
wire n39_8;
wire n38_8;
wire n35_8;
wire n697_7;
wire n695_7;
wire n692_7;
wire n1670_5;
wire n1670_6;
wire n1670_7;
wire n1670_8;
wire n790_8;
wire n966_6;
wire n966_7;
wire n973_6;
wire w_v_blanking_end_5;
wire w_v_blanking_end_6;
wire ff_pre_window_y_8;
wire ff_pre_window_y_9;
wire n550_7;
wire n790_9;
wire ff_pre_window_y_10;
wire n790_10;
wire n122_10;
wire n694_9;
wire n964_6;
wire n1046_5;
wire n186_10;
wire n189_10;
wire n191_10;
wire n794_16;
wire n551_6;
wire n121_10;
wire n42_10;
wire n43_9;
wire n1481_6;
wire n38_10;
wire n555_6;
wire n552_6;
wire n972_6;
wire n184_10;
wire n186_12;
wire n189_12;
wire n192_9;
wire n193_10;
wire n1472_6;
wire ff_pre_y_cnt_7_16;
wire n1123_13;
wire n1124_13;
wire n1125_13;
wire n1126_13;
wire n1127_13;
wire n1128_13;
wire n1129_13;
wire n1130_13;
wire n336_11;
wire n700_14;
wire n1513_7;
wire n405_10;
wire ff_pal_mode;
wire ff_interlace_mode;
wire ff_field;
wire n435_2;
wire n435_3;
wire n434_2;
wire n434_3;
wire n433_2;
wire n433_3;
wire n432_2;
wire n432_3;
wire n1171_3;
wire n1170_3;
wire n1169_3;
wire n1168_3;
wire n1167_3;
wire n1166_3;
wire n1165_3;
wire n1164_0_COUT;
wire n944_2;
wire n944_3;
wire n943_2;
wire n943_3;
wire n942_2;
wire n942_3;
wire n941_2;
wire n941_3;
wire n940_2;
wire n940_3;
wire n939_2;
wire n939_3;
wire n938_2;
wire n938_3;
wire n936_2;
wire n936_0_COUT;
wire n847_1_SUM;
wire n847_3;
wire n848_1_SUM;
wire n848_3;
wire n849_1_SUM;
wire n849_3;
wire n850_1_SUM;
wire n850_3;
wire n851_1_SUM;
wire n851_3;
wire n852_1_SUM;
wire n852_3;
wire n853_1_SUM;
wire n853_3;
wire n854_1_SUM;
wire n854_3;
wire n855_1_SUM;
wire n855_3;
wire n45_9;
wire w_pre_x_cnt_start0_3_10;
wire n933_8;
wire n929_11;
wire [9:0] ff_v_cnt_in_field;
wire [4:0] ff_pre_x_cnt_start1_0;
wire [8:0] ff_x_cnt;
wire [8:0] ff_right_mask;
wire [8:0] \window_y.pre_dot_counter_yp_v ;
wire VCC;
wire GND;
  LUT4 n1470_s0 (
    .F(n1470_3),
    .I0(n76_7),
    .I1(n1470_4),
    .I2(n1470_5),
    .I3(w_vdp_enable) 
);
defparam n1470_s0.INIT=16'hF800;
  LUT4 n550_s0 (
    .F(n550_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n550_9),
    .I3(n550_5) 
);
defparam n550_s0.INIT=16'hAA3C;
  LUT3 n551_s0 (
    .F(n551_3),
    .I0(n551_6),
    .I1(ff_pre_x_cnt_start1[5]),
    .I2(n550_5) 
);
defparam n551_s0.INIT=8'hC5;
  LUT4 n552_s0 (
    .F(n552_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(n552_6),
    .I3(n550_5) 
);
defparam n552_s0.INIT=16'hAA3C;
  LUT4 n553_s0 (
    .F(n553_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(n261_13),
    .I3(n550_5) 
);
defparam n553_s0.INIT=16'hAA3C;
  LUT4 n554_s0 (
    .F(n554_3),
    .I0(ff_pre_x_cnt_start1_0[4]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n554_8),
    .I3(n550_5) 
);
defparam n554_s0.INIT=16'hAA3C;
  LUT3 n555_s0 (
    .F(n555_3),
    .I0(n555_6),
    .I1(ff_pre_x_cnt_start1_0[3]),
    .I2(n550_5) 
);
defparam n555_s0.INIT=8'hCA;
  LUT4 n556_s0 (
    .F(n556_3),
    .I0(ff_pre_x_cnt_start1_0[2]),
    .I1(w_pre_dot_counter_x[2]),
    .I2(n556_4),
    .I3(n550_5) 
);
defparam n556_s0.INIT=16'hAA3C;
  LUT4 n557_s0 (
    .F(n557_3),
    .I0(ff_pre_x_cnt_start1_0[1]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]),
    .I3(n550_5) 
);
defparam n557_s0.INIT=16'hAA3C;
  LUT3 n558_s1 (
    .F(n558_4),
    .I0(ff_pre_x_cnt_start1_0[0]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(n550_5) 
);
defparam n558_s1.INIT=8'hA3;
  LUT4 n790_s1 (
    .F(n790_4),
    .I0(n790_5),
    .I1(n790_6),
    .I2(ff_x_cnt[0]),
    .I3(n790_7) 
);
defparam n790_s1.INIT=16'hC500;
  LUT4 n964_s0 (
    .F(n964_3),
    .I0(w_pre_dot_counter_yp[7]),
    .I1(w_pre_dot_counter_yp[6]),
    .I2(n964_6),
    .I3(w_pre_dot_counter_yp[8]) 
);
defparam n964_s0.INIT=16'h7F80;
  LUT3 n965_s0 (
    .F(n965_3),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(n964_6),
    .I2(w_pre_dot_counter_yp[7]) 
);
defparam n965_s0.INIT=8'h78;
  LUT4 n966_s0 (
    .F(n966_3),
    .I0(w_pre_dot_counter_yp[3]),
    .I1(n966_4),
    .I2(n966_5),
    .I3(w_pre_dot_counter_yp[6]) 
);
defparam n966_s0.INIT=16'h7F80;
  LUT4 n967_s0 (
    .F(n967_3),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(w_pre_dot_counter_yp[3]),
    .I2(n966_4),
    .I3(w_pre_dot_counter_yp[5]) 
);
defparam n967_s0.INIT=16'h7F80;
  LUT3 n968_s0 (
    .F(n968_3),
    .I0(w_pre_dot_counter_yp[3]),
    .I1(n966_4),
    .I2(w_pre_dot_counter_yp[4]) 
);
defparam n968_s0.INIT=8'h78;
  LUT2 n969_s0 (
    .F(n969_3),
    .I0(w_pre_dot_counter_yp[3]),
    .I1(n966_4) 
);
defparam n969_s0.INIT=4'h6;
  LUT4 n970_s0 (
    .F(n970_3),
    .I0(n970_4),
    .I1(w_pre_dot_counter_yp[1]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_pre_dot_counter_yp[2]) 
);
defparam n970_s0.INIT=16'hBF40;
  LUT3 n971_s0 (
    .F(n971_3),
    .I0(n970_4),
    .I1(w_pre_dot_counter_yp[0]),
    .I2(w_pre_dot_counter_yp[1]) 
);
defparam n971_s0.INIT=8'hB4;
  LUT3 n973_s0 (
    .F(n973_3),
    .I0(n966_3),
    .I1(n973_4),
    .I2(n973_5) 
);
defparam n973_s0.INIT=8'h01;
  LUT3 n1041_s0 (
    .F(n1041_3),
    .I0(n964_3),
    .I1(n936_2),
    .I2(w_v_blanking_end) 
);
defparam n1041_s0.INIT=8'hCA;
  LUT3 n1042_s0 (
    .F(n1042_3),
    .I0(n965_3),
    .I1(n936_2),
    .I2(w_v_blanking_end) 
);
defparam n1042_s0.INIT=8'hCA;
  LUT3 n1043_s0 (
    .F(n1043_3),
    .I0(n966_3),
    .I1(n938_2),
    .I2(w_v_blanking_end) 
);
defparam n1043_s0.INIT=8'hCA;
  LUT3 n1044_s0 (
    .F(n1044_3),
    .I0(n967_3),
    .I1(n939_2),
    .I2(w_v_blanking_end) 
);
defparam n1044_s0.INIT=8'hCA;
  LUT3 n1045_s0 (
    .F(n1045_3),
    .I0(n968_3),
    .I1(n940_2),
    .I2(w_v_blanking_end) 
);
defparam n1045_s0.INIT=8'hCA;
  LUT3 n1047_s0 (
    .F(n1047_3),
    .I0(n970_3),
    .I1(n942_2),
    .I2(w_v_blanking_end) 
);
defparam n1047_s0.INIT=8'hCA;
  LUT3 n1048_s0 (
    .F(n1048_3),
    .I0(n971_3),
    .I1(n943_2),
    .I2(w_v_blanking_end) 
);
defparam n1048_s0.INIT=8'hCA;
  LUT3 n1049_s0 (
    .F(n1049_3),
    .I0(n972_6),
    .I1(n944_2),
    .I2(w_v_blanking_end) 
);
defparam n1049_s0.INIT=8'hCA;
  LUT4 w_v_blanking_end_s0 (
    .F(w_v_blanking_end),
    .I0(ff_field),
    .I1(ff_interlace_mode),
    .I2(ff_v_cnt_in_field[0]),
    .I3(w_v_blanking_end_4) 
);
defparam w_v_blanking_end_s0.INIT=16'h8700;
  LUT2 n1521_s0 (
    .F(n1521_3),
    .I0(w_vdp_enable),
    .I1(n790_4) 
);
defparam n1521_s0.INIT=4'h8;
  LUT3 \window_y.pre_dot_counter_yp_v_8_s2  (
    .F(\window_y.pre_dot_counter_yp_v_8_6 ),
    .I0(w_v_blanking_end),
    .I1(slot_reset_n_d),
    .I2(n1607_5) 
);
defparam \window_y.pre_dot_counter_yp_v_8_s2 .INIT=8'h40;
  LUT3 ff_window_x_s2 (
    .F(ff_window_x_5),
    .I0(ff_window_x_6),
    .I1(n790_4),
    .I2(w_vdp_enable) 
);
defparam ff_window_x_s2.INIT=8'hE0;
  LUT4 ff_pre_window_y_s3 (
    .F(ff_pre_window_y_6),
    .I0(ff_pre_window_y_7),
    .I1(n973_3),
    .I2(w_v_blanking_end),
    .I3(n1607_5) 
);
defparam ff_pre_window_y_s3.INIT=16'h0E00;
  LUT3 ff_pre_window_y_sp_s2 (
    .F(ff_pre_window_y_sp_5),
    .I0(ff_pre_window_y_7),
    .I1(w_v_blanking_end),
    .I2(n1607_5) 
);
defparam ff_pre_window_y_sp_s2.INIT=8'hE0;
  LUT2 n931_s3 (
    .F(n931_8),
    .I0(reg_r9_y_dots_Z),
    .I1(ff_pal_mode) 
);
defparam n931_s3.INIT=4'h4;
  LUT3 n699_s2 (
    .F(n699_7),
    .I0(n261_12),
    .I1(ff_x_cnt[0]),
    .I2(ff_x_cnt[1]) 
);
defparam n699_s2.INIT=8'h14;
  LUT4 n698_s2 (
    .F(n698_7),
    .I0(ff_x_cnt[0]),
    .I1(ff_x_cnt[1]),
    .I2(n261_12),
    .I3(ff_x_cnt[2]) 
);
defparam n698_s2.INIT=16'h0708;
  LUT3 n404_s2 (
    .F(n404_7),
    .I0(n1011_9),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n404_s2.INIT=8'h14;
  LUT4 n403_s2 (
    .F(n403_7),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1011_9),
    .I3(w_eight_dot_state[2]) 
);
defparam n403_s2.INIT=16'h0708;
  LUT2 n378_s3 (
    .F(n378_8),
    .I0(w_dot_state[1]),
    .I1(n1470_5) 
);
defparam n378_s3.INIT=4'h1;
  LUT2 n377_s2 (
    .F(n377_7),
    .I0(n1470_5),
    .I1(w_dot_state[0]) 
);
defparam n377_s2.INIT=4'h4;
  LUT4 n190_s2 (
    .F(n190_7),
    .I0(w_vcounter[2]),
    .I1(n191_8),
    .I2(n1472_4),
    .I3(w_vcounter[3]) 
);
defparam n190_s2.INIT=16'h0708;
  LUT4 n188_s2 (
    .F(n188_7),
    .I0(w_vcounter[4]),
    .I1(n189_10),
    .I2(n1472_4),
    .I3(w_vcounter[5]) 
);
defparam n188_s2.INIT=16'h0708;
  LUT4 n187_s2 (
    .F(n187_7),
    .I0(n187_8),
    .I1(n189_10),
    .I2(n1472_4),
    .I3(w_vcounter[6]) 
);
defparam n187_s2.INIT=16'h0708;
  LUT4 n185_s2 (
    .F(n185_7),
    .I0(w_vcounter[7]),
    .I1(n186_10),
    .I2(n1472_4),
    .I3(w_vcounter[8]) 
);
defparam n185_s2.INIT=16'h0708;
  LUT4 n183_s2 (
    .F(n183_7),
    .I0(w_vcounter[9]),
    .I1(n184_8),
    .I2(n1472_4),
    .I3(w_vcounter[10]) 
);
defparam n183_s2.INIT=16'h0708;
  LUT2 n126_s2 (
    .F(n126_7),
    .I0(ff_v_cnt_in_field[0]),
    .I1(n1670_4) 
);
defparam n126_s2.INIT=4'h1;
  LUT3 n125_s2 (
    .F(n125_7),
    .I0(n1670_4),
    .I1(ff_v_cnt_in_field[1]),
    .I2(ff_v_cnt_in_field[0]) 
);
defparam n125_s2.INIT=8'h14;
  LUT4 n124_s2 (
    .F(n124_7),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[0]),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[2]) 
);
defparam n124_s2.INIT=16'h0708;
  LUT4 n123_s2 (
    .F(n123_7),
    .I0(ff_v_cnt_in_field[0]),
    .I1(n123_8),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam n123_s2.INIT=16'h0708;
  LUT3 n122_s2 (
    .F(n122_7),
    .I0(n1670_4),
    .I1(ff_v_cnt_in_field[4]),
    .I2(n122_10) 
);
defparam n122_s2.INIT=8'h14;
  LUT4 n120_s2 (
    .F(n120_7),
    .I0(ff_v_cnt_in_field[5]),
    .I1(n121_8),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[6]) 
);
defparam n120_s2.INIT=16'h0708;
  LUT4 n119_s2 (
    .F(n119_7),
    .I0(ff_v_cnt_in_field[5]),
    .I1(ff_v_cnt_in_field[6]),
    .I2(n121_8),
    .I3(ff_v_cnt_in_field[7]) 
);
defparam n119_s2.INIT=16'h7F80;
  LUT2 n118_s2 (
    .F(n118_7),
    .I0(ff_v_cnt_in_field[8]),
    .I1(n118_8) 
);
defparam n118_s2.INIT=4'h6;
  LUT4 n117_s2 (
    .F(n117_7),
    .I0(ff_v_cnt_in_field[8]),
    .I1(n118_8),
    .I2(n1670_4),
    .I3(ff_v_cnt_in_field[9]) 
);
defparam n117_s2.INIT=16'h0708;
  LUT2 n44_s2 (
    .F(n44_7),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]) 
);
defparam n44_s2.INIT=4'h6;
  LUT3 n42_s2 (
    .F(n42_7),
    .I0(n1470_5),
    .I1(w_vdp_hcounter[3]),
    .I2(n42_10) 
);
defparam n42_s2.INIT=8'h14;
  LUT4 n41_s2 (
    .F(n41_7),
    .I0(w_vdp_hcounter[3]),
    .I1(n42_10),
    .I2(n1470_5),
    .I3(w_vdp_hcounter[4]) 
);
defparam n41_s2.INIT=16'h0708;
  LUT4 n40_s2 (
    .F(n40_7),
    .I0(w_vdp_hcounter[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(n42_10),
    .I3(w_vdp_hcounter[5]) 
);
defparam n40_s2.INIT=16'h7F80;
  LUT3 n39_s2 (
    .F(n39_7),
    .I0(n1470_5),
    .I1(w_vdp_hcounter[6]),
    .I2(n39_8) 
);
defparam n39_s2.INIT=8'h14;
  LUT4 n37_s2 (
    .F(n37_7),
    .I0(w_vdp_hcounter[7]),
    .I1(n38_8),
    .I2(n1470_5),
    .I3(w_vdp_hcounter[8]) 
);
defparam n37_s2.INIT=16'h0708;
  LUT4 n36_s2 (
    .F(n36_7),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n38_8),
    .I3(w_vdp_hcounter[9]) 
);
defparam n36_s2.INIT=16'h7F80;
  LUT4 n35_s2 (
    .F(n35_7),
    .I0(n38_8),
    .I1(n35_8),
    .I2(n1470_5),
    .I3(w_vdp_hcounter[10]) 
);
defparam n35_s2.INIT=16'h0708;
  LUT2 n932_s2 (
    .F(n932_7),
    .I0(ff_pal_mode),
    .I1(reg_r9_y_dots_Z) 
);
defparam n932_s2.INIT=4'h9;
  LUT3 n697_s1 (
    .F(n697_6),
    .I0(n261_12),
    .I1(ff_x_cnt[3]),
    .I2(n697_7) 
);
defparam n697_s1.INIT=8'hBE;
  LUT4 n696_s1 (
    .F(n696_6),
    .I0(ff_x_cnt[3]),
    .I1(n697_7),
    .I2(n261_12),
    .I3(ff_x_cnt[4]) 
);
defparam n696_s1.INIT=16'hF7F8;
  LUT4 n695_s1 (
    .F(n695_6),
    .I0(n697_7),
    .I1(n695_7),
    .I2(n261_12),
    .I3(ff_x_cnt[5]) 
);
defparam n695_s1.INIT=16'hF7F8;
  LUT3 n694_s1 (
    .F(n694_6),
    .I0(n261_12),
    .I1(ff_x_cnt[6]),
    .I2(n694_9) 
);
defparam n694_s1.INIT=8'hBE;
  LUT4 n693_s1 (
    .F(n693_6),
    .I0(ff_x_cnt[6]),
    .I1(n694_9),
    .I2(n261_12),
    .I3(ff_x_cnt[7]) 
);
defparam n693_s1.INIT=16'hF7F8;
  LUT2 n692_s1 (
    .F(n692_6),
    .I0(n261_12),
    .I1(n692_7) 
);
defparam n692_s1.INIT=4'hB;
  LUT2 n797_s1 (
    .F(n797_6),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(reg_r27_h_scroll_Z[0]) 
);
defparam n797_s1.INIT=4'h6;
  LUT3 n796_s1 (
    .F(n796_6),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(reg_r27_h_scroll_Z[0]),
    .I2(reg_r27_h_scroll_Z[2]) 
);
defparam n796_s1.INIT=8'h1E;
  LUT3 n794_s6 (
    .F(n794_14),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n794_s6.INIT=8'h01;
  LUT4 n1470_s1 (
    .F(n1470_4),
    .I0(w_vdp_hcounter[6]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[9]),
    .I3(n1481_4) 
);
defparam n1470_s1.INIT=16'h4000;
  LUT4 n1470_s2 (
    .F(n1470_5),
    .I0(w_vdp_hcounter[3]),
    .I1(n1470_6),
    .I2(n42_10),
    .I3(n1470_7) 
);
defparam n1470_s2.INIT=16'h4000;
  LUT2 n1472_s1 (
    .F(n1472_4),
    .I0(ff_field),
    .I1(n1670_4) 
);
defparam n1472_s1.INIT=4'h8;
  LUT2 n1481_s1 (
    .F(n1481_4),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]) 
);
defparam n1481_s1.INIT=4'h8;
  LUT4 n1670_s1 (
    .F(n1670_4),
    .I0(n1670_5),
    .I1(n1670_6),
    .I2(n1670_7),
    .I3(n1670_8) 
);
defparam n1670_s1.INIT=16'h0100;
  LUT4 n550_s2 (
    .F(n550_5),
    .I0(w_vdp_hcounter[2]),
    .I1(ff_pal_mode),
    .I2(n550_6),
    .I3(ff_pre_x_cnt_8_6) 
);
defparam n550_s2.INIT=16'h9000;
  LUT2 n556_s1 (
    .F(n556_4),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]) 
);
defparam n556_s1.INIT=4'h8;
  LUT4 n790_s2 (
    .F(n790_5),
    .I0(reg_r27_h_scroll_Z[0]),
    .I1(reg_r25_msk_Z),
    .I2(n796_6),
    .I3(ff_x_cnt[2]) 
);
defparam n790_s2.INIT=16'hBFC8;
  LUT4 n790_s3 (
    .F(n790_6),
    .I0(ff_x_cnt[2]),
    .I1(reg_r27_h_scroll_Z[2]),
    .I2(reg_r27_h_scroll_Z[0]),
    .I3(reg_r25_msk_Z) 
);
defparam n790_s3.INIT=16'h6000;
  LUT4 n790_s4 (
    .F(n790_7),
    .I0(reg_r25_msk_Z),
    .I1(n797_6),
    .I2(ff_x_cnt[1]),
    .I3(n790_8) 
);
defparam n790_s4.INIT=16'h8700;
  LUT4 n966_s1 (
    .F(n966_4),
    .I0(n966_6),
    .I1(n966_7),
    .I2(\window_y.pre_dot_counter_yp_v [0]),
    .I3(n966_8) 
);
defparam n966_s1.INIT=16'h7F00;
  LUT2 n966_s2 (
    .F(n966_5),
    .I0(w_pre_dot_counter_yp[5]),
    .I1(w_pre_dot_counter_yp[4]) 
);
defparam n966_s2.INIT=4'h8;
  LUT3 n970_s1 (
    .F(n970_4),
    .I0(\window_y.pre_dot_counter_yp_v [0]),
    .I1(n966_6),
    .I2(n966_7) 
);
defparam n970_s1.INIT=8'h80;
  LUT4 n973_s1 (
    .F(n973_4),
    .I0(w_pre_dot_counter_yp[5]),
    .I1(w_pre_dot_counter_yp[4]),
    .I2(w_pre_dot_counter_yp[3]),
    .I3(n966_4) 
);
defparam n973_s1.INIT=16'h7FFE;
  LUT4 n973_s2 (
    .F(n973_5),
    .I0(w_pre_dot_counter_yp[2]),
    .I1(w_pre_dot_counter_yp[0]),
    .I2(n973_6),
    .I3(n970_4) 
);
defparam n973_s2.INIT=16'hEFF7;
  LUT4 w_v_blanking_end_s1 (
    .F(w_v_blanking_end_4),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[4]),
    .I2(w_v_blanking_end_5),
    .I3(w_v_blanking_end_6) 
);
defparam w_v_blanking_end_s1.INIT=16'h1000;
  LUT2 ff_pre_x_cnt_8_s3 (
    .F(ff_pre_x_cnt_8_6),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]) 
);
defparam ff_pre_x_cnt_8_s3.INIT=4'h4;
  LUT3 ff_window_x_s3 (
    .F(ff_window_x_6),
    .I0(w_vdp_hcounter[1]),
    .I1(n855_3),
    .I2(w_hcounter[0]) 
);
defparam ff_window_x_s3.INIT=8'h10;
  LUT4 ff_pre_window_y_s4 (
    .F(ff_pre_window_y_7),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(ff_pre_window_y_8),
    .I2(w_pre_dot_counter_yp[7]),
    .I3(ff_pre_window_y_9) 
);
defparam ff_pre_window_y_s4.INIT=16'h1000;
  LUT2 n191_s3 (
    .F(n191_8),
    .I0(w_vdp_vcounter[0]),
    .I1(w_vdp_vcounter[1]) 
);
defparam n191_s3.INIT=4'h8;
  LUT2 n187_s3 (
    .F(n187_8),
    .I0(w_vcounter[4]),
    .I1(w_vcounter[5]) 
);
defparam n187_s3.INIT=4'h8;
  LUT3 n184_s3 (
    .F(n184_8),
    .I0(w_vcounter[7]),
    .I1(w_vcounter[8]),
    .I2(n186_10) 
);
defparam n184_s3.INIT=8'h80;
  LUT2 n123_s3 (
    .F(n123_8),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[2]) 
);
defparam n123_s3.INIT=4'h8;
  LUT2 n121_s3 (
    .F(n121_8),
    .I0(ff_v_cnt_in_field[4]),
    .I1(n122_10) 
);
defparam n121_s3.INIT=4'h8;
  LUT4 n118_s3 (
    .F(n118_8),
    .I0(ff_v_cnt_in_field[5]),
    .I1(ff_v_cnt_in_field[6]),
    .I2(ff_v_cnt_in_field[7]),
    .I3(n121_8) 
);
defparam n118_s3.INIT=16'h8000;
  LUT4 n39_s3 (
    .F(n39_8),
    .I0(w_vdp_hcounter[3]),
    .I1(w_vdp_hcounter[4]),
    .I2(w_vdp_hcounter[5]),
    .I3(n42_10) 
);
defparam n39_s3.INIT=16'h8000;
  LUT2 n38_s3 (
    .F(n38_8),
    .I0(w_vdp_hcounter[6]),
    .I1(n39_8) 
);
defparam n38_s3.INIT=4'h8;
  LUT3 n35_s3 (
    .F(n35_8),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(w_vdp_hcounter[9]) 
);
defparam n35_s3.INIT=8'h80;
  LUT3 n697_s2 (
    .F(n697_7),
    .I0(ff_x_cnt[0]),
    .I1(ff_x_cnt[1]),
    .I2(ff_x_cnt[2]) 
);
defparam n697_s2.INIT=8'h80;
  LUT2 n695_s2 (
    .F(n695_7),
    .I0(ff_x_cnt[3]),
    .I1(ff_x_cnt[4]) 
);
defparam n695_s2.INIT=4'h8;
  LUT4 n692_s2 (
    .F(n692_7),
    .I0(ff_x_cnt[6]),
    .I1(ff_x_cnt[7]),
    .I2(n694_9),
    .I3(ff_x_cnt[8]) 
);
defparam n692_s2.INIT=16'h807F;
  LUT4 n1470_s3 (
    .F(n1470_6),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[9]),
    .I2(w_vdp_hcounter[8]),
    .I3(w_vdp_hcounter[10]) 
);
defparam n1470_s3.INIT=16'h1000;
  LUT3 n1470_s4 (
    .F(n1470_7),
    .I0(w_vdp_hcounter[5]),
    .I1(w_vdp_hcounter[4]),
    .I2(w_vdp_hcounter[6]) 
);
defparam n1470_s4.INIT=8'h40;
  LUT4 n1670_s2 (
    .F(n1670_5),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_pal_mode),
    .I2(ff_v_cnt_in_field[5]),
    .I3(ff_v_cnt_in_field[6]) 
);
defparam n1670_s2.INIT=16'h7FFE;
  LUT4 n1670_s3 (
    .F(n1670_6),
    .I0(ff_interlace_mode),
    .I1(ff_pal_mode),
    .I2(ff_v_cnt_in_field[2]),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam n1670_s3.INIT=16'hDEF3;
  LUT4 n1670_s4 (
    .F(n1670_7),
    .I0(ff_pal_mode),
    .I1(ff_interlace_mode),
    .I2(ff_v_cnt_in_field[1]),
    .I3(ff_v_cnt_in_field[0]) 
);
defparam n1670_s4.INIT=16'hEDF3;
  LUT3 n1670_s5 (
    .F(n1670_8),
    .I0(ff_v_cnt_in_field[7]),
    .I1(ff_v_cnt_in_field[8]),
    .I2(ff_v_cnt_in_field[9]) 
);
defparam n1670_s5.INIT=8'h10;
  LUT4 n550_s3 (
    .F(n550_6),
    .I0(w_vdp_hcounter[9]),
    .I1(n550_7),
    .I2(n76_9),
    .I3(w_vdp_hcounter[3]) 
);
defparam n550_s3.INIT=16'h1000;
  LUT4 n790_s5 (
    .F(n790_8),
    .I0(reg_r25_msk_Z),
    .I1(n794_14),
    .I2(ff_x_cnt[3]),
    .I3(n790_9) 
);
defparam n790_s5.INIT=16'h8700;
  LUT4 n966_s3 (
    .F(n966_6),
    .I0(\window_y.pre_dot_counter_yp_v [8]),
    .I1(\window_y.pre_dot_counter_yp_v [6]),
    .I2(\window_y.pre_dot_counter_yp_v [7]),
    .I3(\window_y.pre_dot_counter_yp_v [1]) 
);
defparam n966_s3.INIT=16'h4000;
  LUT4 n966_s4 (
    .F(n966_7),
    .I0(\window_y.pre_dot_counter_yp_v [2]),
    .I1(\window_y.pre_dot_counter_yp_v [3]),
    .I2(\window_y.pre_dot_counter_yp_v [4]),
    .I3(\window_y.pre_dot_counter_yp_v [5]) 
);
defparam n966_s4.INIT=16'h8000;
  LUT3 n966_s5 (
    .F(n966_8),
    .I0(w_pre_dot_counter_yp[2]),
    .I1(w_pre_dot_counter_yp[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n966_s5.INIT=8'h80;
  LUT4 n973_s3 (
    .F(n973_6),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(w_pre_dot_counter_yp[7]),
    .I2(w_pre_dot_counter_yp[1]),
    .I3(w_pre_dot_counter_yp[2]) 
);
defparam n973_s3.INIT=16'h7F01;
  LUT4 w_v_blanking_end_s2 (
    .F(w_v_blanking_end_5),
    .I0(ff_v_cnt_in_field[6]),
    .I1(ff_pal_mode),
    .I2(ff_v_cnt_in_field[2]),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam w_v_blanking_end_s2.INIT=16'h4100;
  LUT4 w_v_blanking_end_s3 (
    .F(w_v_blanking_end_6),
    .I0(ff_v_cnt_in_field[7]),
    .I1(ff_v_cnt_in_field[8]),
    .I2(ff_v_cnt_in_field[9]),
    .I3(ff_v_cnt_in_field[5]) 
);
defparam w_v_blanking_end_s3.INIT=16'h0100;
  LUT4 ff_pre_window_y_s5 (
    .F(ff_pre_window_y_8),
    .I0(n973_4),
    .I1(ff_pre_window_y_10),
    .I2(n970_3),
    .I3(reg_r9_y_dots_Z) 
);
defparam ff_pre_window_y_s5.INIT=16'h3FFA;
  LUT4 ff_pre_window_y_s6 (
    .F(ff_pre_window_y_9),
    .I0(w_pre_dot_counter_yp[1]),
    .I1(w_pre_dot_counter_yp[0]),
    .I2(n970_4),
    .I3(n966_3) 
);
defparam ff_pre_window_y_s6.INIT=16'h1800;
  LUT4 n550_s4 (
    .F(n550_7),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[6]),
    .I3(reg_r25_yjk_Z) 
);
defparam n550_s4.INIT=16'hEFF7;
  LUT4 n790_s6 (
    .F(n790_9),
    .I0(w_vdp_hcounter[1]),
    .I1(ff_x_cnt[4]),
    .I2(w_hcounter[0]),
    .I3(n790_10) 
);
defparam n790_s6.INIT=16'h1000;
  LUT3 ff_pre_window_y_s7 (
    .F(ff_pre_window_y_10),
    .I0(w_pre_dot_counter_yp[5]),
    .I1(w_pre_dot_counter_yp[3]),
    .I2(w_pre_dot_counter_yp[4]) 
);
defparam ff_pre_window_y_s7.INIT=8'h10;
  LUT4 n790_s7 (
    .F(n790_10),
    .I0(ff_x_cnt[5]),
    .I1(ff_x_cnt[6]),
    .I2(ff_x_cnt[7]),
    .I3(ff_x_cnt[8]) 
);
defparam n790_s7.INIT=16'h0001;
  LUT4 n122_s4 (
    .F(n122_10),
    .I0(ff_v_cnt_in_field[0]),
    .I1(ff_v_cnt_in_field[3]),
    .I2(ff_v_cnt_in_field[1]),
    .I3(ff_v_cnt_in_field[2]) 
);
defparam n122_s4.INIT=16'h8000;
  LUT4 n694_s3 (
    .F(n694_9),
    .I0(ff_x_cnt[5]),
    .I1(n697_7),
    .I2(ff_x_cnt[3]),
    .I3(ff_x_cnt[4]) 
);
defparam n694_s3.INIT=16'h8000;
  LUT4 n964_s2 (
    .F(n964_6),
    .I0(w_pre_dot_counter_yp[3]),
    .I1(n966_4),
    .I2(w_pre_dot_counter_yp[5]),
    .I3(w_pre_dot_counter_yp[4]) 
);
defparam n964_s2.INIT=16'h8000;
  LUT4 n1046_s1 (
    .F(n1046_5),
    .I0(w_pre_dot_counter_yp[3]),
    .I1(n966_4),
    .I2(n941_2),
    .I3(w_v_blanking_end) 
);
defparam n1046_s1.INIT=16'hF066;
  LUT3 ff_pre_x_cnt_8_s4 (
    .F(ff_pre_x_cnt_8_8),
    .I0(w_vdp_enable),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]) 
);
defparam ff_pre_x_cnt_8_s4.INIT=8'h20;
  LUT4 n186_s4 (
    .F(n186_10),
    .I0(w_vcounter[6]),
    .I1(w_vcounter[4]),
    .I2(w_vcounter[5]),
    .I3(n189_10) 
);
defparam n186_s4.INIT=16'h8000;
  LUT4 n189_s4 (
    .F(n189_10),
    .I0(w_vcounter[2]),
    .I1(w_vcounter[3]),
    .I2(w_vdp_vcounter[0]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n189_s4.INIT=16'h8000;
  LUT4 n191_s4 (
    .F(n191_10),
    .I0(n1472_4),
    .I1(w_vcounter[2]),
    .I2(w_vdp_vcounter[0]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n191_s4.INIT=16'h1444;
  LUT3 n794_s7 (
    .F(n794_16),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n794_s7.INIT=8'hFE;
  LUT4 n551_s2 (
    .F(n551_6),
    .I0(n261_13),
    .I1(w_pre_dot_counter_x[5]),
    .I2(w_pre_dot_counter_x[6]),
    .I3(w_pre_dot_counter_x[7]) 
);
defparam n551_s2.INIT=16'h807F;
  LUT4 n550_s5 (
    .F(n550_9),
    .I0(w_pre_dot_counter_x[7]),
    .I1(n261_13),
    .I2(w_pre_dot_counter_x[5]),
    .I3(w_pre_dot_counter_x[6]) 
);
defparam n550_s5.INIT=16'h8000;
  LUT4 n121_s4 (
    .F(n121_10),
    .I0(n1670_4),
    .I1(ff_v_cnt_in_field[5]),
    .I2(ff_v_cnt_in_field[4]),
    .I3(n122_10) 
);
defparam n121_s4.INIT=16'h1444;
  LUT3 n42_s4 (
    .F(n42_10),
    .I0(w_vdp_hcounter[2]),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]) 
);
defparam n42_s4.INIT=8'h80;
  LUT3 n43_s3 (
    .F(n43_9),
    .I0(w_vdp_hcounter[2]),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]) 
);
defparam n43_s3.INIT=8'h6A;
  LUT3 n1481_s2 (
    .F(n1481_6),
    .I0(w_vdp_enable),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]) 
);
defparam n1481_s2.INIT=8'h80;
  LUT3 n38_s4 (
    .F(n38_10),
    .I0(w_vdp_hcounter[7]),
    .I1(w_vdp_hcounter[6]),
    .I2(n39_8) 
);
defparam n38_s4.INIT=8'h6A;
  LUT4 n554_s3 (
    .F(n554_8),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]),
    .I2(w_pre_dot_counter_x[2]),
    .I3(w_pre_dot_counter_x[3]) 
);
defparam n554_s3.INIT=16'h8000;
  LUT4 n555_s2 (
    .F(n555_6),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]),
    .I3(w_pre_dot_counter_x[3]) 
);
defparam n555_s2.INIT=16'h7F80;
  LUT3 n552_s2 (
    .F(n552_6),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n554_8) 
);
defparam n552_s2.INIT=8'h80;
  LUT4 n972_s2 (
    .F(n972_6),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(\window_y.pre_dot_counter_yp_v [0]),
    .I2(n966_6),
    .I3(n966_7) 
);
defparam n972_s2.INIT=16'h9555;
  LUT4 n184_s4 (
    .F(n184_10),
    .I0(ff_field),
    .I1(n1670_4),
    .I2(w_vcounter[9]),
    .I3(n184_8) 
);
defparam n184_s4.INIT=16'h0770;
  LUT4 n186_s5 (
    .F(n186_12),
    .I0(ff_field),
    .I1(n1670_4),
    .I2(w_vcounter[7]),
    .I3(n186_10) 
);
defparam n186_s5.INIT=16'h0770;
  LUT4 n189_s5 (
    .F(n189_12),
    .I0(ff_field),
    .I1(n1670_4),
    .I2(w_vcounter[4]),
    .I3(n189_10) 
);
defparam n189_s5.INIT=16'h0770;
  LUT4 n192_s3 (
    .F(n192_9),
    .I0(ff_field),
    .I1(n1670_4),
    .I2(w_vdp_vcounter[0]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n192_s3.INIT=16'h0770;
  LUT3 n193_s4 (
    .F(n193_10),
    .I0(w_vdp_vcounter[0]),
    .I1(ff_field),
    .I2(n1670_4) 
);
defparam n193_s4.INIT=8'h15;
  LUT3 n1472_s2 (
    .F(n1472_6),
    .I0(n1470_3),
    .I1(ff_field),
    .I2(n1670_4) 
);
defparam n1472_s2.INIT=8'h80;
  LUT2 ff_pre_y_cnt_7_s5 (
    .F(ff_pre_y_cnt_7_16),
    .I0(w_vdp_enable),
    .I1(slot_reset_n_d) 
);
defparam ff_pre_y_cnt_7_s5.INIT=4'hB;
  LUT4 n1123_s5 (
    .F(n1123_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[7]),
    .I2(w_vdp_enable),
    .I3(n1164_2) 
);
defparam n1123_s5.INIT=16'hF444;
  LUT4 n1124_s5 (
    .F(n1124_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[6]),
    .I2(w_vdp_enable),
    .I3(n1165_2) 
);
defparam n1124_s5.INIT=16'hF444;
  LUT4 n1125_s5 (
    .F(n1125_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[5]),
    .I2(w_vdp_enable),
    .I3(n1166_2) 
);
defparam n1125_s5.INIT=16'hF444;
  LUT4 n1126_s5 (
    .F(n1126_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[4]),
    .I2(w_vdp_enable),
    .I3(n1167_2) 
);
defparam n1126_s5.INIT=16'hF444;
  LUT4 n1127_s5 (
    .F(n1127_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[3]),
    .I2(w_vdp_enable),
    .I3(n1168_2) 
);
defparam n1127_s5.INIT=16'hF444;
  LUT4 n1128_s5 (
    .F(n1128_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[2]),
    .I2(w_vdp_enable),
    .I3(n1169_2) 
);
defparam n1128_s5.INIT=16'hF444;
  LUT4 n1129_s5 (
    .F(n1129_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[1]),
    .I2(w_vdp_enable),
    .I3(n1170_2) 
);
defparam n1129_s5.INIT=16'hF444;
  LUT4 n1130_s5 (
    .F(n1130_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[0]),
    .I2(w_vdp_enable),
    .I3(n1171_2) 
);
defparam n1130_s5.INIT=16'hF444;
  LUT3 n336_s5 (
    .F(n336_11),
    .I0(n1470_3),
    .I1(n1670_4),
    .I2(ff_field) 
);
defparam n336_s5.INIT=8'h78;
  LUT4 n700_s6 (
    .F(n700_14),
    .I0(ff_x_cnt[0]),
    .I1(ff_x_cnt[0]),
    .I2(n261_12),
    .I3(n1513_7) 
);
defparam n700_s6.INIT=16'h03AA;
  LUT4 n1513_s2 (
    .F(n1513_7),
    .I0(n550_5),
    .I1(w_vdp_enable),
    .I2(w_hcounter[0]),
    .I3(w_vdp_hcounter[1]) 
);
defparam n1513_s2.INIT=16'h0400;
  LUT4 n1607_s1 (
    .F(n1607_5),
    .I0(n261_12),
    .I1(w_vdp_enable),
    .I2(w_hcounter[0]),
    .I3(w_vdp_hcounter[1]) 
);
defparam n1607_s1.INIT=16'h0800;
  LUT4 n405_s4 (
    .F(n405_10),
    .I0(w_eight_dot_state[0]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(ff_tx_prewindow_x_10),
    .I3(ff_sp_predraw_end_10) 
);
defparam n405_s4.INIT=16'h4555;
  DFFRE ff_h_cnt_9_s0 (
    .Q(w_vdp_hcounter[9]),
    .D(n36_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_8_s0 (
    .Q(w_vdp_hcounter[8]),
    .D(n37_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_7_s0 (
    .Q(w_vdp_hcounter[7]),
    .D(n38_10),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_6_s0 (
    .Q(w_vdp_hcounter[6]),
    .D(n39_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_5_s0 (
    .Q(w_vdp_hcounter[5]),
    .D(n40_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_4_s0 (
    .Q(w_vdp_hcounter[4]),
    .D(n41_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_3_s0 (
    .Q(w_vdp_hcounter[3]),
    .D(n42_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_2_s0 (
    .Q(w_vdp_hcounter[2]),
    .D(n43_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_1_s0 (
    .Q(w_vdp_hcounter[1]),
    .D(n44_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_h_cnt_0_s0 (
    .Q(w_hcounter[0]),
    .D(n45_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_9_s0 (
    .Q(ff_v_cnt_in_field[9]),
    .D(n117_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_8_s0 (
    .Q(ff_v_cnt_in_field[8]),
    .D(n118_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_7_s0 (
    .Q(ff_v_cnt_in_field[7]),
    .D(n119_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_6_s0 (
    .Q(ff_v_cnt_in_field[6]),
    .D(n120_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_5_s0 (
    .Q(ff_v_cnt_in_field[5]),
    .D(n121_10),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_4_s0 (
    .Q(ff_v_cnt_in_field[4]),
    .D(n122_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_3_s0 (
    .Q(ff_v_cnt_in_field[3]),
    .D(n123_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_2_s0 (
    .Q(ff_v_cnt_in_field[2]),
    .D(n124_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_1_s0 (
    .Q(ff_v_cnt_in_field[1]),
    .D(n125_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_field_0_s0 (
    .Q(ff_v_cnt_in_field[0]),
    .D(n126_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_10_s0 (
    .Q(w_vcounter[10]),
    .D(n183_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_9_s0 (
    .Q(w_vcounter[9]),
    .D(n184_10),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_8_s0 (
    .Q(w_vcounter[8]),
    .D(n185_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_7_s0 (
    .Q(w_vcounter[7]),
    .D(n186_12),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_6_s0 (
    .Q(w_vcounter[6]),
    .D(n187_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_5_s0 (
    .Q(w_vcounter[5]),
    .D(n188_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_4_s0 (
    .Q(w_vcounter[4]),
    .D(n189_12),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_3_s0 (
    .Q(w_vcounter[3]),
    .D(n190_7),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_2_s0 (
    .Q(w_vcounter[2]),
    .D(n191_10),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_1_s0 (
    .Q(w_vdp_vcounter[1]),
    .D(n192_9),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_in_frame_0_s0 (
    .Q(w_vdp_vcounter[0]),
    .D(n193_10),
    .CLK(w_video_clk),
    .CE(n1470_3),
    .RESET(n36_6) 
);
  DFFRE ff_pal_mode_s0 (
    .Q(ff_pal_mode),
    .D(reg_r9_pal_mode_Z),
    .CLK(w_video_clk),
    .CE(n1472_6),
    .RESET(n36_6) 
);
  DFFRE ff_interlace_mode_s0 (
    .Q(ff_interlace_mode),
    .D(reg_r9_interlace_mode_Z),
    .CLK(w_video_clk),
    .CE(n1472_6),
    .RESET(n36_6) 
);
  DFFRE ff_dotstate_1_s0 (
    .Q(w_dot_state[1]),
    .D(n377_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_dotstate_0_s0 (
    .Q(w_dot_state[0]),
    .D(n378_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_eightdotstate_2_s0 (
    .Q(w_eight_dot_state[2]),
    .D(n403_7),
    .CLK(w_video_clk),
    .CE(n1481_6),
    .RESET(n36_6) 
);
  DFFRE ff_eightdotstate_1_s0 (
    .Q(w_eight_dot_state[1]),
    .D(n404_7),
    .CLK(w_video_clk),
    .CE(n1481_6),
    .RESET(n36_6) 
);
  DFFRE ff_eightdotstate_0_s0 (
    .Q(w_eight_dot_state[0]),
    .D(n405_10),
    .CLK(w_video_clk),
    .CE(n1481_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_5_s0 (
    .Q(ff_pre_x_cnt_start1[5]),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_4_s0 (
    .Q(ff_pre_x_cnt_start1_0[4]),
    .D(n432_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_3_s0 (
    .Q(ff_pre_x_cnt_start1_0[3]),
    .D(n432_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_2_s0 (
    .Q(ff_pre_x_cnt_start1_0[2]),
    .D(n433_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_1_s0 (
    .Q(ff_pre_x_cnt_start1_0[1]),
    .D(n434_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_start1_0_s0 (
    .Q(ff_pre_x_cnt_start1_0[0]),
    .D(n435_2),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_8_s0 (
    .Q(w_pre_dot_counter_x[8]),
    .D(n550_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_7_s0 (
    .Q(w_pre_dot_counter_x[7]),
    .D(n551_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_6_s0 (
    .Q(w_pre_dot_counter_x[6]),
    .D(n552_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_5_s0 (
    .Q(w_pre_dot_counter_x[5]),
    .D(n553_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_4_s0 (
    .Q(w_pre_dot_counter_x[4]),
    .D(n554_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_3_s0 (
    .Q(w_pre_dot_counter_x[3]),
    .D(n555_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_2_s0 (
    .Q(w_pre_dot_counter_x[2]),
    .D(n556_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_1_s0 (
    .Q(w_pre_dot_counter_x[1]),
    .D(n557_3),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_x_cnt_0_s0 (
    .Q(w_pre_dot_counter_x[0]),
    .D(n558_4),
    .CLK(w_video_clk),
    .CE(ff_pre_x_cnt_8_8),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_8_s0 (
    .Q(ff_x_cnt[8]),
    .D(n692_6),
    .CLK(w_video_clk),
    .CE(n1513_7),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_7_s0 (
    .Q(ff_x_cnt[7]),
    .D(n693_6),
    .CLK(w_video_clk),
    .CE(n1513_7),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_6_s0 (
    .Q(ff_x_cnt[6]),
    .D(n694_6),
    .CLK(w_video_clk),
    .CE(n1513_7),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_5_s0 (
    .Q(ff_x_cnt[5]),
    .D(n695_6),
    .CLK(w_video_clk),
    .CE(n1513_7),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_4_s0 (
    .Q(ff_x_cnt[4]),
    .D(n696_6),
    .CLK(w_video_clk),
    .CE(n1513_7),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_3_s0 (
    .Q(ff_x_cnt[3]),
    .D(n697_6),
    .CLK(w_video_clk),
    .CE(n1513_7),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_2_s0 (
    .Q(ff_x_cnt[2]),
    .D(n698_7),
    .CLK(w_video_clk),
    .CE(n1513_7),
    .RESET(n36_6) 
);
  DFFRE ff_x_cnt_1_s0 (
    .Q(ff_x_cnt[1]),
    .D(n699_7),
    .CLK(w_video_clk),
    .CE(n1513_7),
    .RESET(n36_6) 
);
  DFFE ff_right_mask_8_s0 (
    .Q(ff_right_mask[8]),
    .D(n794_14),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_7_s0 (
    .Q(ff_right_mask[7]),
    .D(n794_16),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_2_s0 (
    .Q(ff_right_mask[2]),
    .D(n796_6),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_1_s0 (
    .Q(ff_right_mask[1]),
    .D(n797_6),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFE ff_right_mask_0_s0 (
    .Q(ff_right_mask[0]),
    .D(reg_r27_h_scroll_Z[0]),
    .CLK(w_video_clk),
    .CE(n1521_3) 
);
  DFFRE ff_window_x_s0 (
    .Q(w_window_x),
    .D(n790_4),
    .CLK(w_video_clk),
    .CE(ff_window_x_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_8_s0 (
    .Q(w_pre_dot_counter_yp[8]),
    .D(n1041_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_7_s0 (
    .Q(w_pre_dot_counter_yp[7]),
    .D(n1042_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_6_s0 (
    .Q(w_pre_dot_counter_yp[6]),
    .D(n1043_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_5_s0 (
    .Q(w_pre_dot_counter_yp[5]),
    .D(n1044_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_4_s0 (
    .Q(w_pre_dot_counter_yp[4]),
    .D(n1045_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_3_s0 (
    .Q(w_pre_dot_counter_yp[3]),
    .D(n1046_5),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_2_s0 (
    .Q(w_pre_dot_counter_yp[2]),
    .D(n1047_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_1_s0 (
    .Q(w_pre_dot_counter_yp[1]),
    .D(n1048_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_monitor_line_0_s0 (
    .Q(w_pre_dot_counter_yp[0]),
    .D(n1049_3),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_window_y_s0 (
    .Q(w_prewindow_y),
    .D(n973_3),
    .CLK(w_video_clk),
    .CE(ff_pre_window_y_6),
    .RESET(n36_6) 
);
  DFFRE ff_pre_window_y_sp_s0 (
    .Q(w_prewindow_y_sp),
    .D(w_v_blanking_end),
    .CLK(w_video_clk),
    .CE(ff_pre_window_y_sp_5),
    .RESET(n36_6) 
);
  DFFE \window_y.pre_dot_counter_yp_v_8_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [8]),
    .D(n964_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_7_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [7]),
    .D(n965_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_6_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [6]),
    .D(n966_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_5_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [5]),
    .D(n967_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_4_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [4]),
    .D(n968_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_3_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [3]),
    .D(n969_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_2_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [2]),
    .D(n970_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_1_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [1]),
    .D(n971_3),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_0_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [0]),
    .D(n972_6),
    .CLK(w_video_clk),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFRE ff_h_cnt_10_s0 (
    .Q(w_vdp_hcounter[10]),
    .D(n35_7),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFR ff_x_cnt_0_s1 (
    .Q(ff_x_cnt[0]),
    .D(n700_14),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_x_cnt_0_s1.INIT=1'b0;
  DFFR ff_field_s2 (
    .Q(ff_field),
    .D(n336_11),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_field_s2.INIT=1'b0;
  DFF ff_pre_y_cnt_7_s4 (
    .Q(w_pre_dot_counter_y[7]),
    .D(n1123_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_7_s4.INIT=1'b0;
  DFF ff_pre_y_cnt_6_s3 (
    .Q(w_pre_dot_counter_y[6]),
    .D(n1124_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_6_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_5_s3 (
    .Q(w_pre_dot_counter_y[5]),
    .D(n1125_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_5_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_4_s3 (
    .Q(w_pre_dot_counter_y[4]),
    .D(n1126_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_4_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_3_s3 (
    .Q(w_pre_dot_counter_y[3]),
    .D(n1127_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_3_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_2_s3 (
    .Q(w_pre_dot_counter_y[2]),
    .D(n1128_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_2_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_1_s3 (
    .Q(w_pre_dot_counter_y[1]),
    .D(n1129_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_1_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_0_s3 (
    .Q(w_pre_dot_counter_y[0]),
    .D(n1130_13),
    .CLK(w_video_clk) 
);
defparam ff_pre_y_cnt_0_s3.INIT=1'b0;
  ALU n435_s (
    .SUM(n435_2),
    .COUT(n435_3),
    .I0(reg_r18_adj[0]),
    .I1(reg_r27_h_scroll_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n435_s.ALU_MODE=1;
  ALU n434_s (
    .SUM(n434_2),
    .COUT(n434_3),
    .I0(reg_r18_adj[1]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I3(GND),
    .CIN(n435_3) 
);
defparam n434_s.ALU_MODE=1;
  ALU n433_s (
    .SUM(n433_2),
    .COUT(n433_3),
    .I0(reg_r18_adj[2]),
    .I1(reg_r27_h_scroll_Z[2]),
    .I3(GND),
    .CIN(n434_3) 
);
defparam n433_s.ALU_MODE=1;
  ALU n432_s (
    .SUM(n432_2),
    .COUT(n432_3),
    .I0(w_pre_x_cnt_start0_3_10),
    .I1(GND),
    .I3(GND),
    .CIN(n433_3) 
);
defparam n432_s.ALU_MODE=1;
  ALU n1171_s (
    .SUM(n1171_2),
    .COUT(n1171_3),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(reg_r23_vstart_line_Z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1171_s.ALU_MODE=0;
  ALU n1170_s (
    .SUM(n1170_2),
    .COUT(n1170_3),
    .I0(w_pre_dot_counter_yp[1]),
    .I1(reg_r23_vstart_line_Z[1]),
    .I3(GND),
    .CIN(n1171_3) 
);
defparam n1170_s.ALU_MODE=0;
  ALU n1169_s (
    .SUM(n1169_2),
    .COUT(n1169_3),
    .I0(w_pre_dot_counter_yp[2]),
    .I1(reg_r23_vstart_line_Z[2]),
    .I3(GND),
    .CIN(n1170_3) 
);
defparam n1169_s.ALU_MODE=0;
  ALU n1168_s (
    .SUM(n1168_2),
    .COUT(n1168_3),
    .I0(w_pre_dot_counter_yp[3]),
    .I1(reg_r23_vstart_line_Z[3]),
    .I3(GND),
    .CIN(n1169_3) 
);
defparam n1168_s.ALU_MODE=0;
  ALU n1167_s (
    .SUM(n1167_2),
    .COUT(n1167_3),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(reg_r23_vstart_line_Z[4]),
    .I3(GND),
    .CIN(n1168_3) 
);
defparam n1167_s.ALU_MODE=0;
  ALU n1166_s (
    .SUM(n1166_2),
    .COUT(n1166_3),
    .I0(w_pre_dot_counter_yp[5]),
    .I1(reg_r23_vstart_line_Z[5]),
    .I3(GND),
    .CIN(n1167_3) 
);
defparam n1166_s.ALU_MODE=0;
  ALU n1165_s (
    .SUM(n1165_2),
    .COUT(n1165_3),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(reg_r23_vstart_line_Z[6]),
    .I3(GND),
    .CIN(n1166_3) 
);
defparam n1165_s.ALU_MODE=0;
  ALU n1164_s (
    .SUM(n1164_2),
    .COUT(n1164_0_COUT),
    .I0(w_pre_dot_counter_yp[7]),
    .I1(reg_r23_vstart_line_Z[7]),
    .I3(GND),
    .CIN(n1165_3) 
);
defparam n1164_s.ALU_MODE=0;
  ALU n944_s (
    .SUM(n944_2),
    .COUT(n944_3),
    .I0(ff_pal_mode),
    .I1(reg_r18_adj[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam n944_s.ALU_MODE=0;
  ALU n943_s (
    .SUM(n943_2),
    .COUT(n943_3),
    .I0(n933_8),
    .I1(reg_r18_adj[5]),
    .I3(GND),
    .CIN(n944_3) 
);
defparam n943_s.ALU_MODE=0;
  ALU n942_s (
    .SUM(n942_2),
    .COUT(n942_3),
    .I0(n932_7),
    .I1(reg_r18_adj[6]),
    .I3(GND),
    .CIN(n943_3) 
);
defparam n942_s.ALU_MODE=0;
  ALU n941_s (
    .SUM(n941_2),
    .COUT(n941_3),
    .I0(n931_8),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n942_3) 
);
defparam n941_s.ALU_MODE=0;
  ALU n940_s (
    .SUM(n940_2),
    .COUT(n940_3),
    .I0(reg_r9_y_dots_Z),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n941_3) 
);
defparam n940_s.ALU_MODE=0;
  ALU n939_s (
    .SUM(n939_2),
    .COUT(n939_3),
    .I0(n929_11),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n940_3) 
);
defparam n939_s.ALU_MODE=0;
  ALU n938_s (
    .SUM(n938_2),
    .COUT(n938_3),
    .I0(VCC),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n939_3) 
);
defparam n938_s.ALU_MODE=0;
  ALU n936_s (
    .SUM(n936_2),
    .COUT(n936_0_COUT),
    .I0(VCC),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n938_3) 
);
defparam n936_s.ALU_MODE=0;
  ALU n847_s0 (
    .SUM(n847_1_SUM),
    .COUT(n847_3),
    .I0(ff_x_cnt[0]),
    .I1(ff_right_mask[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n847_s0.ALU_MODE=3;
  ALU n848_s0 (
    .SUM(n848_1_SUM),
    .COUT(n848_3),
    .I0(ff_x_cnt[1]),
    .I1(ff_right_mask[1]),
    .I3(GND),
    .CIN(n847_3) 
);
defparam n848_s0.ALU_MODE=3;
  ALU n849_s0 (
    .SUM(n849_1_SUM),
    .COUT(n849_3),
    .I0(ff_x_cnt[2]),
    .I1(ff_right_mask[2]),
    .I3(GND),
    .CIN(n848_3) 
);
defparam n849_s0.ALU_MODE=3;
  ALU n850_s0 (
    .SUM(n850_1_SUM),
    .COUT(n850_3),
    .I0(ff_x_cnt[3]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n849_3) 
);
defparam n850_s0.ALU_MODE=3;
  ALU n851_s0 (
    .SUM(n851_1_SUM),
    .COUT(n851_3),
    .I0(ff_x_cnt[4]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n850_3) 
);
defparam n851_s0.ALU_MODE=3;
  ALU n852_s0 (
    .SUM(n852_1_SUM),
    .COUT(n852_3),
    .I0(ff_x_cnt[5]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n851_3) 
);
defparam n852_s0.ALU_MODE=3;
  ALU n853_s0 (
    .SUM(n853_1_SUM),
    .COUT(n853_3),
    .I0(ff_x_cnt[6]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n852_3) 
);
defparam n853_s0.ALU_MODE=3;
  ALU n854_s0 (
    .SUM(n854_1_SUM),
    .COUT(n854_3),
    .I0(ff_x_cnt[7]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n853_3) 
);
defparam n854_s0.ALU_MODE=3;
  ALU n855_s0 (
    .SUM(n855_1_SUM),
    .COUT(n855_3),
    .I0(ff_x_cnt[8]),
    .I1(ff_right_mask[8]),
    .I3(GND),
    .CIN(n854_3) 
);
defparam n855_s0.ALU_MODE=3;
  INV n45_s4 (
    .O(n45_9),
    .I(w_hcounter[0]) 
);
  INV w_pre_x_cnt_start0_3_s5 (
    .O(w_pre_x_cnt_start0_3_10),
    .I(reg_r18_adj[3]) 
);
  INV n933_s3 (
    .O(n933_8),
    .I(reg_r9_y_dots_Z) 
);
  INV n929_s5 (
    .O(n929_11),
    .I(ff_pal_mode) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ssg */
module vdp_color_decoder (
  w_video_clk,
  n36_6,
  w_sp_color_code_en,
  w_yjk_en,
  reg_r25_yjk_Z,
  n190_5,
  reg_r8_col0_on_Z,
  w_window_x,
  w_prewindow_y,
  reg_r1_disp_on_Z,
  n781_11,
  n126_14,
  w_logical_vram_addr_nam_11_5,
  n74_5,
  w_vdp_enable,
  w_vdp_mode_is_highres,
  w_palette_rdata_r,
  w_palette_rdata_g,
  w_palette_rdata_b,
  w_color_code_graphic4567,
  w_sp_color_code,
  w_yjk_r,
  reg_r7_frame_col_Z,
  w_yjk_g,
  w_yjk_b,
  reg_r0_disp_mode,
  w_dot_state,
  reg_r1_disp_mode,
  w_color_code_text12,
  w_color_code_graphic123m,
  n73_7,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_palette_rd_address
)
;
input w_video_clk;
input n36_6;
input w_sp_color_code_en;
input w_yjk_en;
input reg_r25_yjk_Z;
input n190_5;
input reg_r8_col0_on_Z;
input w_window_x;
input w_prewindow_y;
input reg_r1_disp_on_Z;
input n781_11;
input n126_14;
input w_logical_vram_addr_nam_11_5;
input n74_5;
input w_vdp_enable;
input w_vdp_mode_is_highres;
input [4:0] w_palette_rdata_r;
input [4:0] w_palette_rdata_g;
input [4:0] w_palette_rdata_b;
input [7:0] w_color_code_graphic4567;
input [3:0] w_sp_color_code;
input [5:0] w_yjk_r;
input [7:0] reg_r7_frame_col_Z;
input [5:0] w_yjk_g;
input [5:0] w_yjk_b;
input [3:1] reg_r0_disp_mode;
input [1:0] w_dot_state;
input [1:0] reg_r1_disp_mode;
input [3:0] w_color_code_text12;
input [3:0] w_color_code_graphic123m;
output n73_7;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
output [3:0] w_palette_rd_address;
wire n73_3;
wire n74_3;
wire n75_3;
wire n76_3;
wire n77_3;
wire n78_3;
wire n79_3;
wire n80_3;
wire n81_3;
wire n82_3;
wire n83_3;
wire n84_3;
wire n85_3;
wire n86_3;
wire n87_3;
wire n88_3;
wire n89_3;
wire n90_3;
wire n227_3;
wire n228_3;
wire n247_3;
wire n248_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n297_3;
wire n298_3;
wire n299_3;
wire n303_3;
wire n304_3;
wire n305_3;
wire n309_3;
wire n310_3;
wire n311_3;
wire n333_3;
wire ff_yjk_r_5_6;
wire n226_7;
wire n225_7;
wire n73_4;
wire n73_5;
wire n74_4;
wire n75_4;
wire n76_4;
wire n77_4;
wire n78_4;
wire n79_4;
wire n80_4;
wire n81_4;
wire n82_4;
wire n83_4;
wire n84_4;
wire n85_4;
wire n86_4;
wire n87_4;
wire n88_4;
wire n89_4;
wire n90_4;
wire n227_4;
wire n227_5;
wire n227_6;
wire n227_7;
wire n228_4;
wire n228_5;
wire n228_6;
wire n247_4;
wire n250_4;
wire n254_4;
wire n290_4;
wire n226_9;
wire n73_6;
wire n227_8;
wire n227_9;
wire n227_11;
wire n227_12;
wire n227_13;
wire n227_14;
wire n227_15;
wire n228_7;
wire n227_16;
wire n227_17;
wire n227_18;
wire n227_19;
wire n227_20;
wire n227_21;
wire n227_22;
wire n227_23;
wire n227_24;
wire n227_25;
wire n492_5;
wire n227_27;
wire n228_10;
wire n225_10;
wire n226_11;
wire n300_8;
wire n301_8;
wire n302_8;
wire n306_8;
wire n307_8;
wire n308_8;
wire n312_8;
wire n313_8;
wire n314_8;
wire n290_6;
wire ff_sprite_color_out;
wire ff_yjk_en;
wire [4:0] ff_palette_rdata_r;
wire [4:0] ff_palette_rdata_g;
wire [4:0] ff_palette_rdata_b;
wire [7:0] ff_grp7_color_code;
wire [5:0] ff_yjk_r;
wire [5:0] ff_yjk_g;
wire [5:0] ff_yjk_b;
wire VCC;
wire GND;
  LUT3 n73_s0 (
    .F(n73_3),
    .I0(n73_4),
    .I1(ff_yjk_r[5]),
    .I2(n73_5) 
);
defparam n73_s0.INIT=8'hCA;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(n74_4),
    .I1(ff_yjk_r[4]),
    .I2(n73_5) 
);
defparam n74_s0.INIT=8'hCA;
  LUT3 n75_s0 (
    .F(n75_3),
    .I0(n75_4),
    .I1(ff_yjk_r[3]),
    .I2(n73_5) 
);
defparam n75_s0.INIT=8'hCA;
  LUT3 n76_s0 (
    .F(n76_3),
    .I0(n76_4),
    .I1(ff_yjk_r[2]),
    .I2(n73_5) 
);
defparam n76_s0.INIT=8'hCA;
  LUT3 n77_s0 (
    .F(n77_3),
    .I0(n77_4),
    .I1(ff_yjk_r[1]),
    .I2(n73_5) 
);
defparam n77_s0.INIT=8'hCA;
  LUT3 n78_s0 (
    .F(n78_3),
    .I0(n78_4),
    .I1(ff_yjk_r[0]),
    .I2(n73_5) 
);
defparam n78_s0.INIT=8'hCA;
  LUT3 n79_s0 (
    .F(n79_3),
    .I0(n79_4),
    .I1(ff_yjk_g[5]),
    .I2(n73_5) 
);
defparam n79_s0.INIT=8'hCA;
  LUT3 n80_s0 (
    .F(n80_3),
    .I0(n80_4),
    .I1(ff_yjk_g[4]),
    .I2(n73_5) 
);
defparam n80_s0.INIT=8'hCA;
  LUT3 n81_s0 (
    .F(n81_3),
    .I0(n81_4),
    .I1(ff_yjk_g[3]),
    .I2(n73_5) 
);
defparam n81_s0.INIT=8'hCA;
  LUT3 n82_s0 (
    .F(n82_3),
    .I0(n82_4),
    .I1(ff_yjk_g[2]),
    .I2(n73_5) 
);
defparam n82_s0.INIT=8'hCA;
  LUT3 n83_s0 (
    .F(n83_3),
    .I0(n83_4),
    .I1(ff_yjk_g[1]),
    .I2(n73_5) 
);
defparam n83_s0.INIT=8'hCA;
  LUT3 n84_s0 (
    .F(n84_3),
    .I0(n84_4),
    .I1(ff_yjk_g[0]),
    .I2(n73_5) 
);
defparam n84_s0.INIT=8'hCA;
  LUT3 n85_s0 (
    .F(n85_3),
    .I0(n85_4),
    .I1(ff_yjk_b[5]),
    .I2(n73_5) 
);
defparam n85_s0.INIT=8'hCA;
  LUT3 n86_s0 (
    .F(n86_3),
    .I0(n86_4),
    .I1(ff_yjk_b[4]),
    .I2(n73_5) 
);
defparam n86_s0.INIT=8'hCA;
  LUT3 n87_s0 (
    .F(n87_3),
    .I0(n87_4),
    .I1(ff_yjk_b[3]),
    .I2(n73_5) 
);
defparam n87_s0.INIT=8'hCA;
  LUT3 n88_s0 (
    .F(n88_3),
    .I0(n88_4),
    .I1(ff_yjk_b[2]),
    .I2(n73_5) 
);
defparam n88_s0.INIT=8'hCA;
  LUT3 n89_s0 (
    .F(n89_3),
    .I0(n89_4),
    .I1(ff_yjk_b[1]),
    .I2(n73_5) 
);
defparam n89_s0.INIT=8'hCA;
  LUT3 n90_s0 (
    .F(n90_3),
    .I0(n90_4),
    .I1(ff_yjk_b[0]),
    .I2(n73_5) 
);
defparam n90_s0.INIT=8'hCA;
  LUT4 n227_s0 (
    .F(n227_3),
    .I0(n227_4),
    .I1(n227_5),
    .I2(n227_6),
    .I3(n227_7) 
);
defparam n227_s0.INIT=16'h00F1;
  LUT4 n228_s0 (
    .F(n228_3),
    .I0(n228_4),
    .I1(n227_6),
    .I2(n228_5),
    .I3(n228_6) 
);
defparam n228_s0.INIT=16'hF2FF;
  LUT3 n247_s0 (
    .F(n247_3),
    .I0(w_color_code_graphic4567[7]),
    .I1(n247_4),
    .I2(w_sp_color_code_en) 
);
defparam n247_s0.INIT=8'hCA;
  LUT3 n248_s0 (
    .F(n248_3),
    .I0(w_color_code_graphic4567[6]),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en) 
);
defparam n248_s0.INIT=8'hCA;
  LUT3 n249_s0 (
    .F(n249_3),
    .I0(w_color_code_graphic4567[5]),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en) 
);
defparam n249_s0.INIT=8'hCA;
  LUT4 n250_s0 (
    .F(n250_3),
    .I0(n250_4),
    .I1(w_sp_color_code[3]),
    .I2(w_color_code_graphic4567[4]),
    .I3(w_sp_color_code_en) 
);
defparam n250_s0.INIT=16'h44F0;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(n250_4),
    .I1(w_color_code_graphic4567[3]),
    .I2(w_sp_color_code_en) 
);
defparam n251_s0.INIT=8'h5C;
  LUT3 n252_s0 (
    .F(n252_3),
    .I0(n250_4),
    .I1(w_color_code_graphic4567[2]),
    .I2(w_sp_color_code_en) 
);
defparam n252_s0.INIT=8'h5C;
  LUT4 n253_s0 (
    .F(n253_3),
    .I0(w_sp_color_code[3]),
    .I1(w_sp_color_code[0]),
    .I2(w_color_code_graphic4567[1]),
    .I3(w_sp_color_code_en) 
);
defparam n253_s0.INIT=16'h88F0;
  LUT3 n254_s0 (
    .F(n254_3),
    .I0(n254_4),
    .I1(w_color_code_graphic4567[0]),
    .I2(w_sp_color_code_en) 
);
defparam n254_s0.INIT=8'h5C;
  LUT3 n297_s0 (
    .F(n297_3),
    .I0(w_yjk_r[5]),
    .I1(reg_r7_frame_col_Z[4]),
    .I2(n290_4) 
);
defparam n297_s0.INIT=8'hAC;
  LUT3 n298_s0 (
    .F(n298_3),
    .I0(w_yjk_r[4]),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(n290_4) 
);
defparam n298_s0.INIT=8'hAC;
  LUT3 n299_s0 (
    .F(n299_3),
    .I0(w_yjk_r[3]),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(n290_4) 
);
defparam n299_s0.INIT=8'hAC;
  LUT3 n303_s0 (
    .F(n303_3),
    .I0(w_yjk_g[5]),
    .I1(reg_r7_frame_col_Z[7]),
    .I2(n290_4) 
);
defparam n303_s0.INIT=8'hAC;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_yjk_g[4]),
    .I1(reg_r7_frame_col_Z[6]),
    .I2(n290_4) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_yjk_g[3]),
    .I1(reg_r7_frame_col_Z[5]),
    .I2(n290_4) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n309_s0 (
    .F(n309_3),
    .I0(w_yjk_b[5]),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(n290_4) 
);
defparam n309_s0.INIT=8'hAC;
  LUT3 n310_s0 (
    .F(n310_3),
    .I0(w_yjk_b[4]),
    .I1(reg_r7_frame_col_Z[0]),
    .I2(n290_4) 
);
defparam n310_s0.INIT=8'hAC;
  LUT3 n311_s0 (
    .F(n311_3),
    .I0(w_yjk_b[3]),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(n290_4) 
);
defparam n311_s0.INIT=8'hAC;
  LUT3 n333_s0 (
    .F(n333_3),
    .I0(w_yjk_en),
    .I1(reg_r25_yjk_Z),
    .I2(n290_4) 
);
defparam n333_s0.INIT=8'hA3;
  LUT3 ff_yjk_r_5_s2 (
    .F(ff_yjk_r_5_6),
    .I0(n290_4),
    .I1(reg_r25_yjk_Z),
    .I2(n492_5) 
);
defparam ff_yjk_r_5_s2.INIT=8'hB0;
  LUT4 n226_s2 (
    .F(n226_7),
    .I0(n226_11),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(n190_5),
    .I3(n226_9) 
);
defparam n226_s2.INIT=16'h0C05;
  LUT4 n225_s2 (
    .F(n225_7),
    .I0(n225_10),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(n190_5),
    .I3(n226_9) 
);
defparam n225_s2.INIT=16'h0C05;
  LUT3 n73_s1 (
    .F(n73_4),
    .I0(ff_palette_rdata_r[4]),
    .I1(ff_grp7_color_code[4]),
    .I2(n73_6) 
);
defparam n73_s1.INIT=8'hCA;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(ff_sprite_color_out),
    .I1(ff_yjk_en),
    .I2(reg_r0_disp_mode[3]),
    .I3(n73_7) 
);
defparam n73_s2.INIT=16'h4000;
  LUT3 n74_s1 (
    .F(n74_4),
    .I0(ff_palette_rdata_r[3]),
    .I1(ff_grp7_color_code[3]),
    .I2(n73_6) 
);
defparam n74_s1.INIT=8'hCA;
  LUT3 n75_s1 (
    .F(n75_4),
    .I0(ff_palette_rdata_r[2]),
    .I1(ff_grp7_color_code[2]),
    .I2(n73_6) 
);
defparam n75_s1.INIT=8'hCA;
  LUT3 n76_s1 (
    .F(n76_4),
    .I0(ff_palette_rdata_r[1]),
    .I1(ff_grp7_color_code[4]),
    .I2(n73_6) 
);
defparam n76_s1.INIT=8'hCA;
  LUT3 n77_s1 (
    .F(n77_4),
    .I0(ff_palette_rdata_r[0]),
    .I1(ff_grp7_color_code[3]),
    .I2(n73_6) 
);
defparam n77_s1.INIT=8'hCA;
  LUT3 n78_s1 (
    .F(n78_4),
    .I0(ff_grp7_color_code[2]),
    .I1(ff_palette_rdata_r[4]),
    .I2(n73_6) 
);
defparam n78_s1.INIT=8'hAC;
  LUT3 n79_s1 (
    .F(n79_4),
    .I0(ff_palette_rdata_g[4]),
    .I1(ff_grp7_color_code[7]),
    .I2(n73_6) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80_4),
    .I0(ff_palette_rdata_g[3]),
    .I1(ff_grp7_color_code[6]),
    .I2(n73_6) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81_4),
    .I0(ff_palette_rdata_g[2]),
    .I1(ff_grp7_color_code[5]),
    .I2(n73_6) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82_4),
    .I0(ff_palette_rdata_g[1]),
    .I1(ff_grp7_color_code[7]),
    .I2(n73_6) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83_4),
    .I0(ff_palette_rdata_g[0]),
    .I1(ff_grp7_color_code[6]),
    .I2(n73_6) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84_4),
    .I0(ff_grp7_color_code[5]),
    .I1(ff_palette_rdata_g[4]),
    .I2(n73_6) 
);
defparam n84_s1.INIT=8'hAC;
  LUT3 n85_s1 (
    .F(n85_4),
    .I0(ff_palette_rdata_b[4]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86_4),
    .I0(ff_palette_rdata_b[3]),
    .I1(ff_grp7_color_code[0]),
    .I2(n73_6) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87_4),
    .I0(ff_palette_rdata_b[2]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n88_s1 (
    .F(n88_4),
    .I0(ff_palette_rdata_b[1]),
    .I1(ff_grp7_color_code[0]),
    .I2(n73_6) 
);
defparam n88_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89_4),
    .I0(ff_palette_rdata_b[0]),
    .I1(ff_grp7_color_code[1]),
    .I2(n73_6) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90_4),
    .I0(ff_grp7_color_code[0]),
    .I1(ff_palette_rdata_b[4]),
    .I2(n73_6) 
);
defparam n90_s1.INIT=8'hAC;
  LUT4 n227_s1 (
    .F(n227_4),
    .I0(n227_8),
    .I1(n227_9),
    .I2(w_dot_state[1]),
    .I3(n227_27) 
);
defparam n227_s1.INIT=16'hC500;
  LUT4 n227_s2 (
    .F(n227_5),
    .I0(n290_4),
    .I1(reg_r8_col0_on_Z),
    .I2(n227_11),
    .I3(n190_5) 
);
defparam n227_s2.INIT=16'h8F00;
  LUT4 n227_s3 (
    .F(n227_6),
    .I0(n227_12),
    .I1(n227_13),
    .I2(w_dot_state[1]),
    .I3(n290_4) 
);
defparam n227_s3.INIT=16'hCA00;
  LUT4 n227_s4 (
    .F(n227_7),
    .I0(n227_14),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(n190_5),
    .I3(n227_15) 
);
defparam n227_s4.INIT=16'h000B;
  LUT4 n228_s1 (
    .F(n228_4),
    .I0(n290_4),
    .I1(reg_r8_col0_on_Z),
    .I2(n228_7),
    .I3(n190_5) 
);
defparam n228_s1.INIT=16'h7000;
  LUT4 n228_s2 (
    .F(n228_5),
    .I0(n190_5),
    .I1(n227_14),
    .I2(n227_15),
    .I3(reg_r7_frame_col_Z[0]) 
);
defparam n228_s2.INIT=16'h0100;
  LUT4 n228_s3 (
    .F(n228_6),
    .I0(n190_5),
    .I1(n228_10),
    .I2(n290_4),
    .I3(n227_4) 
);
defparam n228_s3.INIT=16'h00BF;
  LUT4 n247_s1 (
    .F(n247_4),
    .I0(w_sp_color_code[1]),
    .I1(w_sp_color_code[0]),
    .I2(w_sp_color_code[2]),
    .I3(w_sp_color_code[3]) 
);
defparam n247_s1.INIT=16'hF100;
  LUT4 n250_s1 (
    .F(n250_4),
    .I0(w_sp_color_code[2]),
    .I1(w_sp_color_code[0]),
    .I2(w_sp_color_code[3]),
    .I3(w_sp_color_code[1]) 
);
defparam n250_s1.INIT=16'h00EF;
  LUT4 n254_s1 (
    .F(n254_4),
    .I0(w_sp_color_code[2]),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code[3]),
    .I3(w_sp_color_code[0]) 
);
defparam n254_s1.INIT=16'h00EF;
  LUT3 n290_s1 (
    .F(n290_4),
    .I0(w_window_x),
    .I1(w_prewindow_y),
    .I2(reg_r1_disp_on_Z) 
);
defparam n290_s1.INIT=8'h80;
  LUT2 n226_s4 (
    .F(n226_9),
    .I0(n227_14),
    .I1(n227_15) 
);
defparam n226_s4.INIT=4'h1;
  LUT3 n73_s3 (
    .F(n73_6),
    .I0(reg_r25_yjk_Z),
    .I1(reg_r0_disp_mode[3]),
    .I2(n73_7) 
);
defparam n73_s3.INIT=8'h40;
  LUT4 n73_s4 (
    .F(n73_7),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[2]) 
);
defparam n73_s4.INIT=16'h1000;
  LUT3 n227_s5 (
    .F(n227_8),
    .I0(n227_16),
    .I1(w_sp_color_code[0]),
    .I2(w_sp_color_code_en) 
);
defparam n227_s5.INIT=8'h35;
  LUT4 n227_s6 (
    .F(n227_9),
    .I0(n227_17),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en),
    .I3(n781_11) 
);
defparam n227_s6.INIT=16'hCA00;
  LUT3 n227_s8 (
    .F(n227_11),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(w_dot_state[1]) 
);
defparam n227_s8.INIT=8'hCA;
  LUT3 n227_s9 (
    .F(n227_12),
    .I0(n227_18),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code_en) 
);
defparam n227_s9.INIT=8'hCA;
  LUT4 n227_s10 (
    .F(n227_13),
    .I0(n227_19),
    .I1(w_sp_color_code[3]),
    .I2(w_sp_color_code_en),
    .I3(n781_11) 
);
defparam n227_s10.INIT=16'hCA00;
  LUT4 n227_s11 (
    .F(n227_14),
    .I0(n227_9),
    .I1(n227_13),
    .I2(n227_20),
    .I3(n290_4) 
);
defparam n227_s11.INIT=16'hEF00;
  LUT4 n227_s12 (
    .F(n227_15),
    .I0(n227_12),
    .I1(w_color_code_text12[1]),
    .I2(n781_11),
    .I3(n290_4) 
);
defparam n227_s12.INIT=16'hAC00;
  LUT3 n228_s4 (
    .F(n228_7),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(w_dot_state[1]) 
);
defparam n228_s4.INIT=8'hCA;
  LUT4 n227_s13 (
    .F(n227_16),
    .I0(w_color_code_graphic123m[0]),
    .I1(w_color_code_graphic4567[0]),
    .I2(n227_21),
    .I3(n126_14) 
);
defparam n227_s13.INIT=16'hCACC;
  LUT4 n227_s14 (
    .F(n227_17),
    .I0(w_color_code_graphic123m[2]),
    .I1(w_color_code_graphic4567[2]),
    .I2(n227_21),
    .I3(n126_14) 
);
defparam n227_s14.INIT=16'hCACC;
  LUT4 n227_s15 (
    .F(n227_18),
    .I0(w_color_code_graphic123m[1]),
    .I1(w_color_code_graphic4567[1]),
    .I2(n227_21),
    .I3(n126_14) 
);
defparam n227_s15.INIT=16'hCACC;
  LUT4 n227_s16 (
    .F(n227_19),
    .I0(w_color_code_graphic123m[3]),
    .I1(w_color_code_graphic4567[3]),
    .I2(n227_21),
    .I3(n126_14) 
);
defparam n227_s16.INIT=16'hCACC;
  LUT4 n227_s17 (
    .F(n227_20),
    .I0(n227_22),
    .I1(n227_16),
    .I2(reg_r8_col0_on_Z),
    .I3(n227_23) 
);
defparam n227_s17.INIT=16'h0007;
  LUT3 n227_s18 (
    .F(n227_21),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]) 
);
defparam n227_s18.INIT=8'hE0;
  LUT3 n227_s19 (
    .F(n227_22),
    .I0(w_sp_color_code_en),
    .I1(w_logical_vram_addr_nam_11_5),
    .I2(n74_5) 
);
defparam n227_s19.INIT=8'h01;
  LUT4 n227_s20 (
    .F(n227_23),
    .I0(n227_24),
    .I1(n227_25),
    .I2(w_logical_vram_addr_nam_11_5),
    .I3(n74_5) 
);
defparam n227_s20.INIT=16'h333A;
  LUT2 n227_s21 (
    .F(n227_24),
    .I0(w_sp_color_code_en),
    .I1(w_sp_color_code[0]) 
);
defparam n227_s21.INIT=4'h8;
  LUT3 n227_s22 (
    .F(n227_25),
    .I0(w_color_code_text12[3]),
    .I1(w_color_code_text12[2]),
    .I2(w_color_code_text12[0]) 
);
defparam n227_s22.INIT=8'h01;
  LUT3 n492_s1 (
    .F(n492_5),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(w_vdp_enable) 
);
defparam n492_s1.INIT=8'h90;
  LUT3 n227_s23 (
    .F(n227_27),
    .I0(n290_4),
    .I1(reg_r0_disp_mode[1]),
    .I2(w_vdp_mode_is_highres) 
);
defparam n227_s23.INIT=8'h20;
  LUT4 n228_s6 (
    .F(n228_10),
    .I0(n227_8),
    .I1(w_color_code_text12[0]),
    .I2(w_logical_vram_addr_nam_11_5),
    .I3(n74_5) 
);
defparam n228_s6.INIT=16'hCCC5;
  LUT4 n225_s4 (
    .F(n225_10),
    .I0(w_logical_vram_addr_nam_11_5),
    .I1(n74_5),
    .I2(w_color_code_text12[3]),
    .I3(n227_13) 
);
defparam n225_s4.INIT=16'h001F;
  LUT4 n226_s5 (
    .F(n226_11),
    .I0(w_logical_vram_addr_nam_11_5),
    .I1(n74_5),
    .I2(w_color_code_text12[2]),
    .I3(n227_9) 
);
defparam n226_s5.INIT=16'h001F;
  LUT4 n300_s2 (
    .F(n300_8),
    .I0(w_yjk_r[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n300_s2.INIT=16'h8000;
  LUT4 n301_s2 (
    .F(n301_8),
    .I0(w_yjk_r[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n301_s2.INIT=16'h8000;
  LUT4 n302_s2 (
    .F(n302_8),
    .I0(w_yjk_r[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n302_s2.INIT=16'h8000;
  LUT4 n306_s2 (
    .F(n306_8),
    .I0(w_yjk_g[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n306_s2.INIT=16'h8000;
  LUT4 n307_s2 (
    .F(n307_8),
    .I0(w_yjk_g[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n307_s2.INIT=16'h8000;
  LUT4 n308_s2 (
    .F(n308_8),
    .I0(w_yjk_g[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n308_s2.INIT=16'h8000;
  LUT4 n312_s2 (
    .F(n312_8),
    .I0(w_yjk_b[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n312_s2.INIT=16'h8000;
  LUT4 n313_s2 (
    .F(n313_8),
    .I0(w_yjk_b[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n313_s2.INIT=16'h8000;
  LUT4 n314_s2 (
    .F(n314_8),
    .I0(w_yjk_b[0]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n314_s2.INIT=16'h8000;
  LUT4 n290_s2 (
    .F(n290_6),
    .I0(w_sp_color_code_en),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n290_s2.INIT=16'h8000;
  DFF ff_palette_rdata_r_3_s0 (
    .Q(ff_palette_rdata_r[3]),
    .D(w_palette_rdata_r[3]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_r_2_s0 (
    .Q(ff_palette_rdata_r[2]),
    .D(w_palette_rdata_r[2]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_r_1_s0 (
    .Q(ff_palette_rdata_r[1]),
    .D(w_palette_rdata_r[1]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_r_0_s0 (
    .Q(ff_palette_rdata_r[0]),
    .D(w_palette_rdata_r[0]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_4_s0 (
    .Q(ff_palette_rdata_g[4]),
    .D(w_palette_rdata_g[4]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_3_s0 (
    .Q(ff_palette_rdata_g[3]),
    .D(w_palette_rdata_g[3]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_2_s0 (
    .Q(ff_palette_rdata_g[2]),
    .D(w_palette_rdata_g[2]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_1_s0 (
    .Q(ff_palette_rdata_g[1]),
    .D(w_palette_rdata_g[1]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_g_0_s0 (
    .Q(ff_palette_rdata_g[0]),
    .D(w_palette_rdata_g[0]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_4_s0 (
    .Q(ff_palette_rdata_b[4]),
    .D(w_palette_rdata_b[4]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_3_s0 (
    .Q(ff_palette_rdata_b[3]),
    .D(w_palette_rdata_b[3]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_2_s0 (
    .Q(ff_palette_rdata_b[2]),
    .D(w_palette_rdata_b[2]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_1_s0 (
    .Q(ff_palette_rdata_b[1]),
    .D(w_palette_rdata_b[1]),
    .CLK(w_video_clk) 
);
  DFF ff_palette_rdata_b_0_s0 (
    .Q(ff_palette_rdata_b[0]),
    .D(w_palette_rdata_b[0]),
    .CLK(w_video_clk) 
);
  DFFRE ff_video_r_5_s0 (
    .Q(w_video_r_vdp[5]),
    .D(n73_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_4_s0 (
    .Q(w_video_r_vdp[4]),
    .D(n74_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_3_s0 (
    .Q(w_video_r_vdp[3]),
    .D(n75_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_2_s0 (
    .Q(w_video_r_vdp[2]),
    .D(n76_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_1_s0 (
    .Q(w_video_r_vdp[1]),
    .D(n77_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_r_0_s0 (
    .Q(w_video_r_vdp[0]),
    .D(n78_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_5_s0 (
    .Q(w_video_g_vdp[5]),
    .D(n79_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_4_s0 (
    .Q(w_video_g_vdp[4]),
    .D(n80_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_3_s0 (
    .Q(w_video_g_vdp[3]),
    .D(n81_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_2_s0 (
    .Q(w_video_g_vdp[2]),
    .D(n82_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_1_s0 (
    .Q(w_video_g_vdp[1]),
    .D(n83_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_g_0_s0 (
    .Q(w_video_g_vdp[0]),
    .D(n84_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_5_s0 (
    .Q(w_video_b_vdp[5]),
    .D(n85_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_4_s0 (
    .Q(w_video_b_vdp[4]),
    .D(n86_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_3_s0 (
    .Q(w_video_b_vdp[3]),
    .D(n87_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_2_s0 (
    .Q(w_video_b_vdp[2]),
    .D(n88_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_1_s0 (
    .Q(w_video_b_vdp[1]),
    .D(n89_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_video_b_0_s0 (
    .Q(w_video_b_vdp[0]),
    .D(n90_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_3_s0 (
    .Q(w_palette_rd_address[3]),
    .D(n225_7),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_2_s0 (
    .Q(w_palette_rd_address[2]),
    .D(n226_7),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_1_s0 (
    .Q(w_palette_rd_address[1]),
    .D(n227_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_0_s0 (
    .Q(w_palette_rd_address[0]),
    .D(n228_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_7_s0 (
    .Q(ff_grp7_color_code[7]),
    .D(n247_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_6_s0 (
    .Q(ff_grp7_color_code[6]),
    .D(n248_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_5_s0 (
    .Q(ff_grp7_color_code[5]),
    .D(n249_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_4_s0 (
    .Q(ff_grp7_color_code[4]),
    .D(n250_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_3_s0 (
    .Q(ff_grp7_color_code[3]),
    .D(n251_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_2_s0 (
    .Q(ff_grp7_color_code[2]),
    .D(n252_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_1_s0 (
    .Q(ff_grp7_color_code[1]),
    .D(n253_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_grp7_color_code_0_s0 (
    .Q(ff_grp7_color_code[0]),
    .D(n254_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_sprite_color_out_s0 (
    .Q(ff_sprite_color_out),
    .D(n290_6),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_5_s0 (
    .Q(ff_yjk_r[5]),
    .D(n297_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_4_s0 (
    .Q(ff_yjk_r[4]),
    .D(n298_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_3_s0 (
    .Q(ff_yjk_r[3]),
    .D(n299_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_2_s0 (
    .Q(ff_yjk_r[2]),
    .D(n300_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_1_s0 (
    .Q(ff_yjk_r[1]),
    .D(n301_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_r_0_s0 (
    .Q(ff_yjk_r[0]),
    .D(n302_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_5_s0 (
    .Q(ff_yjk_g[5]),
    .D(n303_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_4_s0 (
    .Q(ff_yjk_g[4]),
    .D(n304_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_3_s0 (
    .Q(ff_yjk_g[3]),
    .D(n305_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_2_s0 (
    .Q(ff_yjk_g[2]),
    .D(n306_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_1_s0 (
    .Q(ff_yjk_g[1]),
    .D(n307_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_g_0_s0 (
    .Q(ff_yjk_g[0]),
    .D(n308_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_5_s0 (
    .Q(ff_yjk_b[5]),
    .D(n309_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_4_s0 (
    .Q(ff_yjk_b[4]),
    .D(n310_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_3_s0 (
    .Q(ff_yjk_b[3]),
    .D(n311_3),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_2_s0 (
    .Q(ff_yjk_b[2]),
    .D(n312_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_1_s0 (
    .Q(ff_yjk_b[1]),
    .D(n313_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_b_0_s0 (
    .Q(ff_yjk_b[0]),
    .D(n314_8),
    .CLK(w_video_clk),
    .CE(ff_yjk_r_5_6),
    .RESET(n36_6) 
);
  DFFRE ff_yjk_en_s0 (
    .Q(ff_yjk_en),
    .D(n333_3),
    .CLK(w_video_clk),
    .CE(n492_5),
    .RESET(n36_6) 
);
  DFF ff_palette_rdata_r_4_s0 (
    .Q(ff_palette_rdata_r[4]),
    .D(w_palette_rdata_r[4]),
    .CLK(w_video_clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_decoder */
module vdp_text12 (
  w_video_clk,
  n36_6,
  reg_r1_bl_clks_Z,
  ff_pattern_generator_7_9,
  w_vdp_enable,
  ff_sp_predraw_end_10,
  n261_14,
  n966_8,
  \vdp_command_processor.maxxmask_1_6 ,
  w_vram_data_Z,
  w_dot_state,
  reg_r7_frame_col_Z,
  reg_r12_blink_mode_Z,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_pre_dot_counter_x,
  reg_r4_pattern_generator_Z_0,
  reg_r4_pattern_generator_Z_1,
  reg_r4_pattern_generator_Z_2,
  reg_r4_pattern_generator_Z_5,
  w_pre_dot_counter_y,
  reg_r10r3_color_Z_3,
  reg_r10r3_color_Z_4,
  reg_r10r3_color_Z_5,
  reg_r10r3_color_Z_6,
  reg_r10r3_color_Z_7,
  reg_r10r3_color_Z_10,
  w_pre_dot_counter_yp,
  reg_r1_disp_mode,
  reg_r0_disp_mode,
  reg_r13_blink_period_Z,
  ff_tx_vram_read_en,
  ff_tx_vram_read_en2,
  n1017_4,
  w_logical_vram_addr_nam_11_5,
  ff_tx_prewindow_x_8,
  n74_5,
  n100_8,
  ff_tx_prewindow_x_10,
  n100_14,
  n1011_9,
  n1018_6,
  w_vram_address_text12_0,
  w_vram_address_text12_1,
  w_vram_address_text12_2,
  w_vram_address_text12_3,
  w_vram_address_text12_4,
  w_vram_address_text12_5,
  w_vram_address_text12_6,
  w_vram_address_text12_7,
  w_vram_address_text12_8,
  w_vram_address_text12_9,
  w_vram_address_text12_10,
  w_vram_address_text12_11,
  w_vram_address_text12_12,
  w_vram_address_text12_13,
  w_vram_address_text12_16,
  w_color_code_text12
)
;
input w_video_clk;
input n36_6;
input reg_r1_bl_clks_Z;
input ff_pattern_generator_7_9;
input w_vdp_enable;
input ff_sp_predraw_end_10;
input n261_14;
input n966_8;
input \vdp_command_processor.maxxmask_1_6 ;
input [7:0] w_vram_data_Z;
input [1:0] w_dot_state;
input [7:0] reg_r7_frame_col_Z;
input [7:0] reg_r12_blink_mode_Z;
input reg_r2_pattern_name_Z_0;
input reg_r2_pattern_name_Z_1;
input reg_r2_pattern_name_Z_2;
input reg_r2_pattern_name_Z_3;
input reg_r2_pattern_name_Z_6;
input [8:0] w_pre_dot_counter_x;
input reg_r4_pattern_generator_Z_0;
input reg_r4_pattern_generator_Z_1;
input reg_r4_pattern_generator_Z_2;
input reg_r4_pattern_generator_Z_5;
input [2:0] w_pre_dot_counter_y;
input reg_r10r3_color_Z_3;
input reg_r10r3_color_Z_4;
input reg_r10r3_color_Z_5;
input reg_r10r3_color_Z_6;
input reg_r10r3_color_Z_7;
input reg_r10r3_color_Z_10;
input [8:0] w_pre_dot_counter_yp;
input [1:0] reg_r1_disp_mode;
input [3:1] reg_r0_disp_mode;
input [7:0] reg_r13_blink_period_Z;
output ff_tx_vram_read_en;
output ff_tx_vram_read_en2;
output n1017_4;
output w_logical_vram_addr_nam_11_5;
output ff_tx_prewindow_x_8;
output n74_5;
output n100_8;
output ff_tx_prewindow_x_10;
output n100_14;
output n1011_9;
output n1018_6;
output w_vram_address_text12_0;
output w_vram_address_text12_1;
output w_vram_address_text12_2;
output w_vram_address_text12_3;
output w_vram_address_text12_4;
output w_vram_address_text12_5;
output w_vram_address_text12_6;
output w_vram_address_text12_7;
output w_vram_address_text12_8;
output w_vram_address_text12_9;
output w_vram_address_text12_10;
output w_vram_address_text12_11;
output w_vram_address_text12_12;
output w_vram_address_text12_13;
output w_vram_address_text12_16;
output [3:0] w_color_code_text12;
wire w_tx_color_7_2;
wire w_tx_color_6_2;
wire w_tx_color_5_2;
wire w_tx_color_4_2;
wire n86_2;
wire n87_2;
wire n88_2;
wire n89_2;
wire n1011_3;
wire n83_3;
wire n967_3;
wire n166_4;
wire n682_3;
wire n683_3;
wire n684_3;
wire n685_3;
wire n686_3;
wire n687_3;
wire n688_3;
wire n236_24;
wire n239_19;
wire n240_19;
wire n243_19;
wire n244_19;
wire n245_19;
wire n246_19;
wire n247_19;
wire n248_19;
wire n249_19;
wire n250_19;
wire n251_19;
wire n252_19;
wire n708_11;
wire n709_10;
wire n710_10;
wire n711_10;
wire n712_10;
wire n713_10;
wire n714_10;
wire n507_4;
wire n733_4;
wire ff_dot_counter24_3_6;
wire ff_tx_prewindow_x_6;
wire ff_tx_window_x_6;
wire ff_pattern_num_7_6;
wire ff_tx_char_counter_start_of_line_11_6;
wire ff_prepattern_7_7;
wire ff_is_foreground_7;
wire ff_blink_period_cnt_3_6;
wire ff_tx_vram_read_en2_6;
wire ff_pattern_7_6;
wire ff_tx_char_counter_x_6_8;
wire ff_ramadr_16_7;
wire n427_13;
wire n426_13;
wire n424_13;
wire n423_13;
wire n422_13;
wire n421_15;
wire n715_13;
wire n111_7;
wire n849_7;
wire n847_7;
wire n818_7;
wire n817_7;
wire n816_7;
wire n800_6;
wire n119_7;
wire n118_7;
wire n241_22;
wire n242_22;
wire n1011_4;
wire n74_4;
wire n166_5;
wire n682_4;
wire n1016_4;
wire n236_26;
wire n507_5;
wire ff_dot_counter24_3_7;
wire ff_tx_prewindow_x_7;
wire ff_tx_char_counter_start_of_line_11_8;
wire ff_prepattern_7_8;
wire ff_blink_period_cnt_3_7;
wire ff_tx_vram_read_en_7;
wire ff_tx_vram_read_en2_7;
wire ff_pattern_7_7;
wire ff_pattern_7_8;
wire ff_tx_char_counter_x_6_10;
wire ff_ramadr_16_8;
wire n425_14;
wire n421_16;
wire n848_8;
wire n800_7;
wire n800_8;
wire n1011_6;
wire n1011_7;
wire n1016_5;
wire n1016_6;
wire n1016_7;
wire n1016_8;
wire n1016_9;
wire n1016_10;
wire n848_10;
wire n100_10;
wire n423_16;
wire n425_16;
wire ff_tx_vram_read_en_9;
wire ff_tx_char_counter_start_of_line_11_11;
wire ff_tx_prewindow_x_14;
wire ff_tx_char_counter_start_of_line_11_13;
wire ff_tx_char_counter_x_6_12;
wire n708_14;
wire n74_7;
wire n850_9;
wire n1016_12;
wire n689_8;
wire n252_22;
wire n251_22;
wire n250_22;
wire n249_22;
wire n248_22;
wire n247_22;
wire n246_22;
wire n245_22;
wire n244_22;
wire n243_22;
wire n240_22;
wire n239_22;
wire n236_28;
wire n242_25;
wire n112_9;
wire n120_10;
wire n361_9;
wire n360_9;
wire n359_9;
wire n358_9;
wire n357_9;
wire n356_9;
wire n355_9;
wire n354_9;
wire n353_9;
wire n352_9;
wire n351_9;
wire n350_9;
wire ff_tx_vram_read_en2_10;
wire ff_tx_prewindow_x;
wire ff_tx_window_x;
wire ff_is_foreground;
wire ff_blink_state;
wire w_tx_char_counter_0_2;
wire w_tx_char_counter_1_2;
wire w_tx_char_counter_2_2;
wire w_tx_char_counter_3_2;
wire w_tx_char_counter_4_2;
wire w_tx_char_counter_5_2;
wire w_tx_char_counter_6_2;
wire w_tx_char_counter_7_2;
wire w_tx_char_counter_8_2;
wire w_tx_char_counter_9_2;
wire w_tx_char_counter_10_2;
wire w_tx_char_counter_11_0_COUT;
wire n241_20;
wire n242_20;
wire n819_9;
wire [11:10] w_logical_vram_addr_nam;
wire [4:0] ff_dot_counter24;
wire [7:0] ff_pattern_num;
wire [6:0] ff_tx_char_counter_x;
wire [7:0] ff_preblink;
wire [11:0] ff_tx_char_counter_start_of_line;
wire [7:0] ff_prepattern;
wire [7:0] ff_pattern;
wire [7:0] ff_blink;
wire [3:0] ff_blink_clk_cnt;
wire [3:0] ff_blink_period_cnt;
wire [11:0] w_tx_char_counter;
wire VCC;
wire GND;
  LUT3 w_color_code_text12_3_s1 (
    .F(w_tx_color_7_2),
    .I0(reg_r7_frame_col_Z[7]),
    .I1(reg_r12_blink_mode_Z[7]),
    .I2(n74_7) 
);
defparam w_color_code_text12_3_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_2_s1 (
    .F(w_tx_color_6_2),
    .I0(reg_r7_frame_col_Z[6]),
    .I1(reg_r12_blink_mode_Z[6]),
    .I2(n74_7) 
);
defparam w_color_code_text12_2_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_1_s1 (
    .F(w_tx_color_5_2),
    .I0(reg_r7_frame_col_Z[5]),
    .I1(reg_r12_blink_mode_Z[5]),
    .I2(n74_7) 
);
defparam w_color_code_text12_1_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_0_s1 (
    .F(w_tx_color_4_2),
    .I0(reg_r7_frame_col_Z[4]),
    .I1(reg_r12_blink_mode_Z[4]),
    .I2(n74_7) 
);
defparam w_color_code_text12_0_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_3_s0 (
    .F(n86_2),
    .I0(reg_r7_frame_col_Z[3]),
    .I1(reg_r12_blink_mode_Z[3]),
    .I2(n967_3) 
);
defparam w_color_code_text12_3_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_2_s0 (
    .F(n87_2),
    .I0(reg_r7_frame_col_Z[2]),
    .I1(reg_r12_blink_mode_Z[2]),
    .I2(n967_3) 
);
defparam w_color_code_text12_2_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_1_s0 (
    .F(n88_2),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(reg_r12_blink_mode_Z[1]),
    .I2(n967_3) 
);
defparam w_color_code_text12_1_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_0_s0 (
    .F(n89_2),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r12_blink_mode_Z[0]),
    .I2(n967_3) 
);
defparam w_color_code_text12_0_s0.INIT=8'hCA;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n1011_4),
    .I1(reg_r1_bl_clks_Z),
    .I2(ff_pattern_generator_7_9),
    .I3(n1011_9) 
);
defparam n1011_s0.INIT=16'hE000;
  LUT3 n241_s21 (
    .F(w_logical_vram_addr_nam[11]),
    .I0(reg_r2_pattern_name_Z_1),
    .I1(w_tx_char_counter[11]),
    .I2(w_logical_vram_addr_nam_11_5) 
);
defparam n241_s21.INIT=8'hAC;
  LUT3 n242_s21 (
    .F(w_logical_vram_addr_nam[10]),
    .I0(reg_r2_pattern_name_Z_0),
    .I1(w_tx_char_counter[10]),
    .I2(w_logical_vram_addr_nam_11_5) 
);
defparam n242_s21.INIT=8'hAC;
  LUT2 n83_s0 (
    .F(n83_3),
    .I0(ff_tx_window_x),
    .I1(ff_is_foreground) 
);
defparam n83_s0.INIT=4'h8;
  LUT3 n967_s0 (
    .F(n967_3),
    .I0(ff_is_foreground),
    .I1(ff_tx_window_x),
    .I2(n74_7) 
);
defparam n967_s0.INIT=8'h40;
  LUT3 n166_s1 (
    .F(n166_4),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n166_5) 
);
defparam n166_s1.INIT=8'h40;
  LUT3 n682_s0 (
    .F(n682_3),
    .I0(ff_preblink[7]),
    .I1(ff_blink[6]),
    .I2(n682_4) 
);
defparam n682_s0.INIT=8'hAC;
  LUT3 n683_s0 (
    .F(n683_3),
    .I0(ff_preblink[6]),
    .I1(ff_blink[5]),
    .I2(n682_4) 
);
defparam n683_s0.INIT=8'hAC;
  LUT3 n684_s0 (
    .F(n684_3),
    .I0(ff_preblink[5]),
    .I1(ff_blink[4]),
    .I2(n682_4) 
);
defparam n684_s0.INIT=8'hAC;
  LUT3 n685_s0 (
    .F(n685_3),
    .I0(ff_preblink[4]),
    .I1(ff_blink[3]),
    .I2(n682_4) 
);
defparam n685_s0.INIT=8'hAC;
  LUT3 n686_s0 (
    .F(n686_3),
    .I0(ff_preblink[3]),
    .I1(ff_blink[2]),
    .I2(n682_4) 
);
defparam n686_s0.INIT=8'hAC;
  LUT3 n687_s0 (
    .F(n687_3),
    .I0(ff_preblink[2]),
    .I1(ff_blink[1]),
    .I2(n682_4) 
);
defparam n687_s0.INIT=8'hAC;
  LUT3 n688_s0 (
    .F(n688_3),
    .I0(ff_preblink[1]),
    .I1(ff_blink[0]),
    .I2(n682_4) 
);
defparam n688_s0.INIT=8'hAC;
  LUT3 n1017_s1 (
    .F(n1017_4),
    .I0(w_dot_state[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[0]) 
);
defparam n1017_s1.INIT=8'h40;
  LUT3 n236_s20 (
    .F(n236_24),
    .I0(n236_28),
    .I1(reg_r4_pattern_generator_Z_5),
    .I2(n236_26) 
);
defparam n236_s20.INIT=8'hCA;
  LUT3 n239_s15 (
    .F(n239_19),
    .I0(n239_22),
    .I1(reg_r4_pattern_generator_Z_2),
    .I2(n236_26) 
);
defparam n239_s15.INIT=8'hCA;
  LUT3 n240_s15 (
    .F(n240_19),
    .I0(n240_22),
    .I1(reg_r4_pattern_generator_Z_1),
    .I2(n236_26) 
);
defparam n240_s15.INIT=8'hCA;
  LUT3 n243_s15 (
    .F(n243_19),
    .I0(n243_22),
    .I1(ff_pattern_num[6]),
    .I2(n236_26) 
);
defparam n243_s15.INIT=8'hCA;
  LUT3 n244_s15 (
    .F(n244_19),
    .I0(n244_22),
    .I1(ff_pattern_num[5]),
    .I2(n236_26) 
);
defparam n244_s15.INIT=8'hCA;
  LUT3 n245_s15 (
    .F(n245_19),
    .I0(n245_22),
    .I1(ff_pattern_num[4]),
    .I2(n236_26) 
);
defparam n245_s15.INIT=8'hCA;
  LUT3 n246_s15 (
    .F(n246_19),
    .I0(n246_22),
    .I1(ff_pattern_num[3]),
    .I2(n236_26) 
);
defparam n246_s15.INIT=8'hCA;
  LUT3 n247_s15 (
    .F(n247_19),
    .I0(n247_22),
    .I1(ff_pattern_num[2]),
    .I2(n236_26) 
);
defparam n247_s15.INIT=8'hCA;
  LUT3 n248_s15 (
    .F(n248_19),
    .I0(n248_22),
    .I1(ff_pattern_num[1]),
    .I2(n236_26) 
);
defparam n248_s15.INIT=8'hCA;
  LUT3 n249_s15 (
    .F(n249_19),
    .I0(n249_22),
    .I1(ff_pattern_num[0]),
    .I2(n236_26) 
);
defparam n249_s15.INIT=8'hCA;
  LUT3 n250_s15 (
    .F(n250_19),
    .I0(n250_22),
    .I1(w_pre_dot_counter_y[2]),
    .I2(n236_26) 
);
defparam n250_s15.INIT=8'hCA;
  LUT3 n251_s15 (
    .F(n251_19),
    .I0(n251_22),
    .I1(w_pre_dot_counter_y[1]),
    .I2(n236_26) 
);
defparam n251_s15.INIT=8'hCA;
  LUT3 n252_s15 (
    .F(n252_19),
    .I0(n252_22),
    .I1(w_pre_dot_counter_y[0]),
    .I2(n236_26) 
);
defparam n252_s15.INIT=8'hCA;
  LUT3 n708_s7 (
    .F(n708_11),
    .I0(ff_prepattern[7]),
    .I1(ff_pattern[6]),
    .I2(n708_14) 
);
defparam n708_s7.INIT=8'hAC;
  LUT3 n709_s6 (
    .F(n709_10),
    .I0(ff_prepattern[6]),
    .I1(ff_pattern[5]),
    .I2(n708_14) 
);
defparam n709_s6.INIT=8'hAC;
  LUT3 n710_s6 (
    .F(n710_10),
    .I0(ff_prepattern[5]),
    .I1(ff_pattern[4]),
    .I2(n708_14) 
);
defparam n710_s6.INIT=8'hAC;
  LUT3 n711_s6 (
    .F(n711_10),
    .I0(ff_prepattern[4]),
    .I1(ff_pattern[3]),
    .I2(n708_14) 
);
defparam n711_s6.INIT=8'hAC;
  LUT3 n712_s6 (
    .F(n712_10),
    .I0(ff_prepattern[3]),
    .I1(ff_pattern[2]),
    .I2(n708_14) 
);
defparam n712_s6.INIT=8'hAC;
  LUT3 n713_s6 (
    .F(n713_10),
    .I0(ff_prepattern[2]),
    .I1(ff_pattern[1]),
    .I2(n708_14) 
);
defparam n713_s6.INIT=8'hAC;
  LUT3 n714_s6 (
    .F(n714_10),
    .I0(ff_prepattern[1]),
    .I1(ff_pattern[0]),
    .I2(n708_14) 
);
defparam n714_s6.INIT=8'hAC;
  LUT4 n507_s1 (
    .F(n507_4),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]),
    .I2(n1017_4),
    .I3(n507_5) 
);
defparam n507_s1.INIT=16'h1000;
  LUT4 n733_s1 (
    .F(n733_4),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_pattern_generator_7_9) 
);
defparam n733_s1.INIT=16'h1400;
  LUT4 ff_dot_counter24_3_s2 (
    .F(ff_dot_counter24_3_6),
    .I0(ff_dot_counter24[2]),
    .I1(ff_dot_counter24_3_7),
    .I2(n100_10),
    .I3(n1018_6) 
);
defparam ff_dot_counter24_3_s2.INIT=16'hF800;
  LUT4 ff_tx_prewindow_x_s2 (
    .F(ff_tx_prewindow_x_6),
    .I0(ff_tx_prewindow_x_7),
    .I1(ff_tx_prewindow_x_8),
    .I2(n1018_6),
    .I3(ff_tx_prewindow_x_14) 
);
defparam ff_tx_prewindow_x_s2.INIT=16'hE000;
  LUT4 ff_tx_window_x_s2 (
    .F(ff_tx_window_x_6),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n166_5),
    .I3(n1017_4) 
);
defparam ff_tx_window_x_s2.INIT=16'h6000;
  LUT4 ff_pattern_num_7_s2 (
    .F(ff_pattern_num_7_6),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[1]),
    .I3(n1017_4) 
);
defparam ff_pattern_num_7_s2.INIT=16'h1800;
  LUT4 ff_tx_char_counter_start_of_line_11_s2 (
    .F(ff_tx_char_counter_start_of_line_11_6),
    .I0(ff_tx_char_counter_start_of_line_11_13),
    .I1(n1011_4),
    .I2(ff_tx_char_counter_start_of_line_11_8),
    .I3(ff_pattern_generator_7_9) 
);
defparam ff_tx_char_counter_start_of_line_11_s2.INIT=16'hF800;
  LUT4 ff_prepattern_7_s3 (
    .F(ff_prepattern_7_7),
    .I0(n74_4),
    .I1(ff_dot_counter24[1]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_prepattern_7_8) 
);
defparam ff_prepattern_7_s3.INIT=16'hC200;
  LUT2 ff_is_foreground_s3 (
    .F(ff_is_foreground_7),
    .I0(n708_14),
    .I1(w_vdp_enable) 
);
defparam ff_is_foreground_s3.INIT=4'h4;
  LUT3 ff_blink_period_cnt_3_s2 (
    .F(ff_blink_period_cnt_3_6),
    .I0(ff_blink_period_cnt_3_7),
    .I1(n1016_4),
    .I2(n1011_3) 
);
defparam ff_blink_period_cnt_3_s2.INIT=8'hB0;
  LUT4 ff_tx_vram_read_en2_s2 (
    .F(ff_tx_vram_read_en2_6),
    .I0(ff_dot_counter24[1]),
    .I1(ff_tx_vram_read_en2_7),
    .I2(ff_tx_vram_read_en2_10),
    .I3(n1018_6) 
);
defparam ff_tx_vram_read_en2_s2.INIT=16'hFF10;
  LUT4 ff_pattern_7_s2 (
    .F(ff_pattern_7_6),
    .I0(w_dot_state[1]),
    .I1(ff_pattern_7_7),
    .I2(ff_pattern_7_8),
    .I3(w_vdp_enable) 
);
defparam ff_pattern_7_s2.INIT=16'hF400;
  LUT4 ff_tx_char_counter_x_6_s3 (
    .F(ff_tx_char_counter_x_6_8),
    .I0(ff_tx_char_counter_x_6_12),
    .I1(ff_tx_char_counter_x_6_10),
    .I2(ff_pattern_generator_7_9),
    .I3(ff_tx_char_counter_start_of_line_11_13) 
);
defparam ff_tx_char_counter_x_6_s3.INIT=16'hF444;
  LUT4 ff_ramadr_16_s4 (
    .F(ff_ramadr_16_7),
    .I0(ff_tx_vram_read_en2_7),
    .I1(ff_dot_counter24[1]),
    .I2(ff_ramadr_16_8),
    .I3(ff_tx_vram_read_en2_10) 
);
defparam ff_ramadr_16_s4.INIT=16'hD300;
  LUT2 n427_s7 (
    .F(n427_13),
    .I0(ff_tx_char_counter_x[0]),
    .I1(w_dot_state[1]) 
);
defparam n427_s7.INIT=4'h4;
  LUT3 n426_s7 (
    .F(n426_13),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(w_dot_state[1]) 
);
defparam n426_s7.INIT=8'h60;
  LUT4 n424_s7 (
    .F(n424_13),
    .I0(ff_tx_char_counter_x[2]),
    .I1(n425_14),
    .I2(ff_tx_char_counter_x[3]),
    .I3(w_dot_state[1]) 
);
defparam n424_s7.INIT=16'h7800;
  LUT3 n423_s7 (
    .F(n423_13),
    .I0(ff_tx_char_counter_x[4]),
    .I1(n423_16),
    .I2(w_dot_state[1]) 
);
defparam n423_s7.INIT=8'h60;
  LUT4 n422_s7 (
    .F(n422_13),
    .I0(ff_tx_char_counter_x[4]),
    .I1(n423_16),
    .I2(ff_tx_char_counter_x[5]),
    .I3(w_dot_state[1]) 
);
defparam n422_s7.INIT=16'h7800;
  LUT4 n421_s9 (
    .F(n421_15),
    .I0(n423_16),
    .I1(n421_16),
    .I2(ff_tx_char_counter_x[6]),
    .I3(w_dot_state[1]) 
);
defparam n421_s9.INIT=16'h7800;
  LUT2 n715_s7 (
    .F(n715_13),
    .I0(ff_prepattern[0]),
    .I1(n708_14) 
);
defparam n715_s7.INIT=4'h8;
  LUT3 n111_s2 (
    .F(n111_7),
    .I0(n100_10),
    .I1(ff_dot_counter24[3]),
    .I2(ff_dot_counter24[4]) 
);
defparam n111_s2.INIT=8'h14;
  LUT3 n849_s2 (
    .F(n849_7),
    .I0(n1016_4),
    .I1(ff_blink_period_cnt[0]),
    .I2(ff_blink_period_cnt[1]) 
);
defparam n849_s2.INIT=8'h28;
  LUT4 n847_s2 (
    .F(n847_7),
    .I0(ff_blink_period_cnt[2]),
    .I1(n848_8),
    .I2(n1016_4),
    .I3(ff_blink_period_cnt[3]) 
);
defparam n847_s2.INIT=16'h7080;
  LUT4 n818_s2 (
    .F(n818_7),
    .I0(ff_blink_clk_cnt[3]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[1]),
    .I3(ff_blink_clk_cnt[0]) 
);
defparam n818_s2.INIT=16'h0DF0;
  LUT3 n817_s2 (
    .F(n817_7),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]) 
);
defparam n817_s2.INIT=8'h78;
  LUT4 n816_s2 (
    .F(n816_7),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam n816_s2.INIT=16'h7D80;
  LUT3 n800_s1 (
    .F(n800_6),
    .I0(n800_7),
    .I1(ff_blink_state),
    .I2(n800_8) 
);
defparam n800_s1.INIT=8'h0B;
  LUT4 n119_s2 (
    .F(n119_7),
    .I0(ff_dot_counter24[2]),
    .I1(n100_10),
    .I2(ff_dot_counter24[1]),
    .I3(ff_dot_counter24[0]) 
);
defparam n119_s2.INIT=16'h0130;
  LUT4 n118_s2 (
    .F(n118_7),
    .I0(ff_dot_counter24[1]),
    .I1(n100_10),
    .I2(ff_dot_counter24[2]),
    .I3(ff_dot_counter24[0]) 
);
defparam n118_s2.INIT=16'h0230;
  LUT3 n241_s20 (
    .F(n241_22),
    .I0(reg_r10r3_color_Z_5),
    .I1(reg_r4_pattern_generator_Z_0),
    .I2(n236_26) 
);
defparam n241_s20.INIT=8'hCA;
  LUT3 n242_s20 (
    .F(n242_22),
    .I0(ff_pattern_num[7]),
    .I1(reg_r10r3_color_Z_4),
    .I2(n236_26) 
);
defparam n242_s20.INIT=8'hAC;
  LUT3 n1011_s1 (
    .F(n1011_4),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(n1011_6),
    .I2(n1011_7) 
);
defparam n1011_s1.INIT=8'h40;
  LUT4 w_logical_vram_addr_nam_11_s2 (
    .F(w_logical_vram_addr_nam_11_5),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r1_disp_mode[1]) 
);
defparam w_logical_vram_addr_nam_11_s2.INIT=16'h0100;
  LUT2 n74_s1 (
    .F(n74_4),
    .I0(reg_r0_disp_mode[2]),
    .I1(n74_5) 
);
defparam n74_s1.INIT=4'h8;
  LUT4 n166_s2 (
    .F(n166_5),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(w_pre_dot_counter_x[7]),
    .I3(ff_sp_predraw_end_10) 
);
defparam n166_s2.INIT=16'h0100;
  LUT3 n682_s1 (
    .F(n682_4),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]),
    .I2(ff_pattern_7_7) 
);
defparam n682_s1.INIT=8'h10;
  LUT3 n1016_s1 (
    .F(n1016_4),
    .I0(ff_blink_period_cnt[3]),
    .I1(n1016_5),
    .I2(n1016_6) 
);
defparam n1016_s1.INIT=8'h71;
  LUT3 n236_s22 (
    .F(n236_26),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]) 
);
defparam n236_s22.INIT=8'hCA;
  LUT3 n507_s2 (
    .F(n507_5),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[0]) 
);
defparam n507_s2.INIT=8'h10;
  LUT2 ff_dot_counter24_3_s3 (
    .F(ff_dot_counter24_3_7),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]) 
);
defparam ff_dot_counter24_3_s3.INIT=4'h4;
  LUT4 ff_tx_prewindow_x_s3 (
    .F(ff_tx_prewindow_x_7),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[7]),
    .I2(w_pre_dot_counter_x[4]),
    .I3(n261_14) 
);
defparam ff_tx_prewindow_x_s3.INIT=16'h4000;
  LUT2 ff_tx_prewindow_x_s4 (
    .F(ff_tx_prewindow_x_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10) 
);
defparam ff_tx_prewindow_x_s4.INIT=4'h4;
  LUT3 ff_tx_char_counter_start_of_line_11_s4 (
    .F(ff_tx_char_counter_start_of_line_11_8),
    .I0(n966_8),
    .I1(ff_tx_prewindow_x_7),
    .I2(ff_tx_char_counter_start_of_line_11_11) 
);
defparam ff_tx_char_counter_start_of_line_11_s4.INIT=8'h80;
  LUT4 ff_prepattern_7_s4 (
    .F(ff_prepattern_7_8),
    .I0(w_dot_state[1]),
    .I1(ff_dot_counter24[2]),
    .I2(w_dot_state[0]),
    .I3(\vdp_command_processor.maxxmask_1_6 ) 
);
defparam ff_prepattern_7_s4.INIT=16'h1000;
  LUT4 ff_blink_period_cnt_3_s3 (
    .F(ff_blink_period_cnt_3_7),
    .I0(ff_blink_clk_cnt[1]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[0]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam ff_blink_period_cnt_3_s3.INIT=16'h1000;
  LUT4 ff_tx_vram_read_en_s3 (
    .F(ff_tx_vram_read_en_7),
    .I0(ff_dot_counter24[2]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[1]),
    .I3(ff_tx_prewindow_x) 
);
defparam ff_tx_vram_read_en_s3.INIT=16'h1400;
  LUT4 ff_tx_vram_read_en2_s3 (
    .F(ff_tx_vram_read_en2_7),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[3]),
    .I2(ff_dot_counter24[4]),
    .I3(ff_dot_counter24[2]) 
);
defparam ff_tx_vram_read_en2_s3.INIT=16'h00FE;
  LUT3 ff_pattern_7_s3 (
    .F(ff_pattern_7_7),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[1]),
    .I2(ff_dot_counter24[2]) 
);
defparam ff_pattern_7_s3.INIT=8'h10;
  LUT4 ff_pattern_7_s4 (
    .F(ff_pattern_7_8),
    .I0(n507_5),
    .I1(w_dot_state[1]),
    .I2(n74_4),
    .I3(w_dot_state[0]) 
);
defparam ff_pattern_7_s4.INIT=16'h33E0;
  LUT2 ff_tx_char_counter_x_6_s5 (
    .F(ff_tx_char_counter_x_6_10),
    .I0(ff_dot_counter24[1]),
    .I1(ff_tx_vram_read_en2_10) 
);
defparam ff_tx_char_counter_x_6_s5.INIT=4'h4;
  LUT2 ff_ramadr_16_s5 (
    .F(ff_ramadr_16_8),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]) 
);
defparam ff_ramadr_16_s5.INIT=4'h1;
  LUT2 n425_s8 (
    .F(n425_14),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]) 
);
defparam n425_s8.INIT=4'h8;
  LUT2 n421_s10 (
    .F(n421_16),
    .I0(ff_tx_char_counter_x[4]),
    .I1(ff_tx_char_counter_x[5]) 
);
defparam n421_s10.INIT=4'h8;
  LUT2 n848_s3 (
    .F(n848_8),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]) 
);
defparam n848_s3.INIT=4'h8;
  LUT4 n800_s2 (
    .F(n800_7),
    .I0(reg_r13_blink_period_Z[3]),
    .I1(reg_r13_blink_period_Z[2]),
    .I2(reg_r13_blink_period_Z[1]),
    .I3(reg_r13_blink_period_Z[0]) 
);
defparam n800_s2.INIT=16'h0001;
  LUT4 n800_s3 (
    .F(n800_8),
    .I0(reg_r13_blink_period_Z[7]),
    .I1(reg_r13_blink_period_Z[6]),
    .I2(reg_r13_blink_period_Z[5]),
    .I3(reg_r13_blink_period_Z[4]) 
);
defparam n800_s3.INIT=16'h0001;
  LUT4 n1011_s3 (
    .F(n1011_6),
    .I0(w_pre_dot_counter_yp[7]),
    .I1(w_pre_dot_counter_yp[2]),
    .I2(w_pre_dot_counter_yp[1]),
    .I3(w_pre_dot_counter_yp[0]) 
);
defparam n1011_s3.INIT=16'h0001;
  LUT4 n1011_s4 (
    .F(n1011_7),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(w_pre_dot_counter_yp[5]),
    .I2(w_pre_dot_counter_yp[4]),
    .I3(w_pre_dot_counter_yp[3]) 
);
defparam n1011_s4.INIT=16'h0001;
  LUT4 n74_s2 (
    .F(n74_5),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r0_disp_mode[1]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r1_disp_mode[1]) 
);
defparam n74_s2.INIT=16'h0100;
  LUT2 n100_s5 (
    .F(n100_8),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]) 
);
defparam n100_s5.INIT=4'h1;
  LUT3 n1016_s2 (
    .F(n1016_5),
    .I0(ff_blink_period_cnt[2]),
    .I1(n1016_7),
    .I2(n1016_8) 
);
defparam n1016_s2.INIT=8'hE8;
  LUT3 n1016_s3 (
    .F(n1016_6),
    .I0(reg_r13_blink_period_Z[3]),
    .I1(reg_r13_blink_period_Z[7]),
    .I2(ff_blink_state) 
);
defparam n1016_s3.INIT=8'hCA;
  LUT4 ff_tx_prewindow_x_s6 (
    .F(ff_tx_prewindow_x_10),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(w_pre_dot_counter_x[6]),
    .I3(w_pre_dot_counter_x[7]) 
);
defparam ff_tx_prewindow_x_s6.INIT=16'h0001;
  LUT3 n1016_s4 (
    .F(n1016_7),
    .I0(ff_blink_period_cnt[1]),
    .I1(n1016_9),
    .I2(n1016_10) 
);
defparam n1016_s4.INIT=8'hB2;
  LUT3 n1016_s5 (
    .F(n1016_8),
    .I0(reg_r13_blink_period_Z[2]),
    .I1(reg_r13_blink_period_Z[6]),
    .I2(ff_blink_state) 
);
defparam n1016_s5.INIT=8'h35;
  LUT4 n1016_s6 (
    .F(n1016_9),
    .I0(reg_r13_blink_period_Z[0]),
    .I1(reg_r13_blink_period_Z[4]),
    .I2(ff_blink_period_cnt[0]),
    .I3(ff_blink_state) 
);
defparam n1016_s6.INIT=16'h0C0A;
  LUT3 n1016_s7 (
    .F(n1016_10),
    .I0(reg_r13_blink_period_Z[1]),
    .I1(reg_r13_blink_period_Z[5]),
    .I2(ff_blink_state) 
);
defparam n1016_s7.INIT=8'h35;
  LUT4 n848_s4 (
    .F(n848_10),
    .I0(n1016_4),
    .I1(ff_blink_period_cnt[2]),
    .I2(ff_blink_period_cnt[0]),
    .I3(ff_blink_period_cnt[1]) 
);
defparam n848_s4.INIT=16'h2888;
  LUT3 n100_s6 (
    .F(n100_10),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(n100_14) 
);
defparam n100_s6.INIT=8'h80;
  LUT4 n423_s9 (
    .F(n423_16),
    .I0(ff_tx_char_counter_x[2]),
    .I1(ff_tx_char_counter_x[3]),
    .I2(ff_tx_char_counter_x[1]),
    .I3(ff_tx_char_counter_x[0]) 
);
defparam n423_s9.INIT=16'h8000;
  LUT4 n425_s9 (
    .F(n425_16),
    .I0(ff_tx_char_counter_x[2]),
    .I1(ff_tx_char_counter_x[1]),
    .I2(ff_tx_char_counter_x[0]),
    .I3(w_dot_state[1]) 
);
defparam n425_s9.INIT=16'h6A00;
  LUT4 ff_tx_vram_read_en_s4 (
    .F(ff_tx_vram_read_en_9),
    .I0(ff_tx_vram_read_en_7),
    .I1(w_dot_state[0]),
    .I2(w_vdp_enable),
    .I3(w_dot_state[1]) 
);
defparam ff_tx_vram_read_en_s4.INIT=16'hB000;
  LUT4 ff_tx_char_counter_start_of_line_11_s6 (
    .F(ff_tx_char_counter_start_of_line_11_11),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam ff_tx_char_counter_start_of_line_11_s6.INIT=16'h4000;
  LUT4 ff_tx_prewindow_x_s8 (
    .F(ff_tx_prewindow_x_14),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam ff_tx_prewindow_x_s8.INIT=16'h0008;
  LUT4 n100_s8 (
    .F(n100_14),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n100_s8.INIT=16'h0004;
  LUT3 ff_tx_char_counter_start_of_line_11_s7 (
    .F(ff_tx_char_counter_start_of_line_11_13),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_tx_char_counter_start_of_line_11_11) 
);
defparam ff_tx_char_counter_start_of_line_11_s7.INIT=8'h40;
  LUT3 n1011_s5 (
    .F(n1011_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_sp_predraw_end_10) 
);
defparam n1011_s5.INIT=8'h40;
  LUT4 ff_tx_char_counter_x_6_s6 (
    .F(ff_tx_char_counter_x_6_12),
    .I0(reg_r0_disp_mode[2]),
    .I1(n74_5),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam ff_tx_char_counter_x_6_s6.INIT=16'hF70F;
  LUT4 n708_s9 (
    .F(n708_14),
    .I0(reg_r0_disp_mode[2]),
    .I1(n74_5),
    .I2(w_dot_state[0]),
    .I3(w_dot_state[1]) 
);
defparam n708_s9.INIT=16'hF70F;
  LUT4 n74_s3 (
    .F(n74_7),
    .I0(ff_blink_state),
    .I1(ff_blink[7]),
    .I2(reg_r0_disp_mode[2]),
    .I3(n74_5) 
);
defparam n74_s3.INIT=16'h8000;
  LUT4 n850_s3 (
    .F(n850_9),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[3]),
    .I2(n1016_5),
    .I3(n1016_6) 
);
defparam n850_s3.INIT=16'h1501;
  LUT4 n1016_s8 (
    .F(n1016_12),
    .I0(n1011_3),
    .I1(ff_blink_period_cnt[3]),
    .I2(n1016_5),
    .I3(n1016_6) 
);
defparam n1016_s8.INIT=16'h80A8;
  LUT4 n689_s2 (
    .F(n689_8),
    .I0(ff_preblink[0]),
    .I1(ff_dot_counter24[3]),
    .I2(ff_dot_counter24[4]),
    .I3(ff_pattern_7_7) 
);
defparam n689_s2.INIT=16'h0200;
  LUT3 n1018_s2 (
    .F(n1018_6),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(w_vdp_enable) 
);
defparam n1018_s2.INIT=8'h40;
  LUT4 n252_s17 (
    .F(n252_22),
    .I0(w_tx_char_counter[0]),
    .I1(w_tx_char_counter[3]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n252_s17.INIT=16'hAAAC;
  LUT4 n251_s17 (
    .F(n251_22),
    .I0(w_tx_char_counter[1]),
    .I1(w_tx_char_counter[4]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n251_s17.INIT=16'hAAAC;
  LUT4 n250_s17 (
    .F(n250_22),
    .I0(w_tx_char_counter[2]),
    .I1(w_tx_char_counter[5]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n250_s17.INIT=16'hAAAC;
  LUT4 n249_s17 (
    .F(n249_22),
    .I0(w_tx_char_counter[3]),
    .I1(w_tx_char_counter[6]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n249_s17.INIT=16'hAAAC;
  LUT4 n248_s17 (
    .F(n248_22),
    .I0(w_tx_char_counter[4]),
    .I1(w_tx_char_counter[7]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n248_s17.INIT=16'hAAAC;
  LUT4 n247_s17 (
    .F(n247_22),
    .I0(w_tx_char_counter[5]),
    .I1(w_tx_char_counter[8]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n247_s17.INIT=16'hAAAC;
  LUT4 n246_s17 (
    .F(n246_22),
    .I0(w_tx_char_counter[6]),
    .I1(w_tx_char_counter[9]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n246_s17.INIT=16'hAAAC;
  LUT4 n245_s17 (
    .F(n245_22),
    .I0(w_tx_char_counter[7]),
    .I1(w_tx_char_counter[10]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n245_s17.INIT=16'hAAAC;
  LUT4 n244_s17 (
    .F(n244_22),
    .I0(w_tx_char_counter[8]),
    .I1(w_tx_char_counter[11]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n244_s17.INIT=16'hAAAC;
  LUT4 n243_s17 (
    .F(n243_22),
    .I0(w_tx_char_counter[9]),
    .I1(reg_r10r3_color_Z_3),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n243_s17.INIT=16'hAAAC;
  LUT4 n240_s17 (
    .F(n240_22),
    .I0(reg_r2_pattern_name_Z_2),
    .I1(reg_r10r3_color_Z_6),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n240_s17.INIT=16'hAAAC;
  LUT4 n239_s17 (
    .F(n239_22),
    .I0(reg_r2_pattern_name_Z_3),
    .I1(reg_r10r3_color_Z_7),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n239_s17.INIT=16'hAAAC;
  LUT4 n236_s23 (
    .F(n236_28),
    .I0(reg_r2_pattern_name_Z_6),
    .I1(reg_r10r3_color_Z_10),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n236_s23.INIT=16'hAAAC;
  LUT3 n242_s19 (
    .F(n242_25),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]),
    .I2(n236_26) 
);
defparam n242_s19.INIT=8'h0E;
  LUT4 n112_s3 (
    .F(n112_9),
    .I0(ff_dot_counter24[3]),
    .I1(w_pre_dot_counter_x[2]),
    .I2(w_pre_dot_counter_x[3]),
    .I3(n100_14) 
);
defparam n112_s3.INIT=16'h1555;
  LUT4 n120_s4 (
    .F(n120_10),
    .I0(ff_dot_counter24[0]),
    .I1(w_pre_dot_counter_x[2]),
    .I2(w_pre_dot_counter_x[3]),
    .I3(n100_14) 
);
defparam n120_s4.INIT=16'h1555;
  LUT4 n361_s3 (
    .F(n361_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[0]) 
);
defparam n361_s3.INIT=16'hBF00;
  LUT4 n360_s3 (
    .F(n360_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[1]) 
);
defparam n360_s3.INIT=16'hBF00;
  LUT4 n359_s3 (
    .F(n359_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[2]) 
);
defparam n359_s3.INIT=16'hBF00;
  LUT4 n358_s3 (
    .F(n358_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[3]) 
);
defparam n358_s3.INIT=16'hBF00;
  LUT4 n357_s3 (
    .F(n357_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[4]) 
);
defparam n357_s3.INIT=16'hBF00;
  LUT4 n356_s3 (
    .F(n356_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[5]) 
);
defparam n356_s3.INIT=16'hBF00;
  LUT4 n355_s3 (
    .F(n355_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[6]) 
);
defparam n355_s3.INIT=16'hBF00;
  LUT4 n354_s3 (
    .F(n354_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[7]) 
);
defparam n354_s3.INIT=16'hBF00;
  LUT4 n353_s3 (
    .F(n353_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[8]) 
);
defparam n353_s3.INIT=16'hBF00;
  LUT4 n352_s3 (
    .F(n352_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[9]) 
);
defparam n352_s3.INIT=16'hBF00;
  LUT4 n351_s3 (
    .F(n351_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[10]) 
);
defparam n351_s3.INIT=16'hBF00;
  LUT4 n350_s3 (
    .F(n350_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(ff_tx_prewindow_x_10),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[11]) 
);
defparam n350_s3.INIT=16'hBF00;
  LUT4 ff_tx_vram_read_en2_s5 (
    .F(ff_tx_vram_read_en2_10),
    .I0(ff_tx_prewindow_x),
    .I1(w_dot_state[0]),
    .I2(w_vdp_enable),
    .I3(w_dot_state[1]) 
);
defparam ff_tx_vram_read_en2_s5.INIT=16'h8000;
  DFFRE ff_dot_counter24_3_s0 (
    .Q(ff_dot_counter24[3]),
    .D(n112_9),
    .CLK(w_video_clk),
    .CE(ff_dot_counter24_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_2_s0 (
    .Q(ff_dot_counter24[2]),
    .D(n118_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_1_s0 (
    .Q(ff_dot_counter24[1]),
    .D(n119_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_0_s0 (
    .Q(ff_dot_counter24[0]),
    .D(n120_10),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_prewindow_x_s0 (
    .Q(ff_tx_prewindow_x),
    .D(n100_10),
    .CLK(w_video_clk),
    .CE(ff_tx_prewindow_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_window_x_s0 (
    .Q(ff_tx_window_x),
    .D(n166_4),
    .CLK(w_video_clk),
    .CE(ff_tx_window_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_7_s0 (
    .Q(ff_pattern_num[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_6_s0 (
    .Q(ff_pattern_num[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_5_s0 (
    .Q(ff_pattern_num[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_4_s0 (
    .Q(ff_pattern_num[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_3_s0 (
    .Q(ff_pattern_num[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_2_s0 (
    .Q(ff_pattern_num[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_1_s0 (
    .Q(ff_pattern_num[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_num_0_s0 (
    .Q(ff_pattern_num[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(ff_pattern_num_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_16_s0 (
    .Q(w_vram_address_text12_16),
    .D(n236_24),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_13_s0 (
    .Q(w_vram_address_text12_13),
    .D(n239_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_12_s0 (
    .Q(w_vram_address_text12_12),
    .D(n240_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_11_s0 (
    .Q(w_vram_address_text12_11),
    .D(n241_20),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_10_s0 (
    .Q(w_vram_address_text12_10),
    .D(n242_20),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_9_s0 (
    .Q(w_vram_address_text12_9),
    .D(n243_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_8_s0 (
    .Q(w_vram_address_text12_8),
    .D(n244_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_7_s0 (
    .Q(w_vram_address_text12_7),
    .D(n245_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_6_s0 (
    .Q(w_vram_address_text12_6),
    .D(n246_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_5_s0 (
    .Q(w_vram_address_text12_5),
    .D(n247_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_4_s0 (
    .Q(w_vram_address_text12_4),
    .D(n248_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_3_s0 (
    .Q(w_vram_address_text12_3),
    .D(n249_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_2_s0 (
    .Q(w_vram_address_text12_2),
    .D(n250_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_1_s0 (
    .Q(w_vram_address_text12_1),
    .D(n251_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_ramadr_0_s0 (
    .Q(w_vram_address_text12_0),
    .D(n252_19),
    .CLK(w_video_clk),
    .CE(ff_ramadr_16_7),
    .RESET(n36_6) 
);
  DFFRE ff_tx_vram_read_en_s0 (
    .Q(ff_tx_vram_read_en),
    .D(w_dot_state[0]),
    .CLK(w_video_clk),
    .CE(ff_tx_vram_read_en_9),
    .RESET(n36_6) 
);
  DFFRE ff_tx_vram_read_en2_s0 (
    .Q(ff_tx_vram_read_en2),
    .D(w_dot_state[0]),
    .CLK(w_video_clk),
    .CE(ff_tx_vram_read_en2_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_6_s0 (
    .Q(ff_tx_char_counter_x[6]),
    .D(n421_15),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_5_s0 (
    .Q(ff_tx_char_counter_x[5]),
    .D(n422_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_4_s0 (
    .Q(ff_tx_char_counter_x[4]),
    .D(n423_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_3_s0 (
    .Q(ff_tx_char_counter_x[3]),
    .D(n424_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_2_s0 (
    .Q(ff_tx_char_counter_x[2]),
    .D(n425_16),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_1_s0 (
    .Q(ff_tx_char_counter_x[1]),
    .D(n426_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_x_0_s0 (
    .Q(ff_tx_char_counter_x[0]),
    .D(n427_13),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_x_6_8),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_7_s0 (
    .Q(ff_preblink[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_6_s0 (
    .Q(ff_preblink[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_5_s0 (
    .Q(ff_preblink[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_4_s0 (
    .Q(ff_preblink[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_3_s0 (
    .Q(ff_preblink[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_2_s0 (
    .Q(ff_preblink[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_1_s0 (
    .Q(ff_preblink[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_preblink_0_s0 (
    .Q(ff_preblink[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n507_4),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_11_s0 (
    .Q(ff_tx_char_counter_start_of_line[11]),
    .D(n350_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_10_s0 (
    .Q(ff_tx_char_counter_start_of_line[10]),
    .D(n351_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_9_s0 (
    .Q(ff_tx_char_counter_start_of_line[9]),
    .D(n352_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_8_s0 (
    .Q(ff_tx_char_counter_start_of_line[8]),
    .D(n353_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_7_s0 (
    .Q(ff_tx_char_counter_start_of_line[7]),
    .D(n354_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_6_s0 (
    .Q(ff_tx_char_counter_start_of_line[6]),
    .D(n355_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_5_s0 (
    .Q(ff_tx_char_counter_start_of_line[5]),
    .D(n356_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_4_s0 (
    .Q(ff_tx_char_counter_start_of_line[4]),
    .D(n357_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_3_s0 (
    .Q(ff_tx_char_counter_start_of_line[3]),
    .D(n358_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_2_s0 (
    .Q(ff_tx_char_counter_start_of_line[2]),
    .D(n359_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_1_s0 (
    .Q(ff_tx_char_counter_start_of_line[1]),
    .D(n360_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_0_s0 (
    .Q(ff_tx_char_counter_start_of_line[0]),
    .D(n361_9),
    .CLK(w_video_clk),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n36_6) 
);
  DFFE ff_prepattern_7_s0 (
    .Q(ff_prepattern[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_6_s0 (
    .Q(ff_prepattern[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_5_s0 (
    .Q(ff_prepattern[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_4_s0 (
    .Q(ff_prepattern[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_3_s0 (
    .Q(ff_prepattern[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_2_s0 (
    .Q(ff_prepattern[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_1_s0 (
    .Q(ff_prepattern[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_0_s0 (
    .Q(ff_prepattern[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(ff_prepattern_7_7) 
);
  DFFRE ff_pattern_7_s0 (
    .Q(ff_pattern[7]),
    .D(n708_11),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_6_s0 (
    .Q(ff_pattern[6]),
    .D(n709_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_5_s0 (
    .Q(ff_pattern[5]),
    .D(n710_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_4_s0 (
    .Q(ff_pattern[4]),
    .D(n711_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_3_s0 (
    .Q(ff_pattern[3]),
    .D(n712_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_2_s0 (
    .Q(ff_pattern[2]),
    .D(n713_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_1_s0 (
    .Q(ff_pattern[1]),
    .D(n714_10),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_0_s0 (
    .Q(ff_pattern[0]),
    .D(n715_13),
    .CLK(w_video_clk),
    .CE(ff_pattern_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_is_foreground_s0 (
    .Q(ff_is_foreground),
    .D(ff_pattern[7]),
    .CLK(w_video_clk),
    .CE(ff_is_foreground_7),
    .RESET(n36_6) 
);
  DFFRE ff_blink_7_s0 (
    .Q(ff_blink[7]),
    .D(n682_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_6_s0 (
    .Q(ff_blink[6]),
    .D(n683_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_5_s0 (
    .Q(ff_blink[5]),
    .D(n684_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_4_s0 (
    .Q(ff_blink[4]),
    .D(n685_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_3_s0 (
    .Q(ff_blink[3]),
    .D(n686_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_2_s0 (
    .Q(ff_blink[2]),
    .D(n687_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_1_s0 (
    .Q(ff_blink[1]),
    .D(n688_3),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_0_s0 (
    .Q(ff_blink[0]),
    .D(n689_8),
    .CLK(w_video_clk),
    .CE(n733_4),
    .RESET(n36_6) 
);
  DFFRE ff_blink_state_s0 (
    .Q(ff_blink_state),
    .D(n800_6),
    .CLK(w_video_clk),
    .CE(n1016_12),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_3_s0 (
    .Q(ff_blink_clk_cnt[3]),
    .D(n816_7),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_2_s0 (
    .Q(ff_blink_clk_cnt[2]),
    .D(n817_7),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_1_s0 (
    .Q(ff_blink_clk_cnt[1]),
    .D(n818_7),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_clk_cnt_0_s0 (
    .Q(ff_blink_clk_cnt[0]),
    .D(n819_9),
    .CLK(w_video_clk),
    .CE(n1011_3),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_3_s0 (
    .Q(ff_blink_period_cnt[3]),
    .D(n847_7),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_2_s0 (
    .Q(ff_blink_period_cnt[2]),
    .D(n848_10),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_1_s0 (
    .Q(ff_blink_period_cnt[1]),
    .D(n849_7),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_blink_period_cnt_0_s0 (
    .Q(ff_blink_period_cnt[0]),
    .D(n850_9),
    .CLK(w_video_clk),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n36_6) 
);
  DFFRE ff_dot_counter24_4_s0 (
    .Q(ff_dot_counter24[4]),
    .D(n111_7),
    .CLK(w_video_clk),
    .CE(ff_dot_counter24_3_6),
    .RESET(n36_6) 
);
  ALU w_tx_char_counter_0_s (
    .SUM(w_tx_char_counter[0]),
    .COUT(w_tx_char_counter_0_2),
    .I0(ff_tx_char_counter_start_of_line[0]),
    .I1(ff_tx_char_counter_x[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_tx_char_counter_0_s.ALU_MODE=0;
  ALU w_tx_char_counter_1_s (
    .SUM(w_tx_char_counter[1]),
    .COUT(w_tx_char_counter_1_2),
    .I0(ff_tx_char_counter_start_of_line[1]),
    .I1(ff_tx_char_counter_x[1]),
    .I3(GND),
    .CIN(w_tx_char_counter_0_2) 
);
defparam w_tx_char_counter_1_s.ALU_MODE=0;
  ALU w_tx_char_counter_2_s (
    .SUM(w_tx_char_counter[2]),
    .COUT(w_tx_char_counter_2_2),
    .I0(ff_tx_char_counter_start_of_line[2]),
    .I1(ff_tx_char_counter_x[2]),
    .I3(GND),
    .CIN(w_tx_char_counter_1_2) 
);
defparam w_tx_char_counter_2_s.ALU_MODE=0;
  ALU w_tx_char_counter_3_s (
    .SUM(w_tx_char_counter[3]),
    .COUT(w_tx_char_counter_3_2),
    .I0(ff_tx_char_counter_start_of_line[3]),
    .I1(ff_tx_char_counter_x[3]),
    .I3(GND),
    .CIN(w_tx_char_counter_2_2) 
);
defparam w_tx_char_counter_3_s.ALU_MODE=0;
  ALU w_tx_char_counter_4_s (
    .SUM(w_tx_char_counter[4]),
    .COUT(w_tx_char_counter_4_2),
    .I0(ff_tx_char_counter_start_of_line[4]),
    .I1(ff_tx_char_counter_x[4]),
    .I3(GND),
    .CIN(w_tx_char_counter_3_2) 
);
defparam w_tx_char_counter_4_s.ALU_MODE=0;
  ALU w_tx_char_counter_5_s (
    .SUM(w_tx_char_counter[5]),
    .COUT(w_tx_char_counter_5_2),
    .I0(ff_tx_char_counter_start_of_line[5]),
    .I1(ff_tx_char_counter_x[5]),
    .I3(GND),
    .CIN(w_tx_char_counter_4_2) 
);
defparam w_tx_char_counter_5_s.ALU_MODE=0;
  ALU w_tx_char_counter_6_s (
    .SUM(w_tx_char_counter[6]),
    .COUT(w_tx_char_counter_6_2),
    .I0(ff_tx_char_counter_start_of_line[6]),
    .I1(ff_tx_char_counter_x[6]),
    .I3(GND),
    .CIN(w_tx_char_counter_5_2) 
);
defparam w_tx_char_counter_6_s.ALU_MODE=0;
  ALU w_tx_char_counter_7_s (
    .SUM(w_tx_char_counter[7]),
    .COUT(w_tx_char_counter_7_2),
    .I0(ff_tx_char_counter_start_of_line[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_6_2) 
);
defparam w_tx_char_counter_7_s.ALU_MODE=0;
  ALU w_tx_char_counter_8_s (
    .SUM(w_tx_char_counter[8]),
    .COUT(w_tx_char_counter_8_2),
    .I0(ff_tx_char_counter_start_of_line[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_7_2) 
);
defparam w_tx_char_counter_8_s.ALU_MODE=0;
  ALU w_tx_char_counter_9_s (
    .SUM(w_tx_char_counter[9]),
    .COUT(w_tx_char_counter_9_2),
    .I0(ff_tx_char_counter_start_of_line[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_8_2) 
);
defparam w_tx_char_counter_9_s.ALU_MODE=0;
  ALU w_tx_char_counter_10_s (
    .SUM(w_tx_char_counter[10]),
    .COUT(w_tx_char_counter_10_2),
    .I0(ff_tx_char_counter_start_of_line[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_9_2) 
);
defparam w_tx_char_counter_10_s.ALU_MODE=0;
  ALU w_tx_char_counter_11_s (
    .SUM(w_tx_char_counter[11]),
    .COUT(w_tx_char_counter_11_0_COUT),
    .I0(ff_tx_char_counter_start_of_line[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_10_2) 
);
defparam w_tx_char_counter_11_s.ALU_MODE=0;
  MUX2_LUT5 w_color_code_text12_3_s (
    .O(w_color_code_text12[3]),
    .I0(n86_2),
    .I1(w_tx_color_7_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_2_s (
    .O(w_color_code_text12[2]),
    .I0(n87_2),
    .I1(w_tx_color_6_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_1_s (
    .O(w_color_code_text12[1]),
    .I0(n88_2),
    .I1(w_tx_color_5_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_0_s (
    .O(w_color_code_text12[0]),
    .I0(n89_2),
    .I1(w_tx_color_4_2),
    .S0(n83_3) 
);
  MUX2_LUT5 n241_s17 (
    .O(n241_20),
    .I0(n241_22),
    .I1(w_logical_vram_addr_nam[11]),
    .S0(n242_25) 
);
  MUX2_LUT5 n242_s17 (
    .O(n242_20),
    .I0(n242_22),
    .I1(w_logical_vram_addr_nam[10]),
    .S0(n242_25) 
);
  INV n819_s4 (
    .O(n819_9),
    .I(ff_blink_clk_cnt[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_text12 */
module vdp_graphic123m (
  w_video_clk,
  n36_6,
  n1017_4,
  n1514_4,
  n313_5,
  w_vdp_enable,
  n1184_23,
  w_vram_data_Z,
  reg_r26_h_scroll_Z,
  w_pre_dot_counter_x,
  reg_r10r3_color_Z_0,
  reg_r10r3_color_Z_1,
  reg_r10r3_color_Z_2,
  reg_r10r3_color_Z_3,
  reg_r10r3_color_Z_4,
  reg_r10r3_color_Z_5,
  reg_r10r3_color_Z_6,
  reg_r10r3_color_Z_7,
  reg_r10r3_color_Z_10,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_pre_dot_counter_y,
  w_eight_dot_state,
  w_dot_state,
  reg_r4_pattern_generator_Z_0,
  reg_r4_pattern_generator_Z_1,
  reg_r4_pattern_generator_Z_2,
  reg_r4_pattern_generator_Z_5,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  ff_pattern_generator_7_7,
  n126_14,
  n519_7,
  n585_6,
  n537_6,
  n553_6,
  ff_pattern_generator_7_9,
  w_vram_address_graphic123m_0,
  w_vram_address_graphic123m_1,
  w_vram_address_graphic123m_2,
  w_vram_address_graphic123m_3,
  w_vram_address_graphic123m_4,
  w_vram_address_graphic123m_5,
  w_vram_address_graphic123m_6,
  w_vram_address_graphic123m_7,
  w_vram_address_graphic123m_8,
  w_vram_address_graphic123m_9,
  w_vram_address_graphic123m_10,
  w_vram_address_graphic123m_11,
  w_vram_address_graphic123m_12,
  w_vram_address_graphic123m_13,
  w_vram_address_graphic123m_16,
  w_color_code_graphic123m
)
;
input w_video_clk;
input n36_6;
input n1017_4;
input n1514_4;
input n313_5;
input w_vdp_enable;
input n1184_23;
input [7:0] w_vram_data_Z;
input [7:3] reg_r26_h_scroll_Z;
input [7:3] w_pre_dot_counter_x;
input reg_r10r3_color_Z_0;
input reg_r10r3_color_Z_1;
input reg_r10r3_color_Z_2;
input reg_r10r3_color_Z_3;
input reg_r10r3_color_Z_4;
input reg_r10r3_color_Z_5;
input reg_r10r3_color_Z_6;
input reg_r10r3_color_Z_7;
input reg_r10r3_color_Z_10;
input reg_r2_pattern_name_Z_0;
input reg_r2_pattern_name_Z_1;
input reg_r2_pattern_name_Z_2;
input reg_r2_pattern_name_Z_3;
input reg_r2_pattern_name_Z_6;
input [7:0] w_pre_dot_counter_y;
input [2:0] w_eight_dot_state;
input [1:0] w_dot_state;
input reg_r4_pattern_generator_Z_0;
input reg_r4_pattern_generator_Z_1;
input reg_r4_pattern_generator_Z_2;
input reg_r4_pattern_generator_Z_5;
input [3:1] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
output ff_pattern_generator_7_7;
output n126_14;
output n519_7;
output n585_6;
output n537_6;
output n553_6;
output ff_pattern_generator_7_9;
output w_vram_address_graphic123m_0;
output w_vram_address_graphic123m_1;
output w_vram_address_graphic123m_2;
output w_vram_address_graphic123m_3;
output w_vram_address_graphic123m_4;
output w_vram_address_graphic123m_5;
output w_vram_address_graphic123m_6;
output w_vram_address_graphic123m_7;
output w_vram_address_graphic123m_8;
output w_vram_address_graphic123m_9;
output w_vram_address_graphic123m_10;
output w_vram_address_graphic123m_11;
output w_vram_address_graphic123m_12;
output w_vram_address_graphic123m_13;
output w_vram_address_graphic123m_16;
output [3:0] w_color_code_graphic123m;
wire n212_3;
wire n213_3;
wire n214_3;
wire n215_3;
wire n393_3;
wire n394_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire n398_3;
wire n399_3;
wire n126_11;
wire n127_11;
wire n128_11;
wire n129_11;
wire n130_11;
wire n131_11;
wire n132_11;
wire n133_11;
wire n134_11;
wire n135_11;
wire n136_11;
wire n137_11;
wire n138_11;
wire n139_11;
wire n123_11;
wire n212_4;
wire n126_13;
wire n127_12;
wire n127_13;
wire n128_12;
wire n128_13;
wire n129_12;
wire n130_12;
wire n130_13;
wire n131_12;
wire n131_13;
wire n131_14;
wire n132_12;
wire n133_12;
wire n134_12;
wire n135_12;
wire n136_12;
wire n137_12;
wire n137_13;
wire n138_12;
wire n138_13;
wire n139_12;
wire n139_13;
wire n123_12;
wire n126_15;
wire n127_14;
wire n128_14;
wire n129_13;
wire n132_13;
wire n133_13;
wire n137_14;
wire n138_14;
wire n139_14;
wire n126_17;
wire n569_5;
wire n393_6;
wire n553_8;
wire n537_8;
wire n400_8;
wire ff_vram_address_13_7;
wire w_dot_counter_x_3_2;
wire w_dot_counter_x_4_2;
wire w_dot_counter_x_5_2;
wire w_dot_counter_x_6_2;
wire w_dot_counter_x_7_0_COUT;
wire [7:0] ff_pre_pattern_num;
wire [7:0] ff_pre_pattern_generator;
wire [7:0] ff_pre_color;
wire [7:0] ff_color;
wire [7:0] ff_pattern_generator;
wire [7:3] w_dot_counter_x;
wire VCC;
wire GND;
  LUT3 n212_s0 (
    .F(n212_3),
    .I0(ff_color[7]),
    .I1(ff_color[3]),
    .I2(n212_4) 
);
defparam n212_s0.INIT=8'hAC;
  LUT3 n213_s0 (
    .F(n213_3),
    .I0(ff_color[6]),
    .I1(ff_color[2]),
    .I2(n212_4) 
);
defparam n213_s0.INIT=8'hAC;
  LUT3 n214_s0 (
    .F(n214_3),
    .I0(ff_color[5]),
    .I1(ff_color[1]),
    .I2(n212_4) 
);
defparam n214_s0.INIT=8'hAC;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(ff_color[4]),
    .I1(ff_color[0]),
    .I2(n212_4) 
);
defparam n215_s0.INIT=8'hAC;
  LUT3 n393_s0 (
    .F(n393_3),
    .I0(ff_pre_pattern_generator[7]),
    .I1(ff_pattern_generator[6]),
    .I2(n393_6) 
);
defparam n393_s0.INIT=8'hAC;
  LUT3 n394_s0 (
    .F(n394_3),
    .I0(ff_pre_pattern_generator[6]),
    .I1(ff_pattern_generator[5]),
    .I2(n393_6) 
);
defparam n394_s0.INIT=8'hAC;
  LUT3 n395_s0 (
    .F(n395_3),
    .I0(ff_pre_pattern_generator[5]),
    .I1(ff_pattern_generator[4]),
    .I2(n393_6) 
);
defparam n395_s0.INIT=8'hAC;
  LUT3 n396_s0 (
    .F(n396_3),
    .I0(ff_pre_pattern_generator[4]),
    .I1(ff_pattern_generator[3]),
    .I2(n393_6) 
);
defparam n396_s0.INIT=8'hAC;
  LUT3 n397_s0 (
    .F(n397_3),
    .I0(ff_pre_pattern_generator[3]),
    .I1(ff_pattern_generator[2]),
    .I2(n393_6) 
);
defparam n397_s0.INIT=8'hAC;
  LUT3 n398_s0 (
    .F(n398_3),
    .I0(ff_pre_pattern_generator[2]),
    .I1(ff_pattern_generator[1]),
    .I2(n393_6) 
);
defparam n398_s0.INIT=8'hAC;
  LUT3 n399_s0 (
    .F(n399_3),
    .I0(ff_pre_pattern_generator[1]),
    .I1(ff_pattern_generator[0]),
    .I2(n393_6) 
);
defparam n399_s0.INIT=8'hAC;
  LUT4 n126_s7 (
    .F(n126_11),
    .I0(n126_17),
    .I1(n553_6),
    .I2(reg_r10r3_color_Z_7),
    .I3(n126_13) 
);
defparam n126_s7.INIT=16'h40FF;
  LUT4 n127_s7 (
    .F(n127_11),
    .I0(n585_6),
    .I1(reg_r2_pattern_name_Z_2),
    .I2(n127_12),
    .I3(n127_13) 
);
defparam n127_s7.INIT=16'hFFF8;
  LUT4 n128_s7 (
    .F(n128_11),
    .I0(n585_6),
    .I1(reg_r2_pattern_name_Z_1),
    .I2(n128_12),
    .I3(n128_13) 
);
defparam n128_s7.INIT=16'hFFF8;
  LUT3 n129_s7 (
    .F(n129_11),
    .I0(n585_6),
    .I1(reg_r2_pattern_name_Z_0),
    .I2(n129_12) 
);
defparam n129_s7.INIT=8'h8F;
  LUT4 n130_s7 (
    .F(n130_11),
    .I0(n537_6),
    .I1(n130_12),
    .I2(ff_pre_pattern_num[6]),
    .I3(n130_13) 
);
defparam n130_s7.INIT=16'hE0FF;
  LUT4 n131_s7 (
    .F(n131_11),
    .I0(n131_12),
    .I1(ff_pre_pattern_num[5]),
    .I2(n131_13),
    .I3(n131_14) 
);
defparam n131_s7.INIT=16'hE0FF;
  LUT3 n132_s7 (
    .F(n132_11),
    .I0(n585_6),
    .I1(w_pre_dot_counter_y[5]),
    .I2(n132_12) 
);
defparam n132_s7.INIT=8'h8F;
  LUT3 n133_s7 (
    .F(n133_11),
    .I0(n585_6),
    .I1(w_pre_dot_counter_y[4]),
    .I2(n133_12) 
);
defparam n133_s7.INIT=8'h8F;
  LUT4 n134_s7 (
    .F(n134_11),
    .I0(n134_12),
    .I1(ff_pre_pattern_num[2]),
    .I2(w_pre_dot_counter_y[3]),
    .I3(n585_6) 
);
defparam n134_s7.INIT=16'hF444;
  LUT4 n135_s7 (
    .F(n135_11),
    .I0(n553_6),
    .I1(n131_12),
    .I2(ff_pre_pattern_num[7]),
    .I3(n135_12) 
);
defparam n135_s7.INIT=16'h80FF;
  LUT4 n136_s7 (
    .F(n136_11),
    .I0(n553_6),
    .I1(n131_12),
    .I2(ff_pre_pattern_num[6]),
    .I3(n136_12) 
);
defparam n136_s7.INIT=16'h80FF;
  LUT3 n137_s7 (
    .F(n137_11),
    .I0(w_eight_dot_state[2]),
    .I1(n137_12),
    .I2(n137_13) 
);
defparam n137_s7.INIT=8'h01;
  LUT4 n138_s7 (
    .F(n138_11),
    .I0(n138_12),
    .I1(w_eight_dot_state[2]),
    .I2(n138_13),
    .I3(w_eight_dot_state[1]) 
);
defparam n138_s7.INIT=16'h2003;
  LUT4 n139_s7 (
    .F(n139_11),
    .I0(n139_12),
    .I1(w_eight_dot_state[2]),
    .I2(n139_13),
    .I3(w_eight_dot_state[1]) 
);
defparam n139_s7.INIT=16'h2003;
  LUT4 n123_s7 (
    .F(n123_11),
    .I0(n126_17),
    .I1(n553_6),
    .I2(reg_r10r3_color_Z_10),
    .I3(n123_12) 
);
defparam n123_s7.INIT=16'h40FF;
  LUT3 n212_s1 (
    .F(n212_4),
    .I0(ff_pattern_generator[7]),
    .I1(w_eight_dot_state[2]),
    .I2(n126_17) 
);
defparam n212_s1.INIT=8'h3A;
  LUT2 ff_pattern_generator_7_s3 (
    .F(ff_pattern_generator_7_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam ff_pattern_generator_7_s3.INIT=4'h1;
  LUT4 n126_s9 (
    .F(n126_13),
    .I0(n585_6),
    .I1(reg_r2_pattern_name_Z_3),
    .I2(n126_15),
    .I3(reg_r4_pattern_generator_Z_2) 
);
defparam n126_s9.INIT=16'h7077;
  LUT4 n127_s8 (
    .F(n127_12),
    .I0(n131_12),
    .I1(w_pre_dot_counter_y[7]),
    .I2(n537_6),
    .I3(reg_r4_pattern_generator_Z_1) 
);
defparam n127_s8.INIT=16'hE000;
  LUT4 n127_s9 (
    .F(n127_13),
    .I0(n127_14),
    .I1(reg_r4_pattern_generator_Z_1),
    .I2(n126_17),
    .I3(n553_6) 
);
defparam n127_s9.INIT=16'hCA00;
  LUT4 n128_s8 (
    .F(n128_12),
    .I0(n131_12),
    .I1(w_pre_dot_counter_y[6]),
    .I2(n537_6),
    .I3(reg_r4_pattern_generator_Z_0) 
);
defparam n128_s8.INIT=16'hE000;
  LUT4 n128_s9 (
    .F(n128_13),
    .I0(n128_14),
    .I1(reg_r4_pattern_generator_Z_0),
    .I2(n126_17),
    .I3(n553_6) 
);
defparam n128_s9.INIT=16'hCA00;
  LUT4 n129_s8 (
    .F(n129_12),
    .I0(n131_12),
    .I1(n537_6),
    .I2(ff_pre_pattern_num[7]),
    .I3(n129_13) 
);
defparam n129_s8.INIT=16'h053F;
  LUT3 n130_s8 (
    .F(n130_12),
    .I0(n126_17),
    .I1(reg_r10r3_color_Z_3),
    .I2(n553_6) 
);
defparam n130_s8.INIT=8'hE0;
  LUT4 n130_s9 (
    .F(n130_13),
    .I0(n131_12),
    .I1(n130_12),
    .I2(w_pre_dot_counter_y[7]),
    .I3(n585_6) 
);
defparam n130_s9.INIT=16'h0777;
  LUT4 n131_s8 (
    .F(n131_12),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(n313_5) 
);
defparam n131_s8.INIT=16'h0100;
  LUT3 n131_s9 (
    .F(n131_13),
    .I0(n126_17),
    .I1(reg_r10r3_color_Z_2),
    .I2(n553_6) 
);
defparam n131_s9.INIT=8'hE0;
  LUT4 n131_s10 (
    .F(n131_14),
    .I0(ff_pre_pattern_num[5]),
    .I1(n537_6),
    .I2(w_pre_dot_counter_y[6]),
    .I3(n585_6) 
);
defparam n131_s10.INIT=16'h0777;
  LUT4 n132_s8 (
    .F(n132_12),
    .I0(n131_12),
    .I1(n537_6),
    .I2(ff_pre_pattern_num[4]),
    .I3(n132_13) 
);
defparam n132_s8.INIT=16'h053F;
  LUT4 n133_s8 (
    .F(n133_12),
    .I0(n131_12),
    .I1(n537_6),
    .I2(ff_pre_pattern_num[3]),
    .I3(n133_13) 
);
defparam n133_s8.INIT=16'h053F;
  LUT3 n134_s8 (
    .F(n134_12),
    .I0(n131_12),
    .I1(n553_6),
    .I2(n537_6) 
);
defparam n134_s8.INIT=8'h0B;
  LUT4 n135_s8 (
    .F(n135_12),
    .I0(n585_6),
    .I1(w_dot_counter_x[7]),
    .I2(n134_12),
    .I3(ff_pre_pattern_num[1]) 
);
defparam n135_s8.INIT=16'h7077;
  LUT4 n136_s8 (
    .F(n136_12),
    .I0(n585_6),
    .I1(w_dot_counter_x[6]),
    .I2(n134_12),
    .I3(ff_pre_pattern_num[0]) 
);
defparam n136_s8.INIT=16'h7077;
  LUT4 n137_s8 (
    .F(n137_12),
    .I0(n137_14),
    .I1(w_pre_dot_counter_y[4]),
    .I2(n126_17),
    .I3(w_eight_dot_state[1]) 
);
defparam n137_s8.INIT=16'h3A00;
  LUT4 n137_s9 (
    .F(n137_13),
    .I0(w_pre_dot_counter_y[2]),
    .I1(w_dot_counter_x[5]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n137_s9.INIT=16'hF503;
  LUT3 n138_s8 (
    .F(n138_12),
    .I0(n138_14),
    .I1(w_pre_dot_counter_y[3]),
    .I2(n126_17) 
);
defparam n138_s8.INIT=8'hCA;
  LUT4 n138_s9 (
    .F(n138_13),
    .I0(w_dot_counter_x[4]),
    .I1(w_pre_dot_counter_y[1]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n138_s9.INIT=16'h03F5;
  LUT3 n139_s8 (
    .F(n139_12),
    .I0(n139_14),
    .I1(w_pre_dot_counter_y[2]),
    .I2(n126_17) 
);
defparam n139_s8.INIT=8'hCA;
  LUT4 n139_s9 (
    .F(n139_13),
    .I0(w_dot_counter_x[3]),
    .I1(w_pre_dot_counter_y[0]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[0]) 
);
defparam n139_s9.INIT=16'h03F5;
  LUT4 n123_s8 (
    .F(n123_12),
    .I0(n585_6),
    .I1(reg_r2_pattern_name_Z_6),
    .I2(n126_15),
    .I3(reg_r4_pattern_generator_Z_5) 
);
defparam n123_s8.INIT=16'h7077;
  LUT2 n126_s10 (
    .F(n126_14),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]) 
);
defparam n126_s10.INIT=4'h1;
  LUT3 n126_s11 (
    .F(n126_15),
    .I0(n553_6),
    .I1(n126_17),
    .I2(n537_6) 
);
defparam n126_s11.INIT=8'h07;
  LUT3 n127_s10 (
    .F(n127_14),
    .I0(n131_12),
    .I1(w_pre_dot_counter_y[7]),
    .I2(reg_r10r3_color_Z_6) 
);
defparam n127_s10.INIT=8'hE0;
  LUT3 n128_s10 (
    .F(n128_14),
    .I0(n131_12),
    .I1(w_pre_dot_counter_y[6]),
    .I2(reg_r10r3_color_Z_5) 
);
defparam n128_s10.INIT=8'hE0;
  LUT3 n129_s9 (
    .F(n129_13),
    .I0(n126_17),
    .I1(reg_r10r3_color_Z_4),
    .I2(n553_6) 
);
defparam n129_s9.INIT=8'hE0;
  LUT3 n132_s9 (
    .F(n132_13),
    .I0(n126_17),
    .I1(reg_r10r3_color_Z_1),
    .I2(n553_6) 
);
defparam n132_s9.INIT=8'hE0;
  LUT3 n133_s9 (
    .F(n133_13),
    .I0(n126_17),
    .I1(reg_r10r3_color_Z_0),
    .I2(n553_6) 
);
defparam n133_s9.INIT=8'hE0;
  LUT3 n137_s10 (
    .F(n137_14),
    .I0(w_pre_dot_counter_y[2]),
    .I1(ff_pre_pattern_num[5]),
    .I2(n131_12) 
);
defparam n137_s10.INIT=8'h35;
  LUT3 n138_s10 (
    .F(n138_14),
    .I0(w_pre_dot_counter_y[1]),
    .I1(ff_pre_pattern_num[4]),
    .I2(n131_12) 
);
defparam n138_s10.INIT=8'hCA;
  LUT3 n139_s10 (
    .F(n139_14),
    .I0(w_pre_dot_counter_y[0]),
    .I1(ff_pre_pattern_num[3]),
    .I2(n131_12) 
);
defparam n139_s10.INIT=8'hCA;
  LUT3 n519_s3 (
    .F(n519_7),
    .I0(w_dot_state[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]) 
);
defparam n519_s3.INIT=8'h80;
  LUT3 n585_s2 (
    .F(n585_6),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]) 
);
defparam n585_s2.INIT=8'h01;
  LUT3 n537_s2 (
    .F(n537_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]) 
);
defparam n537_s2.INIT=8'h02;
  LUT3 n553_s2 (
    .F(n553_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n553_s2.INIT=8'h10;
  LUT4 n126_s12 (
    .F(n126_17),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r1_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n126_s12.INIT=16'h0004;
  LUT4 n569_s1 (
    .F(n569_5),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n1017_4) 
);
defparam n569_s1.INIT=16'h4000;
  LUT3 n393_s2 (
    .F(n393_6),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n585_6) 
);
defparam n393_s2.INIT=8'h10;
  LUT3 ff_pattern_generator_7_s4 (
    .F(ff_pattern_generator_7_9),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam ff_pattern_generator_7_s4.INIT=8'h02;
  LUT4 n553_s3 (
    .F(n553_8),
    .I0(w_dot_state[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[0]),
    .I3(n553_6) 
);
defparam n553_s3.INIT=16'h4000;
  LUT4 n537_s3 (
    .F(n537_8),
    .I0(w_dot_state[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[0]),
    .I3(n537_6) 
);
defparam n537_s3.INIT=16'h4000;
  LUT4 n400_s2 (
    .F(n400_8),
    .I0(ff_pre_pattern_generator[0]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(n585_6) 
);
defparam n400_s2.INIT=16'h0200;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_7),
    .I0(n1184_23),
    .I1(w_dot_state[0]),
    .I2(w_vdp_enable),
    .I3(w_dot_state[1]) 
);
defparam ff_vram_address_13_s3.INIT=16'h4000;
  DFFRE ff_vram_address_13_s0 (
    .Q(w_vram_address_graphic123m_13),
    .D(n126_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_12_s0 (
    .Q(w_vram_address_graphic123m_12),
    .D(n127_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_11_s0 (
    .Q(w_vram_address_graphic123m_11),
    .D(n128_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vram_address_graphic123m_10),
    .D(n129_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vram_address_graphic123m_9),
    .D(n130_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vram_address_graphic123m_8),
    .D(n131_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vram_address_graphic123m_7),
    .D(n132_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vram_address_graphic123m_6),
    .D(n133_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vram_address_graphic123m_5),
    .D(n134_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vram_address_graphic123m_4),
    .D(n135_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vram_address_graphic123m_3),
    .D(n136_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vram_address_graphic123m_2),
    .D(n137_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vram_address_graphic123m_1),
    .D(n138_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vram_address_graphic123m_0),
    .D(n139_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_3_s0 (
    .Q(w_color_code_graphic123m[3]),
    .D(n212_3),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_2_s0 (
    .Q(w_color_code_graphic123m[2]),
    .D(n213_3),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_1_s0 (
    .Q(w_color_code_graphic123m[1]),
    .D(n214_3),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_code_0_s0 (
    .Q(w_color_code_graphic123m[0]),
    .D(n215_3),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_7_s0 (
    .Q(ff_pre_pattern_num[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n537_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_6_s0 (
    .Q(ff_pre_pattern_num[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n537_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_5_s0 (
    .Q(ff_pre_pattern_num[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n537_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_4_s0 (
    .Q(ff_pre_pattern_num[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n537_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_3_s0 (
    .Q(ff_pre_pattern_num[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n537_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_2_s0 (
    .Q(ff_pre_pattern_num[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n537_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_1_s0 (
    .Q(ff_pre_pattern_num[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n537_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_num_0_s0 (
    .Q(ff_pre_pattern_num[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n537_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_7_s0 (
    .Q(ff_pre_pattern_generator[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n553_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_6_s0 (
    .Q(ff_pre_pattern_generator[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n553_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_5_s0 (
    .Q(ff_pre_pattern_generator[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n553_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_4_s0 (
    .Q(ff_pre_pattern_generator[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n553_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_3_s0 (
    .Q(ff_pre_pattern_generator[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n553_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_2_s0 (
    .Q(ff_pre_pattern_generator[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n553_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_1_s0 (
    .Q(ff_pre_pattern_generator[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n553_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_pattern_generator_0_s0 (
    .Q(ff_pre_pattern_generator[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n553_8),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_7_s0 (
    .Q(ff_pre_color[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n569_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_6_s0 (
    .Q(ff_pre_color[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n569_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_5_s0 (
    .Q(ff_pre_color[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n569_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_4_s0 (
    .Q(ff_pre_color[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n569_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_3_s0 (
    .Q(ff_pre_color[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n569_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_2_s0 (
    .Q(ff_pre_color[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n569_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_1_s0 (
    .Q(ff_pre_color[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n569_5),
    .RESET(n36_6) 
);
  DFFRE ff_pre_color_0_s0 (
    .Q(ff_pre_color[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n569_5),
    .RESET(n36_6) 
);
  DFFRE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(ff_pre_color[7]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(ff_pre_color[6]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(ff_pre_color[5]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(ff_pre_color[4]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(ff_pre_color[3]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(ff_pre_color[2]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(ff_pre_color[1]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(ff_pre_color[0]),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_7_s0 (
    .Q(ff_pattern_generator[7]),
    .D(n393_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_6_s0 (
    .Q(ff_pattern_generator[6]),
    .D(n394_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_5_s0 (
    .Q(ff_pattern_generator[5]),
    .D(n395_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_4_s0 (
    .Q(ff_pattern_generator[4]),
    .D(n396_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_3_s0 (
    .Q(ff_pattern_generator[3]),
    .D(n397_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_2_s0 (
    .Q(ff_pattern_generator[2]),
    .D(n398_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_1_s0 (
    .Q(ff_pattern_generator[1]),
    .D(n399_3),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_generator_0_s0 (
    .Q(ff_pattern_generator[0]),
    .D(n400_8),
    .CLK(w_video_clk),
    .CE(ff_pattern_generator_7_9),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_16_s0 (
    .Q(w_vram_address_graphic123m_16),
    .D(n123_11),
    .CLK(w_video_clk),
    .CE(ff_vram_address_13_7),
    .RESET(n36_6) 
);
  ALU w_dot_counter_x_3_s (
    .SUM(w_dot_counter_x[3]),
    .COUT(w_dot_counter_x_3_2),
    .I0(reg_r26_h_scroll_Z[3]),
    .I1(w_pre_dot_counter_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_dot_counter_x_3_s.ALU_MODE=0;
  ALU w_dot_counter_x_4_s (
    .SUM(w_dot_counter_x[4]),
    .COUT(w_dot_counter_x_4_2),
    .I0(reg_r26_h_scroll_Z[4]),
    .I1(w_pre_dot_counter_x[4]),
    .I3(GND),
    .CIN(w_dot_counter_x_3_2) 
);
defparam w_dot_counter_x_4_s.ALU_MODE=0;
  ALU w_dot_counter_x_5_s (
    .SUM(w_dot_counter_x[5]),
    .COUT(w_dot_counter_x_5_2),
    .I0(reg_r26_h_scroll_Z[5]),
    .I1(w_pre_dot_counter_x[5]),
    .I3(GND),
    .CIN(w_dot_counter_x_4_2) 
);
defparam w_dot_counter_x_5_s.ALU_MODE=0;
  ALU w_dot_counter_x_6_s (
    .SUM(w_dot_counter_x[6]),
    .COUT(w_dot_counter_x_6_2),
    .I0(reg_r26_h_scroll_Z[6]),
    .I1(w_pre_dot_counter_x[6]),
    .I3(GND),
    .CIN(w_dot_counter_x_5_2) 
);
defparam w_dot_counter_x_6_s.ALU_MODE=0;
  ALU w_dot_counter_x_7_s (
    .SUM(w_dot_counter_x[7]),
    .COUT(w_dot_counter_x_7_0_COUT),
    .I0(reg_r26_h_scroll_Z[7]),
    .I1(w_pre_dot_counter_x[7]),
    .I3(GND),
    .CIN(w_dot_counter_x_6_2) 
);
defparam w_dot_counter_x_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic123m */
module vdp_ram_256byte (
  w_video_clk,
  w_vdp_enable,
  w_ram_we,
  w_fifo_address,
  w_fifo_wdata,
  n13_5,
  w_fifo_rdata
)
;
input w_video_clk;
input w_vdp_enable;
input w_ram_we;
input [7:0] w_fifo_address;
input [7:0] w_fifo_wdata;
output n13_5;
output [7:0] w_fifo_rdata;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_fifo_address[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_fifo_address[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_fifo_address[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_fifo_address[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_fifo_address[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_fifo_address[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_fifo_address[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_we),
    .CLK(w_video_clk),
    .RESET(n13_5) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_fifo_wdata[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_fifo_wdata[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_fifo_wdata[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_fifo_wdata[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_fifo_wdata[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_fifo_wdata[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_fifo_wdata[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_fifo_wdata[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_fifo_address[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_fifo_rdata[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  INV n13_s2 (
    .O(n13_5),
    .I(w_vdp_enable) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte */
module vdp_graphic4567 (
  w_video_clk,
  n36_6,
  n1017_4,
  w_vdp_enable,
  ff_pattern_generator_7_9,
  n1011_9,
  ff_pattern_generator_7_7,
  n1976_6,
  n585_6,
  n519_7,
  reg_r25_yae_Z,
  reg_r25_yjk_Z,
  n318_10,
  n100_14,
  n1018_6,
  w_vdp_mode_is_highres,
  n781_22,
  slot_reset_n_d,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_pre_dot_counter_x,
  reg_r26_h_scroll_Z,
  w_eight_dot_state,
  w_dot_state,
  w_pre_dot_counter_y,
  reg_r0_disp_mode,
  w_dram_rdata,
  ff_dram_address,
  w_yjk_en,
  n110_5,
  ff_local_dot_counter_x_8_7,
  n1514_4,
  n13_5,
  w_color_code_graphic4567,
  w_yjk_r,
  w_yjk_g,
  w_yjk_b,
  w_vram_address_graphic4567_0,
  w_vram_address_graphic4567_1,
  w_vram_address_graphic4567_2,
  w_vram_address_graphic4567_3,
  w_vram_address_graphic4567_4,
  w_vram_address_graphic4567_5,
  w_vram_address_graphic4567_6,
  w_vram_address_graphic4567_7,
  w_vram_address_graphic4567_8,
  w_vram_address_graphic4567_9,
  w_vram_address_graphic4567_10,
  w_vram_address_graphic4567_11,
  w_vram_address_graphic4567_12,
  w_vram_address_graphic4567_13,
  w_vram_address_graphic4567_16
)
;
input w_video_clk;
input n36_6;
input n1017_4;
input w_vdp_enable;
input ff_pattern_generator_7_9;
input n1011_9;
input ff_pattern_generator_7_7;
input n1976_6;
input n585_6;
input n519_7;
input reg_r25_yae_Z;
input reg_r25_yjk_Z;
input n318_10;
input n100_14;
input n1018_6;
input w_vdp_mode_is_highres;
input n781_22;
input slot_reset_n_d;
input reg_r2_pattern_name_Z_0;
input reg_r2_pattern_name_Z_1;
input reg_r2_pattern_name_Z_2;
input reg_r2_pattern_name_Z_3;
input reg_r2_pattern_name_Z_6;
input [7:2] w_pre_dot_counter_x;
input [7:3] reg_r26_h_scroll_Z;
input [2:0] w_eight_dot_state;
input [1:0] w_dot_state;
input [6:0] w_pre_dot_counter_y;
input [1:1] reg_r0_disp_mode;
input [15:0] w_dram_rdata;
input [16:16] ff_dram_address;
output w_yjk_en;
output n110_5;
output ff_local_dot_counter_x_8_7;
output n1514_4;
output n13_5;
output [7:0] w_color_code_graphic4567;
output [5:0] w_yjk_r;
output [5:0] w_yjk_g;
output [5:0] w_yjk_b;
output w_vram_address_graphic4567_0;
output w_vram_address_graphic4567_1;
output w_vram_address_graphic4567_2;
output w_vram_address_graphic4567_3;
output w_vram_address_graphic4567_4;
output w_vram_address_graphic4567_5;
output w_vram_address_graphic4567_6;
output w_vram_address_graphic4567_7;
output w_vram_address_graphic4567_8;
output w_vram_address_graphic4567_9;
output w_vram_address_graphic4567_10;
output w_vram_address_graphic4567_11;
output w_vram_address_graphic4567_12;
output w_vram_address_graphic4567_13;
output w_vram_address_graphic4567_16;
wire w_ram_we;
wire n1344_3;
wire n990_14;
wire n991_14;
wire n992_14;
wire n993_14;
wire n994_14;
wire n102_4;
wire n118_4;
wire n126_5;
wire ff_fifo_write_address_7_6;
wire ff_fifo_read_address_7_6;
wire pcolorcode_7_4;
wire ff_fifo_write_7;
wire n996_19;
wire n995_18;
wire n510_8;
wire n454_13;
wire n453_13;
wire n452_13;
wire n451_13;
wire n450_13;
wire n449_13;
wire n448_13;
wire n447_13;
wire n370_6;
wire n367_6;
wire n366_6;
wire n365_6;
wire n850_6;
wire n849_6;
wire n848_6;
wire n847_6;
wire n844_6;
wire n838_6;
wire w_pix_7_4;
wire w_pix_6_4;
wire w_pix_5_4;
wire w_pix_4_4;
wire w_pix_3_4;
wire w_pix_2_4;
wire w_pix_1_4;
wire w_pix_0_4;
wire n990_15;
wire n991_15;
wire n994_15;
wire n600_5;
wire ff_fifo_read_address_7_7;
wire pcolorcode_7_5;
wire ff_fifo_write_8;
wire n451_14;
wire n450_14;
wire n448_14;
wire n447_14;
wire n369_7;
wire n368_7;
wire n366_7;
wire w_b_0_8;
wire w_b_2_8;
wire w_b_5_8;
wire n365_9;
wire n993_17;
wire n992_17;
wire w_b_4_10;
wire w_b_3_10;
wire n990_18;
wire ff_local_dot_counter_x_8_9;
wire n579_11;
wire n578_11;
wire n577_11;
wire n576_13;
wire n579_13;
wire n578_13;
wire n577_13;
wire n576_15;
wire n110_7;
wire n368_9;
wire n369_9;
wire n371_8;
wire n372_8;
wire n600_7;
wire n851_9;
wire n852_9;
wire n853_9;
wire n854_9;
wire n855_9;
wire n856_9;
wire n857_9;
wire n858_9;
wire n859_9;
wire n860_9;
wire n572_15;
wire n573_14;
wire n574_14;
wire n575_15;
wire n860_13;
wire n859_13;
wire n858_13;
wire n857_13;
wire n856_13;
wire n855_13;
wire n854_13;
wire n853_13;
wire n852_13;
wire p_vram_address_16_18;
wire n851_13;
wire ff_fifo_write;
wire w_r_yjk_0_2;
wire w_r_yjk_1_2;
wire w_r_yjk_2_2;
wire w_r_yjk_3_2;
wire w_r_yjk_4_2;
wire w_r_yjk_5_2;
wire w_r_yjk_6_0_COUT;
wire w_g_yjk_0_2;
wire w_g_yjk_1_2;
wire w_g_yjk_2_2;
wire w_g_yjk_3_2;
wire w_g_yjk_4_2;
wire w_g_yjk_5_2;
wire w_g_yjk_6_0_COUT;
wire w_b_jk_1_2;
wire w_b_jk_2_2;
wire w_b_jk_3_2;
wire w_b_jk_4_2;
wire w_b_jk_5_2;
wire w_b_jk_6_2;
wire w_b_jk_7_0_COUT;
wire w_dot_counter_x_3_2;
wire w_dot_counter_x_4_2;
wire w_dot_counter_x_5_2;
wire w_dot_counter_x_6_2;
wire w_dot_counter_x_7_0_COUT;
wire w_b_y_2_3;
wire w_b_y_3_3;
wire w_b_y_4_3;
wire w_b_y_5_3;
wire w_b_yjkp_0_3;
wire n703_2;
wire n703_3;
wire n702_2;
wire n702_3;
wire n701_2;
wire n701_3;
wire n700_2;
wire n700_3;
wire n699_2;
wire n699_3;
wire n698_2;
wire n698_3;
wire n697_2;
wire n697_3;
wire n696_2;
wire n696_0_COUT;
wire [7:0] w_fifo_address;
wire [7:0] w_pix;
wire [5:0] w_b;
wire [5:0] w_g;
wire [5:0] w_r;
wire [7:0] w_fifo_wdata;
wire [7:0] ff_fifo3;
wire [7:0] ff_fifo2;
wire [7:0] ff_fifo1;
wire [7:0] ff_fifo0;
wire [7:0] ff_pix0;
wire [7:0] ff_pix1;
wire [7:0] ff_pix2;
wire [7:0] ff_pix3;
wire [7:0] ff_fifo_write_address;
wire [7:0] ff_fifo_read_address;
wire [3:0] ff_color_data;
wire [6:0] ff_pattern_name_base_address;
wire [7:1] ff_local_dot_counter_x;
wire [6:0] w_r_yjk;
wire [6:0] w_g_yjk;
wire [7:1] w_b_jk;
wire [7:3] w_dot_counter_x;
wire [7:2] w_b_y;
wire [0:0] w_b_yjkp;
wire [7:0] w_fifo_rdata;
wire VCC;
wire GND;
  LUT3 w_fifo_address_7_s0 (
    .F(w_fifo_address[7]),
    .I0(ff_fifo_write_address[7]),
    .I1(ff_fifo_read_address[7]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_7_s0.INIT=8'hAC;
  LUT3 w_fifo_address_6_s0 (
    .F(w_fifo_address[6]),
    .I0(ff_fifo_read_address[6]),
    .I1(ff_fifo_write_address[6]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_6_s0.INIT=8'hCA;
  LUT3 w_fifo_address_5_s0 (
    .F(w_fifo_address[5]),
    .I0(ff_fifo_read_address[5]),
    .I1(ff_fifo_write_address[5]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_5_s0.INIT=8'hCA;
  LUT3 w_fifo_address_4_s0 (
    .F(w_fifo_address[4]),
    .I0(ff_fifo_read_address[4]),
    .I1(ff_fifo_write_address[4]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_4_s0.INIT=8'hCA;
  LUT3 w_fifo_address_3_s0 (
    .F(w_fifo_address[3]),
    .I0(ff_fifo_read_address[3]),
    .I1(ff_fifo_write_address[3]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_3_s0.INIT=8'hCA;
  LUT3 w_fifo_address_2_s0 (
    .F(w_fifo_address[2]),
    .I0(ff_fifo_read_address[2]),
    .I1(ff_fifo_write_address[2]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_2_s0.INIT=8'hCA;
  LUT3 w_fifo_address_1_s0 (
    .F(w_fifo_address[1]),
    .I0(ff_fifo_read_address[1]),
    .I1(ff_fifo_write_address[1]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_1_s0.INIT=8'hCA;
  LUT3 w_fifo_address_0_s0 (
    .F(w_fifo_address[0]),
    .I0(ff_fifo_read_address[0]),
    .I1(ff_fifo_write_address[0]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_0_s0.INIT=8'hCA;
  LUT2 w_ram_we_s0 (
    .F(w_ram_we),
    .I0(w_vdp_enable),
    .I1(ff_fifo_write) 
);
defparam w_ram_we_s0.INIT=4'h8;
  LUT4 w_pix_7_s0 (
    .F(w_pix[7]),
    .I0(ff_pix3[7]),
    .I1(ff_pix1[7]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_7_4) 
);
defparam w_pix_7_s0.INIT=16'hA0CF;
  LUT4 w_pix_6_s0 (
    .F(w_pix[6]),
    .I0(ff_pix3[6]),
    .I1(ff_pix1[6]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_6_4) 
);
defparam w_pix_6_s0.INIT=16'hA0CF;
  LUT4 w_pix_5_s0 (
    .F(w_pix[5]),
    .I0(ff_pix3[5]),
    .I1(ff_pix1[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_5_4) 
);
defparam w_pix_5_s0.INIT=16'hA0CF;
  LUT4 w_pix_4_s0 (
    .F(w_pix[4]),
    .I0(ff_pix3[4]),
    .I1(ff_pix1[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_4_4) 
);
defparam w_pix_4_s0.INIT=16'hA0CF;
  LUT4 w_pix_3_s0 (
    .F(w_pix[3]),
    .I0(ff_pix3[3]),
    .I1(ff_pix1[3]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_3_4) 
);
defparam w_pix_3_s0.INIT=16'hA0CF;
  LUT4 w_pix_2_s0 (
    .F(w_pix[2]),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_2_4) 
);
defparam w_pix_2_s0.INIT=16'hA0CF;
  LUT4 w_pix_1_s0 (
    .F(w_pix[1]),
    .I0(ff_pix3[1]),
    .I1(ff_pix1[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_1_4) 
);
defparam w_pix_1_s0.INIT=16'hA0CF;
  LUT4 w_pix_0_s0 (
    .F(w_pix[0]),
    .I0(ff_pix3[0]),
    .I1(ff_pix1[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_0_4) 
);
defparam w_pix_0_s0.INIT=16'hA0CF;
  LUT3 n1344_s0 (
    .F(n1344_3),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(ff_pattern_generator_7_9) 
);
defparam n1344_s0.INIT=8'h10;
  LUT3 n990_s10 (
    .F(n990_14),
    .I0(n990_15),
    .I1(w_dot_counter_x[7]),
    .I2(n990_18) 
);
defparam n990_s10.INIT=8'hAC;
  LUT3 n991_s10 (
    .F(n991_14),
    .I0(n991_15),
    .I1(w_dot_counter_x[6]),
    .I2(n990_18) 
);
defparam n991_s10.INIT=8'hAC;
  LUT4 n992_s10 (
    .F(n992_14),
    .I0(w_dot_counter_x[5]),
    .I1(ff_local_dot_counter_x[5]),
    .I2(n992_17),
    .I3(n990_18) 
);
defparam n992_s10.INIT=16'h3CAA;
  LUT3 n993_s10 (
    .F(n993_14),
    .I0(n993_17),
    .I1(w_dot_counter_x[4]),
    .I2(n990_18) 
);
defparam n993_s10.INIT=8'hAC;
  LUT4 n994_s10 (
    .F(n994_14),
    .I0(w_dot_counter_x[3]),
    .I1(ff_local_dot_counter_x[3]),
    .I2(n994_15),
    .I3(n990_18) 
);
defparam n994_s10.INIT=16'h3CAA;
  LUT3 n102_s1 (
    .F(n102_4),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1017_4) 
);
defparam n102_s1.INIT=8'h80;
  LUT3 n118_s1 (
    .F(n118_4),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(n1017_4) 
);
defparam n118_s1.INIT=8'h40;
  LUT3 n126_s2 (
    .F(n126_5),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1017_4) 
);
defparam n126_s2.INIT=8'h10;
  LUT4 ff_fifo_write_address_7_s2 (
    .F(ff_fifo_write_address_7_6),
    .I0(n1514_4),
    .I1(n1011_9),
    .I2(ff_pattern_generator_7_7),
    .I3(w_ram_we) 
);
defparam ff_fifo_write_address_7_s2.INIT=16'h8F88;
  LUT4 ff_fifo_read_address_7_s2 (
    .F(ff_fifo_read_address_7_6),
    .I0(w_eight_dot_state[0]),
    .I1(n1976_6),
    .I2(n1017_4),
    .I3(ff_fifo_read_address_7_7) 
);
defparam ff_fifo_read_address_7_s2.INIT=16'hFF70;
  LUT2 pcolorcode_7_s2 (
    .F(pcolorcode_7_4),
    .I0(pcolorcode_7_5),
    .I1(w_vdp_enable) 
);
defparam pcolorcode_7_s2.INIT=4'h4;
  LUT4 ff_fifo_write_s3 (
    .F(ff_fifo_write_7),
    .I0(ff_pattern_generator_7_7),
    .I1(ff_local_dot_counter_x_8_7),
    .I2(ff_fifo_write_8),
    .I3(w_vdp_enable) 
);
defparam ff_fifo_write_s3.INIT=16'h0700;
  LUT2 n996_s13 (
    .F(n996_19),
    .I0(ff_local_dot_counter_x[1]),
    .I1(n990_18) 
);
defparam n996_s13.INIT=4'h4;
  LUT3 n995_s12 (
    .F(n995_18),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]),
    .I2(n990_18) 
);
defparam n995_s12.INIT=8'h60;
  LUT3 n510_s3 (
    .F(n510_8),
    .I0(n585_6),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]) 
);
defparam n510_s3.INIT=8'hC1;
  LUT2 n454_s7 (
    .F(n454_13),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[0]) 
);
defparam n454_s7.INIT=4'h1;
  LUT3 n453_s7 (
    .F(n453_13),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[1]),
    .I2(ff_fifo_read_address[0]) 
);
defparam n453_s7.INIT=8'h14;
  LUT4 n452_s7 (
    .F(n452_13),
    .I0(ff_fifo_read_address[1]),
    .I1(ff_fifo_read_address[0]),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[2]) 
);
defparam n452_s7.INIT=16'h0708;
  LUT2 n451_s7 (
    .F(n451_13),
    .I0(w_dot_state[1]),
    .I1(n451_14) 
);
defparam n451_s7.INIT=4'h4;
  LUT3 n450_s7 (
    .F(n450_13),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[4]),
    .I2(n450_14) 
);
defparam n450_s7.INIT=8'h14;
  LUT4 n449_s7 (
    .F(n449_13),
    .I0(ff_fifo_read_address[4]),
    .I1(n450_14),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[5]) 
);
defparam n449_s7.INIT=16'h0708;
  LUT4 n448_s7 (
    .F(n448_13),
    .I0(n450_14),
    .I1(n448_14),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[6]) 
);
defparam n448_s7.INIT=16'h0708;
  LUT4 n447_s7 (
    .F(n447_13),
    .I0(n450_14),
    .I1(n447_14),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[7]) 
);
defparam n447_s7.INIT=16'h0708;
  LUT4 n370_s1 (
    .F(n370_6),
    .I0(ff_fifo_write_address[1]),
    .I1(ff_fifo_write_address[0]),
    .I2(ff_pattern_generator_7_7),
    .I3(ff_fifo_write_address[2]) 
);
defparam n370_s1.INIT=16'h0708;
  LUT4 n367_s1 (
    .F(n367_6),
    .I0(ff_fifo_write_address[4]),
    .I1(n368_7),
    .I2(ff_pattern_generator_7_7),
    .I3(ff_fifo_write_address[5]) 
);
defparam n367_s1.INIT=16'h0708;
  LUT4 n366_s1 (
    .F(n366_6),
    .I0(n368_7),
    .I1(n366_7),
    .I2(ff_pattern_generator_7_7),
    .I3(ff_fifo_write_address[6]) 
);
defparam n366_s1.INIT=16'h0708;
  LUT4 n365_s1 (
    .F(n365_6),
    .I0(n368_7),
    .I1(n365_9),
    .I2(ff_pattern_generator_7_7),
    .I3(ff_fifo_write_address[7]) 
);
defparam n365_s1.INIT=16'h0708;
  LUT3 n850_s1 (
    .F(n850_6),
    .I0(w_pre_dot_counter_y[3]),
    .I1(ff_pattern_name_base_address[0]),
    .I2(n519_7) 
);
defparam n850_s1.INIT=8'h80;
  LUT3 n849_s1 (
    .F(n849_6),
    .I0(w_pre_dot_counter_y[4]),
    .I1(ff_pattern_name_base_address[1]),
    .I2(n519_7) 
);
defparam n849_s1.INIT=8'h80;
  LUT3 n848_s1 (
    .F(n848_6),
    .I0(ff_pattern_name_base_address[2]),
    .I1(w_pre_dot_counter_y[5]),
    .I2(n519_7) 
);
defparam n848_s1.INIT=8'h80;
  LUT3 n847_s1 (
    .F(n847_6),
    .I0(w_pre_dot_counter_y[6]),
    .I1(ff_pattern_name_base_address[3]),
    .I2(n519_7) 
);
defparam n847_s1.INIT=8'h80;
  LUT3 n844_s1 (
    .F(n844_6),
    .I0(ff_pattern_name_base_address[6]),
    .I1(n519_7),
    .I2(n1976_6) 
);
defparam n844_s1.INIT=8'h80;
  LUT3 n838_s1 (
    .F(n838_6),
    .I0(w_pix[3]),
    .I1(reg_r25_yae_Z),
    .I2(reg_r25_yjk_Z) 
);
defparam n838_s1.INIT=8'h70;
  LUT2 w_b_0_s2 (
    .F(w_b[0]),
    .I0(n696_2),
    .I1(w_b_0_8) 
);
defparam w_b_0_s2.INIT=4'h4;
  LUT4 w_b_1_s2 (
    .F(w_b[1]),
    .I0(w_b_0_8),
    .I1(n702_2),
    .I2(n703_2),
    .I3(n696_2) 
);
defparam w_b_1_s2.INIT=16'h00BE;
  LUT4 w_b_2_s2 (
    .F(w_b[2]),
    .I0(w_b_0_8),
    .I1(n701_2),
    .I2(w_b_2_8),
    .I3(n696_2) 
);
defparam w_b_2_s2.INIT=16'h00BE;
  LUT4 w_b_3_s2 (
    .F(w_b[3]),
    .I0(w_b_0_8),
    .I1(n700_2),
    .I2(w_b_3_10),
    .I3(n696_2) 
);
defparam w_b_3_s2.INIT=16'h00BE;
  LUT4 w_b_4_s2 (
    .F(w_b[4]),
    .I0(w_b_0_8),
    .I1(n699_2),
    .I2(w_b_4_10),
    .I3(n696_2) 
);
defparam w_b_4_s2.INIT=16'h00BE;
  LUT4 w_b_5_s2 (
    .F(w_b[5]),
    .I0(n696_2),
    .I1(n697_2),
    .I2(n698_2),
    .I3(w_b_5_8) 
);
defparam w_b_5_s2.INIT=16'h1554;
  LUT2 w_g_0_s2 (
    .F(w_g[0]),
    .I0(w_g_yjk[6]),
    .I1(w_g_yjk[5]) 
);
defparam w_g_0_s2.INIT=4'h4;
  LUT3 w_g_1_s2 (
    .F(w_g[1]),
    .I0(w_g_yjk[0]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_1_s2.INIT=8'h0E;
  LUT3 w_g_2_s2 (
    .F(w_g[2]),
    .I0(w_g_yjk[1]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_2_s2.INIT=8'h0E;
  LUT3 w_g_3_s2 (
    .F(w_g[3]),
    .I0(w_g_yjk[2]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_3_s2.INIT=8'h0E;
  LUT3 w_g_4_s2 (
    .F(w_g[4]),
    .I0(w_g_yjk[3]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_4_s2.INIT=8'h0E;
  LUT3 w_g_5_s2 (
    .F(w_g[5]),
    .I0(w_g_yjk[4]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_5_s2.INIT=8'h0E;
  LUT2 w_r_0_s2 (
    .F(w_r[0]),
    .I0(w_r_yjk[6]),
    .I1(w_r_yjk[5]) 
);
defparam w_r_0_s2.INIT=4'h4;
  LUT3 w_r_1_s2 (
    .F(w_r[1]),
    .I0(w_r_yjk[0]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_1_s2.INIT=8'h0E;
  LUT3 w_r_2_s2 (
    .F(w_r[2]),
    .I0(w_r_yjk[1]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_2_s2.INIT=8'h0E;
  LUT3 w_r_3_s2 (
    .F(w_r[3]),
    .I0(w_r_yjk[2]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_3_s2.INIT=8'h0E;
  LUT3 w_r_4_s2 (
    .F(w_r[4]),
    .I0(w_r_yjk[3]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_4_s2.INIT=8'h0E;
  LUT3 w_r_5_s2 (
    .F(w_r[5]),
    .I0(w_r_yjk[4]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_5_s2.INIT=8'h0E;
  LUT4 w_pix_7_s1 (
    .F(w_pix_7_4),
    .I0(ff_pix2[7]),
    .I1(ff_pix0[7]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_7_s1.INIT=16'hF503;
  LUT4 w_pix_6_s1 (
    .F(w_pix_6_4),
    .I0(ff_pix2[6]),
    .I1(ff_pix0[6]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_6_s1.INIT=16'hF503;
  LUT4 w_pix_5_s1 (
    .F(w_pix_5_4),
    .I0(ff_pix2[5]),
    .I1(ff_pix0[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_5_s1.INIT=16'hF503;
  LUT4 w_pix_4_s1 (
    .F(w_pix_4_4),
    .I0(ff_pix2[4]),
    .I1(ff_pix0[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_4_s1.INIT=16'hF503;
  LUT4 w_pix_3_s1 (
    .F(w_pix_3_4),
    .I0(ff_pix2[3]),
    .I1(ff_pix0[3]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_3_s1.INIT=16'hF503;
  LUT4 w_pix_2_s1 (
    .F(w_pix_2_4),
    .I0(ff_pix2[2]),
    .I1(ff_pix0[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_2_s1.INIT=16'hF503;
  LUT4 w_pix_1_s1 (
    .F(w_pix_1_4),
    .I0(ff_pix2[1]),
    .I1(ff_pix0[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_1_s1.INIT=16'hF503;
  LUT4 w_pix_0_s1 (
    .F(w_pix_0_4),
    .I0(ff_pix2[0]),
    .I1(ff_pix0[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_0_s1.INIT=16'hF503;
  LUT4 n990_s11 (
    .F(n990_15),
    .I0(ff_local_dot_counter_x[5]),
    .I1(ff_local_dot_counter_x[6]),
    .I2(n992_17),
    .I3(ff_local_dot_counter_x[7]) 
);
defparam n990_s11.INIT=16'h7F80;
  LUT3 n991_s11 (
    .F(n991_15),
    .I0(ff_local_dot_counter_x[5]),
    .I1(n992_17),
    .I2(ff_local_dot_counter_x[6]) 
);
defparam n991_s11.INIT=8'h78;
  LUT2 n994_s11 (
    .F(n994_15),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]) 
);
defparam n994_s11.INIT=4'h8;
  LUT2 n110_s2 (
    .F(n110_5),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]) 
);
defparam n110_s2.INIT=4'h4;
  LUT4 n600_s2 (
    .F(n600_5),
    .I0(n318_10),
    .I1(reg_r25_yae_Z),
    .I2(w_eight_dot_state[0]),
    .I3(n1976_6) 
);
defparam n600_s2.INIT=16'h0EEE;
  LUT4 ff_fifo_read_address_7_s3 (
    .F(ff_fifo_read_address_7_7),
    .I0(w_pre_dot_counter_x[3]),
    .I1(w_pre_dot_counter_x[2]),
    .I2(n100_14),
    .I3(n1018_6) 
);
defparam ff_fifo_read_address_7_s3.INIT=16'h4000;
  LUT4 pcolorcode_7_s3 (
    .F(pcolorcode_7_5),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_vdp_mode_is_highres),
    .I2(w_dot_state[0]),
    .I3(w_dot_state[1]) 
);
defparam pcolorcode_7_s3.INIT=16'hF70F;
  LUT3 ff_local_dot_counter_x_8_s3 (
    .F(ff_local_dot_counter_x_8_7),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]) 
);
defparam ff_local_dot_counter_x_8_s3.INIT=8'hE0;
  LUT4 ff_fifo_write_s4 (
    .F(ff_fifo_write_8),
    .I0(n990_18),
    .I1(n781_22),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam ff_fifo_write_s4.INIT=16'h7000;
  LUT4 n451_s8 (
    .F(n451_14),
    .I0(ff_fifo_read_address[2]),
    .I1(ff_fifo_read_address[1]),
    .I2(ff_fifo_read_address[0]),
    .I3(ff_fifo_read_address[3]) 
);
defparam n451_s8.INIT=16'h7F80;
  LUT4 n450_s8 (
    .F(n450_14),
    .I0(ff_fifo_read_address[3]),
    .I1(ff_fifo_read_address[2]),
    .I2(ff_fifo_read_address[1]),
    .I3(ff_fifo_read_address[0]) 
);
defparam n450_s8.INIT=16'h8000;
  LUT2 n448_s8 (
    .F(n448_14),
    .I0(ff_fifo_read_address[5]),
    .I1(ff_fifo_read_address[4]) 
);
defparam n448_s8.INIT=4'h8;
  LUT3 n447_s8 (
    .F(n447_14),
    .I0(ff_fifo_read_address[6]),
    .I1(ff_fifo_read_address[5]),
    .I2(ff_fifo_read_address[4]) 
);
defparam n447_s8.INIT=8'h80;
  LUT4 n369_s2 (
    .F(n369_7),
    .I0(ff_fifo_write_address[2]),
    .I1(ff_fifo_write_address[1]),
    .I2(ff_fifo_write_address[0]),
    .I3(ff_fifo_write_address[3]) 
);
defparam n369_s2.INIT=16'h7F80;
  LUT4 n368_s2 (
    .F(n368_7),
    .I0(ff_fifo_write_address[3]),
    .I1(ff_fifo_write_address[2]),
    .I2(ff_fifo_write_address[1]),
    .I3(ff_fifo_write_address[0]) 
);
defparam n368_s2.INIT=16'h8000;
  LUT2 n366_s2 (
    .F(n366_7),
    .I0(ff_fifo_write_address[5]),
    .I1(ff_fifo_write_address[4]) 
);
defparam n366_s2.INIT=4'h8;
  LUT4 w_b_0_s3 (
    .F(w_b_0_8),
    .I0(n699_2),
    .I1(n698_2),
    .I2(w_b_4_10),
    .I3(n697_2) 
);
defparam w_b_0_s3.INIT=16'h7F80;
  LUT2 w_b_2_s3 (
    .F(w_b_2_8),
    .I0(n702_2),
    .I1(n703_2) 
);
defparam w_b_2_s3.INIT=4'h8;
  LUT2 w_b_5_s3 (
    .F(w_b_5_8),
    .I0(n699_2),
    .I1(w_b_4_10) 
);
defparam w_b_5_s3.INIT=4'h8;
  LUT3 n365_s3 (
    .F(n365_9),
    .I0(ff_fifo_write_address[6]),
    .I1(ff_fifo_write_address[5]),
    .I2(ff_fifo_write_address[4]) 
);
defparam n365_s3.INIT=8'h80;
  LUT4 n993_s12 (
    .F(n993_17),
    .I0(ff_local_dot_counter_x[3]),
    .I1(ff_local_dot_counter_x[2]),
    .I2(ff_local_dot_counter_x[1]),
    .I3(ff_local_dot_counter_x[4]) 
);
defparam n993_s12.INIT=16'h7F80;
  LUT4 n992_s12 (
    .F(n992_17),
    .I0(ff_local_dot_counter_x[3]),
    .I1(ff_local_dot_counter_x[4]),
    .I2(ff_local_dot_counter_x[2]),
    .I3(ff_local_dot_counter_x[1]) 
);
defparam n992_s12.INIT=16'h8000;
  LUT4 w_b_4_s4 (
    .F(w_b_4_10),
    .I0(n701_2),
    .I1(n700_2),
    .I2(n702_2),
    .I3(n703_2) 
);
defparam w_b_4_s4.INIT=16'h8000;
  LUT3 w_b_3_s4 (
    .F(w_b_3_10),
    .I0(n701_2),
    .I1(n702_2),
    .I2(n703_2) 
);
defparam w_b_3_s4.INIT=8'h80;
  LUT4 n990_s13 (
    .F(n990_18),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(n585_6) 
);
defparam n990_s13.INIT=16'h001F;
  LUT4 ff_local_dot_counter_x_8_s4 (
    .F(ff_local_dot_counter_x_8_9),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(ff_pattern_generator_7_9) 
);
defparam ff_local_dot_counter_x_8_s4.INIT=16'h1F00;
  LUT4 n579_s6 (
    .F(n579_11),
    .I0(n579_13),
    .I1(w_pix[4]),
    .I2(w_dot_state[1]),
    .I3(n600_5) 
);
defparam n579_s6.INIT=16'hACAA;
  LUT4 n578_s6 (
    .F(n578_11),
    .I0(n578_13),
    .I1(w_pix[5]),
    .I2(w_dot_state[1]),
    .I3(n600_5) 
);
defparam n578_s6.INIT=16'hACAA;
  LUT4 n577_s6 (
    .F(n577_11),
    .I0(n577_13),
    .I1(w_pix[6]),
    .I2(w_dot_state[1]),
    .I3(n600_5) 
);
defparam n577_s6.INIT=16'hACAA;
  LUT4 n576_s8 (
    .F(n576_13),
    .I0(n576_15),
    .I1(w_pix[7]),
    .I2(w_dot_state[1]),
    .I3(n600_5) 
);
defparam n576_s8.INIT=16'hACAA;
  LUT4 n579_s7 (
    .F(n579_13),
    .I0(w_pix[0]),
    .I1(ff_color_data[0]),
    .I2(w_dot_state[1]),
    .I3(n1976_6) 
);
defparam n579_s7.INIT=16'hCCCA;
  LUT4 n578_s7 (
    .F(n578_13),
    .I0(w_pix[1]),
    .I1(ff_color_data[1]),
    .I2(w_dot_state[1]),
    .I3(n1976_6) 
);
defparam n578_s7.INIT=16'hCCCA;
  LUT4 n577_s7 (
    .F(n577_13),
    .I0(w_pix[2]),
    .I1(ff_color_data[2]),
    .I2(w_dot_state[1]),
    .I3(n1976_6) 
);
defparam n577_s7.INIT=16'hCCCA;
  LUT4 n576_s9 (
    .F(n576_15),
    .I0(w_pix[3]),
    .I1(ff_color_data[3]),
    .I2(w_dot_state[1]),
    .I3(n1976_6) 
);
defparam n576_s9.INIT=16'hCCCA;
  LUT3 n110_s3 (
    .F(n110_7),
    .I0(n1017_4),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n110_s3.INIT=8'h20;
  LUT4 w_fifo_wdata_0_s1 (
    .F(w_fifo_wdata[0]),
    .I0(w_dram_rdata[8]),
    .I1(w_dram_rdata[0]),
    .I2(ff_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_0_s1.INIT=16'hCAAC;
  LUT4 w_fifo_wdata_1_s1 (
    .F(w_fifo_wdata[1]),
    .I0(w_dram_rdata[9]),
    .I1(w_dram_rdata[1]),
    .I2(ff_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_1_s1.INIT=16'hCAAC;
  LUT4 w_fifo_wdata_2_s1 (
    .F(w_fifo_wdata[2]),
    .I0(w_dram_rdata[10]),
    .I1(w_dram_rdata[2]),
    .I2(ff_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_2_s1.INIT=16'hCAAC;
  LUT4 w_fifo_wdata_3_s1 (
    .F(w_fifo_wdata[3]),
    .I0(w_dram_rdata[11]),
    .I1(w_dram_rdata[3]),
    .I2(ff_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_3_s1.INIT=16'hCAAC;
  LUT4 w_fifo_wdata_4_s1 (
    .F(w_fifo_wdata[4]),
    .I0(w_dram_rdata[12]),
    .I1(w_dram_rdata[4]),
    .I2(ff_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_4_s1.INIT=16'hCAAC;
  LUT4 w_fifo_wdata_5_s1 (
    .F(w_fifo_wdata[5]),
    .I0(w_dram_rdata[13]),
    .I1(w_dram_rdata[5]),
    .I2(ff_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_5_s1.INIT=16'hCAAC;
  LUT4 w_fifo_wdata_6_s1 (
    .F(w_fifo_wdata[6]),
    .I0(w_dram_rdata[14]),
    .I1(w_dram_rdata[6]),
    .I2(ff_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_6_s1.INIT=16'hCAAC;
  LUT4 w_fifo_wdata_7_s2 (
    .F(w_fifo_wdata[7]),
    .I0(w_dram_rdata[15]),
    .I1(w_dram_rdata[7]),
    .I2(ff_dram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_7_s2.INIT=16'hCAAC;
  LUT4 n368_s3 (
    .F(n368_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_fifo_write_address[4]),
    .I3(n368_7) 
);
defparam n368_s3.INIT=16'h0EE0;
  LUT3 n369_s3 (
    .F(n369_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n369_7) 
);
defparam n369_s3.INIT=8'hE0;
  LUT4 n371_s2 (
    .F(n371_8),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_fifo_write_address[1]),
    .I3(ff_fifo_write_address[0]) 
);
defparam n371_s2.INIT=16'h0EE0;
  LUT3 n372_s2 (
    .F(n372_8),
    .I0(ff_fifo_write_address[0]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam n372_s2.INIT=8'h54;
  LUT4 n600_s3 (
    .F(n600_7),
    .I0(w_dot_state[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[0]),
    .I3(n600_5) 
);
defparam n600_s3.INIT=16'h4000;
  LUT3 n851_s3 (
    .F(n851_9),
    .I0(p_vram_address_16_18),
    .I1(w_vram_address_graphic4567_9),
    .I2(n851_13) 
);
defparam n851_s3.INIT=8'hF4;
  LUT3 n852_s3 (
    .F(n852_9),
    .I0(p_vram_address_16_18),
    .I1(w_vram_address_graphic4567_8),
    .I2(n852_13) 
);
defparam n852_s3.INIT=8'hF4;
  LUT3 n853_s3 (
    .F(n853_9),
    .I0(p_vram_address_16_18),
    .I1(w_vram_address_graphic4567_7),
    .I2(n853_13) 
);
defparam n853_s3.INIT=8'hF4;
  LUT3 n854_s3 (
    .F(n854_9),
    .I0(p_vram_address_16_18),
    .I1(w_vram_address_graphic4567_6),
    .I2(n854_13) 
);
defparam n854_s3.INIT=8'hF4;
  LUT3 n855_s3 (
    .F(n855_9),
    .I0(p_vram_address_16_18),
    .I1(w_vram_address_graphic4567_5),
    .I2(n855_13) 
);
defparam n855_s3.INIT=8'hF4;
  LUT3 n856_s3 (
    .F(n856_9),
    .I0(p_vram_address_16_18),
    .I1(w_vram_address_graphic4567_4),
    .I2(n856_13) 
);
defparam n856_s3.INIT=8'hF4;
  LUT3 n857_s3 (
    .F(n857_9),
    .I0(p_vram_address_16_18),
    .I1(w_vram_address_graphic4567_3),
    .I2(n857_13) 
);
defparam n857_s3.INIT=8'hF4;
  LUT3 n858_s3 (
    .F(n858_9),
    .I0(p_vram_address_16_18),
    .I1(w_vram_address_graphic4567_2),
    .I2(n858_13) 
);
defparam n858_s3.INIT=8'hF4;
  LUT3 n859_s3 (
    .F(n859_9),
    .I0(p_vram_address_16_18),
    .I1(w_vram_address_graphic4567_1),
    .I2(n859_13) 
);
defparam n859_s3.INIT=8'hF4;
  LUT3 n860_s3 (
    .F(n860_9),
    .I0(p_vram_address_16_18),
    .I1(w_vram_address_graphic4567_0),
    .I2(n860_13) 
);
defparam n860_s3.INIT=8'hF4;
  LUT4 n572_s8 (
    .F(n572_15),
    .I0(w_pix[7]),
    .I1(w_dot_state[1]),
    .I2(reg_r25_yae_Z),
    .I3(n318_10) 
);
defparam n572_s8.INIT=16'h0002;
  LUT4 n573_s7 (
    .F(n573_14),
    .I0(w_pix[6]),
    .I1(w_dot_state[1]),
    .I2(reg_r25_yae_Z),
    .I3(n318_10) 
);
defparam n573_s7.INIT=16'h0002;
  LUT4 n574_s7 (
    .F(n574_14),
    .I0(w_pix[5]),
    .I1(w_dot_state[1]),
    .I2(reg_r25_yae_Z),
    .I3(n318_10) 
);
defparam n574_s7.INIT=16'h0002;
  LUT4 n575_s8 (
    .F(n575_15),
    .I0(w_pix[4]),
    .I1(w_dot_state[1]),
    .I2(reg_r25_yae_Z),
    .I3(n318_10) 
);
defparam n575_s8.INIT=16'h0002;
  LUT4 n1514_s0 (
    .F(n1514_4),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(n585_6) 
);
defparam n1514_s0.INIT=16'h0200;
  LUT4 n860_s5 (
    .F(n860_13),
    .I0(w_dot_state[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(ff_local_dot_counter_x[1]) 
);
defparam n860_s5.INIT=16'h8000;
  LUT4 n859_s5 (
    .F(n859_13),
    .I0(w_dot_state[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(ff_local_dot_counter_x[2]) 
);
defparam n859_s5.INIT=16'h8000;
  LUT4 n858_s5 (
    .F(n858_13),
    .I0(w_dot_state[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(ff_local_dot_counter_x[3]) 
);
defparam n858_s5.INIT=16'h8000;
  LUT4 n857_s5 (
    .F(n857_13),
    .I0(w_dot_state[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(ff_local_dot_counter_x[4]) 
);
defparam n857_s5.INIT=16'h8000;
  LUT4 n856_s5 (
    .F(n856_13),
    .I0(w_dot_state[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(ff_local_dot_counter_x[5]) 
);
defparam n856_s5.INIT=16'h8000;
  LUT4 n855_s5 (
    .F(n855_13),
    .I0(w_dot_state[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(ff_local_dot_counter_x[6]) 
);
defparam n855_s5.INIT=16'h8000;
  LUT4 n854_s5 (
    .F(n854_13),
    .I0(w_dot_state[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(ff_local_dot_counter_x[7]) 
);
defparam n854_s5.INIT=16'h8000;
  LUT4 n853_s5 (
    .F(n853_13),
    .I0(w_dot_state[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_pre_dot_counter_y[0]) 
);
defparam n853_s5.INIT=16'h8000;
  LUT4 n852_s5 (
    .F(n852_13),
    .I0(w_dot_state[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_pre_dot_counter_y[1]) 
);
defparam n852_s5.INIT=16'h8000;
  LUT4 p_vram_address_16_s5 (
    .F(p_vram_address_16_18),
    .I0(w_dot_state[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(slot_reset_n_d) 
);
defparam p_vram_address_16_s5.INIT=16'h80FF;
  LUT4 n851_s5 (
    .F(n851_13),
    .I0(w_dot_state[0]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(w_pre_dot_counter_y[2]) 
);
defparam n851_s5.INIT=16'h8000;
  DFFE ff_fifo3_6_s0 (
    .Q(ff_fifo3[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_5_s0 (
    .Q(ff_fifo3[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_4_s0 (
    .Q(ff_fifo3[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_3_s0 (
    .Q(ff_fifo3[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_2_s0 (
    .Q(ff_fifo3[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_1_s0 (
    .Q(ff_fifo3[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo3_0_s0 (
    .Q(ff_fifo3[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE ff_fifo2_7_s0 (
    .Q(ff_fifo2[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n110_7) 
);
  DFFE ff_fifo2_6_s0 (
    .Q(ff_fifo2[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n110_7) 
);
  DFFE ff_fifo2_5_s0 (
    .Q(ff_fifo2[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n110_7) 
);
  DFFE ff_fifo2_4_s0 (
    .Q(ff_fifo2[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n110_7) 
);
  DFFE ff_fifo2_3_s0 (
    .Q(ff_fifo2[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n110_7) 
);
  DFFE ff_fifo2_2_s0 (
    .Q(ff_fifo2[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n110_7) 
);
  DFFE ff_fifo2_1_s0 (
    .Q(ff_fifo2[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n110_7) 
);
  DFFE ff_fifo2_0_s0 (
    .Q(ff_fifo2[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n110_7) 
);
  DFFE ff_fifo1_7_s0 (
    .Q(ff_fifo1[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_6_s0 (
    .Q(ff_fifo1[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_5_s0 (
    .Q(ff_fifo1[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_4_s0 (
    .Q(ff_fifo1[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_3_s0 (
    .Q(ff_fifo1[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_2_s0 (
    .Q(ff_fifo1[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_1_s0 (
    .Q(ff_fifo1[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo1_0_s0 (
    .Q(ff_fifo1[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n118_4) 
);
  DFFE ff_fifo0_7_s0 (
    .Q(ff_fifo0[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_6_s0 (
    .Q(ff_fifo0[6]),
    .D(w_fifo_rdata[6]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_5_s0 (
    .Q(ff_fifo0[5]),
    .D(w_fifo_rdata[5]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_4_s0 (
    .Q(ff_fifo0[4]),
    .D(w_fifo_rdata[4]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_3_s0 (
    .Q(ff_fifo0[3]),
    .D(w_fifo_rdata[3]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_2_s0 (
    .Q(ff_fifo0[2]),
    .D(w_fifo_rdata[2]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_1_s0 (
    .Q(ff_fifo0[1]),
    .D(w_fifo_rdata[1]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_fifo0_0_s0 (
    .Q(ff_fifo0[0]),
    .D(w_fifo_rdata[0]),
    .CLK(w_video_clk),
    .CE(n126_5) 
);
  DFFE ff_pix0_7_s0 (
    .Q(ff_pix0[7]),
    .D(ff_fifo0[7]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix0_6_s0 (
    .Q(ff_pix0[6]),
    .D(ff_fifo0[6]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix0_5_s0 (
    .Q(ff_pix0[5]),
    .D(ff_fifo0[5]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix0_4_s0 (
    .Q(ff_pix0[4]),
    .D(ff_fifo0[4]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix0_3_s0 (
    .Q(ff_pix0[3]),
    .D(ff_fifo0[3]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix0_2_s0 (
    .Q(ff_pix0[2]),
    .D(ff_fifo0[2]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix0_1_s0 (
    .Q(ff_pix0[1]),
    .D(ff_fifo0[1]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix0_0_s0 (
    .Q(ff_pix0[0]),
    .D(ff_fifo0[0]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix1_7_s0 (
    .Q(ff_pix1[7]),
    .D(ff_fifo1[7]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix1_6_s0 (
    .Q(ff_pix1[6]),
    .D(ff_fifo1[6]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix1_5_s0 (
    .Q(ff_pix1[5]),
    .D(ff_fifo1[5]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix1_4_s0 (
    .Q(ff_pix1[4]),
    .D(ff_fifo1[4]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix1_3_s0 (
    .Q(ff_pix1[3]),
    .D(ff_fifo1[3]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix1_2_s0 (
    .Q(ff_pix1[2]),
    .D(ff_fifo1[2]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix1_1_s0 (
    .Q(ff_pix1[1]),
    .D(ff_fifo1[1]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix1_0_s0 (
    .Q(ff_pix1[0]),
    .D(ff_fifo1[0]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix2_7_s0 (
    .Q(ff_pix2[7]),
    .D(ff_fifo2[7]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix2_6_s0 (
    .Q(ff_pix2[6]),
    .D(ff_fifo2[6]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix2_5_s0 (
    .Q(ff_pix2[5]),
    .D(ff_fifo2[5]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix2_4_s0 (
    .Q(ff_pix2[4]),
    .D(ff_fifo2[4]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix2_3_s0 (
    .Q(ff_pix2[3]),
    .D(ff_fifo2[3]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix2_2_s0 (
    .Q(ff_pix2[2]),
    .D(ff_fifo2[2]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix2_1_s0 (
    .Q(ff_pix2[1]),
    .D(ff_fifo2[1]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix2_0_s0 (
    .Q(ff_pix2[0]),
    .D(ff_fifo2[0]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix3_7_s0 (
    .Q(ff_pix3[7]),
    .D(ff_fifo3[7]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix3_6_s0 (
    .Q(ff_pix3[6]),
    .D(ff_fifo3[6]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix3_5_s0 (
    .Q(ff_pix3[5]),
    .D(ff_fifo3[5]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix3_4_s0 (
    .Q(ff_pix3[4]),
    .D(ff_fifo3[4]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix3_3_s0 (
    .Q(ff_pix3[3]),
    .D(ff_fifo3[3]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix3_2_s0 (
    .Q(ff_pix3[2]),
    .D(ff_fifo3[2]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix3_1_s0 (
    .Q(ff_pix3[1]),
    .D(ff_fifo3[1]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFE ff_pix3_0_s0 (
    .Q(ff_pix3[0]),
    .D(ff_fifo3[0]),
    .CLK(w_video_clk),
    .CE(n1344_3) 
);
  DFFRE ff_fifo_write_address_7_s0 (
    .Q(ff_fifo_write_address[7]),
    .D(n365_6),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_6_s0 (
    .Q(ff_fifo_write_address[6]),
    .D(n366_6),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_5_s0 (
    .Q(ff_fifo_write_address[5]),
    .D(n367_6),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_4_s0 (
    .Q(ff_fifo_write_address[4]),
    .D(n368_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_3_s0 (
    .Q(ff_fifo_write_address[3]),
    .D(n369_9),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_2_s0 (
    .Q(ff_fifo_write_address[2]),
    .D(n370_6),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_1_s0 (
    .Q(ff_fifo_write_address[1]),
    .D(n371_8),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_address_0_s0 (
    .Q(ff_fifo_write_address[0]),
    .D(n372_8),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_7_s0 (
    .Q(ff_fifo_read_address[7]),
    .D(n447_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_6_s0 (
    .Q(ff_fifo_read_address[6]),
    .D(n448_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_5_s0 (
    .Q(ff_fifo_read_address[5]),
    .D(n449_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_4_s0 (
    .Q(ff_fifo_read_address[4]),
    .D(n450_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_3_s0 (
    .Q(ff_fifo_read_address[3]),
    .D(n451_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_2_s0 (
    .Q(ff_fifo_read_address[2]),
    .D(n452_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_1_s0 (
    .Q(ff_fifo_read_address[1]),
    .D(n453_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_read_address_0_s0 (
    .Q(ff_fifo_read_address[0]),
    .D(n454_13),
    .CLK(w_video_clk),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_fifo_write_s0 (
    .Q(ff_fifo_write),
    .D(n510_8),
    .CLK(w_video_clk),
    .CE(ff_fifo_write_7),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_3_s0 (
    .Q(ff_color_data[3]),
    .D(w_pix[3]),
    .CLK(w_video_clk),
    .CE(n600_7),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_2_s0 (
    .Q(ff_color_data[2]),
    .D(w_pix[2]),
    .CLK(w_video_clk),
    .CE(n600_7),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_1_s0 (
    .Q(ff_color_data[1]),
    .D(w_pix[1]),
    .CLK(w_video_clk),
    .CE(n600_7),
    .RESET(n36_6) 
);
  DFFRE ff_color_data_0_s0 (
    .Q(ff_color_data[0]),
    .D(w_pix[0]),
    .CLK(w_video_clk),
    .CE(n600_7),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_7_s0 (
    .Q(w_color_code_graphic4567[7]),
    .D(n572_15),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_6_s0 (
    .Q(w_color_code_graphic4567[6]),
    .D(n573_14),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_5_s0 (
    .Q(w_color_code_graphic4567[5]),
    .D(n574_14),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_4_s0 (
    .Q(w_color_code_graphic4567[4]),
    .D(n575_15),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_3_s0 (
    .Q(w_color_code_graphic4567[3]),
    .D(n576_13),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_2_s0 (
    .Q(w_color_code_graphic4567[2]),
    .D(n577_11),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_1_s0 (
    .Q(w_color_code_graphic4567[1]),
    .D(n578_11),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE pcolorcode_0_s0 (
    .Q(w_color_code_graphic4567[0]),
    .D(n579_11),
    .CLK(w_video_clk),
    .CE(pcolorcode_7_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_5_s0 (
    .Q(w_yjk_r[5]),
    .D(w_r[5]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_4_s0 (
    .Q(w_yjk_r[4]),
    .D(w_r[4]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_3_s0 (
    .Q(w_yjk_r[3]),
    .D(w_r[3]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_2_s0 (
    .Q(w_yjk_r[2]),
    .D(w_r[2]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_1_s0 (
    .Q(w_yjk_r[1]),
    .D(w_r[1]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_r_0_s0 (
    .Q(w_yjk_r[0]),
    .D(w_r[0]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_5_s0 (
    .Q(w_yjk_g[5]),
    .D(w_g[5]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_4_s0 (
    .Q(w_yjk_g[4]),
    .D(w_g[4]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_3_s0 (
    .Q(w_yjk_g[3]),
    .D(w_g[3]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_2_s0 (
    .Q(w_yjk_g[2]),
    .D(w_g[2]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_1_s0 (
    .Q(w_yjk_g[1]),
    .D(w_g[1]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_g_0_s0 (
    .Q(w_yjk_g[0]),
    .D(w_g[0]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_5_s0 (
    .Q(w_yjk_b[5]),
    .D(w_b[5]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_4_s0 (
    .Q(w_yjk_b[4]),
    .D(w_b[4]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_3_s0 (
    .Q(w_yjk_b[3]),
    .D(w_b[3]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_2_s0 (
    .Q(w_yjk_b[2]),
    .D(w_b[2]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_1_s0 (
    .Q(w_yjk_b[1]),
    .D(w_b[1]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_b_0_s0 (
    .Q(w_yjk_b[0]),
    .D(w_b[0]),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE p_yjk_en_s0 (
    .Q(w_yjk_en),
    .D(n838_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_6_s0 (
    .Q(ff_pattern_name_base_address[6]),
    .D(reg_r2_pattern_name_Z_6),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_3_s0 (
    .Q(ff_pattern_name_base_address[3]),
    .D(reg_r2_pattern_name_Z_3),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_2_s0 (
    .Q(ff_pattern_name_base_address[2]),
    .D(reg_r2_pattern_name_Z_2),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_1_s0 (
    .Q(ff_pattern_name_base_address[1]),
    .D(reg_r2_pattern_name_Z_1),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_pattern_name_base_address_0_s0 (
    .Q(ff_pattern_name_base_address[0]),
    .D(reg_r2_pattern_name_Z_0),
    .CLK(w_video_clk),
    .CE(n1514_4),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_7_s0 (
    .Q(ff_local_dot_counter_x[7]),
    .D(n990_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_6_s0 (
    .Q(ff_local_dot_counter_x[6]),
    .D(n991_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_5_s0 (
    .Q(ff_local_dot_counter_x[5]),
    .D(n992_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_4_s0 (
    .Q(ff_local_dot_counter_x[4]),
    .D(n993_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_3_s0 (
    .Q(ff_local_dot_counter_x[3]),
    .D(n994_14),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_2_s0 (
    .Q(ff_local_dot_counter_x[2]),
    .D(n995_18),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFRE ff_local_dot_counter_x_1_s0 (
    .Q(ff_local_dot_counter_x[1]),
    .D(n996_19),
    .CLK(w_video_clk),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n36_6) 
);
  DFFE ff_fifo3_7_s0 (
    .Q(ff_fifo3[7]),
    .D(w_fifo_rdata[7]),
    .CLK(w_video_clk),
    .CE(n102_4) 
);
  DFFE p_vram_address_16_s1 (
    .Q(w_vram_address_graphic4567_16),
    .D(n844_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_18) 
);
defparam p_vram_address_16_s1.INIT=1'b0;
  DFFE p_vram_address_13_s1 (
    .Q(w_vram_address_graphic4567_13),
    .D(n847_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_18) 
);
defparam p_vram_address_13_s1.INIT=1'b0;
  DFFE p_vram_address_12_s1 (
    .Q(w_vram_address_graphic4567_12),
    .D(n848_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_18) 
);
defparam p_vram_address_12_s1.INIT=1'b0;
  DFFE p_vram_address_11_s1 (
    .Q(w_vram_address_graphic4567_11),
    .D(n849_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_18) 
);
defparam p_vram_address_11_s1.INIT=1'b0;
  DFFE p_vram_address_10_s1 (
    .Q(w_vram_address_graphic4567_10),
    .D(n850_6),
    .CLK(w_video_clk),
    .CE(p_vram_address_16_18) 
);
defparam p_vram_address_10_s1.INIT=1'b0;
  DFF p_vram_address_9_s3 (
    .Q(w_vram_address_graphic4567_9),
    .D(n851_9),
    .CLK(w_video_clk) 
);
defparam p_vram_address_9_s3.INIT=1'b0;
  DFF p_vram_address_8_s3 (
    .Q(w_vram_address_graphic4567_8),
    .D(n852_9),
    .CLK(w_video_clk) 
);
defparam p_vram_address_8_s3.INIT=1'b0;
  DFF p_vram_address_7_s3 (
    .Q(w_vram_address_graphic4567_7),
    .D(n853_9),
    .CLK(w_video_clk) 
);
defparam p_vram_address_7_s3.INIT=1'b0;
  DFF p_vram_address_6_s3 (
    .Q(w_vram_address_graphic4567_6),
    .D(n854_9),
    .CLK(w_video_clk) 
);
defparam p_vram_address_6_s3.INIT=1'b0;
  DFF p_vram_address_5_s3 (
    .Q(w_vram_address_graphic4567_5),
    .D(n855_9),
    .CLK(w_video_clk) 
);
defparam p_vram_address_5_s3.INIT=1'b0;
  DFF p_vram_address_4_s3 (
    .Q(w_vram_address_graphic4567_4),
    .D(n856_9),
    .CLK(w_video_clk) 
);
defparam p_vram_address_4_s3.INIT=1'b0;
  DFF p_vram_address_3_s3 (
    .Q(w_vram_address_graphic4567_3),
    .D(n857_9),
    .CLK(w_video_clk) 
);
defparam p_vram_address_3_s3.INIT=1'b0;
  DFF p_vram_address_2_s3 (
    .Q(w_vram_address_graphic4567_2),
    .D(n858_9),
    .CLK(w_video_clk) 
);
defparam p_vram_address_2_s3.INIT=1'b0;
  DFF p_vram_address_1_s3 (
    .Q(w_vram_address_graphic4567_1),
    .D(n859_9),
    .CLK(w_video_clk) 
);
defparam p_vram_address_1_s3.INIT=1'b0;
  DFF p_vram_address_0_s3 (
    .Q(w_vram_address_graphic4567_0),
    .D(n860_9),
    .CLK(w_video_clk) 
);
defparam p_vram_address_0_s3.INIT=1'b0;
  ALU w_r_yjk_0_s (
    .SUM(w_r_yjk[0]),
    .COUT(w_r_yjk_0_2),
    .I0(w_pix[3]),
    .I1(ff_pix2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_r_yjk_0_s.ALU_MODE=0;
  ALU w_r_yjk_1_s (
    .SUM(w_r_yjk[1]),
    .COUT(w_r_yjk_1_2),
    .I0(w_pix[4]),
    .I1(ff_pix2[1]),
    .I3(GND),
    .CIN(w_r_yjk_0_2) 
);
defparam w_r_yjk_1_s.ALU_MODE=0;
  ALU w_r_yjk_2_s (
    .SUM(w_r_yjk[2]),
    .COUT(w_r_yjk_2_2),
    .I0(w_pix[5]),
    .I1(ff_pix2[2]),
    .I3(GND),
    .CIN(w_r_yjk_1_2) 
);
defparam w_r_yjk_2_s.ALU_MODE=0;
  ALU w_r_yjk_3_s (
    .SUM(w_r_yjk[3]),
    .COUT(w_r_yjk_3_2),
    .I0(w_pix[6]),
    .I1(ff_pix3[0]),
    .I3(GND),
    .CIN(w_r_yjk_2_2) 
);
defparam w_r_yjk_3_s.ALU_MODE=0;
  ALU w_r_yjk_4_s (
    .SUM(w_r_yjk[4]),
    .COUT(w_r_yjk_4_2),
    .I0(w_pix[7]),
    .I1(ff_pix3[1]),
    .I3(GND),
    .CIN(w_r_yjk_3_2) 
);
defparam w_r_yjk_4_s.ALU_MODE=0;
  ALU w_r_yjk_5_s (
    .SUM(w_r_yjk[5]),
    .COUT(w_r_yjk_5_2),
    .I0(GND),
    .I1(ff_pix3[2]),
    .I3(GND),
    .CIN(w_r_yjk_4_2) 
);
defparam w_r_yjk_5_s.ALU_MODE=0;
  ALU w_r_yjk_6_s (
    .SUM(w_r_yjk[6]),
    .COUT(w_r_yjk_6_0_COUT),
    .I0(GND),
    .I1(ff_pix3[2]),
    .I3(GND),
    .CIN(w_r_yjk_5_2) 
);
defparam w_r_yjk_6_s.ALU_MODE=0;
  ALU w_g_yjk_0_s (
    .SUM(w_g_yjk[0]),
    .COUT(w_g_yjk_0_2),
    .I0(w_pix[3]),
    .I1(ff_pix0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_g_yjk_0_s.ALU_MODE=0;
  ALU w_g_yjk_1_s (
    .SUM(w_g_yjk[1]),
    .COUT(w_g_yjk_1_2),
    .I0(w_pix[4]),
    .I1(ff_pix0[1]),
    .I3(GND),
    .CIN(w_g_yjk_0_2) 
);
defparam w_g_yjk_1_s.ALU_MODE=0;
  ALU w_g_yjk_2_s (
    .SUM(w_g_yjk[2]),
    .COUT(w_g_yjk_2_2),
    .I0(w_pix[5]),
    .I1(ff_pix0[2]),
    .I3(GND),
    .CIN(w_g_yjk_1_2) 
);
defparam w_g_yjk_2_s.ALU_MODE=0;
  ALU w_g_yjk_3_s (
    .SUM(w_g_yjk[3]),
    .COUT(w_g_yjk_3_2),
    .I0(w_pix[6]),
    .I1(ff_pix1[0]),
    .I3(GND),
    .CIN(w_g_yjk_2_2) 
);
defparam w_g_yjk_3_s.ALU_MODE=0;
  ALU w_g_yjk_4_s (
    .SUM(w_g_yjk[4]),
    .COUT(w_g_yjk_4_2),
    .I0(w_pix[7]),
    .I1(ff_pix1[1]),
    .I3(GND),
    .CIN(w_g_yjk_3_2) 
);
defparam w_g_yjk_4_s.ALU_MODE=0;
  ALU w_g_yjk_5_s (
    .SUM(w_g_yjk[5]),
    .COUT(w_g_yjk_5_2),
    .I0(GND),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_g_yjk_4_2) 
);
defparam w_g_yjk_5_s.ALU_MODE=0;
  ALU w_g_yjk_6_s (
    .SUM(w_g_yjk[6]),
    .COUT(w_g_yjk_6_0_COUT),
    .I0(GND),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_g_yjk_5_2) 
);
defparam w_g_yjk_6_s.ALU_MODE=0;
  ALU w_b_jk_1_s (
    .SUM(w_b_jk[1]),
    .COUT(w_b_jk_1_2),
    .I0(ff_pix2[0]),
    .I1(ff_pix0[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_jk_1_s.ALU_MODE=0;
  ALU w_b_jk_2_s (
    .SUM(w_b_jk[2]),
    .COUT(w_b_jk_2_2),
    .I0(ff_pix2[1]),
    .I1(ff_pix0[2]),
    .I3(GND),
    .CIN(w_b_jk_1_2) 
);
defparam w_b_jk_2_s.ALU_MODE=0;
  ALU w_b_jk_3_s (
    .SUM(w_b_jk[3]),
    .COUT(w_b_jk_3_2),
    .I0(ff_pix2[2]),
    .I1(ff_pix1[0]),
    .I3(GND),
    .CIN(w_b_jk_2_2) 
);
defparam w_b_jk_3_s.ALU_MODE=0;
  ALU w_b_jk_4_s (
    .SUM(w_b_jk[4]),
    .COUT(w_b_jk_4_2),
    .I0(ff_pix3[0]),
    .I1(ff_pix1[1]),
    .I3(GND),
    .CIN(w_b_jk_3_2) 
);
defparam w_b_jk_4_s.ALU_MODE=0;
  ALU w_b_jk_5_s (
    .SUM(w_b_jk[5]),
    .COUT(w_b_jk_5_2),
    .I0(ff_pix3[1]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_4_2) 
);
defparam w_b_jk_5_s.ALU_MODE=0;
  ALU w_b_jk_6_s (
    .SUM(w_b_jk[6]),
    .COUT(w_b_jk_6_2),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_5_2) 
);
defparam w_b_jk_6_s.ALU_MODE=0;
  ALU w_b_jk_7_s (
    .SUM(w_b_jk[7]),
    .COUT(w_b_jk_7_0_COUT),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_6_2) 
);
defparam w_b_jk_7_s.ALU_MODE=0;
  ALU w_dot_counter_x_3_s (
    .SUM(w_dot_counter_x[3]),
    .COUT(w_dot_counter_x_3_2),
    .I0(w_pre_dot_counter_x[3]),
    .I1(reg_r26_h_scroll_Z[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_dot_counter_x_3_s.ALU_MODE=0;
  ALU w_dot_counter_x_4_s (
    .SUM(w_dot_counter_x[4]),
    .COUT(w_dot_counter_x_4_2),
    .I0(w_pre_dot_counter_x[4]),
    .I1(reg_r26_h_scroll_Z[4]),
    .I3(GND),
    .CIN(w_dot_counter_x_3_2) 
);
defparam w_dot_counter_x_4_s.ALU_MODE=0;
  ALU w_dot_counter_x_5_s (
    .SUM(w_dot_counter_x[5]),
    .COUT(w_dot_counter_x_5_2),
    .I0(w_pre_dot_counter_x[5]),
    .I1(reg_r26_h_scroll_Z[5]),
    .I3(GND),
    .CIN(w_dot_counter_x_4_2) 
);
defparam w_dot_counter_x_5_s.ALU_MODE=0;
  ALU w_dot_counter_x_6_s (
    .SUM(w_dot_counter_x[6]),
    .COUT(w_dot_counter_x_6_2),
    .I0(w_pre_dot_counter_x[6]),
    .I1(reg_r26_h_scroll_Z[6]),
    .I3(GND),
    .CIN(w_dot_counter_x_5_2) 
);
defparam w_dot_counter_x_6_s.ALU_MODE=0;
  ALU w_dot_counter_x_7_s (
    .SUM(w_dot_counter_x[7]),
    .COUT(w_dot_counter_x_7_0_COUT),
    .I0(w_pre_dot_counter_x[7]),
    .I1(reg_r26_h_scroll_Z[7]),
    .I3(GND),
    .CIN(w_dot_counter_x_6_2) 
);
defparam w_dot_counter_x_7_s.ALU_MODE=0;
  ALU w_b_y_2_s (
    .SUM(w_b_y[2]),
    .COUT(w_b_y_2_3),
    .I0(w_pix[3]),
    .I1(w_pix[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_y_2_s.ALU_MODE=0;
  ALU w_b_y_3_s (
    .SUM(w_b_y[3]),
    .COUT(w_b_y_3_3),
    .I0(w_pix[4]),
    .I1(w_pix[6]),
    .I3(GND),
    .CIN(w_b_y_2_3) 
);
defparam w_b_y_3_s.ALU_MODE=0;
  ALU w_b_y_4_s (
    .SUM(w_b_y[4]),
    .COUT(w_b_y_4_3),
    .I0(w_pix[5]),
    .I1(w_pix[7]),
    .I3(GND),
    .CIN(w_b_y_3_3) 
);
defparam w_b_y_4_s.ALU_MODE=0;
  ALU w_b_y_5_s (
    .SUM(w_b_y[5]),
    .COUT(w_b_y_5_3),
    .I0(w_pix[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_4_3) 
);
defparam w_b_y_5_s.ALU_MODE=0;
  ALU w_b_y_6_s (
    .SUM(w_b_y[6]),
    .COUT(w_b_y[7]),
    .I0(w_pix[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_5_3) 
);
defparam w_b_y_6_s.ALU_MODE=0;
  ALU w_b_yjkp_0_s (
    .SUM(w_b_yjkp[0]),
    .COUT(w_b_yjkp_0_3),
    .I0(w_pix[3]),
    .I1(ff_pix0[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_b_yjkp_0_s.ALU_MODE=1;
  ALU n703_s (
    .SUM(n703_2),
    .COUT(n703_3),
    .I0(w_pix[4]),
    .I1(w_b_jk[1]),
    .I3(GND),
    .CIN(w_b_yjkp_0_3) 
);
defparam n703_s.ALU_MODE=1;
  ALU n702_s (
    .SUM(n702_2),
    .COUT(n702_3),
    .I0(w_b_y[2]),
    .I1(w_b_jk[2]),
    .I3(GND),
    .CIN(n703_3) 
);
defparam n702_s.ALU_MODE=1;
  ALU n701_s (
    .SUM(n701_2),
    .COUT(n701_3),
    .I0(w_b_y[3]),
    .I1(w_b_jk[3]),
    .I3(GND),
    .CIN(n702_3) 
);
defparam n701_s.ALU_MODE=1;
  ALU n700_s (
    .SUM(n700_2),
    .COUT(n700_3),
    .I0(w_b_y[4]),
    .I1(w_b_jk[4]),
    .I3(GND),
    .CIN(n701_3) 
);
defparam n700_s.ALU_MODE=1;
  ALU n699_s (
    .SUM(n699_2),
    .COUT(n699_3),
    .I0(w_b_y[5]),
    .I1(w_b_jk[5]),
    .I3(GND),
    .CIN(n700_3) 
);
defparam n699_s.ALU_MODE=1;
  ALU n698_s (
    .SUM(n698_2),
    .COUT(n698_3),
    .I0(w_b_y[6]),
    .I1(w_b_jk[6]),
    .I3(GND),
    .CIN(n699_3) 
);
defparam n698_s.ALU_MODE=1;
  ALU n697_s (
    .SUM(n697_2),
    .COUT(n697_3),
    .I0(w_b_y[7]),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n698_3) 
);
defparam n697_s.ALU_MODE=1;
  ALU n696_s (
    .SUM(n696_2),
    .COUT(n696_0_COUT),
    .I0(GND),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n697_3) 
);
defparam n696_s.ALU_MODE=1;
  vdp_ram_256byte u_fifo_ram (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_we(w_ram_we),
    .w_fifo_address(w_fifo_address[7:0]),
    .w_fifo_wdata(w_fifo_wdata[7:0]),
    .n13_5(n13_5),
    .w_fifo_rdata(w_fifo_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic4567 */
module vdp_spinforam (
  w_video_clk,
  w_vdp_enable,
  ff_info_ic,
  ff_info_cc,
  ff_info_ram_we,
  w_info_address,
  ff_info_color,
  ff_info_pattern,
  ff_info_x,
  w_info_rdata_Z,
  w_info_rdata
)
;
input w_video_clk;
input w_vdp_enable;
input ff_info_ic;
input ff_info_cc;
input ff_info_ram_we;
input [2:0] w_info_address;
input [3:0] ff_info_color;
input [15:0] ff_info_pattern;
input [8:0] ff_info_x;
output [0:0] w_info_rdata_Z;
output [30:1] w_info_rdata;
wire n6_6;
wire [2:0] ff_address;
wire [3:3] DO;
wire VCC;
wire GND;
  LUT2 n6_s1 (
    .F(n6_6),
    .I0(w_vdp_enable),
    .I1(ff_info_ram_we) 
);
defparam n6_s1.INIT=4'h8;
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_info_address[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_info_address[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_info_address[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  RAM16SDP4 ff_memory_ff_memory_0_0_s (
    .DO({w_info_rdata[3:1],w_info_rdata_Z[0]}),
    .DI({ff_info_color[1:0],ff_info_cc,ff_info_ic}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_1_s (
    .DO(w_info_rdata[7:4]),
    .DI({ff_info_pattern[1:0],ff_info_color[3:2]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_2_s (
    .DO(w_info_rdata[11:8]),
    .DI(ff_info_pattern[5:2]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_3_s (
    .DO(w_info_rdata[15:12]),
    .DI(ff_info_pattern[9:6]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_4_s (
    .DO(w_info_rdata[19:16]),
    .DI(ff_info_pattern[13:10]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_5_s (
    .DO(w_info_rdata[23:20]),
    .DI({ff_info_x[1:0],ff_info_pattern[15:14]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_6_s (
    .DO(w_info_rdata[27:24]),
    .DI(ff_info_x[5:2]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_memory_ff_memory_0_7_s (
    .DO({DO[3],w_info_rdata[30:28]}),
    .DI({GND,ff_info_x[8:6]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_6),
    .CLK(w_video_clk) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_spinforam */
module vdp_ram_256byte_0 (
  w_video_clk,
  w_vdp_enable,
  w_ram_even_we,
  n13_5,
  w_line_buf_wdata_even_7_5,
  w_line_buf_address_even,
  ff_line_buf_draw_color,
  w_line_buf_rdata_even
)
;
input w_video_clk;
input w_vdp_enable;
input w_ram_even_we;
input n13_5;
input w_line_buf_wdata_even_7_5;
input [7:0] w_line_buf_address_even;
input [7:0] ff_line_buf_draw_color;
output [7:0] w_line_buf_rdata_even;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_even[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_even[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_even[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_even[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_even[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_even[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_even[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_even_we),
    .CLK(w_video_clk),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_even[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_even[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte_0 */
module vdp_ram_256byte_1 (
  w_video_clk,
  w_vdp_enable,
  w_ram_odd_we,
  n13_5,
  w_line_buf_wdata_odd_7_4,
  w_line_buf_address_odd,
  ff_line_buf_draw_color,
  w_line_buf_rdata_odd
)
;
input w_video_clk;
input w_vdp_enable;
input w_ram_odd_we;
input n13_5;
input w_line_buf_wdata_odd_7_4;
input [7:0] w_line_buf_address_odd;
input [7:0] ff_line_buf_draw_color;
output [7:0] w_line_buf_rdata_odd;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_odd[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_odd[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_odd[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_odd[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_odd[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_odd[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_odd[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_odd_we),
    .CLK(w_video_clk),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_4) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_odd[7]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_odd[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte_1 */
module vdp_sprite (
  w_video_clk,
  n36_6,
  n519_7,
  n1018_6,
  n494_25,
  n1017_4,
  ff_bwindow_y,
  reg_r1_sp_size_Z,
  w_vdp_enable,
  reg_r1_sp_zoom_Z,
  n100_14,
  n1011_9,
  slot_reset_n_d,
  n110_5,
  ff_tx_prewindow_x_8,
  n1170_2,
  n1171_2,
  n1169_2,
  n1168_2,
  n1167_2,
  n1166_2,
  n1165_2,
  n1164_2,
  reg_r8_sp_off_Z,
  reg_r8_col0_on_Z,
  n100_8,
  ff_tx_prewindow_x_10,
  ff_pattern_generator_7_9,
  n553_6,
  n537_6,
  n13_5,
  reg_r6_sp_gen_addr_Z_0,
  reg_r6_sp_gen_addr_Z_1,
  reg_r6_sp_gen_addr_Z_2,
  reg_r6_sp_gen_addr_Z_3,
  reg_r6_sp_gen_addr_Z_5,
  reg_r11r5_sp_atr_addr_Z_0,
  reg_r11r5_sp_atr_addr_Z_1,
  reg_r11r5_sp_atr_addr_Z_2,
  reg_r11r5_sp_atr_addr_Z_3,
  reg_r11r5_sp_atr_addr_Z_4,
  reg_r11r5_sp_atr_addr_Z_5,
  reg_r11r5_sp_atr_addr_Z_6,
  reg_r11r5_sp_atr_addr_Z_7,
  reg_r11r5_sp_atr_addr_Z_9,
  w_vram_data_Z,
  w_dot_state,
  w_pre_dot_counter_yp,
  w_pre_dot_counter_x_0,
  w_pre_dot_counter_x_1,
  w_pre_dot_counter_x_2,
  w_pre_dot_counter_x_3,
  w_pre_dot_counter_x_4,
  w_pre_dot_counter_x_8,
  reg_r27_h_scroll_Z,
  w_eight_dot_state,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  w_dram_rdata,
  ff_dram_address,
  w_sp_vram_accessing,
  w_sp_color_code_en,
  n1184_23,
  ff_sp_predraw_end_10,
  n251_26,
  ff_y_test_address_2,
  ff_y_test_address_3,
  ff_y_test_address_4,
  ff_y_test_address_5,
  ff_y_test_address_6,
  ff_y_test_address_7,
  ff_y_test_address_8,
  ff_y_test_address_9,
  ff_y_test_address_10,
  ff_y_test_address_11,
  ff_y_test_address_12,
  ff_y_test_address_13,
  ff_y_test_address_14,
  ff_y_test_address_16,
  ff_preread_address_0,
  ff_preread_address_1,
  ff_preread_address_2,
  ff_preread_address_3,
  ff_preread_address_4,
  ff_preread_address_5,
  ff_preread_address_6,
  ff_preread_address_7,
  ff_preread_address_8,
  ff_preread_address_9,
  ff_preread_address_10,
  ff_preread_address_11,
  ff_preread_address_12,
  ff_preread_address_13,
  ff_preread_address_14,
  ff_preread_address_16,
  w_sp_color_code,
  ff_main_state
)
;
input w_video_clk;
input n36_6;
input n519_7;
input n1018_6;
input n494_25;
input n1017_4;
input ff_bwindow_y;
input reg_r1_sp_size_Z;
input w_vdp_enable;
input reg_r1_sp_zoom_Z;
input n100_14;
input n1011_9;
input slot_reset_n_d;
input n110_5;
input ff_tx_prewindow_x_8;
input n1170_2;
input n1171_2;
input n1169_2;
input n1168_2;
input n1167_2;
input n1166_2;
input n1165_2;
input n1164_2;
input reg_r8_sp_off_Z;
input reg_r8_col0_on_Z;
input n100_8;
input ff_tx_prewindow_x_10;
input ff_pattern_generator_7_9;
input n553_6;
input n537_6;
input n13_5;
input reg_r6_sp_gen_addr_Z_0;
input reg_r6_sp_gen_addr_Z_1;
input reg_r6_sp_gen_addr_Z_2;
input reg_r6_sp_gen_addr_Z_3;
input reg_r6_sp_gen_addr_Z_5;
input reg_r11r5_sp_atr_addr_Z_0;
input reg_r11r5_sp_atr_addr_Z_1;
input reg_r11r5_sp_atr_addr_Z_2;
input reg_r11r5_sp_atr_addr_Z_3;
input reg_r11r5_sp_atr_addr_Z_4;
input reg_r11r5_sp_atr_addr_Z_5;
input reg_r11r5_sp_atr_addr_Z_6;
input reg_r11r5_sp_atr_addr_Z_7;
input reg_r11r5_sp_atr_addr_Z_9;
input [7:0] w_vram_data_Z;
input [1:0] w_dot_state;
input [0:0] w_pre_dot_counter_yp;
input w_pre_dot_counter_x_0;
input w_pre_dot_counter_x_1;
input w_pre_dot_counter_x_2;
input w_pre_dot_counter_x_3;
input w_pre_dot_counter_x_4;
input w_pre_dot_counter_x_8;
input [2:0] reg_r27_h_scroll_Z;
input [2:0] w_eight_dot_state;
input [3:2] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
input [15:0] w_dram_rdata;
input [16:16] ff_dram_address;
output w_sp_vram_accessing;
output w_sp_color_code_en;
output n1184_23;
output ff_sp_predraw_end_10;
output n251_26;
output ff_y_test_address_2;
output ff_y_test_address_3;
output ff_y_test_address_4;
output ff_y_test_address_5;
output ff_y_test_address_6;
output ff_y_test_address_7;
output ff_y_test_address_8;
output ff_y_test_address_9;
output ff_y_test_address_10;
output ff_y_test_address_11;
output ff_y_test_address_12;
output ff_y_test_address_13;
output ff_y_test_address_14;
output ff_y_test_address_16;
output ff_preread_address_0;
output ff_preread_address_1;
output ff_preread_address_2;
output ff_preread_address_3;
output ff_preread_address_4;
output ff_preread_address_5;
output ff_preread_address_6;
output ff_preread_address_7;
output ff_preread_address_8;
output ff_preread_address_9;
output ff_preread_address_10;
output ff_preread_address_11;
output ff_preread_address_12;
output ff_preread_address_13;
output ff_preread_address_14;
output ff_preread_address_16;
output [3:0] w_sp_color_code;
output [1:0] ff_main_state;
wire w_read_pattern_address_3_2;
wire n1655_10;
wire n1655_11;
wire n1655_12;
wire n1655_13;
wire n1656_10;
wire n1656_11;
wire n1656_12;
wire n1656_13;
wire n1657_10;
wire n1657_11;
wire n1657_12;
wire n1657_13;
wire n1658_10;
wire n1658_11;
wire n1658_12;
wire n1658_13;
wire n1659_10;
wire n1659_11;
wire n1659_12;
wire n1659_13;
wire w_ram_even_we;
wire w_ram_odd_we;
wire n1280_3;
wire n1281_3;
wire n1282_3;
wire n1283_3;
wire n1736_3;
wire n1739_3;
wire n1741_3;
wire n1742_3;
wire n1745_3;
wire n1746_3;
wire n1747_3;
wire n1816_3;
wire n1817_3;
wire n1818_3;
wire n1819_4;
wire n1820_4;
wire n1821_4;
wire n1822_4;
wire n2432_4;
wire n2447_3;
wire n2448_3;
wire n2449_4;
wire n3147_3;
wire n3159_3;
wire n3167_3;
wire n3177_3;
wire n3187_3;
wire n3197_3;
wire n3207_3;
wire n3217_3;
wire n1170_13;
wire n1170_15;
wire n1172_13;
wire n1173_13;
wire n1174_13;
wire n1175_13;
wire n1176_13;
wire n1178_15;
wire n1179_15;
wire n1180_15;
wire n1181_15;
wire n1182_15;
wire n1184_15;
wire n1185_23;
wire n1186_23;
wire n1370_14;
wire n1371_14;
wire n1372_14;
wire n1582_4;
wire n354_4;
wire n1293_5;
wire n1920_4;
wire w_line_buf_wdata_even_7_5;
wire w_line_buf_wdata_odd_7_4;
wire sp_vram_accessing_4;
wire ff_y_test_en_6;
wire ff_y_test_sp_num_4_6;
wire ff_preread_address_16_6;
wire ff_prepare_plane_num_4_5;
wire ff_prepare_end_6;
wire ff_info_x_8_6;
wire ff_info_pattern_15_6;
wire ff_info_pattern_7_6;
wire ff_line_buf_draw_we_6;
wire ff_sp_predraw_end_6;
wire ff_draw_pattern_15_6;
wire ff_line_buf_draw_color_3_5;
wire ff_predraw_local_plane_num_2_6;
wire ff_window_x_6;
wire n1653_7;
wire n1652_5;
wire n285_8;
wire n284_8;
wire n283_8;
wire n282_8;
wire n281_8;
wire n279_6;
wire n595_7;
wire n593_7;
wire n544_7;
wire n542_7;
wire n541_7;
wire n1369_18;
wire n420_12;
wire n2525_6;
wire n2524_6;
wire n2523_6;
wire n2522_6;
wire n2521_6;
wire n2446_7;
wire n2445_7;
wire n2444_7;
wire n2443_7;
wire n2442_7;
wire n1362_11;
wire ff_info_ram_we_7;
wire n1177_16;
wire n1177_18;
wire n1903_4;
wire w_read_color_address_9_5;
wire n1693_4;
wire n1735_4;
wire n1736_4;
wire n1737_4;
wire n1738_4;
wire n1741_4;
wire n1819_5;
wire n1819_6;
wire n1820_5;
wire n1821_5;
wire n1822_5;
wire n2447_4;
wire n3159_4;
wire n3177_4;
wire n1182_16;
wire n1185_24;
wire n1185_25;
wire n1370_15;
wire sp_vram_accessing_5;
wire ff_y_test_en_7;
wire ff_y_test_sp_num_4_7;
wire ff_prepare_end_7;
wire ff_prepare_end_8;
wire ff_line_buf_draw_we_7;
wire ff_sp_predraw_end_7;
wire ff_line_buf_draw_color_7_7;
wire n282_9;
wire n280_9;
wire n543_8;
wire n420_13;
wire n2443_8;
wire n1927_8;
wire n1815_7;
wire ff_info_ram_we_8;
wire n1902_5;
wire n1693_5;
wire n3147_5;
wire n3147_6;
wire sp_vram_accessing_6;
wire ff_y_test_en_8;
wire ff_info_pattern_15_8;
wire ff_line_buf_draw_we_9;
wire ff_line_buf_draw_we_10;
wire n3147_7;
wire n3147_8;
wire sp_vram_accessing_7;
wire ff_y_test_en_10;
wire ff_y_test_en_11;
wire n3147_9;
wire n1902_7;
wire ff_window_x_9;
wire n280_11;
wire ff_y_test_en_13;
wire n1740_6;
wire n1739_6;
wire n1924_9;
wire n1925_9;
wire n1926_9;
wire n2445_10;
wire n3167_6;
wire n594_9;
wire n541_10;
wire n543_10;
wire ff_line_buf_disp_we_8;
wire n1184_19;
wire n1816_6;
wire n1815_9;
wire n1927_10;
wire n1551_8;
wire ff_y_test_sp_num_4_10;
wire n1551_10;
wire n1182_19;
wire n1181_18;
wire n1180_18;
wire n1179_18;
wire n1178_20;
wire n1183_17;
wire n1359_12;
wire n1386_19;
wire n1387_18;
wire n1388_18;
wire n1389_18;
wire n1390_18;
wire n1391_18;
wire n1392_18;
wire n1393_19;
wire n1381_18;
wire n1385_18;
wire n1384_18;
wire n1383_18;
wire n1382_18;
wire n1380_18;
wire n1294_5;
wire n1379_18;
wire n1378_18;
wire n1360_14;
wire n1361_13;
wire n1664_5;
wire n1663_5;
wire n1662_5;
wire n1661_5;
wire n1660_5;
wire n3320_7;
wire ff_line_buf_draw_we_14;
wire n2132_7;
wire n2128_7;
wire n2092_6;
wire n1708_8;
wire n1743_5;
wire n1740_8;
wire n1738_6;
wire n1737_6;
wire n1735_6;
wire n1707_5;
wire n1706_5;
wire n1705_5;
wire n1704_5;
wire n1703_5;
wire n1702_5;
wire n1701_5;
wire n1700_5;
wire n1699_5;
wire n1698_5;
wire n1697_5;
wire n1696_5;
wire n1695_5;
wire n1694_5;
wire n1693_7;
wire n2917_5;
wire ff_main_state_1_14;
wire n252_24;
wire ff_y_test_listup_addr_3_8;
wire n1551_12;
wire n3147_11;
wire n596_15;
wire n251_28;
wire n1561_6;
wire n1590_6;
wire ff_info_pattern_15_10;
wire n2249_7;
wire n596_17;
wire n545_10;
wire n509_8;
wire n1919_9;
wire ff_y_test_en;
wire ff_info_ram_we;
wire ff_prepare_end;
wire ff_info_cc;
wire ff_info_ic;
wire ff_line_buf_draw_we;
wire ff_sp_predraw_end;
wire \u_drawing_to_line_buffer.ff_cc0_found ;
wire ff_window_x;
wire ff_line_buf_disp_we;
wire ff_sp_en;
wire n1327_9_SUM;
wire n1327_12;
wire n1327_10_SUM;
wire n1327_14;
wire n1327_11_SUM;
wire n1327_16;
wire w_listup_y_0_3;
wire w_listup_y_1_3;
wire w_listup_y_2_3;
wire w_listup_y_3_3;
wire w_listup_y_4_3;
wire w_listup_y_5_3;
wire w_listup_y_6_3;
wire w_listup_y_7_0_COUT;
wire n1759_1_SUM;
wire n1759_3;
wire n1760_1_SUM;
wire n1760_3;
wire n1761_1_SUM;
wire n1761_3;
wire n1183_15;
wire n1655_15;
wire n1655_17;
wire n1656_15;
wire n1656_17;
wire n1657_15;
wire n1657_17;
wire n1658_15;
wire n1658_17;
wire n1659_15;
wire n1659_17;
wire n1655_19;
wire n1656_19;
wire n1657_19;
wire n1658_19;
wire n1659_19;
wire n1177_14;
wire n286_11;
wire n1904_6;
wire [7:0] w_line_buf_address_even;
wire [7:0] w_line_buf_address_odd;
wire [6:4] w_line_buf_draw_data;
wire [9:9] w_read_color_address;
wire [2:0] w_info_address;
wire [7:0] ff_cur_y;
wire [5:0] ff_pattern_gen_base_address;
wire [9:0] ff_attribute_base_address;
wire [4:0] ff_y_test_sp_num;
wire [3:0] ff_y_test_listup_addr;
wire [4:0] \ff_render_planes[0] ;
wire [4:0] \ff_render_planes[1] ;
wire [4:0] \ff_render_planes[2] ;
wire [4:0] \ff_render_planes[3] ;
wire [4:0] \ff_render_planes[4] ;
wire [4:0] \ff_render_planes[5] ;
wire [4:0] \ff_render_planes[6] ;
wire [4:0] \ff_render_planes[7] ;
wire [2:0] ff_prepare_local_plane_num;
wire [3:0] ff_info_color;
wire [8:0] ff_info_x;
wire [15:0] ff_info_pattern;
wire [7:0] ff_prepare_pattern_num;
wire [3:0] ff_prepare_line_num;
wire [4:0] ff_prepare_plane_num;
wire [15:0] ff_draw_pattern;
wire [7:0] ff_line_buf_draw_color;
wire [7:0] ff_line_buf_draw_x;
wire [3:0] ff_draw_color;
wire [2:0] \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num ;
wire [2:0] ff_predraw_local_plane_num;
wire [8:0] ff_draw_x;
wire [7:0] ff_line_buf_disp_x;
wire [7:0] w_listup_y;
wire [0:0] w_info_rdata_Z;
wire [30:1] w_info_rdata;
wire [7:0] w_line_buf_rdata_even;
wire [7:0] w_line_buf_rdata_odd;
wire VCC;
wire GND;
  LUT3 n1183_s13 (
    .F(w_read_pattern_address_3_2),
    .I0(ff_prepare_pattern_num[0]),
    .I1(ff_prepare_line_num[3]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1183_s13.INIT=8'hCA;
  LUT3 n1655_s16 (
    .F(n1655_10),
    .I0(\ff_render_planes[1] [4]),
    .I1(\ff_render_planes[0] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s16.INIT=8'hCA;
  LUT3 n1655_s17 (
    .F(n1655_11),
    .I0(\ff_render_planes[3] [4]),
    .I1(\ff_render_planes[2] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s17.INIT=8'hCA;
  LUT3 n1655_s18 (
    .F(n1655_12),
    .I0(\ff_render_planes[5] [4]),
    .I1(\ff_render_planes[4] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s18.INIT=8'hCA;
  LUT3 n1655_s19 (
    .F(n1655_13),
    .I0(\ff_render_planes[7] [4]),
    .I1(\ff_render_planes[6] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1655_s19.INIT=8'hCA;
  LUT3 n1656_s16 (
    .F(n1656_10),
    .I0(\ff_render_planes[1] [3]),
    .I1(\ff_render_planes[0] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s16.INIT=8'hCA;
  LUT3 n1656_s17 (
    .F(n1656_11),
    .I0(\ff_render_planes[3] [3]),
    .I1(\ff_render_planes[2] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s17.INIT=8'hCA;
  LUT3 n1656_s18 (
    .F(n1656_12),
    .I0(\ff_render_planes[5] [3]),
    .I1(\ff_render_planes[4] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s18.INIT=8'hCA;
  LUT3 n1656_s19 (
    .F(n1656_13),
    .I0(\ff_render_planes[7] [3]),
    .I1(\ff_render_planes[6] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1656_s19.INIT=8'hCA;
  LUT3 n1657_s16 (
    .F(n1657_10),
    .I0(\ff_render_planes[1] [2]),
    .I1(\ff_render_planes[0] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s16.INIT=8'hCA;
  LUT3 n1657_s17 (
    .F(n1657_11),
    .I0(\ff_render_planes[3] [2]),
    .I1(\ff_render_planes[2] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s17.INIT=8'hCA;
  LUT3 n1657_s18 (
    .F(n1657_12),
    .I0(\ff_render_planes[5] [2]),
    .I1(\ff_render_planes[4] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s18.INIT=8'hCA;
  LUT3 n1657_s19 (
    .F(n1657_13),
    .I0(\ff_render_planes[7] [2]),
    .I1(\ff_render_planes[6] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1657_s19.INIT=8'hCA;
  LUT3 n1658_s16 (
    .F(n1658_10),
    .I0(\ff_render_planes[1] [1]),
    .I1(\ff_render_planes[0] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s16.INIT=8'hCA;
  LUT3 n1658_s17 (
    .F(n1658_11),
    .I0(\ff_render_planes[3] [1]),
    .I1(\ff_render_planes[2] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s17.INIT=8'hCA;
  LUT3 n1658_s18 (
    .F(n1658_12),
    .I0(\ff_render_planes[5] [1]),
    .I1(\ff_render_planes[4] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s18.INIT=8'hCA;
  LUT3 n1658_s19 (
    .F(n1658_13),
    .I0(\ff_render_planes[7] [1]),
    .I1(\ff_render_planes[6] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1658_s19.INIT=8'hCA;
  LUT3 n1659_s16 (
    .F(n1659_10),
    .I0(\ff_render_planes[1] [0]),
    .I1(\ff_render_planes[0] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s16.INIT=8'hCA;
  LUT3 n1659_s17 (
    .F(n1659_11),
    .I0(\ff_render_planes[3] [0]),
    .I1(\ff_render_planes[2] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s17.INIT=8'hCA;
  LUT3 n1659_s18 (
    .F(n1659_12),
    .I0(\ff_render_planes[5] [0]),
    .I1(\ff_render_planes[4] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s18.INIT=8'hCA;
  LUT3 n1659_s19 (
    .F(n1659_13),
    .I0(\ff_render_planes[7] [0]),
    .I1(\ff_render_planes[6] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1659_s19.INIT=8'hCA;
  LUT3 w_line_buf_address_even_7_s0 (
    .F(w_line_buf_address_even[7]),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_line_buf_draw_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_6_s0 (
    .F(w_line_buf_address_even[6]),
    .I0(ff_line_buf_disp_x[6]),
    .I1(ff_line_buf_draw_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_5_s0 (
    .F(w_line_buf_address_even[5]),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_draw_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_4_s0 (
    .F(w_line_buf_address_even[4]),
    .I0(ff_line_buf_disp_x[4]),
    .I1(ff_line_buf_draw_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_3_s0 (
    .F(w_line_buf_address_even[3]),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_draw_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_2_s0 (
    .F(w_line_buf_address_even[2]),
    .I0(ff_line_buf_disp_x[2]),
    .I1(ff_line_buf_draw_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_1_s0 (
    .F(w_line_buf_address_even[1]),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_draw_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_0_s0 (
    .F(w_line_buf_address_even[0]),
    .I0(ff_line_buf_disp_x[0]),
    .I1(ff_line_buf_draw_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_0_s0.INIT=8'hCA;
  LUT4 w_ram_even_we_s0 (
    .F(w_ram_even_we),
    .I0(ff_line_buf_disp_we),
    .I1(ff_line_buf_draw_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_vdp_enable) 
);
defparam w_ram_even_we_s0.INIT=16'hCA00;
  LUT3 w_line_buf_address_odd_7_s0 (
    .F(w_line_buf_address_odd[7]),
    .I0(ff_line_buf_draw_x[7]),
    .I1(ff_line_buf_disp_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_6_s0 (
    .F(w_line_buf_address_odd[6]),
    .I0(ff_line_buf_draw_x[6]),
    .I1(ff_line_buf_disp_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_5_s0 (
    .F(w_line_buf_address_odd[5]),
    .I0(ff_line_buf_draw_x[5]),
    .I1(ff_line_buf_disp_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_4_s0 (
    .F(w_line_buf_address_odd[4]),
    .I0(ff_line_buf_draw_x[4]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_3_s0 (
    .F(w_line_buf_address_odd[3]),
    .I0(ff_line_buf_draw_x[3]),
    .I1(ff_line_buf_disp_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_2_s0 (
    .F(w_line_buf_address_odd[2]),
    .I0(ff_line_buf_draw_x[2]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_1_s0 (
    .F(w_line_buf_address_odd[1]),
    .I0(ff_line_buf_draw_x[1]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_0_s0 (
    .F(w_line_buf_address_odd[0]),
    .I0(ff_line_buf_draw_x[0]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_0_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_6_s0 (
    .F(w_line_buf_draw_data[6]),
    .I0(w_line_buf_rdata_odd[6]),
    .I1(w_line_buf_rdata_even[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_5_s0 (
    .F(w_line_buf_draw_data[5]),
    .I0(w_line_buf_rdata_odd[5]),
    .I1(w_line_buf_rdata_even[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_4_s0 (
    .F(w_line_buf_draw_data[4]),
    .I0(w_line_buf_rdata_odd[4]),
    .I1(w_line_buf_rdata_even[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_4_s0.INIT=8'hCA;
  LUT4 w_ram_odd_we_s0 (
    .F(w_ram_odd_we),
    .I0(ff_line_buf_draw_we),
    .I1(ff_line_buf_disp_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_vdp_enable) 
);
defparam w_ram_odd_we_s0.INIT=16'hCA00;
  LUT2 n1177_s15 (
    .F(w_read_color_address[9]),
    .I0(ff_attribute_base_address[2]),
    .I1(w_read_color_address_9_5) 
);
defparam n1177_s15.INIT=4'h6;
  LUT3 n1280_s0 (
    .F(n1280_3),
    .I0(w_listup_y[4]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1280_s0.INIT=8'hAC;
  LUT3 n1281_s0 (
    .F(n1281_3),
    .I0(w_listup_y[2]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1281_s0.INIT=8'hCA;
  LUT3 n1282_s0 (
    .F(n1282_3),
    .I0(w_listup_y[1]),
    .I1(w_listup_y[2]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1282_s0.INIT=8'hCA;
  LUT3 n1283_s0 (
    .F(n1283_3),
    .I0(w_listup_y[0]),
    .I1(w_listup_y[1]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1283_s0.INIT=8'hCA;
  LUT4 n1736_s0 (
    .F(n1736_3),
    .I0(w_info_rdata[29]),
    .I1(ff_draw_x[7]),
    .I2(n1736_4),
    .I3(n1693_4) 
);
defparam n1736_s0.INIT=16'hAA3C;
  LUT4 n1739_s0 (
    .F(n1739_3),
    .I0(w_info_rdata[26]),
    .I1(ff_draw_x[4]),
    .I2(n1739_6),
    .I3(n1693_4) 
);
defparam n1739_s0.INIT=16'hAA3C;
  LUT4 n1741_s0 (
    .F(n1741_3),
    .I0(w_info_rdata[24]),
    .I1(ff_draw_x[2]),
    .I2(n1741_4),
    .I3(n1693_4) 
);
defparam n1741_s0.INIT=16'hAA3C;
  LUT4 n1742_s0 (
    .F(n1742_3),
    .I0(w_info_rdata[23]),
    .I1(ff_draw_x[0]),
    .I2(ff_draw_x[1]),
    .I3(n1693_4) 
);
defparam n1742_s0.INIT=16'hAA3C;
  LUT3 n1745_s0 (
    .F(n1745_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .I1(ff_predraw_local_plane_num[2]),
    .I2(w_info_rdata[1]) 
);
defparam n1745_s0.INIT=8'hAC;
  LUT3 n1746_s0 (
    .F(n1746_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .I1(ff_predraw_local_plane_num[1]),
    .I2(w_info_rdata[1]) 
);
defparam n1746_s0.INIT=8'hAC;
  LUT3 n1747_s0 (
    .F(n1747_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .I1(ff_predraw_local_plane_num[0]),
    .I2(w_info_rdata[1]) 
);
defparam n1747_s0.INIT=8'hAC;
  LUT3 n1816_s0 (
    .F(n1816_3),
    .I0(n1745_3),
    .I1(w_line_buf_draw_data[6]),
    .I2(n1816_6) 
);
defparam n1816_s0.INIT=8'hAC;
  LUT3 n1817_s0 (
    .F(n1817_3),
    .I0(n1746_3),
    .I1(w_line_buf_draw_data[5]),
    .I2(n1816_6) 
);
defparam n1817_s0.INIT=8'hAC;
  LUT3 n1818_s0 (
    .F(n1818_3),
    .I0(n1747_3),
    .I1(w_line_buf_draw_data[4]),
    .I2(n1816_6) 
);
defparam n1818_s0.INIT=8'hAC;
  LUT4 n1819_s1 (
    .F(n1819_4),
    .I0(n1816_6),
    .I1(n1819_5),
    .I2(n1819_6),
    .I3(ff_draw_color[3]) 
);
defparam n1819_s1.INIT=16'h4F44;
  LUT4 n1820_s1 (
    .F(n1820_4),
    .I0(n1816_6),
    .I1(n1820_5),
    .I2(n1819_6),
    .I3(ff_draw_color[2]) 
);
defparam n1820_s1.INIT=16'h4F44;
  LUT4 n1821_s1 (
    .F(n1821_4),
    .I0(n1816_6),
    .I1(n1821_5),
    .I2(n1819_6),
    .I3(ff_draw_color[1]) 
);
defparam n1821_s1.INIT=16'h4F44;
  LUT4 n1822_s1 (
    .F(n1822_4),
    .I0(n1816_6),
    .I1(n1822_5),
    .I2(n1819_6),
    .I3(ff_draw_color[0]) 
);
defparam n1822_s1.INIT=16'h4F44;
  LUT3 n2432_s1 (
    .F(n2432_4),
    .I0(w_pre_dot_counter_x_2),
    .I1(w_pre_dot_counter_x_3),
    .I2(n100_14) 
);
defparam n2432_s1.INIT=8'h40;
  LUT4 n2447_s0 (
    .F(n2447_3),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(n2447_4),
    .I3(n2432_4) 
);
defparam n2447_s0.INIT=16'hAA3C;
  LUT4 n2448_s0 (
    .F(n2448_3),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(ff_line_buf_disp_x[0]),
    .I3(n2432_4) 
);
defparam n2448_s0.INIT=16'hAA3C;
  LUT3 n2449_s1 (
    .F(n2449_4),
    .I0(reg_r27_h_scroll_Z[0]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(n2432_4) 
);
defparam n2449_s1.INIT=8'hA3;
  LUT3 n3147_s0 (
    .F(n3147_3),
    .I0(ff_y_test_listup_addr[2]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n3147_11) 
);
defparam n3147_s0.INIT=8'h10;
  LUT3 n3159_s0 (
    .F(n3159_3),
    .I0(ff_y_test_listup_addr[2]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n3159_4) 
);
defparam n3159_s0.INIT=8'h10;
  LUT4 n3167_s0 (
    .F(n3167_3),
    .I0(ff_y_test_listup_addr[2]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n596_17),
    .I3(n3167_6) 
);
defparam n3167_s0.INIT=16'h4000;
  LUT4 n3177_s0 (
    .F(n3177_3),
    .I0(ff_y_test_listup_addr[2]),
    .I1(n1011_9),
    .I2(n3167_6),
    .I3(n3177_4) 
);
defparam n3177_s0.INIT=16'h1000;
  LUT3 n3187_s0 (
    .F(n3187_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[2]),
    .I2(n3147_11) 
);
defparam n3187_s0.INIT=8'h40;
  LUT3 n3197_s0 (
    .F(n3197_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[2]),
    .I2(n3159_4) 
);
defparam n3197_s0.INIT=8'h40;
  LUT4 n3207_s0 (
    .F(n3207_3),
    .I0(ff_y_test_listup_addr[2]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n596_17),
    .I3(n3167_6) 
);
defparam n3207_s0.INIT=16'h8000;
  LUT2 n3217_s0 (
    .F(n3217_3),
    .I0(n3167_6),
    .I1(n593_7) 
);
defparam n3217_s0.INIT=4'h8;
  LUT3 n1170_s9 (
    .F(n1170_13),
    .I0(ff_attribute_base_address[9]),
    .I1(ff_pattern_gen_base_address[5]),
    .I2(n1170_15) 
);
defparam n1170_s9.INIT=8'hAC;
  LUT3 n1170_s10 (
    .F(n1170_15),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]) 
);
defparam n1170_s10.INIT=8'hD3;
  LUT3 n1172_s9 (
    .F(n1172_13),
    .I0(ff_attribute_base_address[7]),
    .I1(ff_pattern_gen_base_address[3]),
    .I2(n1170_15) 
);
defparam n1172_s9.INIT=8'hAC;
  LUT3 n1173_s9 (
    .F(n1173_13),
    .I0(ff_attribute_base_address[6]),
    .I1(ff_pattern_gen_base_address[2]),
    .I2(n1170_15) 
);
defparam n1173_s9.INIT=8'hAC;
  LUT3 n1174_s9 (
    .F(n1174_13),
    .I0(ff_attribute_base_address[5]),
    .I1(ff_pattern_gen_base_address[1]),
    .I2(n1170_15) 
);
defparam n1174_s9.INIT=8'hAC;
  LUT3 n1175_s9 (
    .F(n1175_13),
    .I0(ff_attribute_base_address[4]),
    .I1(ff_pattern_gen_base_address[0]),
    .I2(n1170_15) 
);
defparam n1175_s9.INIT=8'hAC;
  LUT3 n1176_s9 (
    .F(n1176_13),
    .I0(ff_attribute_base_address[3]),
    .I1(ff_prepare_pattern_num[7]),
    .I2(n1170_15) 
);
defparam n1176_s9.INIT=8'hAC;
  LUT3 n1178_s11 (
    .F(n1178_15),
    .I0(n1178_20),
    .I1(ff_prepare_pattern_num[5]),
    .I2(n1170_15) 
);
defparam n1178_s11.INIT=8'hAC;
  LUT3 n1179_s11 (
    .F(n1179_15),
    .I0(n1179_18),
    .I1(ff_prepare_pattern_num[4]),
    .I2(n1170_15) 
);
defparam n1179_s11.INIT=8'hAC;
  LUT3 n1180_s11 (
    .F(n1180_15),
    .I0(n1180_18),
    .I1(ff_prepare_pattern_num[3]),
    .I2(n1170_15) 
);
defparam n1180_s11.INIT=8'hAC;
  LUT3 n1181_s11 (
    .F(n1181_15),
    .I0(n1181_18),
    .I1(ff_prepare_pattern_num[2]),
    .I2(n1170_15) 
);
defparam n1181_s11.INIT=8'hAC;
  LUT3 n1182_s11 (
    .F(n1182_15),
    .I0(n1182_16),
    .I1(n1182_19),
    .I2(n1170_15) 
);
defparam n1182_s11.INIT=8'h3A;
  LUT4 n1184_s11 (
    .F(n1184_15),
    .I0(ff_prepare_line_num[2]),
    .I1(ff_prepare_plane_num[0]),
    .I2(n1184_19),
    .I3(n1184_23) 
);
defparam n1184_s11.INIT=16'hCACC;
  LUT4 n1185_s13 (
    .F(n1185_23),
    .I0(n1185_24),
    .I1(ff_prepare_line_num[1]),
    .I2(n1185_25),
    .I3(n1184_19) 
);
defparam n1185_s13.INIT=16'hFF0E;
  LUT4 n1186_s13 (
    .F(n1186_23),
    .I0(ff_prepare_line_num[0]),
    .I1(n1185_25),
    .I2(n1185_24),
    .I3(n1184_19) 
);
defparam n1186_s13.INIT=16'hFF0E;
  LUT4 n1370_s10 (
    .F(n1370_14),
    .I0(w_vram_data_Z[7]),
    .I1(ff_info_x[7]),
    .I2(n1370_15),
    .I3(w_eight_dot_state[2]) 
);
defparam n1370_s10.INIT=16'h3CAA;
  LUT4 n1371_s10 (
    .F(n1371_14),
    .I0(w_vram_data_Z[6]),
    .I1(ff_info_x[5]),
    .I2(ff_info_x[6]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1371_s10.INIT=16'hC3AA;
  LUT3 n1372_s10 (
    .F(n1372_14),
    .I0(w_vram_data_Z[5]),
    .I1(ff_info_x[5]),
    .I2(w_eight_dot_state[2]) 
);
defparam n1372_s10.INIT=8'h3A;
  LUT4 n1582_s1 (
    .F(n1582_4),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[0]),
    .I3(n1551_8) 
);
defparam n1582_s1.INIT=16'h4000;
  LUT2 n354_s1 (
    .F(n354_4),
    .I0(n2917_5),
    .I1(w_read_color_address_9_5) 
);
defparam n354_s1.INIT=4'h8;
  LUT2 n1293_s2 (
    .F(n1293_5),
    .I0(w_read_color_address_9_5),
    .I1(n1551_12) 
);
defparam n1293_s2.INIT=4'h4;
  LUT3 n1920_s1 (
    .F(n1920_4),
    .I0(slot_reset_n_d),
    .I1(n1011_9),
    .I2(n2092_6) 
);
defparam n1920_s1.INIT=8'h80;
  LUT2 w_line_buf_wdata_even_7_s2 (
    .F(w_line_buf_wdata_even_7_5),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(w_vdp_enable) 
);
defparam w_line_buf_wdata_even_7_s2.INIT=4'h4;
  LUT2 w_line_buf_wdata_odd_7_s1 (
    .F(w_line_buf_wdata_odd_7_4),
    .I0(w_vdp_enable),
    .I1(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_wdata_odd_7_s1.INIT=4'h8;
  LUT4 sp_vram_accessing_s2 (
    .F(sp_vram_accessing_4),
    .I0(ff_main_state[0]),
    .I1(ff_prepare_end),
    .I2(ff_main_state[1]),
    .I3(sp_vram_accessing_5) 
);
defparam sp_vram_accessing_s2.INIT=16'h4F00;
  LUT3 ff_y_test_en_s2 (
    .F(ff_y_test_en_6),
    .I0(ff_y_test_en_7),
    .I1(n1011_9),
    .I2(n1017_4) 
);
defparam ff_y_test_en_s2.INIT=8'hE0;
  LUT4 ff_y_test_sp_num_4_s2 (
    .F(ff_y_test_sp_num_4_6),
    .I0(ff_y_test_sp_num_4_7),
    .I1(ff_y_test_sp_num_4_10),
    .I2(n1011_9),
    .I3(n1017_4) 
);
defparam ff_y_test_sp_num_4_s2.INIT=16'hF400;
  LUT3 ff_preread_address_16_s2 (
    .F(ff_preread_address_16_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(n519_7) 
);
defparam ff_preread_address_16_s2.INIT=8'h70;
  LUT4 ff_prepare_local_plane_num_2_s2 (
    .F(ff_prepare_plane_num_4_5),
    .I0(n1177_18),
    .I1(w_eight_dot_state[1]),
    .I2(n1362_11),
    .I3(n1017_4) 
);
defparam ff_prepare_local_plane_num_2_s2.INIT=16'h8F00;
  LUT4 ff_prepare_end_s2 (
    .F(ff_prepare_end_6),
    .I0(ff_prepare_end_7),
    .I1(ff_prepare_end_8),
    .I2(n1362_11),
    .I3(n1017_4) 
);
defparam ff_prepare_end_s2.INIT=16'h4F00;
  LUT4 ff_info_x_8_s2 (
    .F(ff_info_x_8_6),
    .I0(w_vram_data_Z[7]),
    .I1(w_eight_dot_state[2]),
    .I2(n110_5),
    .I3(n1551_8) 
);
defparam ff_info_x_8_s2.INIT=16'hB000;
  LUT2 ff_info_pattern_15_s2 (
    .F(ff_info_pattern_15_6),
    .I0(w_eight_dot_state[0]),
    .I1(ff_info_pattern_15_10) 
);
defparam ff_info_pattern_15_s2.INIT=4'h4;
  LUT3 ff_info_pattern_7_s2 (
    .F(ff_info_pattern_7_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(ff_info_pattern_15_10) 
);
defparam ff_info_pattern_7_s2.INIT=8'h60;
  LUT4 ff_line_buf_draw_we_s2 (
    .F(ff_line_buf_draw_we_6),
    .I0(n1819_6),
    .I1(ff_line_buf_draw_we_7),
    .I2(w_dot_state[0]),
    .I3(ff_line_buf_draw_we_14) 
);
defparam ff_line_buf_draw_we_s2.INIT=16'h4F00;
  LUT4 ff_sp_predraw_end_s2 (
    .F(ff_sp_predraw_end_6),
    .I0(ff_sp_predraw_end_7),
    .I1(ff_tx_prewindow_x_8),
    .I2(n2092_6),
    .I3(ff_sp_predraw_end_10) 
);
defparam ff_sp_predraw_end_s2.INIT=16'hE000;
  LUT3 ff_draw_pattern_15_s2 (
    .F(ff_draw_pattern_15_6),
    .I0(reg_r1_sp_zoom_Z),
    .I1(w_pre_dot_counter_x_0),
    .I2(n2132_7) 
);
defparam ff_draw_pattern_15_s2.INIT=8'hD0;
  LUT3 ff_line_buf_draw_color_7_s2 (
    .F(ff_line_buf_draw_color_3_5),
    .I0(ff_line_buf_draw_color_7_7),
    .I1(ff_line_buf_draw_we_7),
    .I2(n2092_6) 
);
defparam ff_line_buf_draw_color_7_s2.INIT=8'h40;
  LUT4 ff_predraw_local_plane_num_2_s2 (
    .F(ff_predraw_local_plane_num_2_6),
    .I0(w_pre_dot_counter_x_4),
    .I1(slot_reset_n_d),
    .I2(ff_sp_predraw_end_10),
    .I3(n2092_6) 
);
defparam ff_predraw_local_plane_num_2_s2.INIT=16'h4000;
  LUT4 ff_window_x_s2 (
    .F(ff_window_x_6),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_window_x_9),
    .I2(n2432_4),
    .I3(n1018_6) 
);
defparam ff_window_x_s2.INIT=16'hF800;
  LUT2 n1653_s3 (
    .F(n1653_7),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]) 
);
defparam n1653_s3.INIT=4'h6;
  LUT3 n1652_s2 (
    .F(n1652_5),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_prepare_local_plane_num[2]) 
);
defparam n1652_s2.INIT=8'h78;
  LUT2 n285_s3 (
    .F(n285_8),
    .I0(n1170_2),
    .I1(n1171_2) 
);
defparam n285_s3.INIT=4'h6;
  LUT3 n284_s3 (
    .F(n284_8),
    .I0(n1170_2),
    .I1(n1171_2),
    .I2(n1169_2) 
);
defparam n284_s3.INIT=8'h78;
  LUT4 n283_s3 (
    .F(n283_8),
    .I0(n1170_2),
    .I1(n1171_2),
    .I2(n1169_2),
    .I3(n1168_2) 
);
defparam n283_s3.INIT=16'h7F80;
  LUT2 n282_s3 (
    .F(n282_8),
    .I0(n1167_2),
    .I1(n282_9) 
);
defparam n282_s3.INIT=4'h6;
  LUT3 n281_s3 (
    .F(n281_8),
    .I0(n1167_2),
    .I1(n282_9),
    .I2(n1166_2) 
);
defparam n281_s3.INIT=8'h78;
  LUT4 n279_s2 (
    .F(n279_6),
    .I0(n1165_2),
    .I1(n282_9),
    .I2(n280_9),
    .I3(n1164_2) 
);
defparam n279_s2.INIT=16'h7F80;
  LUT3 n595_s2 (
    .F(n595_7),
    .I0(n1011_9),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[0]) 
);
defparam n595_s2.INIT=8'h14;
  LUT4 n593_s2 (
    .F(n593_7),
    .I0(ff_y_test_listup_addr[2]),
    .I1(n3177_4),
    .I2(n1011_9),
    .I3(ff_y_test_listup_addr[3]) 
);
defparam n593_s2.INIT=16'h0708;
  LUT3 n544_s2 (
    .F(n544_7),
    .I0(n1011_9),
    .I1(ff_y_test_sp_num[0]),
    .I2(ff_y_test_sp_num[1]) 
);
defparam n544_s2.INIT=8'h14;
  LUT4 n542_s2 (
    .F(n542_7),
    .I0(ff_y_test_sp_num[2]),
    .I1(n543_8),
    .I2(n1011_9),
    .I3(ff_y_test_sp_num[3]) 
);
defparam n542_s2.INIT=16'h0708;
  LUT3 n541_s2 (
    .F(n541_7),
    .I0(n1011_9),
    .I1(ff_y_test_sp_num[4]),
    .I2(n541_10) 
);
defparam n541_s2.INIT=8'h14;
  LUT4 n1369_s12 (
    .F(n1369_18),
    .I0(ff_info_x[7]),
    .I1(n1370_15),
    .I2(ff_info_x[8]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1369_s12.INIT=16'hB400;
  LUT3 n420_s6 (
    .F(n420_12),
    .I0(reg_r8_sp_off_Z),
    .I1(ff_main_state[1]),
    .I2(n420_13) 
);
defparam n420_s6.INIT=8'h10;
  LUT4 n2525_s1 (
    .F(n2525_6),
    .I0(w_line_buf_rdata_even[0]),
    .I1(w_line_buf_rdata_odd[0]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2525_s1.INIT=16'hCA00;
  LUT4 n2524_s1 (
    .F(n2524_6),
    .I0(w_line_buf_rdata_even[1]),
    .I1(w_line_buf_rdata_odd[1]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2524_s1.INIT=16'hCA00;
  LUT4 n2523_s1 (
    .F(n2523_6),
    .I0(w_line_buf_rdata_even[2]),
    .I1(w_line_buf_rdata_odd[2]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2523_s1.INIT=16'hCA00;
  LUT4 n2522_s1 (
    .F(n2522_6),
    .I0(w_line_buf_rdata_even[3]),
    .I1(w_line_buf_rdata_odd[3]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2522_s1.INIT=16'hCA00;
  LUT4 n2521_s1 (
    .F(n2521_6),
    .I0(w_line_buf_rdata_even[7]),
    .I1(w_line_buf_rdata_odd[7]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2521_s1.INIT=16'hCA00;
  LUT4 n2446_s2 (
    .F(n2446_7),
    .I0(ff_line_buf_disp_x[2]),
    .I1(n2447_4),
    .I2(n2432_4),
    .I3(ff_line_buf_disp_x[3]) 
);
defparam n2446_s2.INIT=16'h0708;
  LUT3 n2445_s2 (
    .F(n2445_7),
    .I0(n2432_4),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n2445_10) 
);
defparam n2445_s2.INIT=8'h14;
  LUT4 n2444_s2 (
    .F(n2444_7),
    .I0(ff_line_buf_disp_x[4]),
    .I1(n2445_10),
    .I2(n2432_4),
    .I3(ff_line_buf_disp_x[5]) 
);
defparam n2444_s2.INIT=16'h0708;
  LUT4 n2443_s2 (
    .F(n2443_7),
    .I0(n2445_10),
    .I1(n2443_8),
    .I2(n2432_4),
    .I3(ff_line_buf_disp_x[6]) 
);
defparam n2443_s2.INIT=16'h0708;
  LUT3 n2442_s2 (
    .F(n2442_7),
    .I0(n2432_4),
    .I1(ff_line_buf_disp_x[7]),
    .I2(ff_window_x_9) 
);
defparam n2442_s2.INIT=8'h14;
  LUT2 n1362_s5 (
    .F(n1362_11),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n1362_s5.INIT=4'h4;
  LUT4 ff_info_ram_we_s3 (
    .F(ff_info_ram_we_7),
    .I0(n1551_10),
    .I1(w_dot_state[1]),
    .I2(n1362_11),
    .I3(ff_info_ram_we_8) 
);
defparam ff_info_ram_we_s3.INIT=16'hEF00;
  LUT3 n1177_s14 (
    .F(n1177_16),
    .I0(ff_prepare_pattern_num[6]),
    .I1(ff_attribute_base_address[2]),
    .I2(n1170_15) 
);
defparam n1177_s14.INIT=8'hCA;
  LUT2 n1177_s13 (
    .F(n1177_18),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]) 
);
defparam n1177_s13.INIT=4'h8;
  LUT2 n1903_s0 (
    .F(n1903_4),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_predraw_local_plane_num[0]) 
);
defparam n1903_s0.INIT=4'h6;
  LUT4 w_read_color_address_9_s2 (
    .F(w_read_color_address_9_5),
    .I0(reg_r0_disp_mode[3]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r1_disp_mode[1]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam w_read_color_address_9_s2.INIT=16'h000E;
  LUT2 n1693_s1 (
    .F(n1693_4),
    .I0(w_pre_dot_counter_x_0),
    .I1(n1693_5) 
);
defparam n1693_s1.INIT=4'h8;
  LUT3 n1735_s1 (
    .F(n1735_4),
    .I0(ff_draw_x[7]),
    .I1(n1736_4),
    .I2(ff_draw_x[8]) 
);
defparam n1735_s1.INIT=8'h78;
  LUT4 n1736_s1 (
    .F(n1736_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(ff_draw_x[6]),
    .I3(n1739_6) 
);
defparam n1736_s1.INIT=16'h8000;
  LUT4 n1737_s1 (
    .F(n1737_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(n1739_6),
    .I3(ff_draw_x[6]) 
);
defparam n1737_s1.INIT=16'h7F80;
  LUT3 n1738_s1 (
    .F(n1738_4),
    .I0(ff_draw_x[4]),
    .I1(n1739_6),
    .I2(ff_draw_x[5]) 
);
defparam n1738_s1.INIT=8'h78;
  LUT2 n1741_s1 (
    .F(n1741_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]) 
);
defparam n1741_s1.INIT=4'h8;
  LUT3 n1819_s2 (
    .F(n1819_5),
    .I0(w_line_buf_rdata_odd[3]),
    .I1(w_line_buf_rdata_even[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1819_s2.INIT=8'hCA;
  LUT4 n1819_s3 (
    .F(n1819_6),
    .I0(n1761_3),
    .I1(w_info_rdata[1]),
    .I2(n1927_8),
    .I3(n1815_7) 
);
defparam n1819_s3.INIT=16'hBBF0;
  LUT3 n1820_s2 (
    .F(n1820_5),
    .I0(w_line_buf_rdata_odd[2]),
    .I1(w_line_buf_rdata_even[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1820_s2.INIT=8'hCA;
  LUT3 n1821_s2 (
    .F(n1821_5),
    .I0(w_line_buf_rdata_odd[1]),
    .I1(w_line_buf_rdata_even[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1821_s2.INIT=8'hCA;
  LUT3 n1822_s2 (
    .F(n1822_5),
    .I0(w_line_buf_rdata_odd[0]),
    .I1(w_line_buf_rdata_even[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1822_s2.INIT=8'hCA;
  LUT2 n2447_s1 (
    .F(n2447_4),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_disp_x[0]) 
);
defparam n2447_s1.INIT=4'h8;
  LUT4 n3159_s1 (
    .F(n3159_4),
    .I0(n1011_9),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3147_5),
    .I3(n3147_6) 
);
defparam n3159_s1.INIT=16'h4000;
  LUT2 n3177_s1 (
    .F(n3177_4),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]) 
);
defparam n3177_s1.INIT=4'h8;
  LUT3 n1182_s12 (
    .F(n1182_16),
    .I0(ff_prepare_pattern_num[1]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1182_s12.INIT=8'h3A;
  LUT2 n1185_s14 (
    .F(n1185_24),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]) 
);
defparam n1185_s14.INIT=4'h1;
  LUT2 n1185_s15 (
    .F(n1185_25),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]) 
);
defparam n1185_s15.INIT=4'h1;
  LUT2 n1370_s11 (
    .F(n1370_15),
    .I0(ff_info_x[5]),
    .I1(ff_info_x[6]) 
);
defparam n1370_s11.INIT=4'h1;
  LUT3 sp_vram_accessing_s3 (
    .F(sp_vram_accessing_5),
    .I0(sp_vram_accessing_6),
    .I1(ff_main_state[1]),
    .I2(n1018_6) 
);
defparam sp_vram_accessing_s3.INIT=8'hE0;
  LUT4 ff_y_test_en_s3 (
    .F(ff_y_test_en_7),
    .I0(ff_y_test_en_8),
    .I1(ff_y_test_en_13),
    .I2(ff_y_test_sp_num_4_7),
    .I3(n1551_10) 
);
defparam ff_y_test_en_s3.INIT=16'hFE00;
  LUT2 ff_y_test_sp_num_4_s3 (
    .F(ff_y_test_sp_num_4_7),
    .I0(ff_y_test_sp_num[4]),
    .I1(n541_10) 
);
defparam ff_y_test_sp_num_4_s3.INIT=4'h8;
  LUT2 ff_prepare_end_s3 (
    .F(ff_prepare_end_7),
    .I0(ff_prepare_local_plane_num[2]),
    .I1(w_read_color_address_9_5) 
);
defparam ff_prepare_end_s3.INIT=4'h4;
  LUT4 ff_prepare_end_s4 (
    .F(ff_prepare_end_8),
    .I0(w_eight_dot_state[1]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_prepare_local_plane_num[0]),
    .I3(n1177_18) 
);
defparam ff_prepare_end_s4.INIT=16'h8000;
  LUT3 ff_line_buf_draw_we_s3 (
    .F(ff_line_buf_draw_we_7),
    .I0(ff_line_buf_draw_we_9),
    .I1(reg_r8_col0_on_Z),
    .I2(ff_line_buf_draw_we_10) 
);
defparam ff_line_buf_draw_we_s3.INIT=8'hD0;
  LUT4 ff_sp_predraw_end_s3 (
    .F(ff_sp_predraw_end_7),
    .I0(w_read_color_address_9_5),
    .I1(ff_predraw_local_plane_num[2]),
    .I2(w_pre_dot_counter_x_4),
    .I3(n1902_5) 
);
defparam ff_sp_predraw_end_s3.INIT=16'h0D00;
  LUT3 ff_line_buf_draw_color_7_s3 (
    .F(ff_line_buf_draw_color_7_7),
    .I0(n1815_7),
    .I1(w_info_rdata_Z[0]),
    .I2(n1819_6) 
);
defparam ff_line_buf_draw_color_7_s3.INIT=8'hD0;
  LUT4 n282_s4 (
    .F(n282_9),
    .I0(n1170_2),
    .I1(n1171_2),
    .I2(n1169_2),
    .I3(n1168_2) 
);
defparam n282_s4.INIT=16'h8000;
  LUT2 n280_s4 (
    .F(n280_9),
    .I0(n1167_2),
    .I1(n1166_2) 
);
defparam n280_s4.INIT=4'h8;
  LUT2 n543_s3 (
    .F(n543_8),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]) 
);
defparam n543_s3.INIT=4'h8;
  LUT3 n420_s7 (
    .F(n420_13),
    .I0(ff_sp_en),
    .I1(ff_bwindow_y),
    .I2(ff_main_state[0]) 
);
defparam n420_s7.INIT=8'hAC;
  LUT2 n2443_s3 (
    .F(n2443_8),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_disp_x[4]) 
);
defparam n2443_s3.INIT=4'h8;
  LUT2 n1927_s3 (
    .F(n1927_8),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(w_info_rdata[1]) 
);
defparam n1927_s3.INIT=4'h4;
  LUT3 n1815_s2 (
    .F(n1815_7),
    .I0(w_line_buf_rdata_odd[7]),
    .I1(w_line_buf_rdata_even[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1815_s2.INIT=8'hCA;
  LUT2 ff_info_ram_we_s4 (
    .F(ff_info_ram_we_8),
    .I0(w_vdp_enable),
    .I1(w_dot_state[0]) 
);
defparam ff_info_ram_we_s4.INIT=4'h8;
  LUT2 n1902_s1 (
    .F(n1902_5),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_predraw_local_plane_num[0]) 
);
defparam n1902_s1.INIT=4'h8;
  LUT4 n1693_s2 (
    .F(n1693_5),
    .I0(w_pre_dot_counter_x_1),
    .I1(w_pre_dot_counter_x_2),
    .I2(w_pre_dot_counter_x_3),
    .I3(w_pre_dot_counter_x_4) 
);
defparam n1693_s2.INIT=16'h0001;
  LUT3 n3147_s2 (
    .F(n3147_5),
    .I0(n1017_4),
    .I1(n3147_7),
    .I2(n3147_8) 
);
defparam n3147_s2.INIT=8'h80;
  LUT2 n3147_s3 (
    .F(n3147_6),
    .I0(ff_y_test_en_8),
    .I1(ff_y_test_sp_num_4_10) 
);
defparam n3147_s3.INIT=4'h4;
  LUT4 sp_vram_accessing_s4 (
    .F(sp_vram_accessing_6),
    .I0(w_pre_dot_counter_x_2),
    .I1(sp_vram_accessing_7),
    .I2(n100_8),
    .I3(ff_tx_prewindow_x_10) 
);
defparam sp_vram_accessing_s4.INIT=16'h1000;
  LUT4 ff_y_test_en_s4 (
    .F(ff_y_test_en_8),
    .I0(w_vram_data_Z[7]),
    .I1(w_vram_data_Z[6]),
    .I2(ff_y_test_en_10),
    .I3(ff_y_test_en_11) 
);
defparam ff_y_test_en_s4.INIT=16'h8000;
  LUT4 ff_info_pattern_15_s4 (
    .F(ff_info_pattern_15_8),
    .I0(ff_y_test_listup_addr[3]),
    .I1(n1327_16),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam ff_info_pattern_15_s4.INIT=16'h4F00;
  LUT4 ff_line_buf_draw_we_s5 (
    .F(ff_line_buf_draw_we_9),
    .I0(ff_draw_color[0]),
    .I1(ff_draw_color[1]),
    .I2(ff_draw_color[2]),
    .I3(ff_draw_color[3]) 
);
defparam ff_line_buf_draw_we_s5.INIT=16'h0001;
  LUT3 ff_line_buf_draw_we_s6 (
    .F(ff_line_buf_draw_we_10),
    .I0(ff_draw_x[8]),
    .I1(ff_sp_predraw_end),
    .I2(ff_draw_pattern[15]) 
);
defparam ff_line_buf_draw_we_s6.INIT=8'h10;
  LUT4 n3147_s4 (
    .F(n3147_7),
    .I0(w_listup_y[5]),
    .I1(w_listup_y[6]),
    .I2(w_listup_y[7]),
    .I3(n3147_9) 
);
defparam n3147_s4.INIT=16'h0100;
  LUT3 n3147_s5 (
    .F(n3147_8),
    .I0(w_read_color_address_9_5),
    .I1(ff_y_test_listup_addr[2]),
    .I2(ff_y_test_listup_addr[3]) 
);
defparam n3147_s5.INIT=8'h0B;
  LUT3 sp_vram_accessing_s5 (
    .F(sp_vram_accessing_7),
    .I0(w_pre_dot_counter_x_3),
    .I1(w_pre_dot_counter_x_8),
    .I2(ff_main_state[0]) 
);
defparam sp_vram_accessing_s5.INIT=8'h7E;
  LUT4 ff_y_test_en_s6 (
    .F(ff_y_test_en_10),
    .I0(w_vram_data_Z[5]),
    .I1(w_vram_data_Z[2]),
    .I2(w_vram_data_Z[1]),
    .I3(w_vram_data_Z[4]) 
);
defparam ff_y_test_en_s6.INIT=16'h0100;
  LUT3 ff_y_test_en_s7 (
    .F(ff_y_test_en_11),
    .I0(w_vram_data_Z[0]),
    .I1(w_vram_data_Z[3]),
    .I2(w_read_color_address_9_5) 
);
defparam ff_y_test_en_s7.INIT=8'h41;
  LUT4 n3147_s6 (
    .F(n3147_9),
    .I0(w_listup_y[3]),
    .I1(w_listup_y[4]),
    .I2(reg_r1_sp_size_Z),
    .I3(reg_r1_sp_zoom_Z) 
);
defparam n3147_s6.INIT=16'hF331;
  LUT3 n1902_s2 (
    .F(n1902_7),
    .I0(ff_predraw_local_plane_num[2]),
    .I1(ff_predraw_local_plane_num[1]),
    .I2(ff_predraw_local_plane_num[0]) 
);
defparam n1902_s2.INIT=8'h6A;
  LUT4 ff_window_x_s4 (
    .F(ff_window_x_9),
    .I0(ff_line_buf_disp_x[6]),
    .I1(n2445_10),
    .I2(ff_line_buf_disp_x[5]),
    .I3(ff_line_buf_disp_x[4]) 
);
defparam ff_window_x_s4.INIT=16'h8000;
  LUT4 n280_s5 (
    .F(n280_11),
    .I0(n282_9),
    .I1(n1167_2),
    .I2(n1166_2),
    .I3(n1165_2) 
);
defparam n280_s5.INIT=16'h7F80;
  LUT4 ff_y_test_en_s8 (
    .F(ff_y_test_en_13),
    .I0(w_read_color_address_9_5),
    .I1(ff_y_test_listup_addr[2]),
    .I2(ff_y_test_listup_addr[3]),
    .I3(n3147_7) 
);
defparam ff_y_test_en_s8.INIT=16'hF400;
  LUT4 n1740_s2 (
    .F(n1740_6),
    .I0(ff_draw_x[2]),
    .I1(ff_draw_x[0]),
    .I2(ff_draw_x[1]),
    .I3(ff_draw_x[3]) 
);
defparam n1740_s2.INIT=16'h7F80;
  LUT4 n1739_s2 (
    .F(n1739_6),
    .I0(ff_draw_x[2]),
    .I1(ff_draw_x[3]),
    .I2(ff_draw_x[0]),
    .I3(ff_draw_x[1]) 
);
defparam n1739_s2.INIT=16'h8000;
  LUT4 n1924_s3 (
    .F(n1924_9),
    .I0(n1011_9),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .I2(ff_predraw_local_plane_num[2]),
    .I3(w_info_rdata[1]) 
);
defparam n1924_s3.INIT=16'h4450;
  LUT4 n1925_s3 (
    .F(n1925_9),
    .I0(n1011_9),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .I2(ff_predraw_local_plane_num[1]),
    .I3(w_info_rdata[1]) 
);
defparam n1925_s3.INIT=16'h4450;
  LUT4 n1926_s3 (
    .F(n1926_9),
    .I0(n1011_9),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .I2(ff_predraw_local_plane_num[0]),
    .I3(w_info_rdata[1]) 
);
defparam n1926_s3.INIT=16'h4450;
  LUT4 n2445_s4 (
    .F(n2445_10),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(ff_line_buf_disp_x[1]),
    .I3(ff_line_buf_disp_x[0]) 
);
defparam n2445_s4.INIT=16'h8000;
  LUT4 n3167_s2 (
    .F(n3167_6),
    .I0(n1017_4),
    .I1(n3147_7),
    .I2(n3147_8),
    .I3(n3147_6) 
);
defparam n3167_s2.INIT=16'h8000;
  LUT4 n594_s3 (
    .F(n594_9),
    .I0(n1011_9),
    .I1(ff_y_test_listup_addr[2]),
    .I2(ff_y_test_listup_addr[1]),
    .I3(ff_y_test_listup_addr[0]) 
);
defparam n594_s3.INIT=16'h1444;
  LUT4 n541_s4 (
    .F(n541_10),
    .I0(ff_y_test_sp_num[2]),
    .I1(ff_y_test_sp_num[3]),
    .I2(ff_y_test_sp_num[0]),
    .I3(ff_y_test_sp_num[1]) 
);
defparam n541_s4.INIT=16'h8000;
  LUT4 n543_s4 (
    .F(n543_10),
    .I0(n1011_9),
    .I1(ff_y_test_sp_num[2]),
    .I2(ff_y_test_sp_num[0]),
    .I3(ff_y_test_sp_num[1]) 
);
defparam n543_s4.INIT=16'h1444;
  LUT4 ff_line_buf_disp_we_s3 (
    .F(ff_line_buf_disp_we_8),
    .I0(w_dot_state[0]),
    .I1(ff_window_x),
    .I2(w_vdp_enable),
    .I3(w_dot_state[1]) 
);
defparam ff_line_buf_disp_we_s3.INIT=16'hD000;
  LUT3 n1184_s14 (
    .F(n1184_19),
    .I0(w_read_color_address_9_5),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]) 
);
defparam n1184_s14.INIT=8'h40;
  LUT4 n1184_s16 (
    .F(n1184_23),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1184_s16.INIT=16'hEEE0;
  LUT4 n1816_s2 (
    .F(n1816_6),
    .I0(n1927_8),
    .I1(w_line_buf_rdata_odd[7]),
    .I2(w_line_buf_rdata_even[7]),
    .I3(w_pre_dot_counter_yp[0]) 
);
defparam n1816_s2.INIT=16'h0511;
  LUT4 n1815_s3 (
    .F(n1815_9),
    .I0(w_line_buf_rdata_odd[7]),
    .I1(w_line_buf_rdata_even[7]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(n1927_8) 
);
defparam n1815_s3.INIT=16'hCAFF;
  LUT3 n1927_s4 (
    .F(n1927_10),
    .I0(n1011_9),
    .I1(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I2(w_info_rdata[1]) 
);
defparam n1927_s4.INIT=8'h45;
  LUT4 ff_sp_predraw_end_s5 (
    .F(ff_sp_predraw_end_10),
    .I0(w_pre_dot_counter_x_2),
    .I1(w_pre_dot_counter_x_3),
    .I2(w_pre_dot_counter_x_0),
    .I3(w_pre_dot_counter_x_1) 
);
defparam ff_sp_predraw_end_s5.INIT=16'h0001;
  LUT3 n1551_s4 (
    .F(n1551_8),
    .I0(n3320_7),
    .I1(slot_reset_n_d),
    .I2(w_vdp_enable) 
);
defparam n1551_s4.INIT=8'h80;
  LUT4 ff_y_test_sp_num_4_s5 (
    .F(ff_y_test_sp_num_4_10),
    .I0(w_eight_dot_state[2]),
    .I1(ff_y_test_en),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam ff_y_test_sp_num_4_s5.INIT=16'h0800;
  LUT3 n1551_s5 (
    .F(n1551_10),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n1551_s5.INIT=8'h20;
  LUT4 n1182_s14 (
    .F(n1182_19),
    .I0(ff_prepare_plane_num[0]),
    .I1(ff_prepare_plane_num[2]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1182_s14.INIT=16'h5333;
  LUT4 n1181_s13 (
    .F(n1181_18),
    .I0(ff_prepare_plane_num[1]),
    .I1(ff_prepare_plane_num[3]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1181_s13.INIT=16'hACCC;
  LUT4 n1180_s13 (
    .F(n1180_18),
    .I0(ff_prepare_plane_num[2]),
    .I1(ff_prepare_plane_num[4]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1180_s13.INIT=16'hACCC;
  LUT4 n1179_s13 (
    .F(n1179_18),
    .I0(ff_prepare_plane_num[3]),
    .I1(ff_attribute_base_address[0]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1179_s13.INIT=16'hACCC;
  LUT4 n1178_s14 (
    .F(n1178_20),
    .I0(ff_prepare_plane_num[4]),
    .I1(ff_attribute_base_address[1]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1178_s14.INIT=16'hACCC;
  LUT4 n1183_s14 (
    .F(n1183_17),
    .I0(ff_prepare_plane_num[1]),
    .I1(ff_prepare_line_num[3]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_5) 
);
defparam n1183_s14.INIT=16'hCAAA;
  LUT4 n1359_s5 (
    .F(n1359_12),
    .I0(n1362_11),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_prepare_local_plane_num[0]),
    .I3(ff_prepare_local_plane_num[2]) 
);
defparam n1359_s5.INIT=16'h2A80;
  LUT3 n1386_s12 (
    .F(n1386_19),
    .I0(w_vram_data_Z[7]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1386_s12.INIT=8'h20;
  LUT3 n1387_s11 (
    .F(n1387_18),
    .I0(w_vram_data_Z[6]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1387_s11.INIT=8'h20;
  LUT3 n1388_s11 (
    .F(n1388_18),
    .I0(w_vram_data_Z[5]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1388_s11.INIT=8'h20;
  LUT3 n1389_s11 (
    .F(n1389_18),
    .I0(w_vram_data_Z[4]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1389_s11.INIT=8'h20;
  LUT3 n1390_s11 (
    .F(n1390_18),
    .I0(w_vram_data_Z[3]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1390_s11.INIT=8'h20;
  LUT3 n1391_s11 (
    .F(n1391_18),
    .I0(w_vram_data_Z[2]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1391_s11.INIT=8'h20;
  LUT3 n1392_s11 (
    .F(n1392_18),
    .I0(w_vram_data_Z[1]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1392_s11.INIT=8'h20;
  LUT3 n1393_s12 (
    .F(n1393_19),
    .I0(w_vram_data_Z[0]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1393_s12.INIT=8'h20;
  LUT4 n1381_s11 (
    .F(n1381_18),
    .I0(w_eight_dot_state[1]),
    .I1(w_dram_rdata[4]),
    .I2(w_dram_rdata[12]),
    .I3(ff_dram_address[16]) 
);
defparam n1381_s11.INIT=16'h5044;
  LUT4 n1385_s11 (
    .F(n1385_18),
    .I0(w_eight_dot_state[1]),
    .I1(w_dram_rdata[0]),
    .I2(w_dram_rdata[8]),
    .I3(ff_dram_address[16]) 
);
defparam n1385_s11.INIT=16'h5044;
  LUT4 n1384_s11 (
    .F(n1384_18),
    .I0(w_eight_dot_state[1]),
    .I1(w_dram_rdata[1]),
    .I2(w_dram_rdata[9]),
    .I3(ff_dram_address[16]) 
);
defparam n1384_s11.INIT=16'h5044;
  LUT4 n1383_s11 (
    .F(n1383_18),
    .I0(w_eight_dot_state[1]),
    .I1(w_dram_rdata[2]),
    .I2(w_dram_rdata[10]),
    .I3(ff_dram_address[16]) 
);
defparam n1383_s11.INIT=16'h5044;
  LUT4 n1382_s11 (
    .F(n1382_18),
    .I0(w_eight_dot_state[1]),
    .I1(w_dram_rdata[3]),
    .I2(w_dram_rdata[11]),
    .I3(ff_dram_address[16]) 
);
defparam n1382_s11.INIT=16'h5044;
  LUT4 n1380_s11 (
    .F(n1380_18),
    .I0(w_eight_dot_state[1]),
    .I1(w_dram_rdata[5]),
    .I2(w_dram_rdata[13]),
    .I3(ff_dram_address[16]) 
);
defparam n1380_s11.INIT=16'h5044;
  LUT4 n1294_s1 (
    .F(n1294_5),
    .I0(w_dram_rdata[5]),
    .I1(w_dram_rdata[13]),
    .I2(ff_dram_address[16]),
    .I3(w_read_color_address_9_5) 
);
defparam n1294_s1.INIT=16'hCA00;
  LUT4 n1379_s11 (
    .F(n1379_18),
    .I0(w_eight_dot_state[1]),
    .I1(w_dram_rdata[6]),
    .I2(w_dram_rdata[14]),
    .I3(ff_dram_address[16]) 
);
defparam n1379_s11.INIT=16'h5044;
  LUT4 n1378_s11 (
    .F(n1378_18),
    .I0(w_eight_dot_state[1]),
    .I1(w_dram_rdata[15]),
    .I2(w_dram_rdata[7]),
    .I3(ff_dram_address[16]) 
);
defparam n1378_s11.INIT=16'h4450;
  LUT4 n1360_s6 (
    .F(n1360_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_prepare_local_plane_num[1]),
    .I3(ff_prepare_local_plane_num[0]) 
);
defparam n1360_s6.INIT=16'h0440;
  LUT3 n1361_s6 (
    .F(n1361_13),
    .I0(ff_prepare_local_plane_num[0]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n1361_s6.INIT=8'h10;
  LUT4 n1664_s1 (
    .F(n1664_5),
    .I0(\ff_render_planes[0] [0]),
    .I1(n1659_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1664_s1.INIT=16'hACAA;
  LUT4 n1663_s1 (
    .F(n1663_5),
    .I0(\ff_render_planes[0] [1]),
    .I1(n1658_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1663_s1.INIT=16'hACAA;
  LUT4 n1662_s1 (
    .F(n1662_5),
    .I0(\ff_render_planes[0] [2]),
    .I1(n1657_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1662_s1.INIT=16'hACAA;
  LUT4 n1661_s1 (
    .F(n1661_5),
    .I0(\ff_render_planes[0] [3]),
    .I1(n1656_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1661_s1.INIT=16'hACAA;
  LUT4 n1660_s1 (
    .F(n1660_5),
    .I0(\ff_render_planes[0] [4]),
    .I1(n1655_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1660_s1.INIT=16'hACAA;
  LUT4 n3320_s3 (
    .F(n3320_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n3320_s3.INIT=16'h0400;
  LUT4 w_info_address_0_s2 (
    .F(w_info_address[0]),
    .I0(ff_predraw_local_plane_num[0]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_0_s2.INIT=16'hACAA;
  LUT4 w_info_address_1_s2 (
    .F(w_info_address[1]),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_1_s2.INIT=16'hACAA;
  LUT4 w_info_address_2_s2 (
    .F(w_info_address[2]),
    .I0(ff_predraw_local_plane_num[2]),
    .I1(ff_prepare_local_plane_num[2]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_2_s2.INIT=16'hACAA;
  LUT4 ff_line_buf_draw_we_s8 (
    .F(ff_line_buf_draw_we_14),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(w_vdp_enable),
    .I3(w_dot_state[1]) 
);
defparam ff_line_buf_draw_we_s8.INIT=16'h4000;
  LUT3 n2132_s3 (
    .F(n2132_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_pattern_generator_7_9) 
);
defparam n2132_s3.INIT=8'h40;
  LUT3 n2128_s3 (
    .F(n2128_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n1017_4) 
);
defparam n2128_s3.INIT=8'h40;
  LUT3 n2092_s2 (
    .F(n2092_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n519_7) 
);
defparam n2092_s2.INIT=8'h40;
  LUT3 n1708_s2 (
    .F(n1708_8),
    .I0(w_info_rdata[6]),
    .I1(w_pre_dot_counter_x_0),
    .I2(n1693_5) 
);
defparam n1708_s2.INIT=8'h80;
  LUT4 n1743_s1 (
    .F(n1743_5),
    .I0(w_info_rdata[22]),
    .I1(ff_draw_x[0]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1743_s1.INIT=16'hA333;
  LUT4 n1740_s3 (
    .F(n1740_8),
    .I0(n1740_6),
    .I1(w_info_rdata[25]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1740_s3.INIT=16'hCAAA;
  LUT4 n1738_s2 (
    .F(n1738_6),
    .I0(n1738_4),
    .I1(w_info_rdata[27]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1738_s2.INIT=16'hCAAA;
  LUT4 n1737_s2 (
    .F(n1737_6),
    .I0(n1737_4),
    .I1(w_info_rdata[28]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1737_s2.INIT=16'hCAAA;
  LUT4 n1735_s2 (
    .F(n1735_6),
    .I0(n1735_4),
    .I1(w_info_rdata[30]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1735_s2.INIT=16'hCAAA;
  LUT4 n1707_s1 (
    .F(n1707_5),
    .I0(w_info_rdata[7]),
    .I1(ff_draw_pattern[0]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1707_s1.INIT=16'hACCC;
  LUT4 n1706_s1 (
    .F(n1706_5),
    .I0(w_info_rdata[8]),
    .I1(ff_draw_pattern[1]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1706_s1.INIT=16'hACCC;
  LUT4 n1705_s1 (
    .F(n1705_5),
    .I0(w_info_rdata[9]),
    .I1(ff_draw_pattern[2]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1705_s1.INIT=16'hACCC;
  LUT4 n1704_s1 (
    .F(n1704_5),
    .I0(w_info_rdata[10]),
    .I1(ff_draw_pattern[3]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1704_s1.INIT=16'hACCC;
  LUT4 n1703_s1 (
    .F(n1703_5),
    .I0(w_info_rdata[11]),
    .I1(ff_draw_pattern[4]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1703_s1.INIT=16'hACCC;
  LUT4 n1702_s1 (
    .F(n1702_5),
    .I0(w_info_rdata[12]),
    .I1(ff_draw_pattern[5]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1702_s1.INIT=16'hACCC;
  LUT4 n1701_s1 (
    .F(n1701_5),
    .I0(w_info_rdata[13]),
    .I1(ff_draw_pattern[6]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1701_s1.INIT=16'hACCC;
  LUT4 n1700_s1 (
    .F(n1700_5),
    .I0(w_info_rdata[14]),
    .I1(ff_draw_pattern[7]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1700_s1.INIT=16'hACCC;
  LUT4 n1699_s1 (
    .F(n1699_5),
    .I0(w_info_rdata[15]),
    .I1(ff_draw_pattern[8]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1699_s1.INIT=16'hACCC;
  LUT4 n1698_s1 (
    .F(n1698_5),
    .I0(w_info_rdata[16]),
    .I1(ff_draw_pattern[9]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1698_s1.INIT=16'hACCC;
  LUT4 n1697_s1 (
    .F(n1697_5),
    .I0(w_info_rdata[17]),
    .I1(ff_draw_pattern[10]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1697_s1.INIT=16'hACCC;
  LUT4 n1696_s1 (
    .F(n1696_5),
    .I0(w_info_rdata[18]),
    .I1(ff_draw_pattern[11]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1696_s1.INIT=16'hACCC;
  LUT4 n1695_s1 (
    .F(n1695_5),
    .I0(w_info_rdata[19]),
    .I1(ff_draw_pattern[12]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1695_s1.INIT=16'hACCC;
  LUT4 n1694_s1 (
    .F(n1694_5),
    .I0(w_info_rdata[20]),
    .I1(ff_draw_pattern[13]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1694_s1.INIT=16'hACCC;
  LUT4 n1693_s3 (
    .F(n1693_7),
    .I0(w_info_rdata[21]),
    .I1(ff_draw_pattern[14]),
    .I2(w_pre_dot_counter_x_0),
    .I3(n1693_5) 
);
defparam n1693_s3.INIT=16'hACCC;
  LUT4 n2917_s1 (
    .F(n2917_5),
    .I0(n1011_9),
    .I1(w_dot_state[1]),
    .I2(w_vdp_enable),
    .I3(w_dot_state[0]) 
);
defparam n2917_s1.INIT=16'h2000;
  LUT2 n251_s14 (
    .F(n251_26),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]) 
);
defparam n251_s14.INIT=4'h4;
  LUT4 ff_main_state_1_s6 (
    .F(ff_main_state_1_14),
    .I0(ff_main_state[0]),
    .I1(ff_prepare_end),
    .I2(ff_main_state[1]),
    .I3(sp_vram_accessing_5) 
);
defparam ff_main_state_1_s6.INIT=16'hEF00;
  LUT3 n252_s13 (
    .F(n252_24),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(sp_vram_accessing_5) 
);
defparam n252_s13.INIT=8'h1C;
  LUT2 ff_y_test_listup_addr_3_s3 (
    .F(ff_y_test_listup_addr_3_8),
    .I0(n2917_5),
    .I1(n3167_6) 
);
defparam ff_y_test_listup_addr_3_s3.INIT=4'hE;
  LUT4 n1551_s6 (
    .F(n1551_12),
    .I0(n1551_8),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n1551_s6.INIT=16'h0800;
  LUT4 n3147_s7 (
    .F(n3147_11),
    .I0(n596_17),
    .I1(n3147_5),
    .I2(ff_y_test_en_8),
    .I3(ff_y_test_sp_num_4_10) 
);
defparam n3147_s7.INIT=16'h0800;
  LUT4 n596_s7 (
    .F(n596_15),
    .I0(ff_y_test_listup_addr[0]),
    .I1(n596_17),
    .I2(n2917_5),
    .I3(n3167_6) 
);
defparam n596_s7.INIT=16'hCCCA;
  LUT4 n251_s15 (
    .F(n251_28),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state_1_14) 
);
defparam n251_s15.INIT=16'h30AA;
  LUT4 n1561_s2 (
    .F(n1561_6),
    .I0(n553_6),
    .I1(n3320_7),
    .I2(slot_reset_n_d),
    .I3(w_vdp_enable) 
);
defparam n1561_s2.INIT=16'h8000;
  LUT4 n1590_s2 (
    .F(n1590_6),
    .I0(n537_6),
    .I1(n3320_7),
    .I2(slot_reset_n_d),
    .I3(w_vdp_enable) 
);
defparam n1590_s2.INIT=16'h8000;
  LUT4 ff_info_pattern_15_s5 (
    .F(ff_info_pattern_15_10),
    .I0(n3320_7),
    .I1(slot_reset_n_d),
    .I2(w_vdp_enable),
    .I3(ff_info_pattern_15_8) 
);
defparam ff_info_pattern_15_s5.INIT=16'h8000;
  LUT4 n2249_s3 (
    .F(n2249_7),
    .I0(slot_reset_n_d),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(ff_pattern_generator_7_9) 
);
defparam n2249_s3.INIT=16'h2000;
  LUT4 n596_s8 (
    .F(n596_17),
    .I0(ff_y_test_listup_addr[0]),
    .I1(w_pre_dot_counter_x_8),
    .I2(ff_tx_prewindow_x_10),
    .I3(ff_sp_predraw_end_10) 
);
defparam n596_s8.INIT=16'h4555;
  LUT4 n545_s4 (
    .F(n545_10),
    .I0(ff_y_test_sp_num[0]),
    .I1(w_pre_dot_counter_x_8),
    .I2(ff_tx_prewindow_x_10),
    .I3(ff_sp_predraw_end_10) 
);
defparam n545_s4.INIT=16'h4555;
  LUT4 n509_s2 (
    .F(n509_8),
    .I0(ff_sp_en),
    .I1(w_pre_dot_counter_x_8),
    .I2(ff_tx_prewindow_x_10),
    .I3(ff_sp_predraw_end_10) 
);
defparam n509_s2.INIT=16'h2000;
  LUT4 n1919_s3 (
    .F(n1919_9),
    .I0(reg_r8_sp_off_Z),
    .I1(w_pre_dot_counter_x_8),
    .I2(ff_tx_prewindow_x_10),
    .I3(ff_sp_predraw_end_10) 
);
defparam n1919_s3.INIT=16'hEFFF;
  DFFE ff_cur_y_7_s0 (
    .Q(ff_cur_y[7]),
    .D(n279_6),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_6_s0 (
    .Q(ff_cur_y[6]),
    .D(n280_11),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_5_s0 (
    .Q(ff_cur_y[5]),
    .D(n281_8),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_4_s0 (
    .Q(ff_cur_y[4]),
    .D(n282_8),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_3_s0 (
    .Q(ff_cur_y[3]),
    .D(n283_8),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_2_s0 (
    .Q(ff_cur_y[2]),
    .D(n284_8),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_1_s0 (
    .Q(ff_cur_y[1]),
    .D(n285_8),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_cur_y_0_s0 (
    .Q(ff_cur_y[0]),
    .D(n286_11),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_pattern_gen_base_address_5_s0 (
    .Q(ff_pattern_gen_base_address[5]),
    .D(reg_r6_sp_gen_addr_Z_5),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_pattern_gen_base_address_3_s0 (
    .Q(ff_pattern_gen_base_address[3]),
    .D(reg_r6_sp_gen_addr_Z_3),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_pattern_gen_base_address_2_s0 (
    .Q(ff_pattern_gen_base_address[2]),
    .D(reg_r6_sp_gen_addr_Z_2),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_pattern_gen_base_address_1_s0 (
    .Q(ff_pattern_gen_base_address[1]),
    .D(reg_r6_sp_gen_addr_Z_1),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_pattern_gen_base_address_0_s0 (
    .Q(ff_pattern_gen_base_address[0]),
    .D(reg_r6_sp_gen_addr_Z_0),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_9_s0 (
    .Q(ff_attribute_base_address[9]),
    .D(reg_r11r5_sp_atr_addr_Z_9),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_7_s0 (
    .Q(ff_attribute_base_address[7]),
    .D(reg_r11r5_sp_atr_addr_Z_7),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_6_s0 (
    .Q(ff_attribute_base_address[6]),
    .D(reg_r11r5_sp_atr_addr_Z_6),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_5_s0 (
    .Q(ff_attribute_base_address[5]),
    .D(reg_r11r5_sp_atr_addr_Z_5),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_4_s0 (
    .Q(ff_attribute_base_address[4]),
    .D(reg_r11r5_sp_atr_addr_Z_4),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_3_s0 (
    .Q(ff_attribute_base_address[3]),
    .D(reg_r11r5_sp_atr_addr_Z_3),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFE ff_attribute_base_address_2_s0 (
    .Q(ff_attribute_base_address[2]),
    .D(reg_r11r5_sp_atr_addr_Z_2),
    .CLK(w_video_clk),
    .CE(n2917_5) 
);
  DFFRE ff_attribute_base_address_1_s0 (
    .Q(ff_attribute_base_address[1]),
    .D(reg_r11r5_sp_atr_addr_Z_1),
    .CLK(w_video_clk),
    .CE(n2917_5),
    .RESET(n354_4) 
);
  DFFRE ff_attribute_base_address_0_s0 (
    .Q(ff_attribute_base_address[0]),
    .D(reg_r11r5_sp_atr_addr_Z_0),
    .CLK(w_video_clk),
    .CE(n2917_5),
    .RESET(n354_4) 
);
  DFFRE sp_vram_accessing_s0 (
    .Q(w_sp_vram_accessing),
    .D(n420_12),
    .CLK(w_video_clk),
    .CE(sp_vram_accessing_4),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_en_s0 (
    .Q(ff_y_test_en),
    .D(n509_8),
    .CLK(w_video_clk),
    .CE(ff_y_test_en_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_4_s0 (
    .Q(ff_y_test_sp_num[4]),
    .D(n541_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_3_s0 (
    .Q(ff_y_test_sp_num[3]),
    .D(n542_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_2_s0 (
    .Q(ff_y_test_sp_num[2]),
    .D(n543_10),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_1_s0 (
    .Q(ff_y_test_sp_num[1]),
    .D(n544_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_sp_num_0_s0 (
    .Q(ff_y_test_sp_num[0]),
    .D(n545_10),
    .CLK(w_video_clk),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_listup_addr_3_s0 (
    .Q(ff_y_test_listup_addr[3]),
    .D(n593_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_listup_addr_3_8),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_listup_addr_2_s0 (
    .Q(ff_y_test_listup_addr[2]),
    .D(n594_9),
    .CLK(w_video_clk),
    .CE(ff_y_test_listup_addr_3_8),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_listup_addr_1_s0 (
    .Q(ff_y_test_listup_addr[1]),
    .D(n595_7),
    .CLK(w_video_clk),
    .CE(ff_y_test_listup_addr_3_8),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_4_s0  (
    .Q(\ff_render_planes[0] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_3_s0  (
    .Q(\ff_render_planes[0] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_2_s0  (
    .Q(\ff_render_planes[0] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_1_s0  (
    .Q(\ff_render_planes[0] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[0]_0_s0  (
    .Q(\ff_render_planes[0] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3147_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_4_s0  (
    .Q(\ff_render_planes[1] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_3_s0  (
    .Q(\ff_render_planes[1] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_2_s0  (
    .Q(\ff_render_planes[1] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_1_s0  (
    .Q(\ff_render_planes[1] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[1]_0_s0  (
    .Q(\ff_render_planes[1] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3159_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_4_s0  (
    .Q(\ff_render_planes[2] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_3_s0  (
    .Q(\ff_render_planes[2] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_2_s0  (
    .Q(\ff_render_planes[2] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_1_s0  (
    .Q(\ff_render_planes[2] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[2]_0_s0  (
    .Q(\ff_render_planes[2] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3167_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_4_s0  (
    .Q(\ff_render_planes[3] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_3_s0  (
    .Q(\ff_render_planes[3] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_2_s0  (
    .Q(\ff_render_planes[3] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_1_s0  (
    .Q(\ff_render_planes[3] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[3]_0_s0  (
    .Q(\ff_render_planes[3] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3177_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_4_s0  (
    .Q(\ff_render_planes[4] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_3_s0  (
    .Q(\ff_render_planes[4] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_2_s0  (
    .Q(\ff_render_planes[4] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_1_s0  (
    .Q(\ff_render_planes[4] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[4]_0_s0  (
    .Q(\ff_render_planes[4] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3187_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_4_s0  (
    .Q(\ff_render_planes[5] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_3_s0  (
    .Q(\ff_render_planes[5] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_2_s0  (
    .Q(\ff_render_planes[5] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_1_s0  (
    .Q(\ff_render_planes[5] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[5]_0_s0  (
    .Q(\ff_render_planes[5] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3197_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_4_s0  (
    .Q(\ff_render_planes[6] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_3_s0  (
    .Q(\ff_render_planes[6] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_2_s0  (
    .Q(\ff_render_planes[6] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_1_s0  (
    .Q(\ff_render_planes[6] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[6]_0_s0  (
    .Q(\ff_render_planes[6] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3207_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_4_s0  (
    .Q(\ff_render_planes[7] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n3217_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_3_s0  (
    .Q(\ff_render_planes[7] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n3217_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_2_s0  (
    .Q(\ff_render_planes[7] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n3217_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_1_s0  (
    .Q(\ff_render_planes[7] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n3217_3),
    .RESET(n36_6) 
);
  DFFRE \ff_render_planes[7]_0_s0  (
    .Q(\ff_render_planes[7] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n3217_3),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_16_s0 (
    .Q(ff_y_test_address_16),
    .D(ff_attribute_base_address[9]),
    .CLK(w_video_clk),
    .CE(n519_7),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_14_s0 (
    .Q(ff_y_test_address_14),
    .D(ff_attribute_base_address[7]),
    .CLK(w_video_clk),
    .CE(n519_7),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_13_s0 (
    .Q(ff_y_test_address_13),
    .D(ff_attribute_base_address[6]),
    .CLK(w_video_clk),
    .CE(n519_7),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_12_s0 (
    .Q(ff_y_test_address_12),
    .D(ff_attribute_base_address[5]),
    .CLK(w_video_clk),
    .CE(n519_7),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_11_s0 (
    .Q(ff_y_test_address_11),
    .D(ff_attribute_base_address[4]),
    .CLK(w_video_clk),
    .CE(n519_7),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_10_s0 (
    .Q(ff_y_test_address_10),
    .D(ff_attribute_base_address[3]),
    .CLK(w_video_clk),
    .CE(n519_7),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_9_s0 (
    .Q(ff_y_test_address_9),
    .D(ff_attribute_base_address[2]),
    .CLK(w_video_clk),
    .CE(n519_7),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_8_s0 (
    .Q(ff_y_test_address_8),
    .D(ff_attribute_base_address[1]),
    .CLK(w_video_clk),
    .CE(n519_7),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_7_s0 (
    .Q(ff_y_test_address_7),
    .D(ff_attribute_base_address[0]),
    .CLK(w_video_clk),
    .CE(n519_7),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_6_s0 (
    .Q(ff_y_test_address_6),
    .D(ff_y_test_sp_num[4]),
    .CLK(w_video_clk),
    .CE(n519_7),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_5_s0 (
    .Q(ff_y_test_address_5),
    .D(ff_y_test_sp_num[3]),
    .CLK(w_video_clk),
    .CE(n519_7),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_4_s0 (
    .Q(ff_y_test_address_4),
    .D(ff_y_test_sp_num[2]),
    .CLK(w_video_clk),
    .CE(n519_7),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_3_s0 (
    .Q(ff_y_test_address_3),
    .D(ff_y_test_sp_num[1]),
    .CLK(w_video_clk),
    .CE(n519_7),
    .RESET(n36_6) 
);
  DFFRE ff_y_test_address_2_s0 (
    .Q(ff_y_test_address_2),
    .D(ff_y_test_sp_num[0]),
    .CLK(w_video_clk),
    .CE(n519_7),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_16_s0 (
    .Q(ff_preread_address_16),
    .D(n1170_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_14_s0 (
    .Q(ff_preread_address_14),
    .D(n1172_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_13_s0 (
    .Q(ff_preread_address_13),
    .D(n1173_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_12_s0 (
    .Q(ff_preread_address_12),
    .D(n1174_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_11_s0 (
    .Q(ff_preread_address_11),
    .D(n1175_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_10_s0 (
    .Q(ff_preread_address_10),
    .D(n1176_13),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_9_s0 (
    .Q(ff_preread_address_9),
    .D(n1177_14),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_8_s0 (
    .Q(ff_preread_address_8),
    .D(n1178_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_7_s0 (
    .Q(ff_preread_address_7),
    .D(n1179_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_6_s0 (
    .Q(ff_preread_address_6),
    .D(n1180_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_5_s0 (
    .Q(ff_preread_address_5),
    .D(n1181_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_4_s0 (
    .Q(ff_preread_address_4),
    .D(n1182_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_3_s0 (
    .Q(ff_preread_address_3),
    .D(n1183_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_2_s0 (
    .Q(ff_preread_address_2),
    .D(n1184_15),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_1_s0 (
    .Q(ff_preread_address_1),
    .D(n1185_23),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFRE ff_preread_address_0_s0 (
    .Q(ff_preread_address_0),
    .D(n1186_23),
    .CLK(w_video_clk),
    .CE(ff_preread_address_16_6),
    .RESET(n36_6) 
);
  DFFE ff_info_ram_we_s0 (
    .Q(ff_info_ram_we),
    .D(n3320_7),
    .CLK(w_video_clk),
    .CE(ff_info_ram_we_7) 
);
  DFFRE ff_prepare_local_plane_num_2_s0 (
    .Q(ff_prepare_local_plane_num[2]),
    .D(n1359_12),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n36_6) 
);
  DFFRE ff_prepare_local_plane_num_1_s0 (
    .Q(ff_prepare_local_plane_num[1]),
    .D(n1360_14),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n36_6) 
);
  DFFRE ff_prepare_local_plane_num_0_s0 (
    .Q(ff_prepare_local_plane_num[0]),
    .D(n1361_13),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n36_6) 
);
  DFFRE ff_prepare_end_s0 (
    .Q(ff_prepare_end),
    .D(n1362_11),
    .CLK(w_video_clk),
    .CE(ff_prepare_end_6),
    .RESET(n36_6) 
);
  DFFE ff_info_color_3_s0 (
    .Q(ff_info_color[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n1551_12) 
);
  DFFE ff_info_color_2_s0 (
    .Q(ff_info_color[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n1551_12) 
);
  DFFE ff_info_color_1_s0 (
    .Q(ff_info_color[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n1551_12) 
);
  DFFE ff_info_color_0_s0 (
    .Q(ff_info_color[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n1551_12) 
);
  DFFRE ff_info_cc_s0 (
    .Q(ff_info_cc),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n1551_12),
    .RESET(n1293_5) 
);
  DFFE ff_info_ic_s0 (
    .Q(ff_info_ic),
    .D(n1294_5),
    .CLK(w_video_clk),
    .CE(n1551_12) 
);
  DFFE ff_info_x_8_s0 (
    .Q(ff_info_x[8]),
    .D(n1369_18),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_7_s0 (
    .Q(ff_info_x[7]),
    .D(n1370_14),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_6_s0 (
    .Q(ff_info_x[6]),
    .D(n1371_14),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_5_s0 (
    .Q(ff_info_x[5]),
    .D(n1372_14),
    .CLK(w_video_clk),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_4_s0 (
    .Q(ff_info_x[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n1561_6) 
);
  DFFE ff_info_x_3_s0 (
    .Q(ff_info_x[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n1561_6) 
);
  DFFE ff_info_x_2_s0 (
    .Q(ff_info_x[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n1561_6) 
);
  DFFE ff_info_x_1_s0 (
    .Q(ff_info_x[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n1561_6) 
);
  DFFE ff_info_x_0_s0 (
    .Q(ff_info_x[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n1561_6) 
);
  DFFE ff_info_pattern_15_s0 (
    .Q(ff_info_pattern[15]),
    .D(n1378_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_14_s0 (
    .Q(ff_info_pattern[14]),
    .D(n1379_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_13_s0 (
    .Q(ff_info_pattern[13]),
    .D(n1380_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_12_s0 (
    .Q(ff_info_pattern[12]),
    .D(n1381_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_11_s0 (
    .Q(ff_info_pattern[11]),
    .D(n1382_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_10_s0 (
    .Q(ff_info_pattern[10]),
    .D(n1383_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_9_s0 (
    .Q(ff_info_pattern[9]),
    .D(n1384_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_8_s0 (
    .Q(ff_info_pattern[8]),
    .D(n1385_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_7_s0 (
    .Q(ff_info_pattern[7]),
    .D(n1386_19),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_6_s0 (
    .Q(ff_info_pattern[6]),
    .D(n1387_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_5_s0 (
    .Q(ff_info_pattern[5]),
    .D(n1388_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_4_s0 (
    .Q(ff_info_pattern[4]),
    .D(n1389_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_3_s0 (
    .Q(ff_info_pattern[3]),
    .D(n1390_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_2_s0 (
    .Q(ff_info_pattern[2]),
    .D(n1391_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_1_s0 (
    .Q(ff_info_pattern[1]),
    .D(n1392_18),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_0_s0 (
    .Q(ff_info_pattern[0]),
    .D(n1393_19),
    .CLK(w_video_clk),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_prepare_pattern_num_7_s0 (
    .Q(ff_prepare_pattern_num[7]),
    .D(w_vram_data_Z[7]),
    .CLK(w_video_clk),
    .CE(n1582_4) 
);
  DFFE ff_prepare_pattern_num_6_s0 (
    .Q(ff_prepare_pattern_num[6]),
    .D(w_vram_data_Z[6]),
    .CLK(w_video_clk),
    .CE(n1582_4) 
);
  DFFE ff_prepare_pattern_num_5_s0 (
    .Q(ff_prepare_pattern_num[5]),
    .D(w_vram_data_Z[5]),
    .CLK(w_video_clk),
    .CE(n1582_4) 
);
  DFFE ff_prepare_pattern_num_4_s0 (
    .Q(ff_prepare_pattern_num[4]),
    .D(w_vram_data_Z[4]),
    .CLK(w_video_clk),
    .CE(n1582_4) 
);
  DFFE ff_prepare_pattern_num_3_s0 (
    .Q(ff_prepare_pattern_num[3]),
    .D(w_vram_data_Z[3]),
    .CLK(w_video_clk),
    .CE(n1582_4) 
);
  DFFE ff_prepare_pattern_num_2_s0 (
    .Q(ff_prepare_pattern_num[2]),
    .D(w_vram_data_Z[2]),
    .CLK(w_video_clk),
    .CE(n1582_4) 
);
  DFFE ff_prepare_pattern_num_1_s0 (
    .Q(ff_prepare_pattern_num[1]),
    .D(w_vram_data_Z[1]),
    .CLK(w_video_clk),
    .CE(n1582_4) 
);
  DFFE ff_prepare_pattern_num_0_s0 (
    .Q(ff_prepare_pattern_num[0]),
    .D(w_vram_data_Z[0]),
    .CLK(w_video_clk),
    .CE(n1582_4) 
);
  DFFE ff_prepare_line_num_3_s0 (
    .Q(ff_prepare_line_num[3]),
    .D(n1280_3),
    .CLK(w_video_clk),
    .CE(n1590_6) 
);
  DFFE ff_prepare_line_num_2_s0 (
    .Q(ff_prepare_line_num[2]),
    .D(n1281_3),
    .CLK(w_video_clk),
    .CE(n1590_6) 
);
  DFFE ff_prepare_line_num_1_s0 (
    .Q(ff_prepare_line_num[1]),
    .D(n1282_3),
    .CLK(w_video_clk),
    .CE(n1590_6) 
);
  DFFE ff_prepare_line_num_0_s0 (
    .Q(ff_prepare_line_num[0]),
    .D(n1283_3),
    .CLK(w_video_clk),
    .CE(n1590_6) 
);
  DFFE ff_prepare_plane_num_4_s0 (
    .Q(ff_prepare_plane_num[4]),
    .D(n1660_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_3_s0 (
    .Q(ff_prepare_plane_num[3]),
    .D(n1661_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_2_s0 (
    .Q(ff_prepare_plane_num[2]),
    .D(n1662_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_1_s0 (
    .Q(ff_prepare_plane_num[1]),
    .D(n1663_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_0_s0 (
    .Q(ff_prepare_plane_num[0]),
    .D(n1664_5),
    .CLK(w_video_clk),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFRE ff_line_buf_draw_we_s0 (
    .Q(ff_line_buf_draw_we),
    .D(w_dot_state[0]),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_we_6),
    .RESET(n36_6) 
);
  DFFRE ff_sp_predraw_end_s0 (
    .Q(ff_sp_predraw_end),
    .D(n1919_9),
    .CLK(w_video_clk),
    .CE(ff_sp_predraw_end_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_15_s0 (
    .Q(ff_draw_pattern[15]),
    .D(n1693_7),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_14_s0 (
    .Q(ff_draw_pattern[14]),
    .D(n1694_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_13_s0 (
    .Q(ff_draw_pattern[13]),
    .D(n1695_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_12_s0 (
    .Q(ff_draw_pattern[12]),
    .D(n1696_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_11_s0 (
    .Q(ff_draw_pattern[11]),
    .D(n1697_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_10_s0 (
    .Q(ff_draw_pattern[10]),
    .D(n1698_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_9_s0 (
    .Q(ff_draw_pattern[9]),
    .D(n1699_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_8_s0 (
    .Q(ff_draw_pattern[8]),
    .D(n1700_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_7_s0 (
    .Q(ff_draw_pattern[7]),
    .D(n1701_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_6_s0 (
    .Q(ff_draw_pattern[6]),
    .D(n1702_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_5_s0 (
    .Q(ff_draw_pattern[5]),
    .D(n1703_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_4_s0 (
    .Q(ff_draw_pattern[4]),
    .D(n1704_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_3_s0 (
    .Q(ff_draw_pattern[3]),
    .D(n1705_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_2_s0 (
    .Q(ff_draw_pattern[2]),
    .D(n1706_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_1_s0 (
    .Q(ff_draw_pattern[1]),
    .D(n1707_5),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_draw_pattern_0_s0 (
    .Q(ff_draw_pattern[0]),
    .D(n1708_8),
    .CLK(w_video_clk),
    .CE(ff_draw_pattern_15_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_7_s0 (
    .Q(ff_line_buf_draw_color[7]),
    .D(n1815_9),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_6_s0 (
    .Q(ff_line_buf_draw_color[6]),
    .D(n1816_3),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_5_s0 (
    .Q(ff_line_buf_draw_color[5]),
    .D(n1817_3),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_4_s0 (
    .Q(ff_line_buf_draw_color[4]),
    .D(n1818_3),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_3_s0 (
    .Q(ff_line_buf_draw_color[3]),
    .D(n1819_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_2_s0 (
    .Q(ff_line_buf_draw_color[2]),
    .D(n1820_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_1_s0 (
    .Q(ff_line_buf_draw_color[1]),
    .D(n1821_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_color_0_s0 (
    .Q(ff_line_buf_draw_color[0]),
    .D(n1822_4),
    .CLK(w_video_clk),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_7_s0 (
    .Q(ff_line_buf_draw_x[7]),
    .D(n1736_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_6_s0 (
    .Q(ff_line_buf_draw_x[6]),
    .D(n1737_6),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_5_s0 (
    .Q(ff_line_buf_draw_x[5]),
    .D(n1738_6),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_4_s0 (
    .Q(ff_line_buf_draw_x[4]),
    .D(n1739_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_3_s0 (
    .Q(ff_line_buf_draw_x[3]),
    .D(n1740_8),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_2_s0 (
    .Q(ff_line_buf_draw_x[2]),
    .D(n1741_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_1_s0 (
    .Q(ff_line_buf_draw_x[1]),
    .D(n1742_3),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_draw_x_0_s0 (
    .Q(ff_line_buf_draw_x[0]),
    .D(n1743_5),
    .CLK(w_video_clk),
    .CE(n2132_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_3_s0 (
    .Q(ff_draw_color[3]),
    .D(w_info_rdata[5]),
    .CLK(w_video_clk),
    .CE(n2128_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_2_s0 (
    .Q(ff_draw_color[2]),
    .D(w_info_rdata[4]),
    .CLK(w_video_clk),
    .CE(n2128_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_1_s0 (
    .Q(ff_draw_color[1]),
    .D(w_info_rdata[3]),
    .CLK(w_video_clk),
    .CE(n2128_7),
    .RESET(n36_6) 
);
  DFFRE ff_draw_color_0_s0 (
    .Q(ff_draw_color[0]),
    .D(w_info_rdata[2]),
    .CLK(w_video_clk),
    .CE(n2128_7),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_cc0_found_s0  (
    .Q(\u_drawing_to_line_buffer.ff_cc0_found ),
    .D(n1927_10),
    .CLK(w_video_clk),
    .CE(n2092_6),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_2_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .D(n1924_9),
    .CLK(w_video_clk),
    .CE(n2092_6),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_1_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .D(n1925_9),
    .CLK(w_video_clk),
    .CE(n2092_6),
    .RESET(n36_6) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .D(n1926_9),
    .CLK(w_video_clk),
    .CE(n2092_6),
    .RESET(n36_6) 
);
  DFFRE ff_predraw_local_plane_num_2_s0 (
    .Q(ff_predraw_local_plane_num[2]),
    .D(n1902_7),
    .CLK(w_video_clk),
    .CE(ff_predraw_local_plane_num_2_6),
    .RESET(n1920_4) 
);
  DFFRE ff_predraw_local_plane_num_1_s0 (
    .Q(ff_predraw_local_plane_num[1]),
    .D(n1903_4),
    .CLK(w_video_clk),
    .CE(ff_predraw_local_plane_num_2_6),
    .RESET(n1920_4) 
);
  DFFRE ff_predraw_local_plane_num_0_s0 (
    .Q(ff_predraw_local_plane_num[0]),
    .D(n1904_6),
    .CLK(w_video_clk),
    .CE(ff_predraw_local_plane_num_2_6),
    .RESET(n1920_4) 
);
  DFFE ff_draw_x_8_s0 (
    .Q(ff_draw_x[8]),
    .D(n1735_6),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_7_s0 (
    .Q(ff_draw_x[7]),
    .D(n1736_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_6_s0 (
    .Q(ff_draw_x[6]),
    .D(n1737_6),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_5_s0 (
    .Q(ff_draw_x[5]),
    .D(n1738_6),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_4_s0 (
    .Q(ff_draw_x[4]),
    .D(n1739_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_3_s0 (
    .Q(ff_draw_x[3]),
    .D(n1740_8),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_2_s0 (
    .Q(ff_draw_x[2]),
    .D(n1741_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_1_s0 (
    .Q(ff_draw_x[1]),
    .D(n1742_3),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFE ff_draw_x_0_s0 (
    .Q(ff_draw_x[0]),
    .D(n1743_5),
    .CLK(w_video_clk),
    .CE(n2249_7) 
);
  DFFRE ff_line_buf_disp_x_7_s0 (
    .Q(ff_line_buf_disp_x[7]),
    .D(n2442_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_6_s0 (
    .Q(ff_line_buf_disp_x[6]),
    .D(n2443_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_5_s0 (
    .Q(ff_line_buf_disp_x[5]),
    .D(n2444_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_4_s0 (
    .Q(ff_line_buf_disp_x[4]),
    .D(n2445_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_3_s0 (
    .Q(ff_line_buf_disp_x[3]),
    .D(n2446_7),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_2_s0 (
    .Q(ff_line_buf_disp_x[2]),
    .D(n2447_3),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_1_s0 (
    .Q(ff_line_buf_disp_x[1]),
    .D(n2448_3),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_x_0_s0 (
    .Q(ff_line_buf_disp_x[0]),
    .D(n2449_4),
    .CLK(w_video_clk),
    .CE(n1018_6),
    .RESET(n36_6) 
);
  DFFRE ff_window_x_s0 (
    .Q(ff_window_x),
    .D(n2432_4),
    .CLK(w_video_clk),
    .CE(ff_window_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_line_buf_disp_we_s0 (
    .Q(ff_line_buf_disp_we),
    .D(n494_25),
    .CLK(w_video_clk),
    .CE(ff_line_buf_disp_we_8),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_en_s0 (
    .Q(w_sp_color_code_en),
    .D(n2521_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_3_s0 (
    .Q(w_sp_color_code[3]),
    .D(n2522_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_2_s0 (
    .Q(w_sp_color_code[2]),
    .D(n2523_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_1_s0 (
    .Q(w_sp_color_code[1]),
    .D(n2524_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE sp_color_code_0_s0 (
    .Q(w_sp_color_code[0]),
    .D(n2525_6),
    .CLK(w_video_clk),
    .CE(n1017_4),
    .RESET(n36_6) 
);
  DFFRE ff_sp_en_s0 (
    .Q(ff_sp_en),
    .D(ff_bwindow_y),
    .CLK(w_video_clk),
    .CE(n2917_5),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s5 (
    .Q(ff_main_state[1]),
    .D(n251_28),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_main_state_1_s5.INIT=1'b0;
  DFFR ff_main_state_0_s3 (
    .Q(ff_main_state[0]),
    .D(n252_24),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_main_state_0_s3.INIT=1'b0;
  DFFR ff_y_test_listup_addr_0_s2 (
    .Q(ff_y_test_listup_addr[0]),
    .D(n596_15),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_y_test_listup_addr_0_s2.INIT=1'b0;
  ALU n1327_s8 (
    .SUM(n1327_9_SUM),
    .COUT(n1327_12),
    .I0(VCC),
    .I1(ff_y_test_listup_addr[0]),
    .I3(GND),
    .CIN(ff_prepare_local_plane_num[0]) 
);
defparam n1327_s8.ALU_MODE=1;
  ALU n1327_s9 (
    .SUM(n1327_10_SUM),
    .COUT(n1327_14),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_y_test_listup_addr[1]),
    .I3(GND),
    .CIN(n1327_12) 
);
defparam n1327_s9.ALU_MODE=1;
  ALU n1327_s10 (
    .SUM(n1327_11_SUM),
    .COUT(n1327_16),
    .I0(ff_prepare_local_plane_num[2]),
    .I1(ff_y_test_listup_addr[2]),
    .I3(GND),
    .CIN(n1327_14) 
);
defparam n1327_s10.ALU_MODE=1;
  ALU w_listup_y_0_s (
    .SUM(w_listup_y[0]),
    .COUT(w_listup_y_0_3),
    .I0(ff_cur_y[0]),
    .I1(w_vram_data_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_listup_y_0_s.ALU_MODE=1;
  ALU w_listup_y_1_s (
    .SUM(w_listup_y[1]),
    .COUT(w_listup_y_1_3),
    .I0(ff_cur_y[1]),
    .I1(w_vram_data_Z[1]),
    .I3(GND),
    .CIN(w_listup_y_0_3) 
);
defparam w_listup_y_1_s.ALU_MODE=1;
  ALU w_listup_y_2_s (
    .SUM(w_listup_y[2]),
    .COUT(w_listup_y_2_3),
    .I0(ff_cur_y[2]),
    .I1(w_vram_data_Z[2]),
    .I3(GND),
    .CIN(w_listup_y_1_3) 
);
defparam w_listup_y_2_s.ALU_MODE=1;
  ALU w_listup_y_3_s (
    .SUM(w_listup_y[3]),
    .COUT(w_listup_y_3_3),
    .I0(ff_cur_y[3]),
    .I1(w_vram_data_Z[3]),
    .I3(GND),
    .CIN(w_listup_y_2_3) 
);
defparam w_listup_y_3_s.ALU_MODE=1;
  ALU w_listup_y_4_s (
    .SUM(w_listup_y[4]),
    .COUT(w_listup_y_4_3),
    .I0(ff_cur_y[4]),
    .I1(w_vram_data_Z[4]),
    .I3(GND),
    .CIN(w_listup_y_3_3) 
);
defparam w_listup_y_4_s.ALU_MODE=1;
  ALU w_listup_y_5_s (
    .SUM(w_listup_y[5]),
    .COUT(w_listup_y_5_3),
    .I0(ff_cur_y[5]),
    .I1(w_vram_data_Z[5]),
    .I3(GND),
    .CIN(w_listup_y_4_3) 
);
defparam w_listup_y_5_s.ALU_MODE=1;
  ALU w_listup_y_6_s (
    .SUM(w_listup_y[6]),
    .COUT(w_listup_y_6_3),
    .I0(ff_cur_y[6]),
    .I1(w_vram_data_Z[6]),
    .I3(GND),
    .CIN(w_listup_y_5_3) 
);
defparam w_listup_y_6_s.ALU_MODE=1;
  ALU w_listup_y_7_s (
    .SUM(w_listup_y[7]),
    .COUT(w_listup_y_7_0_COUT),
    .I0(ff_cur_y[7]),
    .I1(w_vram_data_Z[7]),
    .I3(GND),
    .CIN(w_listup_y_6_3) 
);
defparam w_listup_y_7_s.ALU_MODE=1;
  ALU n1759_s0 (
    .SUM(n1759_1_SUM),
    .COUT(n1759_3),
    .I0(w_line_buf_draw_data[4]),
    .I1(n1747_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n1759_s0.ALU_MODE=3;
  ALU n1760_s0 (
    .SUM(n1760_1_SUM),
    .COUT(n1760_3),
    .I0(w_line_buf_draw_data[5]),
    .I1(n1746_3),
    .I3(GND),
    .CIN(n1759_3) 
);
defparam n1760_s0.ALU_MODE=3;
  ALU n1761_s0 (
    .SUM(n1761_1_SUM),
    .COUT(n1761_3),
    .I0(w_line_buf_draw_data[6]),
    .I1(n1745_3),
    .I3(GND),
    .CIN(n1760_3) 
);
defparam n1761_s0.ALU_MODE=3;
  MUX2_LUT5 n1183_s11 (
    .O(n1183_15),
    .I0(w_read_pattern_address_3_2),
    .I1(n1183_17),
    .S0(n1170_15) 
);
  MUX2_LUT5 n1655_s14 (
    .O(n1655_15),
    .I0(n1655_10),
    .I1(n1655_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1655_s15 (
    .O(n1655_17),
    .I0(n1655_12),
    .I1(n1655_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1656_s14 (
    .O(n1656_15),
    .I0(n1656_10),
    .I1(n1656_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1656_s15 (
    .O(n1656_17),
    .I0(n1656_12),
    .I1(n1656_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1657_s14 (
    .O(n1657_15),
    .I0(n1657_10),
    .I1(n1657_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1657_s15 (
    .O(n1657_17),
    .I0(n1657_12),
    .I1(n1657_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1658_s14 (
    .O(n1658_15),
    .I0(n1658_10),
    .I1(n1658_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1658_s15 (
    .O(n1658_17),
    .I0(n1658_12),
    .I1(n1658_13),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1659_s14 (
    .O(n1659_15),
    .I0(n1659_10),
    .I1(n1659_11),
    .S0(n1653_7) 
);
  MUX2_LUT5 n1659_s15 (
    .O(n1659_17),
    .I0(n1659_12),
    .I1(n1659_13),
    .S0(n1653_7) 
);
  MUX2_LUT6 n1655_s13 (
    .O(n1655_19),
    .I0(n1655_15),
    .I1(n1655_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1656_s13 (
    .O(n1656_19),
    .I0(n1656_15),
    .I1(n1656_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1657_s13 (
    .O(n1657_19),
    .I0(n1657_15),
    .I1(n1657_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1658_s13 (
    .O(n1658_19),
    .I0(n1658_15),
    .I1(n1658_17),
    .S0(n1652_5) 
);
  MUX2_LUT6 n1659_s13 (
    .O(n1659_19),
    .I0(n1659_15),
    .I1(n1659_17),
    .S0(n1652_5) 
);
  MUX2_LUT5 n1177_s11 (
    .O(n1177_14),
    .I0(n1177_16),
    .I1(w_read_color_address[9]),
    .S0(n1177_18) 
);
  INV n286_s5 (
    .O(n286_11),
    .I(n1171_2) 
);
  INV n1904_s2 (
    .O(n1904_6),
    .I(ff_predraw_local_plane_num[0]) 
);
  vdp_spinforam u_sprite_info_ram (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .ff_info_ic(ff_info_ic),
    .ff_info_cc(ff_info_cc),
    .ff_info_ram_we(ff_info_ram_we),
    .w_info_address(w_info_address[2:0]),
    .ff_info_color(ff_info_color[3:0]),
    .ff_info_pattern(ff_info_pattern[15:0]),
    .ff_info_x(ff_info_x[8:0]),
    .w_info_rdata_Z(w_info_rdata_Z[0]),
    .w_info_rdata(w_info_rdata[30:1])
);
  vdp_ram_256byte_0 u_even_line_buf (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_even_we(w_ram_even_we),
    .n13_5(n13_5),
    .w_line_buf_wdata_even_7_5(w_line_buf_wdata_even_7_5),
    .w_line_buf_address_even(w_line_buf_address_even[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .w_line_buf_rdata_even(w_line_buf_rdata_even[7:0])
);
  vdp_ram_256byte_1 u_odd_line_buf (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_odd_we(w_ram_odd_we),
    .n13_5(n13_5),
    .w_line_buf_wdata_odd_7_4(w_line_buf_wdata_odd_7_4),
    .w_line_buf_address_odd(w_line_buf_address_odd[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .w_line_buf_rdata_odd(w_line_buf_rdata_odd[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite */
module vdp_ram_palette (
  w_video_clk,
  n36_6,
  w_vdp_enable,
  w_palette_we,
  w_palette_wdata_r,
  w_palette_wdata_g,
  w_palette_wdata_b,
  w_palette_wr_address,
  w_palette_rd_address,
  w_palette_rdata_r,
  w_palette_rdata_g,
  w_palette_rdata_b
)
;
input w_video_clk;
input n36_6;
input w_vdp_enable;
input w_palette_we;
input [4:2] w_palette_wdata_r;
input [4:2] w_palette_wdata_g;
input [4:2] w_palette_wdata_b;
input [3:0] w_palette_wr_address;
input [3:0] w_palette_rd_address;
output [4:0] w_palette_rdata_r;
output [4:0] w_palette_rdata_g;
output [4:0] w_palette_rdata_b;
wire n29_21;
wire n30_21;
wire n31_21;
wire n32_21;
wire n33_21;
wire n34_21;
wire n35_21;
wire n36_21;
wire n37_21;
wire n105_3;
wire n106_3;
wire n107_3;
wire n108_3;
wire n110_3;
wire n111_3;
wire n112_3;
wire n115_3;
wire n116_3;
wire n117_3;
wire n120_3;
wire n121_3;
wire n122_3;
wire ff_q_r_4_6;
wire n166_6;
wire n109_6;
wire n105_4;
wire n106_4;
wire n107_4;
wire n108_4;
wire n11_8;
wire ff_address_3_15;
wire n113_14;
wire n114_14;
wire n118_14;
wire n119_14;
wire n123_14;
wire n124_14;
wire ff_enable1;
wire ff_enable2;
wire ff_enable3;
wire ff_we;
wire n180_2;
wire n181_2;
wire n182_2;
wire n183_3;
wire n171_3;
wire n172_3;
wire n173_4;
wire n179_3;
wire n177_3;
wire n178_3;
wire n169_4;
wire n170_3;
wire n174_4;
wire n175_3;
wire n176_3;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_2;
wire n8_1;
wire n8_2;
wire n7_1;
wire n7_0_COUT;
wire n129_5;
wire ff_palette_initial_state_3_9;
wire [4:0] ff_palette_initial_state;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [4:0] ff_delay_state;
wire [4:0] ff_q_r;
wire [4:0] ff_q_g;
wire [4:0] ff_q_b;
wire [3:0] ff_address;
wire [4:0] ff_d_r;
wire [4:0] ff_d_g;
wire [4:0] ff_d_b;
wire [3:3] DO;
wire VCC;
wire GND;
  LUT4 n29_s16 (
    .F(n29_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n29_s16.INIT=16'hEF40;
  LUT4 n30_s16 (
    .F(n30_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n30_s16.INIT=16'hAFA8;
  LUT4 n31_s16 (
    .F(n31_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n31_s16.INIT=16'hD35C;
  LUT4 n32_s16 (
    .F(n32_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n32_s16.INIT=16'hDC8C;
  LUT4 n33_s16 (
    .F(n33_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n33_s16.INIT=16'hAEAC;
  LUT4 n34_s16 (
    .F(n34_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n34_s16.INIT=16'hC378;
  LUT4 n35_s16 (
    .F(n35_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n35_s16.INIT=16'hE8B0;
  LUT4 n36_s16 (
    .F(n36_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n36_s16.INIT=16'h82B8;
  LUT4 n37_s16 (
    .F(n37_21),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[1]),
    .I2(ff_palette_initial_state[2]),
    .I3(ff_palette_initial_state[3]) 
);
defparam n37_s16.INIT=16'hF7FC;
  LUT3 n105_s0 (
    .F(n105_3),
    .I0(ff_delay_state[3]),
    .I1(n105_4),
    .I2(ff_delay_state[4]) 
);
defparam n105_s0.INIT=8'hCA;
  LUT3 n106_s0 (
    .F(n106_3),
    .I0(ff_delay_state[2]),
    .I1(n106_4),
    .I2(ff_delay_state[4]) 
);
defparam n106_s0.INIT=8'hCA;
  LUT3 n107_s0 (
    .F(n107_3),
    .I0(ff_delay_state[1]),
    .I1(n107_4),
    .I2(ff_delay_state[4]) 
);
defparam n107_s0.INIT=8'hCA;
  LUT3 n108_s0 (
    .F(n108_3),
    .I0(ff_delay_state[0]),
    .I1(n108_4),
    .I2(ff_delay_state[4]) 
);
defparam n108_s0.INIT=8'hCA;
  LUT3 n110_s0 (
    .F(n110_3),
    .I0(ff_palette_r[2]),
    .I1(w_palette_wdata_r[4]),
    .I2(ff_delay_state[4]) 
);
defparam n110_s0.INIT=8'hCA;
  LUT3 n111_s0 (
    .F(n111_3),
    .I0(ff_palette_r[1]),
    .I1(w_palette_wdata_r[3]),
    .I2(ff_delay_state[4]) 
);
defparam n111_s0.INIT=8'hCA;
  LUT3 n112_s0 (
    .F(n112_3),
    .I0(ff_palette_r[0]),
    .I1(w_palette_wdata_r[2]),
    .I2(ff_delay_state[4]) 
);
defparam n112_s0.INIT=8'hCA;
  LUT3 n115_s0 (
    .F(n115_3),
    .I0(ff_palette_g[2]),
    .I1(w_palette_wdata_g[4]),
    .I2(ff_delay_state[4]) 
);
defparam n115_s0.INIT=8'hCA;
  LUT3 n116_s0 (
    .F(n116_3),
    .I0(ff_palette_g[1]),
    .I1(w_palette_wdata_g[3]),
    .I2(ff_delay_state[4]) 
);
defparam n116_s0.INIT=8'hCA;
  LUT3 n117_s0 (
    .F(n117_3),
    .I0(ff_palette_g[0]),
    .I1(w_palette_wdata_g[2]),
    .I2(ff_delay_state[4]) 
);
defparam n117_s0.INIT=8'hCA;
  LUT3 n120_s0 (
    .F(n120_3),
    .I0(ff_palette_b[2]),
    .I1(w_palette_wdata_b[4]),
    .I2(ff_delay_state[4]) 
);
defparam n120_s0.INIT=8'hCA;
  LUT3 n121_s0 (
    .F(n121_3),
    .I0(ff_palette_b[1]),
    .I1(w_palette_wdata_b[3]),
    .I2(ff_delay_state[4]) 
);
defparam n121_s0.INIT=8'hCA;
  LUT3 n122_s0 (
    .F(n122_3),
    .I0(ff_palette_b[0]),
    .I1(w_palette_wdata_b[2]),
    .I2(ff_delay_state[4]) 
);
defparam n122_s0.INIT=8'hCA;
  LUT2 ff_q_r_4_s2 (
    .F(ff_q_r_4_6),
    .I0(ff_we),
    .I1(ff_enable1) 
);
defparam ff_q_r_4_s2.INIT=4'h4;
  LUT2 n166_s1 (
    .F(n166_6),
    .I0(ff_enable1),
    .I1(ff_we) 
);
defparam n166_s1.INIT=4'h8;
  LUT2 n109_s1 (
    .F(n109_6),
    .I0(w_vdp_enable),
    .I1(w_palette_we) 
);
defparam n109_s1.INIT=4'h8;
  LUT3 n105_s1 (
    .F(n105_4),
    .I0(w_palette_wr_address[3]),
    .I1(w_palette_rd_address[3]),
    .I2(w_palette_we) 
);
defparam n105_s1.INIT=8'hAC;
  LUT3 n106_s1 (
    .F(n106_4),
    .I0(w_palette_rd_address[2]),
    .I1(w_palette_wr_address[2]),
    .I2(w_palette_we) 
);
defparam n106_s1.INIT=8'hCA;
  LUT3 n107_s1 (
    .F(n107_4),
    .I0(w_palette_rd_address[1]),
    .I1(w_palette_wr_address[1]),
    .I2(w_palette_we) 
);
defparam n107_s1.INIT=8'hCA;
  LUT3 n108_s1 (
    .F(n108_4),
    .I0(w_palette_rd_address[0]),
    .I1(w_palette_wr_address[0]),
    .I2(w_palette_we) 
);
defparam n108_s1.INIT=8'hCA;
  LUT2 n11_s3 (
    .F(n11_8),
    .I0(ff_palette_initial_state[0]),
    .I1(ff_palette_initial_state[4]) 
);
defparam n11_s3.INIT=4'h9;
  LUT2 ff_address_3_s4 (
    .F(ff_address_3_15),
    .I0(w_vdp_enable),
    .I1(ff_delay_state[4]) 
);
defparam ff_address_3_s4.INIT=4'hB;
  LUT4 n113_s6 (
    .F(n113_14),
    .I0(ff_address_3_15),
    .I1(ff_d_r[1]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_r[2]) 
);
defparam n113_s6.INIT=16'h4F44;
  LUT4 n114_s6 (
    .F(n114_14),
    .I0(ff_address_3_15),
    .I1(ff_d_r[0]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_r[1]) 
);
defparam n114_s6.INIT=16'h4F44;
  LUT4 n118_s6 (
    .F(n118_14),
    .I0(ff_address_3_15),
    .I1(ff_d_g[1]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_g[2]) 
);
defparam n118_s6.INIT=16'h4F44;
  LUT4 n119_s6 (
    .F(n119_14),
    .I0(ff_address_3_15),
    .I1(ff_d_g[0]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_g[1]) 
);
defparam n119_s6.INIT=16'h4F44;
  LUT4 n123_s6 (
    .F(n123_14),
    .I0(ff_address_3_15),
    .I1(ff_d_b[1]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_b[2]) 
);
defparam n123_s6.INIT=16'h4F44;
  LUT4 n124_s6 (
    .F(n124_14),
    .I0(ff_address_3_15),
    .I1(ff_d_b[0]),
    .I2(ff_delay_state[4]),
    .I3(ff_palette_b[1]) 
);
defparam n124_s6.INIT=16'h4F44;
  DFFRE ff_palette_initial_state_3_s0 (
    .Q(ff_palette_initial_state[3]),
    .D(n8_1),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_initial_state_2_s0 (
    .Q(ff_palette_initial_state[2]),
    .D(n9_1),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_initial_state_1_s0 (
    .Q(ff_palette_initial_state[1]),
    .D(n10_1),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n29_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n30_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n31_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n32_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n33_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n34_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n35_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n36_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFRE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n37_21),
    .CLK(w_video_clk),
    .CE(ff_palette_initial_state_3_9),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_4_s0 (
    .Q(ff_delay_state[4]),
    .D(ff_palette_initial_state[4]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_3_s0 (
    .Q(ff_delay_state[3]),
    .D(ff_palette_initial_state[3]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_2_s0 (
    .Q(ff_delay_state[2]),
    .D(ff_palette_initial_state[2]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_1_s0 (
    .Q(ff_delay_state[1]),
    .D(ff_palette_initial_state[1]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_delay_state_0_s0 (
    .Q(ff_delay_state[0]),
    .D(ff_palette_initial_state[0]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_enable1_s0 (
    .Q(ff_enable1),
    .D(ff_address_3_15),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_enable2_s0 (
    .Q(ff_enable2),
    .D(ff_enable1),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_enable3_s0 (
    .Q(ff_enable3),
    .D(ff_enable2),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFS ff_we_s0 (
    .Q(ff_we),
    .D(n109_6),
    .CLK(w_video_clk),
    .SET(n129_5) 
);
  DFFE ff_q_r_4_s0 (
    .Q(ff_q_r[4]),
    .D(n169_4),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_3_s0 (
    .Q(ff_q_r[3]),
    .D(n170_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_2_s0 (
    .Q(ff_q_r[2]),
    .D(n171_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_1_s0 (
    .Q(ff_q_r[1]),
    .D(n172_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_0_s0 (
    .Q(ff_q_r[0]),
    .D(n173_4),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_4_s0 (
    .Q(ff_q_g[4]),
    .D(n174_4),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_3_s0 (
    .Q(ff_q_g[3]),
    .D(n175_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_2_s0 (
    .Q(ff_q_g[2]),
    .D(n176_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_1_s0 (
    .Q(ff_q_g[1]),
    .D(n177_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_g_0_s0 (
    .Q(ff_q_g[0]),
    .D(n178_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_4_s0 (
    .Q(ff_q_b[4]),
    .D(n179_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_3_s0 (
    .Q(ff_q_b[3]),
    .D(n180_2),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_2_s0 (
    .Q(ff_q_b[2]),
    .D(n181_2),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_1_s0 (
    .Q(ff_q_b[1]),
    .D(n182_2),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_b_0_s0 (
    .Q(ff_q_b[0]),
    .D(n183_3),
    .CLK(w_video_clk),
    .CE(ff_q_r_4_6) 
);
  DFFE ff_q_r_out_4_s0 (
    .Q(w_palette_rdata_r[4]),
    .D(ff_q_r[4]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_3_s0 (
    .Q(w_palette_rdata_r[3]),
    .D(ff_q_r[3]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_2_s0 (
    .Q(w_palette_rdata_r[2]),
    .D(ff_q_r[2]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_1_s0 (
    .Q(w_palette_rdata_r[1]),
    .D(ff_q_r[1]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_r_out_0_s0 (
    .Q(w_palette_rdata_r[0]),
    .D(ff_q_r[0]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_4_s0 (
    .Q(w_palette_rdata_g[4]),
    .D(ff_q_g[4]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_3_s0 (
    .Q(w_palette_rdata_g[3]),
    .D(ff_q_g[3]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_2_s0 (
    .Q(w_palette_rdata_g[2]),
    .D(ff_q_g[2]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_1_s0 (
    .Q(w_palette_rdata_g[1]),
    .D(ff_q_g[1]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_g_out_0_s0 (
    .Q(w_palette_rdata_g[0]),
    .D(ff_q_g[0]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_4_s0 (
    .Q(w_palette_rdata_b[4]),
    .D(ff_q_b[4]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_3_s0 (
    .Q(w_palette_rdata_b[3]),
    .D(ff_q_b[3]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_2_s0 (
    .Q(w_palette_rdata_b[2]),
    .D(ff_q_b[2]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_1_s0 (
    .Q(w_palette_rdata_b[1]),
    .D(ff_q_b[1]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_q_b_out_0_s0 (
    .Q(w_palette_rdata_b[0]),
    .D(ff_q_b[0]),
    .CLK(w_video_clk),
    .CE(ff_enable3) 
);
  DFFE ff_address_3_s1 (
    .Q(ff_address[3]),
    .D(n105_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_3_s1.INIT=1'b0;
  DFFE ff_address_2_s1 (
    .Q(ff_address[2]),
    .D(n106_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_2_s1.INIT=1'b0;
  DFFE ff_address_1_s1 (
    .Q(ff_address[1]),
    .D(n107_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_1_s1.INIT=1'b0;
  DFFE ff_address_0_s1 (
    .Q(ff_address[0]),
    .D(n108_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_address_0_s1.INIT=1'b0;
  DFFE ff_d_r_4_s1 (
    .Q(ff_d_r[4]),
    .D(n110_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_4_s1.INIT=1'b0;
  DFFE ff_d_r_3_s1 (
    .Q(ff_d_r[3]),
    .D(n111_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_3_s1.INIT=1'b0;
  DFFE ff_d_r_2_s1 (
    .Q(ff_d_r[2]),
    .D(n112_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_r_2_s1.INIT=1'b0;
  DFFE ff_d_g_4_s1 (
    .Q(ff_d_g[4]),
    .D(n115_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_4_s1.INIT=1'b0;
  DFFE ff_d_g_3_s1 (
    .Q(ff_d_g[3]),
    .D(n116_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_3_s1.INIT=1'b0;
  DFFE ff_d_g_2_s1 (
    .Q(ff_d_g[2]),
    .D(n117_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_g_2_s1.INIT=1'b0;
  DFFE ff_d_b_4_s1 (
    .Q(ff_d_b[4]),
    .D(n120_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_4_s1.INIT=1'b0;
  DFFE ff_d_b_3_s1 (
    .Q(ff_d_b[3]),
    .D(n121_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_3_s1.INIT=1'b0;
  DFFE ff_d_b_2_s1 (
    .Q(ff_d_b[2]),
    .D(n122_3),
    .CLK(w_video_clk),
    .CE(ff_address_3_15) 
);
defparam ff_d_b_2_s1.INIT=1'b0;
  DFFRE ff_palette_initial_state_4_s1 (
    .Q(ff_palette_initial_state[4]),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(n7_1),
    .RESET(n36_6) 
);
defparam ff_palette_initial_state_4_s1.INIT=1'b0;
  DFFR ff_palette_initial_state_0_s2 (
    .Q(ff_palette_initial_state[0]),
    .D(n11_8),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_palette_initial_state_0_s2.INIT=1'b0;
  DFF ff_d_r_1_s3 (
    .Q(ff_d_r[1]),
    .D(n113_14),
    .CLK(w_video_clk) 
);
defparam ff_d_r_1_s3.INIT=1'b0;
  DFF ff_d_r_0_s3 (
    .Q(ff_d_r[0]),
    .D(n114_14),
    .CLK(w_video_clk) 
);
defparam ff_d_r_0_s3.INIT=1'b0;
  DFF ff_d_g_1_s3 (
    .Q(ff_d_g[1]),
    .D(n118_14),
    .CLK(w_video_clk) 
);
defparam ff_d_g_1_s3.INIT=1'b0;
  DFF ff_d_g_0_s3 (
    .Q(ff_d_g[0]),
    .D(n119_14),
    .CLK(w_video_clk) 
);
defparam ff_d_g_0_s3.INIT=1'b0;
  DFF ff_d_b_1_s3 (
    .Q(ff_d_b[1]),
    .D(n123_14),
    .CLK(w_video_clk) 
);
defparam ff_d_b_1_s3.INIT=1'b0;
  DFF ff_d_b_0_s3 (
    .Q(ff_d_b[0]),
    .D(n124_14),
    .CLK(w_video_clk) 
);
defparam ff_d_b_0_s3.INIT=1'b0;
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_0_s (
    .DO({n180_2,n181_2,n182_2,n183_3}),
    .DI(ff_d_b[3:0]),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_1_s (
    .DO({n171_3,n172_3,n173_4,n179_3}),
    .DI({ff_d_r[2:0],ff_d_b[4]}),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_2_s (
    .DO({n177_3,n178_3,n169_4,n170_3}),
    .DI({ff_d_g[1:0],ff_d_r[4:3]}),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  RAM16S4 ff_block_ram_b_ff_block_ram_b_0_3_s (
    .DO({DO[3],n174_4,n175_3,n176_3}),
    .DI({GND,ff_d_g[4:2]}),
    .AD(ff_address[3:0]),
    .WRE(n166_6),
    .CLK(w_video_clk) 
);
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(ff_palette_initial_state[1]),
    .I1(ff_palette_initial_state[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_2),
    .I0(ff_palette_initial_state[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n8_s (
    .SUM(n8_1),
    .COUT(n8_2),
    .I0(ff_palette_initial_state[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n9_2) 
);
defparam n8_s.ALU_MODE=0;
  ALU n7_s (
    .SUM(n7_1),
    .COUT(n7_0_COUT),
    .I0(ff_palette_initial_state[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n8_2) 
);
defparam n7_s.ALU_MODE=0;
  INV n129_s2 (
    .O(n129_5),
    .I(ff_delay_state[4]) 
);
  INV ff_palette_initial_state_3_s4 (
    .O(ff_palette_initial_state_3_9),
    .I(ff_palette_initial_state[4]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_palette */
module vdp_register (
  w_video_clk,
  n1607_5,
  n36_6,
  w_vdp_enable,
  w_write,
  w_read,
  n915_12,
  slot_reset_n_d,
  w_bus_write,
  w_write_4,
  n914_15,
  n3500_5,
  w_vdpcmd_tr_clr_ack,
  n756_7,
  w_vram_write_ack,
  w_vdpcmd_reg_write_ack,
  w_bus_wdata,
  w_bus_address,
  w_dot_state,
  w_bus_vdp_rdata_en,
  reg_r1_disp_on_Z,
  w_palette_we,
  w_vram_write_req,
  reg_r1_sp_size_Z,
  reg_r1_sp_zoom_Z,
  reg_r1_bl_clks_Z,
  reg_r8_sp_off_Z,
  reg_r8_col0_on_Z,
  reg_r9_pal_mode_Z,
  reg_r9_interlace_mode_Z,
  reg_r9_y_dots_Z,
  reg_r25_cmd_Z,
  reg_r25_yae_Z,
  reg_r25_yjk_Z,
  reg_r25_msk_Z,
  w_vdpcmd_reg_write_req,
  w_vdpcmd_tr_clr_req,
  w_vram_rd_req,
  w_vdp_mode_is_highres,
  n1211_4,
  n1208_7,
  w_vram_addr_set_req,
  n1167_7,
  n1234_12,
  n1371_11,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  reg_r26_h_scroll_Z,
  reg_r2_pattern_name_Z_0,
  reg_r2_pattern_name_Z_1,
  reg_r2_pattern_name_Z_2,
  reg_r2_pattern_name_Z_3,
  reg_r2_pattern_name_Z_6,
  w_vram_address_cpu,
  w_vram_wdata_cpu,
  reg_r4_pattern_generator_Z_0,
  reg_r4_pattern_generator_Z_1,
  reg_r4_pattern_generator_Z_2,
  reg_r4_pattern_generator_Z_5,
  reg_r12_blink_mode_Z,
  reg_r13_blink_period_Z,
  reg_r6_sp_gen_addr_Z_0,
  reg_r6_sp_gen_addr_Z_1,
  reg_r6_sp_gen_addr_Z_2,
  reg_r6_sp_gen_addr_Z_3,
  reg_r6_sp_gen_addr_Z_5,
  reg_r7_frame_col_Z,
  reg_r10r3_color_Z_0,
  reg_r10r3_color_Z_1,
  reg_r10r3_color_Z_2,
  reg_r10r3_color_Z_3,
  reg_r10r3_color_Z_4,
  reg_r10r3_color_Z_5,
  reg_r10r3_color_Z_6,
  reg_r10r3_color_Z_7,
  reg_r10r3_color_Z_10,
  reg_r11r5_sp_atr_addr_Z_0,
  reg_r11r5_sp_atr_addr_Z_1,
  reg_r11r5_sp_atr_addr_Z_2,
  reg_r11r5_sp_atr_addr_Z_3,
  reg_r11r5_sp_atr_addr_Z_4,
  reg_r11r5_sp_atr_addr_Z_5,
  reg_r11r5_sp_atr_addr_Z_6,
  reg_r11r5_sp_atr_addr_Z_7,
  reg_r11r5_sp_atr_addr_Z_9,
  reg_r18_adj,
  reg_r23_vstart_line_Z,
  reg_r27_h_scroll_Z,
  w_vdpcmd_reg_num,
  w_vdpcmd_reg_data,
  w_palette_wdata_r,
  w_palette_wdata_b,
  w_palette_wdata_g,
  w_palette_wr_address
)
;
input w_video_clk;
input n1607_5;
input n36_6;
input w_vdp_enable;
input w_write;
input w_read;
input n915_12;
input slot_reset_n_d;
input w_bus_write;
input w_write_4;
input n914_15;
input n3500_5;
input w_vdpcmd_tr_clr_ack;
input n756_7;
input w_vram_write_ack;
input w_vdpcmd_reg_write_ack;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [1:0] w_dot_state;
output w_bus_vdp_rdata_en;
output reg_r1_disp_on_Z;
output w_palette_we;
output w_vram_write_req;
output reg_r1_sp_size_Z;
output reg_r1_sp_zoom_Z;
output reg_r1_bl_clks_Z;
output reg_r8_sp_off_Z;
output reg_r8_col0_on_Z;
output reg_r9_pal_mode_Z;
output reg_r9_interlace_mode_Z;
output reg_r9_y_dots_Z;
output reg_r25_cmd_Z;
output reg_r25_yae_Z;
output reg_r25_yjk_Z;
output reg_r25_msk_Z;
output w_vdpcmd_reg_write_req;
output w_vdpcmd_tr_clr_req;
output w_vram_rd_req;
output w_vdp_mode_is_highres;
output n1211_4;
output n1208_7;
output w_vram_addr_set_req;
output n1167_7;
output n1234_12;
output n1371_11;
output [3:1] reg_r0_disp_mode;
output [1:0] reg_r1_disp_mode;
output [7:3] reg_r26_h_scroll_Z;
output reg_r2_pattern_name_Z_0;
output reg_r2_pattern_name_Z_1;
output reg_r2_pattern_name_Z_2;
output reg_r2_pattern_name_Z_3;
output reg_r2_pattern_name_Z_6;
output [16:0] w_vram_address_cpu;
output [7:0] w_vram_wdata_cpu;
output reg_r4_pattern_generator_Z_0;
output reg_r4_pattern_generator_Z_1;
output reg_r4_pattern_generator_Z_2;
output reg_r4_pattern_generator_Z_5;
output [7:0] reg_r12_blink_mode_Z;
output [7:0] reg_r13_blink_period_Z;
output reg_r6_sp_gen_addr_Z_0;
output reg_r6_sp_gen_addr_Z_1;
output reg_r6_sp_gen_addr_Z_2;
output reg_r6_sp_gen_addr_Z_3;
output reg_r6_sp_gen_addr_Z_5;
output [7:0] reg_r7_frame_col_Z;
output reg_r10r3_color_Z_0;
output reg_r10r3_color_Z_1;
output reg_r10r3_color_Z_2;
output reg_r10r3_color_Z_3;
output reg_r10r3_color_Z_4;
output reg_r10r3_color_Z_5;
output reg_r10r3_color_Z_6;
output reg_r10r3_color_Z_7;
output reg_r10r3_color_Z_10;
output reg_r11r5_sp_atr_addr_Z_0;
output reg_r11r5_sp_atr_addr_Z_1;
output reg_r11r5_sp_atr_addr_Z_2;
output reg_r11r5_sp_atr_addr_Z_3;
output reg_r11r5_sp_atr_addr_Z_4;
output reg_r11r5_sp_atr_addr_Z_5;
output reg_r11r5_sp_atr_addr_Z_6;
output reg_r11r5_sp_atr_addr_Z_7;
output reg_r11r5_sp_atr_addr_Z_9;
output [7:0] reg_r18_adj;
output [7:0] reg_r23_vstart_line_Z;
output [2:0] reg_r27_h_scroll_Z;
output [3:0] w_vdpcmd_reg_num;
output [7:0] w_vdpcmd_reg_data;
output [4:2] w_palette_wdata_r;
output [4:2] w_palette_wdata_b;
output [4:2] w_palette_wdata_g;
output [3:0] w_palette_wr_address;
wire n2034_4;
wire n973_3;
wire n974_3;
wire n975_3;
wire n976_3;
wire n993_3;
wire n994_3;
wire n995_3;
wire n2563_3;
wire n438_8;
wire n439_8;
wire n440_8;
wire n441_8;
wire n442_8;
wire n443_8;
wire n1196_4;
wire ff_rdata_en1_8;
wire ff_palette_we_5;
wire vdp_p1_data_7_6;
wire vdpregwrpulse_8;
wire vdp_vram_rd_req_5;
wire vdp_r16_pal_num_3_8;
wire vdp_r17_reg_num_5_8;
wire vdp_p2_is_1st_byte_10;
wire n174_7;
wire n972_4;
wire n975_4;
wire n994_4;
wire n2563_4;
wire n2921_5;
wire n1235_6;
wire n1238_5;
wire n1244_5;
wire n1249_5;
wire n1274_5;
wire n1296_5;
wire n1319_5;
wire n1189_5;
wire n1211_5;
wire n1226_5;
wire vdpregwrpulse_9;
wire vdpregwrpulse_10;
wire vdp_r17_reg_num_5_9;
wire n1235_7;
wire vdpregwrpulse_11;
wire n1329_6;
wire n1296_7;
wire n1278_7;
wire n1335_6;
wire n1286_7;
wire n993_6;
wire n1189_7;
wire vdp_p1_is_1st_byte_10;
wire n1244_7;
wire n1238_7;
wire n1235_9;
wire n1307_6;
wire n1294_6;
wire n1321_6;
wire n1274_7;
wire n1249_8;
wire n2921_7;
wire n974_6;
wire n973_6;
wire n1164_10;
wire n1341_6;
wire n1304_6;
wire n1265_6;
wire n1348_6;
wire n1315_6;
wire n1273_9;
wire n1355_6;
wire n1319_7;
wire n70_6;
wire n1226_9;
wire n984_13;
wire vdp_reg_ptr_5_8;
wire n996_5;
wire n977_6;
wire n972_6;
wire n1203_8;
wire n2949_5;
wire vdp_p2_is_1st_byte;
wire vdpregwrpulse;
wire ff_r1_disp_on;
wire vdp_r17_inc_reg_num;
wire ff_palette_wr_req;
wire ff_rdata_en;
wire ff_rdata_en1;
wire vdp_p1_is_1st_byte;
wire ff_palette_wr_ack;
wire n1273_10;
wire n1234_13;
wire n1203_11;
wire n1371_12;
wire n1167_10;
wire [7:0] vdp_p1_data;
wire [5:0] vdp_reg_ptr;
wire [3:1] ff_r0_disp_mode;
wire [1:0] ff_r1_disp_mode;
wire [6:0] ff_r2_pt_nam_addr;
wire [3:0] vdp_r15_status_reg_num;
wire [3:0] vdp_r16_pal_num;
wire [5:0] vdp_r17_reg_num;
wire [7:3] ff_r26_h_scroll;
wire VCC;
wire GND;
  LUT4 w_vdp_mode_is_highres_s (
    .F(w_vdp_mode_is_highres),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam w_vdp_mode_is_highres_s.INIT=16'h0100;
  LUT2 n2034_s1 (
    .F(n2034_4),
    .I0(ff_rdata_en),
    .I1(slot_reset_n_d) 
);
defparam n2034_s1.INIT=4'hB;
  LUT4 n973_s0 (
    .F(n973_3),
    .I0(vdp_p1_data[4]),
    .I1(vdp_r17_reg_num[4]),
    .I2(n973_6),
    .I3(w_write) 
);
defparam n973_s0.INIT=16'h3CAA;
  LUT4 n974_s0 (
    .F(n974_3),
    .I0(vdp_p1_data[3]),
    .I1(vdp_r17_reg_num[3]),
    .I2(n974_6),
    .I3(w_write) 
);
defparam n974_s0.INIT=16'h3CAA;
  LUT4 n975_s0 (
    .F(n975_3),
    .I0(vdp_p1_data[2]),
    .I1(vdp_r17_reg_num[2]),
    .I2(n975_4),
    .I3(w_write) 
);
defparam n975_s0.INIT=16'h3CAA;
  LUT4 n976_s0 (
    .F(n976_3),
    .I0(vdp_p1_data[1]),
    .I1(vdp_r17_reg_num[0]),
    .I2(vdp_r17_reg_num[1]),
    .I3(w_write) 
);
defparam n976_s0.INIT=16'h3CAA;
  LUT4 n993_s0 (
    .F(n993_3),
    .I0(vdp_p1_data[3]),
    .I1(vdp_r16_pal_num[3]),
    .I2(n993_6),
    .I3(w_write) 
);
defparam n993_s0.INIT=16'h3CAA;
  LUT4 n994_s0 (
    .F(n994_3),
    .I0(vdp_p1_data[2]),
    .I1(vdp_r16_pal_num[2]),
    .I2(n994_4),
    .I3(w_write) 
);
defparam n994_s0.INIT=16'h3CAA;
  LUT4 n995_s0 (
    .F(n995_3),
    .I0(vdp_p1_data[1]),
    .I1(vdp_r16_pal_num[0]),
    .I2(vdp_r16_pal_num[1]),
    .I3(w_write) 
);
defparam n995_s0.INIT=16'h3CAA;
  LUT3 n2563_s0 (
    .F(n2563_3),
    .I0(w_bus_write),
    .I1(vdp_p1_is_1st_byte_10),
    .I2(n2563_4) 
);
defparam n2563_s0.INIT=8'h40;
  LUT3 n438_s4 (
    .F(n438_8),
    .I0(w_bus_wdata[5]),
    .I1(vdp_r17_reg_num[5]),
    .I2(w_bus_address[1]) 
);
defparam n438_s4.INIT=8'hCA;
  LUT3 n439_s4 (
    .F(n439_8),
    .I0(w_bus_wdata[4]),
    .I1(vdp_r17_reg_num[4]),
    .I2(w_bus_address[1]) 
);
defparam n439_s4.INIT=8'hCA;
  LUT3 n440_s4 (
    .F(n440_8),
    .I0(w_bus_wdata[3]),
    .I1(vdp_r17_reg_num[3]),
    .I2(w_bus_address[1]) 
);
defparam n440_s4.INIT=8'hCA;
  LUT3 n441_s4 (
    .F(n441_8),
    .I0(w_bus_wdata[2]),
    .I1(vdp_r17_reg_num[2]),
    .I2(w_bus_address[1]) 
);
defparam n441_s4.INIT=8'hCA;
  LUT3 n442_s4 (
    .F(n442_8),
    .I0(w_bus_wdata[1]),
    .I1(vdp_r17_reg_num[1]),
    .I2(w_bus_address[1]) 
);
defparam n442_s4.INIT=8'hCA;
  LUT3 n443_s4 (
    .F(n443_8),
    .I0(w_bus_wdata[0]),
    .I1(vdp_r17_reg_num[0]),
    .I2(w_bus_address[1]) 
);
defparam n443_s4.INIT=8'hCA;
  LUT4 n1196_s1 (
    .F(n1196_4),
    .I0(w_bus_address[0]),
    .I1(vdp_p2_is_1st_byte),
    .I2(w_bus_address[1]),
    .I3(w_write) 
);
defparam n1196_s1.INIT=16'h1000;
  LUT4 n1211_s1 (
    .F(n1211_4),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_wdata[7]),
    .I2(n1211_5),
    .I3(w_write) 
);
defparam n1211_s1.INIT=16'h1000;
  LUT2 ff_rdata_en1_s3 (
    .F(ff_rdata_en1_8),
    .I0(w_vdp_enable),
    .I1(ff_rdata_en) 
);
defparam ff_rdata_en1_s3.INIT=4'hE;
  LUT4 ff_palette_we_s2 (
    .F(ff_palette_we_5),
    .I0(n174_7),
    .I1(ff_palette_wr_req),
    .I2(ff_palette_wr_ack),
    .I3(w_vdp_enable) 
);
defparam ff_palette_we_s2.INIT=16'h7D00;
  LUT4 vdp_p1_data_7_s2 (
    .F(vdp_p1_data_7_6),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]),
    .I3(w_write) 
);
defparam vdp_p1_data_7_s2.INIT=16'hE000;
  LUT4 vdpregwrpulse_s4 (
    .F(vdpregwrpulse_8),
    .I0(vdpregwrpulse_9),
    .I1(vdpregwrpulse_10),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam vdpregwrpulse_s4.INIT=16'h40FF;
  LUT4 vdp_vram_rd_req_s3 (
    .F(vdp_vram_rd_req_5),
    .I0(w_read),
    .I1(n1226_5),
    .I2(w_bus_wdata[6]),
    .I3(n1211_4) 
);
defparam vdp_vram_rd_req_s3.INIT=16'h8F88;
  LUT3 vdp_r16_pal_num_3_s4 (
    .F(vdp_r16_pal_num_3_8),
    .I0(n1319_5),
    .I1(n1249_5),
    .I2(n1196_4) 
);
defparam vdp_r16_pal_num_3_s4.INIT=8'hF8;
  LUT4 vdp_r17_reg_num_5_s4 (
    .F(vdp_r17_reg_num_5_8),
    .I0(w_write),
    .I1(vdp_r17_inc_reg_num),
    .I2(vdp_r17_reg_num_5_9),
    .I3(n1273_9) 
);
defparam vdp_r17_reg_num_5_s4.INIT=16'hFF80;
  LUT4 vdp_p2_is_1st_byte_s5 (
    .F(vdp_p2_is_1st_byte_10),
    .I0(n1249_5),
    .I1(n1319_5),
    .I2(n1189_5),
    .I3(w_write) 
);
defparam vdp_p2_is_1st_byte_s5.INIT=16'hF888;
  LUT2 n174_s2 (
    .F(n174_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam n174_s2.INIT=4'h6;
  LUT3 n972_s1 (
    .F(n972_4),
    .I0(vdp_r17_reg_num[4]),
    .I1(n973_6),
    .I2(vdp_r17_reg_num[5]) 
);
defparam n972_s1.INIT=8'h78;
  LUT2 n975_s1 (
    .F(n975_4),
    .I0(vdp_r17_reg_num[0]),
    .I1(vdp_r17_reg_num[1]) 
);
defparam n975_s1.INIT=4'h8;
  LUT2 n994_s1 (
    .F(n994_4),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_r16_pal_num[1]) 
);
defparam n994_s1.INIT=4'h8;
  LUT4 n2563_s1 (
    .F(n2563_4),
    .I0(vdp_r15_status_reg_num[3]),
    .I1(vdp_r15_status_reg_num[1]),
    .I2(vdp_r15_status_reg_num[2]),
    .I3(vdp_r15_status_reg_num[0]) 
);
defparam n2563_s1.INIT=16'h4000;
  LUT2 n2921_s2 (
    .F(n2921_5),
    .I0(vdp_reg_ptr[4]),
    .I1(vdpregwrpulse) 
);
defparam n2921_s2.INIT=4'h4;
  LUT3 n1235_s3 (
    .F(n1235_6),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]) 
);
defparam n1235_s3.INIT=8'h40;
  LUT3 n1238_s2 (
    .F(n1238_5),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]) 
);
defparam n1238_s2.INIT=8'h10;
  LUT3 n1244_s2 (
    .F(n1244_5),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]) 
);
defparam n1244_s2.INIT=8'h10;
  LUT3 n1249_s2 (
    .F(n1249_5),
    .I0(vdp_reg_ptr[3]),
    .I1(w_write_4),
    .I2(n1235_7) 
);
defparam n1249_s2.INIT=8'h10;
  LUT4 n1274_s2 (
    .F(n1274_5),
    .I0(vdp_reg_ptr[5]),
    .I1(w_write_4),
    .I2(vdp_reg_ptr[3]),
    .I3(n2921_5) 
);
defparam n1274_s2.INIT=16'h1000;
  LUT4 n1296_s2 (
    .F(n1296_5),
    .I0(vdp_reg_ptr[5]),
    .I1(vdp_reg_ptr[3]),
    .I2(w_write_4),
    .I3(n2921_5) 
);
defparam n1296_s2.INIT=16'h0100;
  LUT3 n1319_s2 (
    .F(n1319_5),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]) 
);
defparam n1319_s2.INIT=8'h01;
  LUT2 n1189_s2 (
    .F(n1189_5),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n1189_s2.INIT=4'h4;
  LUT2 n1211_s2 (
    .F(n1211_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n1211_s2.INIT=4'h4;
  LUT2 n1226_s2 (
    .F(n1226_5),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n1226_s2.INIT=4'h1;
  LUT4 vdpregwrpulse_s5 (
    .F(vdpregwrpulse_9),
    .I0(vdp_r17_reg_num[1]),
    .I1(vdp_r17_reg_num[0]),
    .I2(w_bus_address[1]),
    .I3(vdpregwrpulse_11) 
);
defparam vdpregwrpulse_s5.INIT=16'h4000;
  LUT4 vdpregwrpulse_s6 (
    .F(vdpregwrpulse_10),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_wdata[7]),
    .I2(w_bus_address[1]),
    .I3(w_bus_address[0]) 
);
defparam vdpregwrpulse_s6.INIT=16'hF400;
  LUT2 vdp_r17_reg_num_5_s5 (
    .F(vdp_r17_reg_num_5_9),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam vdp_r17_reg_num_5_s5.INIT=4'h8;
  LUT3 n1235_s4 (
    .F(n1235_7),
    .I0(vdp_reg_ptr[5]),
    .I1(vdp_reg_ptr[4]),
    .I2(vdpregwrpulse) 
);
defparam n1235_s4.INIT=8'h40;
  LUT4 vdpregwrpulse_s7 (
    .F(vdpregwrpulse_11),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[5]),
    .I3(vdp_r17_reg_num[4]) 
);
defparam vdpregwrpulse_s7.INIT=16'h0100;
  LUT4 n1329_s2 (
    .F(n1329_6),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1329_s2.INIT=16'h4000;
  LUT4 n1208_s3 (
    .F(n1208_7),
    .I0(n1274_5),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[1]),
    .I3(vdp_reg_ptr[2]) 
);
defparam n1208_s3.INIT=16'h2000;
  LUT4 n1296_s3 (
    .F(n1296_7),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1296_s3.INIT=16'h4000;
  LUT4 n1278_s3 (
    .F(n1278_7),
    .I0(n1274_5),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(vdp_reg_ptr[2]) 
);
defparam n1278_s3.INIT=16'h2000;
  LUT4 n1335_s2 (
    .F(n1335_6),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1335_s2.INIT=16'h1000;
  LUT4 n1286_s3 (
    .F(n1286_7),
    .I0(n1274_5),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[1]),
    .I3(vdp_reg_ptr[2]) 
);
defparam n1286_s3.INIT=16'h0200;
  LUT3 n993_s2 (
    .F(n993_6),
    .I0(vdp_r16_pal_num[2]),
    .I1(vdp_r16_pal_num[0]),
    .I2(vdp_r16_pal_num[1]) 
);
defparam n993_s2.INIT=8'h80;
  LUT4 n1189_s3 (
    .F(n1189_7),
    .I0(vdp_p2_is_1st_byte),
    .I1(w_bus_address[0]),
    .I2(w_bus_address[1]),
    .I3(w_write) 
);
defparam n1189_s3.INIT=16'h2000;
  LUT3 vdp_p1_is_1st_byte_s4 (
    .F(vdp_p1_is_1st_byte_10),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(w_write_4) 
);
defparam vdp_p1_is_1st_byte_s4.INIT=8'h40;
  LUT4 n1244_s3 (
    .F(n1244_7),
    .I0(w_write_4),
    .I1(vdp_reg_ptr[3]),
    .I2(n1235_7),
    .I3(n1244_5) 
);
defparam n1244_s3.INIT=16'h4000;
  LUT4 n1238_s3 (
    .F(n1238_7),
    .I0(w_write_4),
    .I1(vdp_reg_ptr[3]),
    .I2(n1235_7),
    .I3(n1238_5) 
);
defparam n1238_s3.INIT=16'h4000;
  LUT4 n1235_s5 (
    .F(n1235_9),
    .I0(w_write_4),
    .I1(vdp_reg_ptr[3]),
    .I2(n1235_7),
    .I3(n1235_6) 
);
defparam n1235_s5.INIT=16'h4000;
  LUT4 n1307_s2 (
    .F(n1307_6),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1296_5) 
);
defparam n1307_s2.INIT=16'h4000;
  LUT4 n1294_s2 (
    .F(n1294_6),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1274_5) 
);
defparam n1294_s2.INIT=16'h4000;
  LUT4 n1321_s2 (
    .F(n1321_6),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1296_5) 
);
defparam n1321_s2.INIT=16'h8000;
  LUT4 n1274_s3 (
    .F(n1274_7),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1274_5) 
);
defparam n1274_s3.INIT=16'h8000;
  LUT4 n1249_s4 (
    .F(n1249_8),
    .I0(n1249_5),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[1]),
    .I3(vdp_reg_ptr[2]) 
);
defparam n1249_s4.INIT=16'h8000;
  LUT4 n2921_s3 (
    .F(n2921_7),
    .I0(w_write_4),
    .I1(vdp_reg_ptr[5]),
    .I2(vdp_reg_ptr[4]),
    .I3(vdpregwrpulse) 
);
defparam n2921_s3.INIT=16'h0400;
  LUT3 n974_s2 (
    .F(n974_6),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[0]),
    .I2(vdp_r17_reg_num[1]) 
);
defparam n974_s2.INIT=8'h80;
  LUT4 n973_s2 (
    .F(n973_6),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[0]),
    .I3(vdp_r17_reg_num[1]) 
);
defparam n973_s2.INIT=16'h8000;
  LUT3 n1164_s4 (
    .F(n1164_10),
    .I0(w_bus_write),
    .I1(w_write_4),
    .I2(vdp_p1_is_1st_byte) 
);
defparam n1164_s4.INIT=8'h4F;
  LUT4 n1341_s2 (
    .F(n1341_6),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1296_5) 
);
defparam n1341_s2.INIT=16'h1000;
  LUT4 n1304_s2 (
    .F(n1304_6),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1274_5) 
);
defparam n1304_s2.INIT=16'h1000;
  LUT4 n1265_s2 (
    .F(n1265_6),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1249_5) 
);
defparam n1265_s2.INIT=16'h1000;
  LUT4 n1348_s2 (
    .F(n1348_6),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1296_5) 
);
defparam n1348_s2.INIT=16'h1000;
  LUT4 n1315_s2 (
    .F(n1315_6),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1274_5) 
);
defparam n1315_s2.INIT=16'h1000;
  LUT4 n1273_s4 (
    .F(n1273_9),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1249_5) 
);
defparam n1273_s4.INIT=16'h1000;
  LUT4 n1355_s2 (
    .F(n1355_6),
    .I0(n1296_5),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[1]),
    .I3(vdp_reg_ptr[2]) 
);
defparam n1355_s2.INIT=16'h0002;
  LUT4 n1319_s3 (
    .F(n1319_7),
    .I0(n1274_5),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[1]),
    .I3(vdp_reg_ptr[2]) 
);
defparam n1319_s3.INIT=16'h0002;
  LUT2 n70_s2 (
    .F(n70_6),
    .I0(slot_reset_n_d),
    .I1(w_vdp_enable) 
);
defparam n70_s2.INIT=4'h7;
  LUT4 n1226_s4 (
    .F(n1226_9),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam n1226_s4.INIT=16'h1000;
  LUT3 n984_s7 (
    .F(n984_13),
    .I0(vdp_p2_is_1st_byte),
    .I1(w_bus_write),
    .I2(w_write_4) 
);
defparam n984_s7.INIT=8'h7F;
  LUT3 vdp_reg_ptr_5_s3 (
    .F(vdp_reg_ptr_5_8),
    .I0(w_bus_write),
    .I1(w_write_4),
    .I2(vdpregwrpulse_10) 
);
defparam vdp_reg_ptr_5_s3.INIT=8'h80;
  LUT4 n996_s1 (
    .F(n996_5),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_p1_data[0]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam n996_s1.INIT=16'h5CCC;
  LUT4 n977_s2 (
    .F(n977_6),
    .I0(vdp_p1_data[0]),
    .I1(vdp_r17_reg_num[0]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam n977_s2.INIT=16'h3AAA;
  LUT4 n972_s2 (
    .F(n972_6),
    .I0(n972_4),
    .I1(vdp_p1_data[5]),
    .I2(w_bus_write),
    .I3(w_write_4) 
);
defparam n972_s2.INIT=16'hACCC;
  LUT2 n1203_s4 (
    .F(n1203_8),
    .I0(n2949_5),
    .I1(ff_palette_wr_ack) 
);
defparam n1203_s4.INIT=4'h6;
  LUT4 n2949_s1 (
    .F(n2949_5),
    .I0(ff_palette_wr_ack),
    .I1(ff_palette_wr_req),
    .I2(w_vdp_enable),
    .I3(n174_7) 
);
defparam n2949_s1.INIT=16'h6000;
  LUT2 n1167_s3 (
    .F(n1167_7),
    .I0(n3500_5),
    .I1(w_vdpcmd_tr_clr_ack) 
);
defparam n1167_s3.INIT=4'h6;
  LUT3 n1234_s6 (
    .F(n1234_12),
    .I0(w_vdp_enable),
    .I1(n756_7),
    .I2(w_vram_write_ack) 
);
defparam n1234_s6.INIT=8'h78;
  LUT4 n1371_s5 (
    .F(n1371_11),
    .I0(w_vdpcmd_reg_write_ack),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdp_enable),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1371_s5.INIT=16'h9F60;
  DFFR ff_rdata_en2_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(ff_rdata_en1),
    .CLK(w_video_clk),
    .RESET(n70_6) 
);
  DFFRE reg_r1_disp_on_s0 (
    .Q(reg_r1_disp_on_Z),
    .D(ff_r1_disp_on),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r0_disp_mode_3_s0 (
    .Q(reg_r0_disp_mode[3]),
    .D(ff_r0_disp_mode[3]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r0_disp_mode_2_s0 (
    .Q(reg_r0_disp_mode[2]),
    .D(ff_r0_disp_mode[2]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r0_disp_mode_1_s0 (
    .Q(reg_r0_disp_mode[1]),
    .D(ff_r0_disp_mode[1]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r1_disp_mode_1_s0 (
    .Q(reg_r1_disp_mode[1]),
    .D(ff_r1_disp_mode[1]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r1_disp_mode_0_s0 (
    .Q(reg_r1_disp_mode[0]),
    .D(ff_r1_disp_mode[0]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_7_s0 (
    .Q(reg_r26_h_scroll_Z[7]),
    .D(ff_r26_h_scroll[7]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_6_s0 (
    .Q(reg_r26_h_scroll_Z[6]),
    .D(ff_r26_h_scroll[6]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_5_s0 (
    .Q(reg_r26_h_scroll_Z[5]),
    .D(ff_r26_h_scroll[5]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_4_s0 (
    .Q(reg_r26_h_scroll_Z[4]),
    .D(ff_r26_h_scroll[4]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r26_h_scroll_3_s0 (
    .Q(reg_r26_h_scroll_Z[3]),
    .D(ff_r26_h_scroll[3]),
    .CLK(w_video_clk),
    .CE(n1607_5),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_6_s0 (
    .Q(reg_r2_pattern_name_Z_6),
    .D(ff_r2_pt_nam_addr[6]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_3_s0 (
    .Q(reg_r2_pattern_name_Z_3),
    .D(ff_r2_pt_nam_addr[3]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_2_s0 (
    .Q(reg_r2_pattern_name_Z_2),
    .D(ff_r2_pt_nam_addr[2]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_1_s0 (
    .Q(reg_r2_pattern_name_Z_1),
    .D(ff_r2_pt_nam_addr[1]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE reg_r2_pattern_name_0_s0 (
    .Q(reg_r2_pattern_name_Z_0),
    .D(ff_r2_pt_nam_addr[0]),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_palette_we_s0 (
    .Q(w_palette_we),
    .D(n174_7),
    .CLK(w_video_clk),
    .CE(ff_palette_we_5),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_7_s0 (
    .Q(vdp_p1_data[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_6_s0 (
    .Q(vdp_p1_data[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_5_s0 (
    .Q(vdp_p1_data[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_4_s0 (
    .Q(vdp_p1_data[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_3_s0 (
    .Q(vdp_p1_data[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_2_s0 (
    .Q(vdp_p1_data[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_1_s0 (
    .Q(vdp_p1_data[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFRE vdp_p1_data_0_s0 (
    .Q(vdp_p1_data[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(vdp_p1_data_7_6),
    .RESET(n36_6) 
);
  DFFSE vdp_p2_is_1st_byte_s0 (
    .Q(vdp_p2_is_1st_byte),
    .D(n984_13),
    .CLK(w_video_clk),
    .CE(vdp_p2_is_1st_byte_10),
    .SET(n36_6) 
);
  DFFRE vdpregwrpulse_s0 (
    .Q(vdpregwrpulse),
    .D(w_write),
    .CLK(w_video_clk),
    .CE(vdpregwrpulse_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_5_s0 (
    .Q(vdp_reg_ptr[5]),
    .D(n438_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_4_s0 (
    .Q(vdp_reg_ptr[4]),
    .D(n439_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_3_s0 (
    .Q(vdp_reg_ptr[3]),
    .D(n440_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_2_s0 (
    .Q(vdp_reg_ptr[2]),
    .D(n441_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_1_s0 (
    .Q(vdp_reg_ptr[1]),
    .D(n442_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_reg_ptr_0_s0 (
    .Q(vdp_reg_ptr[0]),
    .D(n443_8),
    .CLK(w_video_clk),
    .CE(vdp_reg_ptr_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wr_req_s0 (
    .Q(w_vram_write_req),
    .D(n1234_13),
    .CLK(w_video_clk),
    .CE(n1226_9),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_16_s0 (
    .Q(w_vram_address_cpu[16]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1208_7),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_15_s0 (
    .Q(w_vram_address_cpu[15]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1208_7),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_14_s0 (
    .Q(w_vram_address_cpu[14]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1208_7),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_13_s0 (
    .Q(w_vram_address_cpu[13]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_12_s0 (
    .Q(w_vram_address_cpu[12]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_11_s0 (
    .Q(w_vram_address_cpu[11]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_10_s0 (
    .Q(w_vram_address_cpu[10]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_9_s0 (
    .Q(w_vram_address_cpu[9]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_8_s0 (
    .Q(w_vram_address_cpu[8]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_7_s0 (
    .Q(w_vram_address_cpu[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_6_s0 (
    .Q(w_vram_address_cpu[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_5_s0 (
    .Q(w_vram_address_cpu[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_4_s0 (
    .Q(w_vram_address_cpu[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_3_s0 (
    .Q(w_vram_address_cpu[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_2_s0 (
    .Q(w_vram_address_cpu[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_1_s0 (
    .Q(w_vram_address_cpu[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_address_cpu_0_s0 (
    .Q(w_vram_address_cpu[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1211_4),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_7_s0 (
    .Q(w_vram_wdata_cpu[7]),
    .D(w_bus_wdata[7]),
    .CLK(w_video_clk),
    .CE(n1226_9),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_6_s0 (
    .Q(w_vram_wdata_cpu[6]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n1226_9),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_5_s0 (
    .Q(w_vram_wdata_cpu[5]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n1226_9),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_4_s0 (
    .Q(w_vram_wdata_cpu[4]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n1226_9),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_3_s0 (
    .Q(w_vram_wdata_cpu[3]),
    .D(w_bus_wdata[3]),
    .CLK(w_video_clk),
    .CE(n1226_9),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_2_s0 (
    .Q(w_vram_wdata_cpu[2]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1226_9),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_1_s0 (
    .Q(w_vram_wdata_cpu[1]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1226_9),
    .RESET(n36_6) 
);
  DFFRE vdp_vram_wdata_cpu_0_s0 (
    .Q(w_vram_wdata_cpu[0]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1226_9),
    .RESET(n36_6) 
);
  DFFRE ff_r0_disp_mode_3_s0 (
    .Q(ff_r0_disp_mode[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1355_6),
    .RESET(n36_6) 
);
  DFFRE ff_r0_disp_mode_2_s0 (
    .Q(ff_r0_disp_mode[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1355_6),
    .RESET(n36_6) 
);
  DFFRE ff_r0_disp_mode_1_s0 (
    .Q(ff_r0_disp_mode[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1355_6),
    .RESET(n36_6) 
);
  DFFRE ff_r1_disp_mode_1_s0 (
    .Q(ff_r1_disp_mode[1]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1348_6),
    .RESET(n36_6) 
);
  DFFRE ff_r1_disp_mode_0_s0 (
    .Q(ff_r1_disp_mode[0]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1348_6),
    .RESET(n36_6) 
);
  DFFRE reg_r1_sp_size_s0 (
    .Q(reg_r1_sp_size_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1348_6),
    .RESET(n36_6) 
);
  DFFRE reg_r1_sp_zoom_s0 (
    .Q(reg_r1_sp_zoom_Z),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1348_6),
    .RESET(n36_6) 
);
  DFFRE reg_r1_bl_clks_s0 (
    .Q(reg_r1_bl_clks_Z),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1348_6),
    .RESET(n36_6) 
);
  DFFRE ff_r1_disp_on_s0 (
    .Q(ff_r1_disp_on),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1348_6),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_6_s0 (
    .Q(ff_r2_pt_nam_addr[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1341_6),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_3_s0 (
    .Q(ff_r2_pt_nam_addr[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1341_6),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_2_s0 (
    .Q(ff_r2_pt_nam_addr[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1341_6),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_1_s0 (
    .Q(ff_r2_pt_nam_addr[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1341_6),
    .RESET(n36_6) 
);
  DFFRE ff_r2_pt_nam_addr_0_s0 (
    .Q(ff_r2_pt_nam_addr[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1341_6),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_5_s0 (
    .Q(reg_r4_pattern_generator_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1335_6),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_2_s0 (
    .Q(reg_r4_pattern_generator_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1335_6),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_1_s0 (
    .Q(reg_r4_pattern_generator_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1335_6),
    .RESET(n36_6) 
);
  DFFRE reg_r4_pattern_generator_0_s0 (
    .Q(reg_r4_pattern_generator_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1335_6),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_7_s0 (
    .Q(reg_r12_blink_mode_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1286_7),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_6_s0 (
    .Q(reg_r12_blink_mode_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1286_7),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_5_s0 (
    .Q(reg_r12_blink_mode_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1286_7),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_4_s0 (
    .Q(reg_r12_blink_mode_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1286_7),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_3_s0 (
    .Q(reg_r12_blink_mode_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1286_7),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_2_s0 (
    .Q(reg_r12_blink_mode_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1286_7),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_1_s0 (
    .Q(reg_r12_blink_mode_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1286_7),
    .RESET(n36_6) 
);
  DFFRE reg_r12_blink_mode_0_s0 (
    .Q(reg_r12_blink_mode_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1286_7),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_7_s0 (
    .Q(reg_r13_blink_period_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1278_7),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_6_s0 (
    .Q(reg_r13_blink_period_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1278_7),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_5_s0 (
    .Q(reg_r13_blink_period_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1278_7),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_4_s0 (
    .Q(reg_r13_blink_period_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1278_7),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_3_s0 (
    .Q(reg_r13_blink_period_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1278_7),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_2_s0 (
    .Q(reg_r13_blink_period_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1278_7),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_1_s0 (
    .Q(reg_r13_blink_period_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1278_7),
    .RESET(n36_6) 
);
  DFFRE reg_r13_blink_period_0_s0 (
    .Q(reg_r13_blink_period_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1278_7),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_5_s0 (
    .Q(reg_r6_sp_gen_addr_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1329_6),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_3_s0 (
    .Q(reg_r6_sp_gen_addr_Z_3),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1329_6),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_2_s0 (
    .Q(reg_r6_sp_gen_addr_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1329_6),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_1_s0 (
    .Q(reg_r6_sp_gen_addr_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1329_6),
    .RESET(n36_6) 
);
  DFFRE reg_r6_sp_gen_addr_0_s0 (
    .Q(reg_r6_sp_gen_addr_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1329_6),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_7_s0 (
    .Q(reg_r7_frame_col_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1321_6),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_6_s0 (
    .Q(reg_r7_frame_col_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1321_6),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_5_s0 (
    .Q(reg_r7_frame_col_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1321_6),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_4_s0 (
    .Q(reg_r7_frame_col_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1321_6),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_3_s0 (
    .Q(reg_r7_frame_col_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1321_6),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_2_s0 (
    .Q(reg_r7_frame_col_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1321_6),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_1_s0 (
    .Q(reg_r7_frame_col_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1321_6),
    .RESET(n36_6) 
);
  DFFRE reg_r7_frame_col_0_s0 (
    .Q(reg_r7_frame_col_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1321_6),
    .RESET(n36_6) 
);
  DFFRE reg_r8_sp_off_s0 (
    .Q(reg_r8_sp_off_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1319_7),
    .RESET(n36_6) 
);
  DFFRE reg_r8_col0_on_s0 (
    .Q(reg_r8_col0_on_Z),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1319_7),
    .RESET(n36_6) 
);
  DFFRE reg_r9_pal_mode_s0 (
    .Q(reg_r9_pal_mode_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1315_6),
    .RESET(n36_6) 
);
  DFFRE reg_r9_interlace_mode_s0 (
    .Q(reg_r9_interlace_mode_Z),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1315_6),
    .RESET(n36_6) 
);
  DFFRE reg_r9_y_dots_s0 (
    .Q(reg_r9_y_dots_Z),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1315_6),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_10_s0 (
    .Q(reg_r10r3_color_Z_10),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1304_6),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_7_s0 (
    .Q(reg_r10r3_color_Z_7),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1307_6),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_6_s0 (
    .Q(reg_r10r3_color_Z_6),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1307_6),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_5_s0 (
    .Q(reg_r10r3_color_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1307_6),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_4_s0 (
    .Q(reg_r10r3_color_Z_4),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1307_6),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_3_s0 (
    .Q(reg_r10r3_color_Z_3),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1307_6),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_2_s0 (
    .Q(reg_r10r3_color_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1307_6),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_1_s0 (
    .Q(reg_r10r3_color_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1307_6),
    .RESET(n36_6) 
);
  DFFRE reg_r10r3_color_0_s0 (
    .Q(reg_r10r3_color_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1307_6),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_9_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_9),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1294_6),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_7_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_7),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1296_7),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_6_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_6),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1296_7),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_5_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_5),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1296_7),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_4_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_4),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1296_7),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_3_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_3),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1296_7),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_2_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_2),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1296_7),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_1_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_1),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1296_7),
    .RESET(n36_6) 
);
  DFFRE reg_r11r5_sp_atr_addr_0_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z_0),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1296_7),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_3_s0 (
    .Q(vdp_r15_status_reg_num[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1274_7),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_2_s0 (
    .Q(vdp_r15_status_reg_num[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1274_7),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_1_s0 (
    .Q(vdp_r15_status_reg_num[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1274_7),
    .RESET(n36_6) 
);
  DFFRE vdp_r15_status_reg_num_0_s0 (
    .Q(vdp_r15_status_reg_num[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1274_7),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_3_s0 (
    .Q(vdp_r16_pal_num[3]),
    .D(n993_3),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_2_s0 (
    .Q(vdp_r16_pal_num[2]),
    .D(n994_3),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_1_s0 (
    .Q(vdp_r16_pal_num[1]),
    .D(n995_3),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r16_pal_num_0_s0 (
    .Q(vdp_r16_pal_num[0]),
    .D(n996_5),
    .CLK(w_video_clk),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_5_s0 (
    .Q(vdp_r17_reg_num[5]),
    .D(n972_6),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_4_s0 (
    .Q(vdp_r17_reg_num[4]),
    .D(n973_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_3_s0 (
    .Q(vdp_r17_reg_num[3]),
    .D(n974_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_2_s0 (
    .Q(vdp_r17_reg_num[2]),
    .D(n975_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_1_s0 (
    .Q(vdp_r17_reg_num[1]),
    .D(n976_3),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_reg_num_0_s0 (
    .Q(vdp_r17_reg_num[0]),
    .D(n977_6),
    .CLK(w_video_clk),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n36_6) 
);
  DFFRE vdp_r17_inc_reg_num_s0 (
    .Q(vdp_r17_inc_reg_num),
    .D(n1273_10),
    .CLK(w_video_clk),
    .CE(n1273_9),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_3_s0 (
    .Q(reg_r18_adj[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1265_6),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_2_s0 (
    .Q(reg_r18_adj[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1265_6),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_1_s0 (
    .Q(reg_r18_adj[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1265_6),
    .RESET(n36_6) 
);
  DFFRE reg_r18_vert_0_s0 (
    .Q(reg_r18_adj[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1265_6),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_3_s0 (
    .Q(reg_r18_adj[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1265_6),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_2_s0 (
    .Q(reg_r18_adj[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1265_6),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_1_s0 (
    .Q(reg_r18_adj[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1265_6),
    .RESET(n36_6) 
);
  DFFRE reg_r18_horz_0_s0 (
    .Q(reg_r18_adj[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1265_6),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_7_s0 (
    .Q(reg_r23_vstart_line_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n1249_8),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_6_s0 (
    .Q(reg_r23_vstart_line_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1249_8),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_5_s0 (
    .Q(reg_r23_vstart_line_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n1249_8),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_4_s0 (
    .Q(reg_r23_vstart_line_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1249_8),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_3_s0 (
    .Q(reg_r23_vstart_line_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1249_8),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_2_s0 (
    .Q(reg_r23_vstart_line_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1249_8),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_1_s0 (
    .Q(reg_r23_vstart_line_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1249_8),
    .RESET(n36_6) 
);
  DFFRE reg_r23_vstart_line_0_s0 (
    .Q(reg_r23_vstart_line_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1249_8),
    .RESET(n36_6) 
);
  DFFRE reg_r25_cmd_s0 (
    .Q(reg_r25_cmd_Z),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n1244_7),
    .RESET(n36_6) 
);
  DFFRE reg_r25_yae_s0 (
    .Q(reg_r25_yae_Z),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1244_7),
    .RESET(n36_6) 
);
  DFFRE reg_r25_yjk_s0 (
    .Q(reg_r25_yjk_Z),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1244_7),
    .RESET(n36_6) 
);
  DFFRE reg_r25_msk_s0 (
    .Q(reg_r25_msk_Z),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1244_7),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_7_s0 (
    .Q(ff_r26_h_scroll[7]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n1238_7),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_6_s0 (
    .Q(ff_r26_h_scroll[6]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n1238_7),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_5_s0 (
    .Q(ff_r26_h_scroll[5]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1238_7),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_4_s0 (
    .Q(ff_r26_h_scroll[4]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1238_7),
    .RESET(n36_6) 
);
  DFFRE ff_r26_h_scroll_3_s0 (
    .Q(ff_r26_h_scroll[3]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1238_7),
    .RESET(n36_6) 
);
  DFFRE reg_r27_h_scroll_2_s0 (
    .Q(reg_r27_h_scroll_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n1235_9),
    .RESET(n36_6) 
);
  DFFRE reg_r27_h_scroll_1_s0 (
    .Q(reg_r27_h_scroll_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n1235_9),
    .RESET(n36_6) 
);
  DFFRE reg_r27_h_scroll_0_s0 (
    .Q(reg_r27_h_scroll_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n1235_9),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_3_s0 (
    .Q(w_vdpcmd_reg_num[3]),
    .D(vdp_reg_ptr[3]),
    .CLK(w_video_clk),
    .CE(n2921_7),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_2_s0 (
    .Q(w_vdpcmd_reg_num[2]),
    .D(vdp_reg_ptr[2]),
    .CLK(w_video_clk),
    .CE(n2921_7),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_1_s0 (
    .Q(w_vdpcmd_reg_num[1]),
    .D(vdp_reg_ptr[1]),
    .CLK(w_video_clk),
    .CE(n2921_7),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_num_0_s0 (
    .Q(w_vdpcmd_reg_num[0]),
    .D(vdp_reg_ptr[0]),
    .CLK(w_video_clk),
    .CE(n2921_7),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_7_s0 (
    .Q(w_vdpcmd_reg_data[7]),
    .D(vdp_p1_data[7]),
    .CLK(w_video_clk),
    .CE(n2921_7),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_6_s0 (
    .Q(w_vdpcmd_reg_data[6]),
    .D(vdp_p1_data[6]),
    .CLK(w_video_clk),
    .CE(n2921_7),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_5_s0 (
    .Q(w_vdpcmd_reg_data[5]),
    .D(vdp_p1_data[5]),
    .CLK(w_video_clk),
    .CE(n2921_7),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_4_s0 (
    .Q(w_vdpcmd_reg_data[4]),
    .D(vdp_p1_data[4]),
    .CLK(w_video_clk),
    .CE(n2921_7),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_3_s0 (
    .Q(w_vdpcmd_reg_data[3]),
    .D(vdp_p1_data[3]),
    .CLK(w_video_clk),
    .CE(n2921_7),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_2_s0 (
    .Q(w_vdpcmd_reg_data[2]),
    .D(vdp_p1_data[2]),
    .CLK(w_video_clk),
    .CE(n2921_7),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_1_s0 (
    .Q(w_vdpcmd_reg_data[1]),
    .D(vdp_p1_data[1]),
    .CLK(w_video_clk),
    .CE(n2921_7),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_data_0_s0 (
    .Q(w_vdpcmd_reg_data[0]),
    .D(vdp_p1_data[0]),
    .CLK(w_video_clk),
    .CE(n2921_7),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_reg_wr_req_s0 (
    .Q(w_vdpcmd_reg_write_req),
    .D(n1371_12),
    .CLK(w_video_clk),
    .CE(n2921_7),
    .RESET(n36_6) 
);
  DFFRE vdp_cmd_tr_clr_req_s0 (
    .Q(w_vdpcmd_tr_clr_req),
    .D(n1167_10),
    .CLK(w_video_clk),
    .CE(n2563_3),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_r_2_s0 (
    .Q(w_palette_wdata_r[4]),
    .D(w_bus_wdata[6]),
    .CLK(w_video_clk),
    .CE(n1189_7),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_r_1_s0 (
    .Q(w_palette_wdata_r[3]),
    .D(w_bus_wdata[5]),
    .CLK(w_video_clk),
    .CE(n1189_7),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_r_0_s0 (
    .Q(w_palette_wdata_r[2]),
    .D(w_bus_wdata[4]),
    .CLK(w_video_clk),
    .CE(n1189_7),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_b_2_s0 (
    .Q(w_palette_wdata_b[4]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1189_7),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_b_1_s0 (
    .Q(w_palette_wdata_b[3]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1189_7),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_b_0_s0 (
    .Q(w_palette_wdata_b[2]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1189_7),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_g_2_s0 (
    .Q(w_palette_wdata_g[4]),
    .D(w_bus_wdata[2]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_g_1_s0 (
    .Q(w_palette_wdata_g[3]),
    .D(w_bus_wdata[1]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_data_g_0_s0 (
    .Q(w_palette_wdata_g[2]),
    .D(w_bus_wdata[0]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_wr_req_s0 (
    .Q(ff_palette_wr_req),
    .D(n1203_11),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_3_s0 (
    .Q(w_palette_wr_address[3]),
    .D(vdp_r16_pal_num[3]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_2_s0 (
    .Q(w_palette_wr_address[2]),
    .D(vdp_r16_pal_num[2]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_1_s0 (
    .Q(w_palette_wr_address[1]),
    .D(vdp_r16_pal_num[1]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_palette_address_0_s0 (
    .Q(w_palette_wr_address[0]),
    .D(vdp_r16_pal_num[0]),
    .CLK(w_video_clk),
    .CE(n1196_4),
    .RESET(n36_6) 
);
  DFFRE ff_rdata_en_s0 (
    .Q(ff_rdata_en),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_read),
    .RESET(n2034_4) 
);
  DFFRE ff_rdata_en1_s1 (
    .Q(ff_rdata_en1),
    .D(ff_rdata_en),
    .CLK(w_video_clk),
    .CE(ff_rdata_en1_8),
    .RESET(n36_6) 
);
defparam ff_rdata_en1_s1.INIT=1'b0;
  DFFRE vdp_vram_rd_req_s1 (
    .Q(w_vram_rd_req),
    .D(n915_12),
    .CLK(w_video_clk),
    .CE(vdp_vram_rd_req_5),
    .RESET(n36_6) 
);
defparam vdp_vram_rd_req_s1.INIT=1'b0;
  DFFSE vdp_p1_is_1st_byte_s1 (
    .Q(vdp_p1_is_1st_byte),
    .D(n1164_10),
    .CLK(w_video_clk),
    .CE(vdp_p1_is_1st_byte_10),
    .SET(n36_6) 
);
  DFFR vdp_vram_addr_set_req_s5 (
    .Q(w_vram_addr_set_req),
    .D(n914_15),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam vdp_vram_addr_set_req_s5.INIT=1'b0;
  DFFR ff_palette_wr_ack_s2 (
    .Q(ff_palette_wr_ack),
    .D(n1203_8),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_palette_wr_ack_s2.INIT=1'b0;
  INV n1273_s5 (
    .O(n1273_10),
    .I(vdp_p1_data[7]) 
);
  INV n1234_s7 (
    .O(n1234_13),
    .I(w_vram_write_ack) 
);
  INV n1203_s6 (
    .O(n1203_11),
    .I(ff_palette_wr_ack) 
);
  INV n1371_s6 (
    .O(n1371_12),
    .I(w_vdpcmd_reg_write_ack) 
);
  INV n1167_s5 (
    .O(n1167_10),
    .I(w_vdpcmd_tr_clr_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_register */
module vdp_command (
  w_video_clk,
  n36_6,
  n918_10,
  w_vdp_enable,
  w_vdp_mode_is_highres,
  slot_reset_n_d,
  w_vdpcmd_tr_clr_req,
  w_vdpcmd_reg_write_req,
  w_vdpcmd_vram_read_ack,
  n1413_9,
  reg_r25_cmd_Z,
  n73_7,
  w_vdpcmd_vram_write_ack,
  n1371_11,
  n1167_7,
  n272_4,
  n1413_13,
  w_vdpcmd_reg_data,
  w_vdpcmd_vram_rdata,
  ff_pre_x_cnt_start1,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  w_vdpcmd_reg_num,
  ff_vram_wr_req,
  \vdp_command_processor.maxxmask_1_6 ,
  n190_5,
  n313_5,
  n1976_6,
  ff_vram_wdata_7_12,
  n318_10,
  w_vdpcmd_reg_write_ack,
  w_vdpcmd_tr_clr_ack,
  n3500_5,
  n2386_12,
  w_vdpcmd_vram_wdata,
  w_vdpcmd_vram_address_0,
  w_vdpcmd_vram_address_1,
  w_vdpcmd_vram_address_2,
  w_vdpcmd_vram_address_3,
  w_vdpcmd_vram_address_4,
  w_vdpcmd_vram_address_5,
  w_vdpcmd_vram_address_6,
  w_vdpcmd_vram_address_7,
  w_vdpcmd_vram_address_8,
  w_vdpcmd_vram_address_9,
  w_vdpcmd_vram_address_10,
  w_vdpcmd_vram_address_11,
  w_vdpcmd_vram_address_12,
  w_vdpcmd_vram_address_13,
  w_vdpcmd_vram_address_14,
  w_vdpcmd_vram_address_16,
  w_current_vdp_command_c
)
;
input w_video_clk;
input n36_6;
input n918_10;
input w_vdp_enable;
input w_vdp_mode_is_highres;
input slot_reset_n_d;
input w_vdpcmd_tr_clr_req;
input w_vdpcmd_reg_write_req;
input w_vdpcmd_vram_read_ack;
input n1413_9;
input reg_r25_cmd_Z;
input n73_7;
input w_vdpcmd_vram_write_ack;
input n1371_11;
input n1167_7;
input n272_4;
input n1413_13;
input [7:0] w_vdpcmd_reg_data;
input [7:0] w_vdpcmd_vram_rdata;
input [5:5] ff_pre_x_cnt_start1;
input [3:1] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
input [3:0] w_vdpcmd_reg_num;
output ff_vram_wr_req;
output \vdp_command_processor.maxxmask_1_6 ;
output n190_5;
output n313_5;
output n1976_6;
output ff_vram_wdata_7_12;
output n318_10;
output w_vdpcmd_reg_write_ack;
output w_vdpcmd_tr_clr_ack;
output n3500_5;
output n2386_12;
output [7:0] w_vdpcmd_vram_wdata;
output w_vdpcmd_vram_address_0;
output w_vdpcmd_vram_address_1;
output w_vdpcmd_vram_address_2;
output w_vdpcmd_vram_address_3;
output w_vdpcmd_vram_address_4;
output w_vdpcmd_vram_address_5;
output w_vdpcmd_vram_address_6;
output w_vdpcmd_vram_address_7;
output w_vdpcmd_vram_address_8;
output w_vdpcmd_vram_address_9;
output w_vdpcmd_vram_address_10;
output w_vdpcmd_vram_address_11;
output w_vdpcmd_vram_address_12;
output w_vdpcmd_vram_address_13;
output w_vdpcmd_vram_address_14;
output w_vdpcmd_vram_address_16;
output [7:4] w_current_vdp_command_c;
wire n1331_21;
wire n305_6;
wire n305_7;
wire n306_6;
wire n306_7;
wire n172_3;
wire n173_3;
wire n174_3;
wire n175_3;
wire n176_3;
wire n177_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n190_3;
wire n215_3;
wire n216_3;
wire n217_3;
wire n218_3;
wire n246_3;
wire n311_3;
wire n312_3;
wire n313_3;
wire n314_3;
wire n1805_3;
wire n1806_3;
wire n1808_3;
wire n1810_3;
wire n1811_3;
wire n1812_3;
wire n1967_3;
wire n1969_3;
wire n1970_3;
wire n1971_3;
wire n1972_3;
wire n1973_3;
wire n1974_3;
wire n1975_3;
wire n1976_3;
wire n1977_3;
wire n1978_3;
wire n1979_3;
wire n1980_3;
wire n1981_3;
wire n1982_3;
wire n1983_3;
wire n1527_33;
wire n1528_28;
wire n1529_28;
wire n1530_28;
wire n1531_28;
wire n1532_28;
wire n1533_28;
wire n1534_28;
wire n1535_32;
wire n1536_30;
wire n1537_30;
wire n1538_30;
wire n1539_30;
wire n1540_30;
wire n1542_30;
wire n1543_32;
wire n1544_30;
wire n1545_30;
wire n1546_30;
wire n1547_30;
wire n1548_30;
wire n1549_30;
wire n1551_30;
wire n1552_31;
wire n1553_40;
wire n1554_34;
wire n1555_30;
wire n1556_29;
wire n1557_29;
wire n1558_29;
wire n1559_29;
wire n1560_29;
wire n1561_29;
wire n1562_29;
wire n1563_30;
wire n1575_25;
wire n1576_25;
wire n1577_25;
wire n1578_25;
wire n1579_25;
wire n1580_25;
wire n1581_25;
wire n1582_25;
wire n1583_25;
wire n1584_23;
wire n1585_22;
wire n1586_22;
wire n1587_22;
wire n1588_22;
wire n1589_22;
wire n1590_22;
wire n1591_22;
wire n1592_22;
wire n1593_22;
wire n1594_22;
wire n1595_22;
wire n1596_22;
wire n1597_22;
wire n1598_22;
wire n1599_22;
wire n1600_22;
wire n1601_22;
wire n1602_22;
wire ff_r34r35_sy_9_6;
wire ff_r34r35_sy_7_6;
wire ff_r42r43_ny_9_6;
wire ff_r42r43_ny_7_6;
wire ff_r46_cmr_7_5;
wire ff_vdpcmd_start_6;
wire ff_s2_tr_6;
wire ff_r38r39_dy_9_8;
wire ff_r38r39_dy_7_8;
wire ff_s8s9_sx_tmp_9_10;
wire ff_dx_tmp_9_10;
wire ff_nx_tmp_9_10;
wire ff_vram_wdata_7_8;
wire ff_state_0_12;
wire ff_state_2_12;
wire n1788_16;
wire n1574_29;
wire n1518_27;
wire n1790_12;
wire n1789_11;
wire n1787_11;
wire n318_7;
wire n317_7;
wire n316_7;
wire n315_7;
wire n171_6;
wire n1646_8;
wire n225_6;
wire ff_r44_clr_7_10;
wire ff_r44_clr_3_10;
wire ff_r44_clr_1_10;
wire n3494_4;
wire n172_4;
wire n190_4;
wire n190_6;
wire n311_5;
wire n312_5;
wire n313_4;
wire n313_6;
wire n314_4;
wire n1804_4;
wire n1805_4;
wire n1808_4;
wire n1809_4;
wire n1811_4;
wire n1967_4;
wire n1967_5;
wire n1969_4;
wire n1970_4;
wire n1971_4;
wire n1972_4;
wire n1973_4;
wire n1974_4;
wire n1975_4;
wire n1976_4;
wire n1977_5;
wire n1978_5;
wire n1979_5;
wire n1980_5;
wire n1981_5;
wire n1982_5;
wire n1983_4;
wire n1983_5;
wire n1527_34;
wire n1527_35;
wire n1531_29;
wire n1535_33;
wire n1535_34;
wire n1535_36;
wire n1536_31;
wire n1536_32;
wire n1536_33;
wire n1536_34;
wire n1537_31;
wire n1537_32;
wire n1537_33;
wire n1537_34;
wire n1538_31;
wire n1538_32;
wire n1538_34;
wire n1539_31;
wire n1539_32;
wire n1539_33;
wire n1539_34;
wire n1540_31;
wire n1540_32;
wire n1540_33;
wire n1540_34;
wire n1541_31;
wire n1541_32;
wire n1542_31;
wire n1542_33;
wire n1543_33;
wire n1543_34;
wire n1543_35;
wire n1544_31;
wire n1544_32;
wire n1545_31;
wire n1545_32;
wire n1545_33;
wire n1546_31;
wire n1546_33;
wire n1547_31;
wire n1547_32;
wire n1548_31;
wire n1548_32;
wire n1549_31;
wire n1549_32;
wire n1550_31;
wire n1550_32;
wire n1551_31;
wire n1551_32;
wire n1552_32;
wire n1552_33;
wire n1554_35;
wire n1555_31;
wire n1555_32;
wire n1556_30;
wire n1556_31;
wire n1557_30;
wire n1557_31;
wire n1557_32;
wire n1558_30;
wire n1558_31;
wire n1559_30;
wire n1559_31;
wire n1560_30;
wire n1560_31;
wire n1561_30;
wire n1561_31;
wire n1562_30;
wire n1562_31;
wire n1563_31;
wire n1563_32;
wire n1575_26;
wire n1575_27;
wire n1576_26;
wire n1577_26;
wire n1578_26;
wire n1579_26;
wire n1580_26;
wire n1581_26;
wire n1582_26;
wire n1583_26;
wire n2299_5;
wire ff_vram_wr_req_7;
wire ff_vram_wr_req_8;
wire ff_r34r35_sy_9_7;
wire ff_r34r35_sy_9_9;
wire ff_r34r35_sy_7_7;
wire ff_vram_rd_req_8;
wire \vdp_command_processor.ff_initializing_8 ;
wire ff_s2_tr_7;
wire \vdp_command_processor.ff_current_y_9_8 ;
wire ff_r38r39_dy_9_9;
wire ff_r38r39_dy_9_11;
wire ff_r38r39_dy_7_9;
wire ff_s8s9_sx_tmp_10_11;
wire ff_s8s9_sx_tmp_10_12;
wire ff_dx_tmp_9_11;
wire ff_nx_tmp_9_11;
wire ff_nx_tmp_9_12;
wire ff_state_1_12;
wire ff_state_1_13;
wire ff_state_0_13;
wire n1788_18;
wire n1788_19;
wire n1790_13;
wire n1790_14;
wire n1789_13;
wire n1789_14;
wire n1787_12;
wire n1787_13;
wire n1787_14;
wire n1646_9;
wire n192_8;
wire ff_r44_clr_7_11;
wire ff_r44_clr_7_12;
wire ff_r44_clr_7_13;
wire ff_r44_clr_3_11;
wire ff_r44_clr_1_11;
wire ff_r44_clr_1_13;
wire n172_5;
wire n1806_5;
wire n1535_37;
wire n1535_38;
wire n1535_39;
wire n1535_40;
wire n1535_41;
wire n1535_43;
wire n1535_44;
wire n1536_35;
wire n1536_37;
wire n1536_38;
wire n1536_39;
wire n1536_41;
wire n1536_42;
wire n1536_43;
wire n1537_35;
wire n1537_36;
wire n1537_37;
wire n1537_38;
wire n1537_39;
wire n1537_41;
wire n1537_42;
wire n1538_35;
wire n1538_36;
wire n1538_37;
wire n1538_38;
wire n1539_36;
wire n1539_37;
wire n1540_36;
wire n1541_33;
wire n1541_34;
wire n1542_34;
wire n1543_36;
wire n1543_37;
wire n1544_33;
wire n1545_34;
wire n1546_34;
wire n1546_35;
wire n1546_36;
wire n1546_37;
wire n1547_33;
wire n1548_33;
wire n1549_33;
wire n1552_34;
wire n1555_33;
wire n1555_34;
wire n1556_32;
wire n1556_33;
wire n1557_33;
wire n1557_34;
wire n1558_32;
wire n1558_33;
wire n1559_32;
wire n1559_33;
wire n1560_32;
wire n1561_32;
wire n1561_33;
wire n1562_32;
wire n1562_33;
wire n1563_33;
wire ff_r34r35_sy_9_11;
wire ff_r46_cmr_7_9;
wire ff_r46_cmr_7_10;
wire ff_s2_tr_8;
wire ff_r38r39_dy_9_12;
wire ff_r38r39_dy_9_14;
wire ff_s8s9_sx_tmp_10_14;
wire ff_nx_tmp_9_13;
wire ff_vram_wdata_7_14;
wire ff_vram_wdata_7_16;
wire ff_vram_wdata_7_17;
wire ff_state_1_14;
wire ff_state_1_16;
wire ff_state_0_14;
wire n1788_20;
wire n1788_22;
wire n1788_24;
wire n1790_16;
wire n1789_15;
wire n1789_17;
wire n1789_18;
wire n1787_15;
wire n1787_16;
wire n1787_17;
wire n1535_45;
wire n1535_46;
wire n1535_47;
wire n1535_50;
wire n1535_51;
wire n1535_52;
wire n1536_44;
wire n1536_46;
wire n1536_47;
wire n1536_48;
wire n1536_49;
wire n1536_50;
wire n1537_43;
wire n1537_44;
wire n1537_45;
wire n1537_46;
wire n1537_47;
wire n1537_48;
wire n1538_39;
wire n1538_40;
wire n1539_39;
wire n1539_40;
wire n1540_38;
wire n1541_35;
wire n1542_35;
wire n1575_29;
wire ff_r34r35_sy_9_12;
wire ff_r34r35_sy_9_13;
wire ff_r34r35_sy_9_14;
wire ff_nx_tmp_9_14;
wire ff_vram_wdata_7_18;
wire ff_vram_wdata_7_19;
wire n1788_25;
wire n1788_26;
wire n1788_28;
wire n1788_29;
wire n1790_17;
wire n1790_18;
wire n1790_19;
wire n1789_19;
wire n1789_20;
wire n1535_53;
wire n1535_54;
wire n1535_56;
wire n1535_58;
wire n1535_59;
wire n1536_51;
wire n1536_52;
wire n1536_53;
wire n1537_49;
wire n1537_50;
wire n1537_51;
wire n1538_41;
wire n1538_42;
wire n1538_43;
wire ff_r34r35_sy_9_15;
wire ff_r34r35_sy_9_17;
wire ff_r34r35_sy_9_18;
wire ff_vram_wdata_7_20;
wire ff_vram_wdata_7_21;
wire ff_vram_wdata_7_22;
wire n1788_30;
wire n1788_31;
wire n1788_32;
wire n1790_20;
wire n1789_21;
wire n1536_54;
wire n1537_52;
wire ff_r34r35_sy_9_19;
wire ff_r34r35_sy_9_20;
wire ff_r34r35_sy_9_21;
wire ff_vram_wdata_7_23;
wire ff_vram_wdata_7_24;
wire ff_vram_wdata_7_25;
wire ff_vram_wdata_7_26;
wire ff_vram_wdata_7_27;
wire ff_vram_wdata_7_28;
wire ff_vram_wdata_7_29;
wire n1788_33;
wire n1789_22;
wire n1535_62;
wire ff_vram_wdata_7_31;
wire n1537_54;
wire ff_r34r35_sy_9_23;
wire n1560_35;
wire n1575_31;
wire n1786_9;
wire n1790_22;
wire n1788_35;
wire n2298_7;
wire n2255_8;
wire n2317_6;
wire n2278_7;
wire n2318_6;
wire n2280_7;
wire n2299_7;
wire n1546_39;
wire n1536_56;
wire n1535_64;
wire n1535_66;
wire n1535_68;
wire n1536_58;
wire n1540_40;
wire ff_state_1_18;
wire ff_dx_tmp_9_14;
wire ff_s8s9_sx_tmp_10_17;
wire ff_s8s9_sx_tmp_9_14;
wire ff_s8s9_sx_tmp_10_19;
wire ff_vram_rd_req_10;
wire n1789_24;
wire ff_r38r39_dy_9_17;
wire ff_vram_wdata_7_33;
wire n1788_37;
wire n1810_6;
wire n1807_6;
wire n1806_7;
wire n1535_70;
wire n1536_60;
wire n1533_31;
wire ff_r44_clr_1_16;
wire ff_vram_wdata_7_37;
wire ff_vram_wr_req_10;
wire n1555_41;
wire n189_8;
wire n196_9;
wire n191_8;
wire n192_10;
wire ff_vram_wdata_7_39;
wire ff_s8s9_sx_tmp_10_21;
wire ff_r46_cmr_7_14;
wire n1539_42;
wire n312_7;
wire n311_7;
wire n2632_7;
wire ff_r34r35_sy_9_27;
wire ff_vdpcmd_start_11;
wire n1788_39;
wire ff_s8s9_sx_tmp_9_16;
wire n1550_34;
wire n1789_26;
wire n1538_45;
wire n1535_72;
wire n1541_37;
wire n1544_38;
wire n1531_34;
wire ff_r38r39_dy_9_19;
wire ff_s2_tr_11;
wire ff_r46_cmr_7_16;
wire ff_r46_cmr_7_18;
wire n2255_10;
wire n1778_8;
wire n1779_8;
wire n1780_8;
wire n1781_8;
wire n1782_8;
wire n1783_8;
wire n1784_8;
wire n1785_8;
wire ff_state_3_12;
wire n1852_5;
wire n1851_5;
wire n1850_5;
wire n1849_5;
wire n1848_5;
wire n1847_5;
wire n1846_5;
wire n1845_5;
wire n1844_5;
wire n1843_5;
wire n1833_6;
wire n1832_6;
wire n1831_6;
wire n1830_6;
wire n1829_6;
wire n1828_6;
wire n1827_6;
wire n1826_6;
wire n1825_6;
wire n1824_6;
wire n1813_6;
wire n1809_6;
wire n1807_8;
wire n1804_6;
wire n650_10;
wire ff_r38r39_dy_9_21;
wire n2298_9;
wire n1542_37;
wire n1539_44;
wire n1540_42;
wire \vdp_command_processor.ff_initializing_14 ;
wire ff_r44_clr_1_18;
wire ff_r34r35_sy_9_29;
wire \vdp_command_processor.ff_current_y_9_10 ;
wire ff_s2_ce_10;
wire n1982_8;
wire n1976_9;
wire n1982_10;
wire n1981_7;
wire n1980_7;
wire n1979_7;
wire n1978_7;
wire n1977_7;
wire n1976_11;
wire ff_r45_mm;
wire ff_r45_eq;
wire ff_r45_dix;
wire ff_r45_diy;
wire ff_vdpcmd_start;
wire w_vdpcmd_vram_read_req;
wire ff_s2_tr;
wire ff_s2_ce;
wire \vdp_command_processor.ff_initializing ;
wire n725_1;
wire n725_2;
wire n724_1;
wire n724_2;
wire n723_1;
wire n723_2;
wire n722_1;
wire n722_2;
wire n721_1;
wire n721_2;
wire n720_1;
wire n720_2;
wire n719_1;
wire n719_2;
wire n718_1;
wire n718_2;
wire n717_1;
wire n717_2;
wire n716_1;
wire n716_2;
wire n715_1;
wire n715_0_COUT;
wire n966_1;
wire n966_2;
wire n965_1;
wire n965_2;
wire n964_1;
wire n964_2;
wire n963_1;
wire n963_2;
wire n962_1;
wire n962_2;
wire n961_1;
wire n961_2;
wire n960_1;
wire n960_2;
wire n959_1;
wire n959_2;
wire n958_1;
wire n958_2;
wire n957_1;
wire n957_0_COUT;
wire n977_1;
wire n977_2;
wire n976_1;
wire n976_2;
wire n975_1;
wire n975_2;
wire n974_1;
wire n974_2;
wire n973_1;
wire n973_2;
wire n972_1;
wire n972_2;
wire n971_1;
wire n971_2;
wire n970_1;
wire n970_2;
wire n969_1;
wire n969_2;
wire n968_1;
wire n968_0_COUT;
wire n1150_1;
wire n1150_2;
wire n1149_1;
wire n1149_2;
wire n1148_1;
wire n1148_2;
wire n1147_1;
wire n1147_2;
wire n1146_1;
wire n1146_2;
wire n1145_1;
wire n1145_2;
wire n1144_1;
wire n1144_2;
wire n1143_1;
wire n1143_2;
wire n1142_1;
wire n1142_2;
wire n1141_1;
wire n1141_0_COUT;
wire n1419_1;
wire n1419_2;
wire n1418_1;
wire n1418_2;
wire n1417_1;
wire n1417_2;
wire n1416_1;
wire n1416_2;
wire n1415_1;
wire n1415_2;
wire n1414_1;
wire n1414_2;
wire n1413_1;
wire n1413_2;
wire n1412_1;
wire n1412_2;
wire n1411_1;
wire n1411_2;
wire n1410_1;
wire n1410_0_COUT;
wire n954_2;
wire n954_3;
wire n953_2;
wire n953_3;
wire n952_2;
wire n952_3;
wire n951_2;
wire n951_3;
wire n950_2;
wire n950_3;
wire n949_2;
wire n949_3;
wire n948_2;
wire n948_3;
wire n947_2;
wire n947_3;
wire n946_2;
wire n946_3;
wire n945_2;
wire n945_3;
wire n944_2;
wire n944_0_COUT;
wire n702_1_SUM;
wire n702_3;
wire n703_1_SUM;
wire n703_3;
wire n704_1_SUM;
wire n704_3;
wire n705_1_SUM;
wire n705_3;
wire n706_1_SUM;
wire n706_3;
wire n707_1_SUM;
wire n707_3;
wire n708_1_SUM;
wire n708_3;
wire n709_1_SUM;
wire n709_3;
wire n1225_1_SUM;
wire n1225_3;
wire n1226_1_SUM;
wire n1226_3;
wire n1227_1_SUM;
wire n1227_3;
wire n1228_1_SUM;
wire n1228_3;
wire n1229_1_SUM;
wire n1229_3;
wire n1230_1_SUM;
wire n1230_3;
wire n1231_1_SUM;
wire n1231_3;
wire n1232_1_SUM;
wire n1232_3;
wire n1233_1_SUM;
wire n1233_3;
wire n1234_1_SUM;
wire n1234_3;
wire n305_9;
wire n306_9;
wire n2386_13;
wire [3:0] ff_state;
wire [8:0] ff_r32r33_sx;
wire [9:0] ff_r34r35_sy;
wire [8:0] ff_r36r37_dx;
wire [9:0] ff_r38r39_dy;
wire [9:0] ff_r40r41_nx;
wire [9:0] ff_r42r43_ny;
wire [7:0] ff_r44_clr;
wire [7:4] w_current_vdp_command;
wire [3:0] ff_r46_cmr;
wire [10:0] ff_s8s9_sx_tmp;
wire [9:0] ff_dx_tmp;
wire [9:0] ff_nx_tmp;
wire [9:0] \vdp_command_processor.ff_nx_count ;
wire [10:0] \vdp_command_processor.ff_x_count_delta ;
wire [9:9] \vdp_command_processor.ff_y_count_delta ;
wire [7:3] \vdp_command_processor.ff_col_mask ;
wire [1:0] \vdp_command_processor.ff_read_x_low ;
wire [9:0] \vdp_command_processor.ff_current_y ;
wire [8:0] \vdp_command_processor.ff_current_x ;
wire [1:0] \vdp_command_processor.maxxmask ;
wire VCC;
wire GND;
  LUT4 n1331_s16 (
    .F(n1331_21),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1331_s16.INIT=16'h040F;
  LUT3 n305_s6 (
    .F(n305_6),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n305_s6.INIT=8'hCA;
  LUT3 n305_s7 (
    .F(n305_7),
    .I0(w_vdpcmd_vram_rdata[3]),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n305_s7.INIT=8'hCA;
  LUT3 n306_s6 (
    .F(n306_6),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n306_s6.INIT=8'hCA;
  LUT3 n306_s7 (
    .F(n306_7),
    .I0(w_vdpcmd_vram_rdata[2]),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n306_s7.INIT=8'hCA;
  LUT4 n172_s0 (
    .F(n172_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[8]),
    .I2(ff_r40r41_nx[9]),
    .I3(n172_4) 
);
defparam n172_s0.INIT=16'hF888;
  LUT4 n173_s0 (
    .F(n173_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[7]),
    .I2(ff_r40r41_nx[8]),
    .I3(n172_4) 
);
defparam n173_s0.INIT=16'hF888;
  LUT4 n174_s0 (
    .F(n174_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[6]),
    .I2(ff_r40r41_nx[7]),
    .I3(n172_4) 
);
defparam n174_s0.INIT=16'hF888;
  LUT4 n175_s0 (
    .F(n175_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[5]),
    .I2(ff_r40r41_nx[6]),
    .I3(n172_4) 
);
defparam n175_s0.INIT=16'hF888;
  LUT4 n176_s0 (
    .F(n176_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[4]),
    .I2(ff_r40r41_nx[5]),
    .I3(n172_4) 
);
defparam n176_s0.INIT=16'hF888;
  LUT4 n177_s0 (
    .F(n177_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[3]),
    .I2(ff_r40r41_nx[4]),
    .I3(n172_4) 
);
defparam n177_s0.INIT=16'hF888;
  LUT4 n178_s0 (
    .F(n178_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[2]),
    .I2(ff_r40r41_nx[3]),
    .I3(n172_4) 
);
defparam n178_s0.INIT=16'hF888;
  LUT4 n179_s0 (
    .F(n179_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[2]),
    .I3(n172_4) 
);
defparam n179_s0.INIT=16'hF888;
  LUT4 n180_s0 (
    .F(n180_3),
    .I0(n191_8),
    .I1(ff_r40r41_nx[0]),
    .I2(ff_r40r41_nx[1]),
    .I3(n172_4) 
);
defparam n180_s0.INIT=16'hF888;
  LUT4 n190_s0 (
    .F(n190_3),
    .I0(n190_4),
    .I1(ff_r45_dix),
    .I2(n190_5),
    .I3(n190_6) 
);
defparam n190_s0.INIT=16'h0ECC;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(\vdp_command_processor.ff_x_count_delta [10]),
    .I1(ff_r45_dix),
    .I2(w_vdp_enable) 
);
defparam n215_s0.INIT=8'hCA;
  LUT3 n216_s0 (
    .F(n216_3),
    .I0(\vdp_command_processor.ff_x_count_delta [2]),
    .I1(n189_8),
    .I2(w_vdp_enable) 
);
defparam n216_s0.INIT=8'hCA;
  LUT3 n217_s0 (
    .F(n217_3),
    .I0(\vdp_command_processor.ff_x_count_delta [1]),
    .I1(n190_3),
    .I2(w_vdp_enable) 
);
defparam n217_s0.INIT=8'hCA;
  LUT3 n218_s0 (
    .F(n218_3),
    .I0(\vdp_command_processor.ff_x_count_delta [0]),
    .I1(n191_8),
    .I2(w_vdp_enable) 
);
defparam n218_s0.INIT=8'hCA;
  LUT3 n246_s0 (
    .F(n246_3),
    .I0(\vdp_command_processor.ff_y_count_delta [9]),
    .I1(ff_r45_diy),
    .I2(w_vdp_enable) 
);
defparam n246_s0.INIT=8'hCA;
  LUT2 n311_s0 (
    .F(n311_3),
    .I0(n311_7),
    .I1(n311_5) 
);
defparam n311_s0.INIT=4'hE;
  LUT2 n312_s0 (
    .F(n312_3),
    .I0(n312_7),
    .I1(n312_5) 
);
defparam n312_s0.INIT=4'hE;
  LUT4 n313_s0 (
    .F(n313_3),
    .I0(n313_4),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(n313_5),
    .I3(n313_6) 
);
defparam n313_s0.INIT=16'hCCAC;
  LUT4 n314_s0 (
    .F(n314_3),
    .I0(n314_4),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(n313_5),
    .I3(n313_6) 
);
defparam n314_s0.INIT=16'hCCAC;
  LUT4 n1805_s0 (
    .F(n1805_3),
    .I0(w_vdpcmd_reg_data[0]),
    .I1(ff_r42r43_ny[8]),
    .I2(n1805_4),
    .I3(n3494_4) 
);
defparam n1805_s0.INIT=16'hAA3C;
  LUT4 n1806_s0 (
    .F(n1806_3),
    .I0(w_vdpcmd_reg_data[7]),
    .I1(ff_r42r43_ny[7]),
    .I2(n1806_7),
    .I3(n3494_4) 
);
defparam n1806_s0.INIT=16'hAA3C;
  LUT4 n1808_s0 (
    .F(n1808_3),
    .I0(w_vdpcmd_reg_data[5]),
    .I1(ff_r42r43_ny[5]),
    .I2(n1808_4),
    .I3(n3494_4) 
);
defparam n1808_s0.INIT=16'hAA3C;
  LUT4 n1810_s0 (
    .F(n1810_3),
    .I0(w_vdpcmd_reg_data[3]),
    .I1(ff_r42r43_ny[3]),
    .I2(n1810_6),
    .I3(n3494_4) 
);
defparam n1810_s0.INIT=16'hAA3C;
  LUT4 n1811_s0 (
    .F(n1811_3),
    .I0(w_vdpcmd_reg_data[2]),
    .I1(ff_r42r43_ny[2]),
    .I2(n1811_4),
    .I3(n3494_4) 
);
defparam n1811_s0.INIT=16'hAA3C;
  LUT4 n1812_s0 (
    .F(n1812_3),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]),
    .I3(n3494_4) 
);
defparam n1812_s0.INIT=16'hAAC3;
  LUT4 n1967_s0 (
    .F(n1967_3),
    .I0(n1584_23),
    .I1(n1585_22),
    .I2(n1967_4),
    .I3(n1967_5) 
);
defparam n1967_s0.INIT=16'hCFA0;
  LUT4 n1969_s0 (
    .F(n1969_3),
    .I0(n1586_22),
    .I1(n1587_22),
    .I2(n1967_4),
    .I3(n1969_4) 
);
defparam n1969_s0.INIT=16'hCFA0;
  LUT4 n1970_s0 (
    .F(n1970_3),
    .I0(n1587_22),
    .I1(n1588_22),
    .I2(n1967_4),
    .I3(n1970_4) 
);
defparam n1970_s0.INIT=16'hCFA0;
  LUT4 n1971_s0 (
    .F(n1971_3),
    .I0(n1588_22),
    .I1(n1589_22),
    .I2(n1967_4),
    .I3(n1971_4) 
);
defparam n1971_s0.INIT=16'hCFA0;
  LUT4 n1972_s0 (
    .F(n1972_3),
    .I0(n1589_22),
    .I1(n1590_22),
    .I2(n1967_4),
    .I3(n1972_4) 
);
defparam n1972_s0.INIT=16'hCFA0;
  LUT4 n1973_s0 (
    .F(n1973_3),
    .I0(n1590_22),
    .I1(n1591_22),
    .I2(n1967_4),
    .I3(n1973_4) 
);
defparam n1973_s0.INIT=16'hCFA0;
  LUT4 n1974_s0 (
    .F(n1974_3),
    .I0(n1591_22),
    .I1(n1592_22),
    .I2(n1967_4),
    .I3(n1974_4) 
);
defparam n1974_s0.INIT=16'hCFA0;
  LUT4 n1975_s0 (
    .F(n1975_3),
    .I0(n1593_22),
    .I1(n1592_22),
    .I2(n1967_4),
    .I3(n1975_4) 
);
defparam n1975_s0.INIT=16'hA0CF;
  LUT3 n1976_s0 (
    .F(n1976_3),
    .I0(n1976_4),
    .I1(n1976_11),
    .I2(n1976_6) 
);
defparam n1976_s0.INIT=8'hCA;
  LUT3 n1977_s0 (
    .F(n1977_3),
    .I0(n1977_7),
    .I1(n190_4),
    .I2(n1977_5) 
);
defparam n1977_s0.INIT=8'h8F;
  LUT3 n1978_s0 (
    .F(n1978_3),
    .I0(n1978_7),
    .I1(n190_4),
    .I2(n1978_5) 
);
defparam n1978_s0.INIT=8'h8F;
  LUT3 n1979_s0 (
    .F(n1979_3),
    .I0(n1979_7),
    .I1(n190_4),
    .I2(n1979_5) 
);
defparam n1979_s0.INIT=8'h8F;
  LUT3 n1980_s0 (
    .F(n1980_3),
    .I0(n1980_7),
    .I1(n190_4),
    .I2(n1980_5) 
);
defparam n1980_s0.INIT=8'h8F;
  LUT3 n1981_s0 (
    .F(n1981_3),
    .I0(n1981_7),
    .I1(n190_4),
    .I2(n1981_5) 
);
defparam n1981_s0.INIT=8'h8F;
  LUT3 n1982_s0 (
    .F(n1982_3),
    .I0(n1982_10),
    .I1(n190_4),
    .I2(n1982_5) 
);
defparam n1982_s0.INIT=8'h8F;
  LUT2 n1983_s0 (
    .F(n1983_3),
    .I0(n1983_4),
    .I1(n1983_5) 
);
defparam n1983_s0.INIT=4'hB;
  LUT4 n1527_s29 (
    .F(n1527_33),
    .I0(n1527_34),
    .I1(n1778_8),
    .I2(w_vdpcmd_vram_rdata[7]),
    .I3(n1527_35) 
);
defparam n1527_s29.INIT=16'hF444;
  LUT4 n1528_s24 (
    .F(n1528_28),
    .I0(n1527_34),
    .I1(n1779_8),
    .I2(w_vdpcmd_vram_rdata[6]),
    .I3(n1527_35) 
);
defparam n1528_s24.INIT=16'hF444;
  LUT4 n1529_s24 (
    .F(n1529_28),
    .I0(n1527_34),
    .I1(n1780_8),
    .I2(w_vdpcmd_vram_rdata[5]),
    .I3(n1527_35) 
);
defparam n1529_s24.INIT=16'hF444;
  LUT4 n1530_s24 (
    .F(n1530_28),
    .I0(n1527_34),
    .I1(n1781_8),
    .I2(w_vdpcmd_vram_rdata[4]),
    .I3(n1527_35) 
);
defparam n1530_s24.INIT=16'hF444;
  LUT4 n1531_s24 (
    .F(n1531_28),
    .I0(n1531_29),
    .I1(n1782_8),
    .I2(n311_3),
    .I3(n1531_34) 
);
defparam n1531_s24.INIT=16'hF444;
  LUT4 n1532_s24 (
    .F(n1532_28),
    .I0(n1531_29),
    .I1(n1783_8),
    .I2(n312_3),
    .I3(n1531_34) 
);
defparam n1532_s24.INIT=16'hF444;
  LUT4 n1533_s24 (
    .F(n1533_28),
    .I0(n1531_34),
    .I1(n313_3),
    .I2(w_vdpcmd_reg_data[1]),
    .I3(n1533_31) 
);
defparam n1533_s24.INIT=16'hF888;
  LUT4 n1534_s24 (
    .F(n1534_28),
    .I0(n1531_34),
    .I1(n314_3),
    .I2(w_vdpcmd_reg_data[0]),
    .I3(n1533_31) 
);
defparam n1534_s24.INIT=16'hF888;
  LUT4 n1535_s28 (
    .F(n1535_32),
    .I0(n1535_33),
    .I1(n1535_34),
    .I2(n1535_72),
    .I3(n1535_36) 
);
defparam n1535_s28.INIT=16'h10FF;
  LUT4 n1536_s26 (
    .F(n1536_30),
    .I0(n1536_31),
    .I1(n1536_32),
    .I2(n1536_33),
    .I3(n1536_34) 
);
defparam n1536_s26.INIT=16'hF4FF;
  LUT4 n1537_s26 (
    .F(n1537_30),
    .I0(n1537_31),
    .I1(n1537_32),
    .I2(n1537_33),
    .I3(n1537_34) 
);
defparam n1537_s26.INIT=16'hF2FF;
  LUT4 n1538_s26 (
    .F(n1538_30),
    .I0(n1538_31),
    .I1(n1538_32),
    .I2(n1538_45),
    .I3(n1538_34) 
);
defparam n1538_s26.INIT=16'h10FF;
  LUT4 n1539_s26 (
    .F(n1539_30),
    .I0(n1539_31),
    .I1(n1539_32),
    .I2(n1539_33),
    .I3(n1539_34) 
);
defparam n1539_s26.INIT=16'h10FF;
  LUT4 n1540_s26 (
    .F(n1540_30),
    .I0(n1540_31),
    .I1(n1540_32),
    .I2(n1540_33),
    .I3(n1540_34) 
);
defparam n1540_s26.INIT=16'h10FF;
  LUT4 n1542_s26 (
    .F(n1542_30),
    .I0(n1542_31),
    .I1(n1542_37),
    .I2(n1539_33),
    .I3(n1542_33) 
);
defparam n1542_s26.INIT=16'h1F00;
  LUT4 n1543_s26 (
    .F(n1543_32),
    .I0(n1543_33),
    .I1(ff_nx_tmp[9]),
    .I2(n1543_34),
    .I3(n1543_35) 
);
defparam n1543_s26.INIT=16'hAAC3;
  LUT2 n1544_s24 (
    .F(n1544_30),
    .I0(n1544_31),
    .I1(n1544_32) 
);
defparam n1544_s24.INIT=4'hD;
  LUT4 n1545_s24 (
    .F(n1545_30),
    .I0(n1545_31),
    .I1(n1545_32),
    .I2(n1545_33),
    .I3(ff_nx_tmp[6]) 
);
defparam n1545_s24.INIT=16'hF3FA;
  LUT4 n1546_s24 (
    .F(n1546_30),
    .I0(n1546_31),
    .I1(ff_nx_tmp[6]),
    .I2(n1546_39),
    .I3(n1546_33) 
);
defparam n1546_s24.INIT=16'h3C55;
  LUT4 n1547_s24 (
    .F(n1547_30),
    .I0(n1547_31),
    .I1(n1547_32),
    .I2(ff_nx_tmp[5]),
    .I3(n1543_35) 
);
defparam n1547_s24.INIT=16'hAAC3;
  LUT2 n1548_s24 (
    .F(n1548_30),
    .I0(n1548_31),
    .I1(n1548_32) 
);
defparam n1548_s24.INIT=4'hD;
  LUT4 n1549_s24 (
    .F(n1549_30),
    .I0(n1549_31),
    .I1(n1549_32),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1549_s24.INIT=16'hC33A;
  LUT4 n1551_s24 (
    .F(n1551_30),
    .I0(n1551_31),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n1551_32) 
);
defparam n1551_s24.INIT=16'hEABE;
  LUT4 n1552_s25 (
    .F(n1552_31),
    .I0(n1552_32),
    .I1(n1552_33),
    .I2(ff_nx_tmp[0]),
    .I3(n1543_35) 
);
defparam n1552_s25.INIT=16'h440F;
  LUT4 n1553_s30 (
    .F(n1553_40),
    .I0(n944_2),
    .I1(n715_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1553_s30.INIT=16'h0AC0;
  LUT4 n1554_s28 (
    .F(n1554_34),
    .I0(n716_1),
    .I1(ff_state[2]),
    .I2(n1554_35),
    .I3(ff_state[3]) 
);
defparam n1554_s28.INIT=16'hF088;
  LUT4 n1555_s26 (
    .F(n1555_30),
    .I0(ff_state[2]),
    .I1(n946_2),
    .I2(n1555_31),
    .I3(n1555_32) 
);
defparam n1555_s26.INIT=16'h004F;
  LUT4 n1556_s25 (
    .F(n1556_29),
    .I0(n1556_30),
    .I1(n947_2),
    .I2(ff_state[2]),
    .I3(n1556_31) 
);
defparam n1556_s25.INIT=16'hFC0A;
  LUT4 n1557_s25 (
    .F(n1557_29),
    .I0(ff_state[2]),
    .I1(n1557_30),
    .I2(n1557_31),
    .I3(n1557_32) 
);
defparam n1557_s25.INIT=16'hEE0F;
  LUT4 n1558_s25 (
    .F(n1558_29),
    .I0(ff_state[2]),
    .I1(n949_2),
    .I2(n1558_30),
    .I3(n1558_31) 
);
defparam n1558_s25.INIT=16'h004F;
  LUT4 n1559_s25 (
    .F(n1559_29),
    .I0(n1559_30),
    .I1(n950_2),
    .I2(ff_state[2]),
    .I3(n1559_31) 
);
defparam n1559_s25.INIT=16'hFC0A;
  LUT4 n1560_s25 (
    .F(n1560_29),
    .I0(ff_state[2]),
    .I1(n951_2),
    .I2(n1560_30),
    .I3(n1560_31) 
);
defparam n1560_s25.INIT=16'h4F4A;
  LUT4 n1561_s25 (
    .F(n1561_29),
    .I0(ff_state[2]),
    .I1(n952_2),
    .I2(n1561_30),
    .I3(n1561_31) 
);
defparam n1561_s25.INIT=16'h004F;
  LUT4 n1562_s25 (
    .F(n1562_29),
    .I0(ff_state[2]),
    .I1(n953_2),
    .I2(n1562_30),
    .I3(n1562_31) 
);
defparam n1562_s25.INIT=16'h4F4A;
  LUT4 n1563_s26 (
    .F(n1563_30),
    .I0(n1563_31),
    .I1(n954_2),
    .I2(ff_state[2]),
    .I3(n1563_32) 
);
defparam n1563_s26.INIT=16'h0AFC;
  LUT3 n1575_s21 (
    .F(n1575_25),
    .I0(n1575_26),
    .I1(ff_dx_tmp[8]),
    .I2(n1575_27) 
);
defparam n1575_s21.INIT=8'hCA;
  LUT3 n1576_s21 (
    .F(n1576_25),
    .I0(n1576_26),
    .I1(ff_dx_tmp[7]),
    .I2(n1575_27) 
);
defparam n1576_s21.INIT=8'hCA;
  LUT3 n1577_s21 (
    .F(n1577_25),
    .I0(n1577_26),
    .I1(ff_dx_tmp[6]),
    .I2(n1575_27) 
);
defparam n1577_s21.INIT=8'hCA;
  LUT3 n1578_s21 (
    .F(n1578_25),
    .I0(n1578_26),
    .I1(ff_dx_tmp[5]),
    .I2(n1575_27) 
);
defparam n1578_s21.INIT=8'hCA;
  LUT3 n1579_s21 (
    .F(n1579_25),
    .I0(n1579_26),
    .I1(ff_dx_tmp[4]),
    .I2(n1575_27) 
);
defparam n1579_s21.INIT=8'hCA;
  LUT3 n1580_s21 (
    .F(n1580_25),
    .I0(n1580_26),
    .I1(ff_dx_tmp[3]),
    .I2(n1575_27) 
);
defparam n1580_s21.INIT=8'hCA;
  LUT3 n1581_s21 (
    .F(n1581_25),
    .I0(n1581_26),
    .I1(ff_dx_tmp[2]),
    .I2(n1575_27) 
);
defparam n1581_s21.INIT=8'hCA;
  LUT3 n1582_s21 (
    .F(n1582_25),
    .I0(n1582_26),
    .I1(ff_dx_tmp[1]),
    .I2(n1575_27) 
);
defparam n1582_s21.INIT=8'hCA;
  LUT3 n1583_s21 (
    .F(n1583_25),
    .I0(n1583_26),
    .I1(ff_dx_tmp[0]),
    .I2(n1575_27) 
);
defparam n1583_s21.INIT=8'hCA;
  LUT3 n1584_s19 (
    .F(n1584_23),
    .I0(ff_r34r35_sy[9]),
    .I1(ff_r38r39_dy[9]),
    .I2(ff_state[3]) 
);
defparam n1584_s19.INIT=8'hCA;
  LUT3 n1585_s18 (
    .F(n1585_22),
    .I0(ff_r34r35_sy[8]),
    .I1(ff_r38r39_dy[8]),
    .I2(ff_state[3]) 
);
defparam n1585_s18.INIT=8'hCA;
  LUT3 n1586_s18 (
    .F(n1586_22),
    .I0(ff_r34r35_sy[7]),
    .I1(ff_r38r39_dy[7]),
    .I2(ff_state[3]) 
);
defparam n1586_s18.INIT=8'hCA;
  LUT3 n1587_s18 (
    .F(n1587_22),
    .I0(ff_r34r35_sy[6]),
    .I1(ff_r38r39_dy[6]),
    .I2(ff_state[3]) 
);
defparam n1587_s18.INIT=8'hCA;
  LUT3 n1588_s18 (
    .F(n1588_22),
    .I0(ff_r34r35_sy[5]),
    .I1(ff_r38r39_dy[5]),
    .I2(ff_state[3]) 
);
defparam n1588_s18.INIT=8'hCA;
  LUT3 n1589_s18 (
    .F(n1589_22),
    .I0(ff_r34r35_sy[4]),
    .I1(ff_r38r39_dy[4]),
    .I2(ff_state[3]) 
);
defparam n1589_s18.INIT=8'hCA;
  LUT3 n1590_s18 (
    .F(n1590_22),
    .I0(ff_r34r35_sy[3]),
    .I1(ff_r38r39_dy[3]),
    .I2(ff_state[3]) 
);
defparam n1590_s18.INIT=8'hCA;
  LUT3 n1591_s18 (
    .F(n1591_22),
    .I0(ff_r34r35_sy[2]),
    .I1(ff_r38r39_dy[2]),
    .I2(ff_state[3]) 
);
defparam n1591_s18.INIT=8'hCA;
  LUT3 n1592_s18 (
    .F(n1592_22),
    .I0(ff_r34r35_sy[1]),
    .I1(ff_r38r39_dy[1]),
    .I2(ff_state[3]) 
);
defparam n1592_s18.INIT=8'hCA;
  LUT3 n1593_s18 (
    .F(n1593_22),
    .I0(ff_r34r35_sy[0]),
    .I1(ff_r38r39_dy[0]),
    .I2(ff_state[3]) 
);
defparam n1593_s18.INIT=8'hCA;
  LUT3 n1594_s18 (
    .F(n1594_22),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_dx_tmp[8]),
    .I2(ff_state[3]) 
);
defparam n1594_s18.INIT=8'hCA;
  LUT3 n1595_s18 (
    .F(n1595_22),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_dx_tmp[7]),
    .I2(ff_state[3]) 
);
defparam n1595_s18.INIT=8'hCA;
  LUT3 n1596_s18 (
    .F(n1596_22),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_dx_tmp[6]),
    .I2(ff_state[3]) 
);
defparam n1596_s18.INIT=8'hCA;
  LUT3 n1597_s18 (
    .F(n1597_22),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_dx_tmp[5]),
    .I2(ff_state[3]) 
);
defparam n1597_s18.INIT=8'hCA;
  LUT3 n1598_s18 (
    .F(n1598_22),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_dx_tmp[4]),
    .I2(ff_state[3]) 
);
defparam n1598_s18.INIT=8'hCA;
  LUT3 n1599_s18 (
    .F(n1599_22),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_dx_tmp[3]),
    .I2(ff_state[3]) 
);
defparam n1599_s18.INIT=8'hCA;
  LUT3 n1600_s18 (
    .F(n1600_22),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_dx_tmp[2]),
    .I2(ff_state[3]) 
);
defparam n1600_s18.INIT=8'hCA;
  LUT3 n1601_s18 (
    .F(n1601_22),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_dx_tmp[1]),
    .I2(ff_state[3]) 
);
defparam n1601_s18.INIT=8'hCA;
  LUT3 n1602_s18 (
    .F(n1602_22),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_dx_tmp[0]),
    .I2(ff_state[3]) 
);
defparam n1602_s18.INIT=8'hCA;
  LUT2 \vdp_command_processor.maxxmask_1_s2  (
    .F(\vdp_command_processor.maxxmask_1_6 ),
    .I0(slot_reset_n_d),
    .I1(w_vdp_enable) 
);
defparam \vdp_command_processor.maxxmask_1_s2 .INIT=4'h8;
  LUT4 ff_r34r35_sy_9_s2 (
    .F(ff_r34r35_sy_9_6),
    .I0(ff_r34r35_sy_9_7),
    .I1(ff_r34r35_sy_9_29),
    .I2(n2298_9),
    .I3(ff_r34r35_sy_9_9) 
);
defparam ff_r34r35_sy_9_s2.INIT=16'hF888;
  LUT4 ff_r34r35_sy_7_s2 (
    .F(ff_r34r35_sy_7_6),
    .I0(ff_r34r35_sy_9_7),
    .I1(ff_r34r35_sy_9_29),
    .I2(n2298_9),
    .I3(ff_r34r35_sy_7_7) 
);
defparam ff_r34r35_sy_7_s2.INIT=16'hF888;
  LUT3 ff_r42r43_ny_9_s2 (
    .F(ff_r42r43_ny_9_6),
    .I0(ff_r34r35_sy_9_9),
    .I1(n2255_10),
    .I2(ff_r34r35_sy_9_29) 
);
defparam ff_r42r43_ny_9_s2.INIT=8'hF8;
  LUT3 ff_r42r43_ny_7_s2 (
    .F(ff_r42r43_ny_7_6),
    .I0(n2255_10),
    .I1(ff_r34r35_sy_7_7),
    .I2(ff_r34r35_sy_9_29) 
);
defparam ff_r42r43_ny_7_s2.INIT=8'hF8;
  LUT4 ff_r46_cmr_7_s3 (
    .F(ff_r46_cmr_7_5),
    .I0(ff_r46_cmr_7_18),
    .I1(ff_r46_cmr_7_14),
    .I2(ff_r46_cmr_7_16),
    .I3(w_vdp_enable) 
);
defparam ff_r46_cmr_7_s3.INIT=16'hF800;
  LUT4 ff_vdpcmd_start_s2 (
    .F(ff_vdpcmd_start_6),
    .I0(ff_r46_cmr_7_18),
    .I1(ff_vdpcmd_start_11),
    .I2(ff_r46_cmr_7_16),
    .I3(w_vdp_enable) 
);
defparam ff_vdpcmd_start_s2.INIT=16'hF800;
  LUT3 ff_s2_tr_s2 (
    .F(ff_s2_tr_6),
    .I0(ff_s2_tr_7),
    .I1(n1646_8),
    .I2(w_vdp_enable) 
);
defparam ff_s2_tr_s2.INIT=8'hB0;
  LUT4 ff_r38r39_dy_9_s3 (
    .F(ff_r38r39_dy_9_8),
    .I0(ff_r38r39_dy_9_9),
    .I1(ff_vram_wr_req_7),
    .I2(ff_r38r39_dy_9_21),
    .I3(ff_r38r39_dy_9_11) 
);
defparam ff_r38r39_dy_9_s3.INIT=16'h000E;
  LUT2 ff_r38r39_dy_7_s3 (
    .F(ff_r38r39_dy_7_8),
    .I0(ff_r38r39_dy_9_11),
    .I1(ff_r38r39_dy_7_9) 
);
defparam ff_r38r39_dy_7_s3.INIT=4'h4;
  LUT4 ff_s8s9_sx_tmp_9_s5 (
    .F(ff_s8s9_sx_tmp_9_10),
    .I0(ff_s8s9_sx_tmp_9_14),
    .I1(ff_s8s9_sx_tmp_10_11),
    .I2(ff_s8s9_sx_tmp_9_16),
    .I3(ff_s8s9_sx_tmp_10_12) 
);
defparam ff_s8s9_sx_tmp_9_s5.INIT=16'h0B00;
  LUT4 ff_dx_tmp_9_s5 (
    .F(ff_dx_tmp_9_10),
    .I0(\vdp_command_processor.ff_initializing_8 ),
    .I1(ff_dx_tmp_9_11),
    .I2(ff_vram_wr_req_7),
    .I3(ff_s8s9_sx_tmp_9_16) 
);
defparam ff_dx_tmp_9_s5.INIT=16'h30B0;
  LUT3 ff_nx_tmp_9_s5 (
    .F(ff_nx_tmp_9_10),
    .I0(ff_s8s9_sx_tmp_9_16),
    .I1(ff_nx_tmp_9_11),
    .I2(ff_nx_tmp_9_12) 
);
defparam ff_nx_tmp_9_s5.INIT=8'h40;
  LUT4 ff_vram_wdata_7_s5 (
    .F(ff_vram_wdata_7_8),
    .I0(ff_vram_wdata_7_39),
    .I1(n1546_33),
    .I2(ff_vram_wdata_7_33),
    .I3(ff_vram_wdata_7_31) 
);
defparam ff_vram_wdata_7_s5.INIT=16'h0B00;
  LUT2 ff_state_0_s7 (
    .F(ff_state_0_12),
    .I0(ff_state_0_13),
    .I1(ff_state_1_13) 
);
defparam ff_state_0_s7.INIT=4'h4;
  LUT4 ff_state_2_s8 (
    .F(ff_state_2_12),
    .I0(ff_vdpcmd_start),
    .I1(ff_vdpcmd_start_11),
    .I2(n3494_4),
    .I3(ff_state_0_12) 
);
defparam ff_state_2_s8.INIT=16'hFB00;
  LUT4 n1788_s11 (
    .F(n1788_16),
    .I0(n1788_37),
    .I1(n1788_18),
    .I2(n1788_19),
    .I3(n3494_4) 
);
defparam n1788_s11.INIT=16'h00EF;
  LUT4 n1574_s23 (
    .F(n1574_29),
    .I0(n957_1),
    .I1(ff_state[3]),
    .I2(ff_dx_tmp[9]),
    .I3(n1575_27) 
);
defparam n1574_s23.INIT=16'hF088;
  LUT4 w_current_vdp_command_c_7_s0 (
    .F(w_current_vdp_command_c[7]),
    .I0(n1778_8),
    .I1(w_current_vdp_command[7]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_7_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_6_s0 (
    .F(w_current_vdp_command_c[6]),
    .I0(n1779_8),
    .I1(w_current_vdp_command[6]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_6_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_5_s0 (
    .F(w_current_vdp_command_c[5]),
    .I0(n1780_8),
    .I1(w_current_vdp_command[5]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_5_s0.INIT=16'hAC00;
  LUT4 w_current_vdp_command_c_4_s0 (
    .F(w_current_vdp_command_c[4]),
    .I0(n1781_8),
    .I1(w_current_vdp_command[4]),
    .I2(ff_r46_cmr_7_5),
    .I3(slot_reset_n_d) 
);
defparam w_current_vdp_command_c_4_s0.INIT=16'hAC00;
  LUT2 n1518_s21 (
    .F(n1518_27),
    .I0(ff_state[3]),
    .I1(ff_vdpcmd_start) 
);
defparam n1518_s21.INIT=4'h4;
  LUT4 n1790_s7 (
    .F(n1790_12),
    .I0(n1790_13),
    .I1(\vdp_command_processor.ff_initializing_8 ),
    .I2(n1790_14),
    .I3(n3494_4) 
);
defparam n1790_s7.INIT=16'h00F4;
  LUT4 n1789_s6 (
    .F(n1789_11),
    .I0(n1789_26),
    .I1(n1789_13),
    .I2(n1789_14),
    .I3(n3494_4) 
);
defparam n1789_s6.INIT=16'h00FE;
  LUT4 n1787_s6 (
    .F(n1787_11),
    .I0(n1787_12),
    .I1(n1787_13),
    .I2(n3494_4),
    .I3(n1787_14) 
);
defparam n1787_s6.INIT=16'h0B00;
  LUT2 n318_s2 (
    .F(n318_7),
    .I0(n318_10),
    .I1(w_vdpcmd_vram_rdata[4]) 
);
defparam n318_s2.INIT=4'h4;
  LUT2 n317_s2 (
    .F(n317_7),
    .I0(n318_10),
    .I1(w_vdpcmd_vram_rdata[5]) 
);
defparam n317_s2.INIT=4'h4;
  LUT2 n316_s2 (
    .F(n316_7),
    .I0(n318_10),
    .I1(w_vdpcmd_vram_rdata[6]) 
);
defparam n316_s2.INIT=4'h4;
  LUT2 n315_s2 (
    .F(n315_7),
    .I0(n318_10),
    .I1(w_vdpcmd_vram_rdata[7]) 
);
defparam n315_s2.INIT=4'h4;
  LUT2 n171_s1 (
    .F(n171_6),
    .I0(ff_r40r41_nx[9]),
    .I1(n191_8) 
);
defparam n171_s1.INIT=4'h8;
  LUT4 n1646_s3 (
    .F(n1646_8),
    .I0(n1646_9),
    .I1(w_vdpcmd_tr_clr_ack),
    .I2(w_vdpcmd_tr_clr_req),
    .I3(n3494_4) 
);
defparam n1646_s3.INIT=16'h55C3;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(w_vdp_enable),
    .I1(ff_pre_x_cnt_start1[5]) 
);
defparam n225_s1.INIT=4'hE;
  LUT3 ff_r44_clr_7_s5 (
    .F(ff_r44_clr_7_10),
    .I0(ff_r44_clr_7_11),
    .I1(ff_r44_clr_7_12),
    .I2(ff_r44_clr_7_13) 
);
defparam ff_r44_clr_7_s5.INIT=8'h10;
  LUT3 ff_r44_clr_3_s5 (
    .F(ff_r44_clr_3_10),
    .I0(ff_r44_clr_7_11),
    .I1(ff_r44_clr_7_12),
    .I2(ff_r44_clr_3_11) 
);
defparam ff_r44_clr_3_s5.INIT=8'h10;
  LUT4 ff_r44_clr_1_s5 (
    .F(ff_r44_clr_1_10),
    .I0(ff_r44_clr_1_11),
    .I1(n3494_4),
    .I2(ff_r44_clr_1_18),
    .I3(ff_r44_clr_1_13) 
);
defparam ff_r44_clr_1_s5.INIT=16'h000E;
  LUT2 n3494_s1 (
    .F(n3494_4),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack) 
);
defparam n3494_s1.INIT=4'h6;
  LUT4 n172_s1 (
    .F(n172_4),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[3]),
    .I2(n172_5),
    .I3(n190_6) 
);
defparam n172_s1.INIT=16'h6000;
  LUT3 n190_s1 (
    .F(n190_4),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[3]),
    .I2(n172_5) 
);
defparam n190_s1.INIT=8'h60;
  LUT2 n190_s2 (
    .F(n190_5),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_vdp_mode_is_highres) 
);
defparam n190_s2.INIT=4'h4;
  LUT2 n190_s3 (
    .F(n190_6),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]) 
);
defparam n190_s3.INIT=4'h8;
  LUT4 n311_s2 (
    .F(n311_5),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n192_8),
    .I2(n172_5),
    .I3(w_vdpcmd_vram_rdata[7]) 
);
defparam n311_s2.INIT=16'h1000;
  LUT4 n312_s2 (
    .F(n312_5),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n192_8),
    .I2(n172_5),
    .I3(w_vdpcmd_vram_rdata[6]) 
);
defparam n312_s2.INIT=16'h1000;
  LUT3 n313_s1 (
    .F(n313_4),
    .I0(n305_9),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(reg_r0_disp_mode[1]) 
);
defparam n313_s1.INIT=8'hCA;
  LUT2 n313_s2 (
    .F(n313_5),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]) 
);
defparam n313_s2.INIT=4'h1;
  LUT4 n313_s3 (
    .F(n313_6),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(reg_r0_disp_mode[1]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r0_disp_mode[2]) 
);
defparam n313_s3.INIT=16'hFB8F;
  LUT3 n314_s1 (
    .F(n314_4),
    .I0(n306_9),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(reg_r0_disp_mode[1]) 
);
defparam n314_s1.INIT=8'hCA;
  LUT4 n1804_s1 (
    .F(n1804_4),
    .I0(ff_r42r43_ny[7]),
    .I1(ff_r42r43_ny[8]),
    .I2(n1806_7),
    .I3(ff_r42r43_ny[9]) 
);
defparam n1804_s1.INIT=16'hEF10;
  LUT2 n1805_s1 (
    .F(n1805_4),
    .I0(ff_r42r43_ny[7]),
    .I1(n1806_7) 
);
defparam n1805_s1.INIT=4'h4;
  LUT4 n1808_s1 (
    .F(n1808_4),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[4]),
    .I3(n1811_4) 
);
defparam n1808_s1.INIT=16'h0100;
  LUT4 n1809_s1 (
    .F(n1809_4),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(n1811_4),
    .I3(ff_r42r43_ny[4]) 
);
defparam n1809_s1.INIT=16'hEF10;
  LUT2 n1811_s1 (
    .F(n1811_4),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]) 
);
defparam n1811_s1.INIT=4'h1;
  LUT2 n1967_s1 (
    .F(n1967_4),
    .I0(ff_r46_cmr_7_18),
    .I1(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1967_s1.INIT=4'h8;
  LUT4 n1967_s2 (
    .F(n1967_5),
    .I0(\vdp_command_processor.ff_current_y [8]),
    .I1(\vdp_command_processor.ff_current_y [9]),
    .I2(n1967_4),
    .I3(n1976_6) 
);
defparam n1967_s2.INIT=16'h0CFA;
  LUT4 n1969_s1 (
    .F(n1969_4),
    .I0(\vdp_command_processor.ff_current_y [6]),
    .I1(\vdp_command_processor.ff_current_y [7]),
    .I2(n1967_4),
    .I3(n1976_6) 
);
defparam n1969_s1.INIT=16'h0CFA;
  LUT4 n1970_s1 (
    .F(n1970_4),
    .I0(\vdp_command_processor.ff_current_y [5]),
    .I1(\vdp_command_processor.ff_current_y [6]),
    .I2(n1967_4),
    .I3(n1976_6) 
);
defparam n1970_s1.INIT=16'h0CFA;
  LUT4 n1971_s1 (
    .F(n1971_4),
    .I0(\vdp_command_processor.ff_current_y [4]),
    .I1(\vdp_command_processor.ff_current_y [5]),
    .I2(n1967_4),
    .I3(n1976_6) 
);
defparam n1971_s1.INIT=16'h0CFA;
  LUT4 n1972_s1 (
    .F(n1972_4),
    .I0(\vdp_command_processor.ff_current_y [3]),
    .I1(\vdp_command_processor.ff_current_y [4]),
    .I2(n1967_4),
    .I3(n1976_6) 
);
defparam n1972_s1.INIT=16'h0CFA;
  LUT4 n1973_s1 (
    .F(n1973_4),
    .I0(\vdp_command_processor.ff_current_y [2]),
    .I1(\vdp_command_processor.ff_current_y [3]),
    .I2(n1967_4),
    .I3(n1976_6) 
);
defparam n1973_s1.INIT=16'h0CFA;
  LUT4 n1974_s1 (
    .F(n1974_4),
    .I0(\vdp_command_processor.ff_current_y [1]),
    .I1(\vdp_command_processor.ff_current_y [2]),
    .I2(n1967_4),
    .I3(n1976_6) 
);
defparam n1974_s1.INIT=16'h0CFA;
  LUT4 n1975_s1 (
    .F(n1975_4),
    .I0(\vdp_command_processor.ff_current_y [0]),
    .I1(\vdp_command_processor.ff_current_y [1]),
    .I2(n1967_4),
    .I3(n1976_6) 
);
defparam n1975_s1.INIT=16'h03F5;
  LUT3 n1976_s1 (
    .F(n1976_4),
    .I0(n1977_7),
    .I1(n1976_9),
    .I2(w_vdp_mode_is_highres) 
);
defparam n1976_s1.INIT=8'hCA;
  LUT4 n1976_s3 (
    .F(n1976_6),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(n313_5) 
);
defparam n1976_s3.INIT=16'h1800;
  LUT4 n1977_s2 (
    .F(n1977_5),
    .I0(n1976_9),
    .I1(reg_r0_disp_mode[1]),
    .I2(n1978_7),
    .I3(n318_10) 
);
defparam n1977_s2.INIT=16'hDD0F;
  LUT4 n1978_s2 (
    .F(n1978_5),
    .I0(n1977_7),
    .I1(reg_r0_disp_mode[1]),
    .I2(n1979_7),
    .I3(n318_10) 
);
defparam n1978_s2.INIT=16'hDD0F;
  LUT4 n1979_s2 (
    .F(n1979_5),
    .I0(n1978_7),
    .I1(reg_r0_disp_mode[1]),
    .I2(n1980_7),
    .I3(n318_10) 
);
defparam n1979_s2.INIT=16'hDD0F;
  LUT4 n1980_s2 (
    .F(n1980_5),
    .I0(n318_10),
    .I1(n1981_7),
    .I2(n1979_7),
    .I3(n190_5) 
);
defparam n1980_s2.INIT=16'h0BBB;
  LUT4 n1981_s2 (
    .F(n1981_5),
    .I0(n1980_7),
    .I1(reg_r0_disp_mode[1]),
    .I2(n1982_10),
    .I3(n318_10) 
);
defparam n1981_s2.INIT=16'hDD0F;
  LUT4 n1982_s2 (
    .F(n1982_5),
    .I0(n318_10),
    .I1(n1982_8),
    .I2(n1981_7),
    .I3(n190_5) 
);
defparam n1982_s2.INIT=16'h0BBB;
  LUT4 n1983_s1 (
    .F(n1983_4),
    .I0(n1602_22),
    .I1(\vdp_command_processor.ff_current_x [0]),
    .I2(n318_10),
    .I3(n1967_4) 
);
defparam n1983_s1.INIT=16'h0A0C;
  LUT4 n1983_s2 (
    .F(n1983_5),
    .I0(n1982_8),
    .I1(n190_4),
    .I2(n1982_10),
    .I3(n190_5) 
);
defparam n1983_s2.INIT=16'h0777;
  LUT4 n1527_s30 (
    .F(n1527_34),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(n192_10),
    .I2(w_vdp_enable),
    .I3(ff_s2_ce) 
);
defparam n1527_s30.INIT=16'h3500;
  LUT2 n1527_s31 (
    .F(n1527_35),
    .I0(n318_10),
    .I1(n1531_34) 
);
defparam n1527_s31.INIT=4'h4;
  LUT4 n1531_s25 (
    .F(n1531_29),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(n196_9),
    .I2(w_vdp_enable),
    .I3(ff_s2_ce) 
);
defparam n1531_s25.INIT=16'h3500;
  LUT3 n1535_s29 (
    .F(n1535_33),
    .I0(n1535_37),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n1535_38) 
);
defparam n1535_s29.INIT=8'hD0;
  LUT4 n1535_s30 (
    .F(n1535_34),
    .I0(n1535_39),
    .I1(n1535_40),
    .I2(n1535_41),
    .I3(n1535_64) 
);
defparam n1535_s30.INIT=16'hEF00;
  LUT4 n1535_s32 (
    .F(n1535_36),
    .I0(n1535_44),
    .I1(ff_r44_clr[7]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1535_s32.INIT=16'h3AF3;
  LUT4 n1536_s27 (
    .F(n1536_31),
    .I0(n1536_35),
    .I1(n1536_58),
    .I2(n1536_37),
    .I3(n1535_41) 
);
defparam n1536_s27.INIT=16'h0D00;
  LUT3 n1536_s28 (
    .F(n1536_32),
    .I0(n1536_38),
    .I1(n1536_39),
    .I2(n1536_56) 
);
defparam n1536_s28.INIT=8'h40;
  LUT4 n1536_s29 (
    .F(n1536_33),
    .I0(n1536_41),
    .I1(n1536_38),
    .I2(n1536_42),
    .I3(n1536_39) 
);
defparam n1536_s29.INIT=16'hB000;
  LUT4 n1536_s30 (
    .F(n1536_34),
    .I0(n1536_43),
    .I1(ff_r44_clr[6]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1536_s30.INIT=16'h3AF3;
  LUT4 n1537_s27 (
    .F(n1537_31),
    .I0(n1537_35),
    .I1(n1537_36),
    .I2(n1537_37),
    .I3(n1537_38) 
);
defparam n1537_s27.INIT=16'h0700;
  LUT4 n1537_s28 (
    .F(n1537_32),
    .I0(n1535_39),
    .I1(n1535_40),
    .I2(n1537_39),
    .I3(n1537_54) 
);
defparam n1537_s28.INIT=16'hEF00;
  LUT4 n1537_s29 (
    .F(n1537_33),
    .I0(n1535_40),
    .I1(n1535_39),
    .I2(n1537_37),
    .I3(n1537_41) 
);
defparam n1537_s29.INIT=16'h0100;
  LUT4 n1537_s30 (
    .F(n1537_34),
    .I0(n1537_42),
    .I1(ff_r44_clr[5]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1537_s30.INIT=16'h3AF3;
  LUT4 n1538_s27 (
    .F(n1538_31),
    .I0(n1536_35),
    .I1(n1536_58),
    .I2(n1536_37),
    .I3(n1538_35) 
);
defparam n1538_s27.INIT=16'h0D00;
  LUT2 n1538_s28 (
    .F(n1538_32),
    .I0(n318_10),
    .I1(n1538_36) 
);
defparam n1538_s28.INIT=4'h1;
  LUT4 n1538_s30 (
    .F(n1538_34),
    .I0(n1538_38),
    .I1(ff_r44_clr[4]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1538_s30.INIT=16'h3AF3;
  LUT4 n1539_s27 (
    .F(n1539_31),
    .I0(n1537_36),
    .I1(n311_3),
    .I2(n1539_42),
    .I3(n1535_37) 
);
defparam n1539_s27.INIT=16'h0007;
  LUT4 n1539_s28 (
    .F(n1539_32),
    .I0(n1535_39),
    .I1(n1535_40),
    .I2(n1539_36),
    .I3(n1539_37) 
);
defparam n1539_s28.INIT=16'hEF00;
  LUT2 n1539_s29 (
    .F(n1539_33),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1539_s29.INIT=4'h4;
  LUT4 n1539_s30 (
    .F(n1539_34),
    .I0(n1539_44),
    .I1(ff_r44_clr[3]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1539_s30.INIT=16'h3AF3;
  LUT4 n1540_s27 (
    .F(n1540_31),
    .I0(n1536_35),
    .I1(n1536_58),
    .I2(n1536_37),
    .I3(n1540_40) 
);
defparam n1540_s27.INIT=16'h0D00;
  LUT4 n1540_s28 (
    .F(n1540_32),
    .I0(n1537_36),
    .I1(n312_3),
    .I2(n1539_42),
    .I3(n1540_36) 
);
defparam n1540_s28.INIT=16'h0007;
  LUT4 n1540_s29 (
    .F(n1540_33),
    .I0(w_vdpcmd_vram_rdata[2]),
    .I1(n1539_36),
    .I2(n1539_42),
    .I3(n1539_33) 
);
defparam n1540_s29.INIT=16'hEF00;
  LUT4 n1540_s30 (
    .F(n1540_34),
    .I0(n1540_42),
    .I1(ff_r44_clr[2]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1540_s30.INIT=16'h35F3;
  LUT4 n1541_s27 (
    .F(n1541_31),
    .I0(n1535_40),
    .I1(n1535_39),
    .I2(w_vdpcmd_vram_rdata[1]),
    .I3(n1541_33) 
);
defparam n1541_s27.INIT=16'h0FEE;
  LUT4 n1541_s28 (
    .F(n1541_32),
    .I0(n1541_34),
    .I1(ff_r44_clr[1]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1541_s28.INIT=16'hC5FC;
  LUT4 n1542_s27 (
    .F(n1542_31),
    .I0(n1536_35),
    .I1(n1536_58),
    .I2(n1536_37),
    .I3(n1541_33) 
);
defparam n1542_s27.INIT=16'h000D;
  LUT4 n1542_s29 (
    .F(n1542_33),
    .I0(n1542_34),
    .I1(ff_r44_clr[0]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1542_s29.INIT=16'hC5FC;
  LUT4 n1543_s27 (
    .F(n1543_33),
    .I0(\vdp_command_processor.ff_nx_count [9]),
    .I1(n171_6),
    .I2(n1552_32),
    .I3(w_vdp_enable) 
);
defparam n1543_s27.INIT=16'h0C0A;
  LUT4 n1543_s28 (
    .F(n1543_34),
    .I0(n1543_36),
    .I1(n1543_37),
    .I2(n1546_33),
    .I3(ff_nx_tmp[8]) 
);
defparam n1543_s28.INIT=16'hF35F;
  LUT2 n1543_s29 (
    .F(n1543_35),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1543_s29.INIT=4'h1;
  LUT4 n1544_s25 (
    .F(n1544_31),
    .I0(ff_state[2]),
    .I1(n1543_36),
    .I2(n1544_33),
    .I3(ff_nx_tmp[8]) 
);
defparam n1544_s25.INIT=16'h6DD3;
  LUT4 n1544_s26 (
    .F(n1544_32),
    .I0(\vdp_command_processor.ff_nx_count [8]),
    .I1(n172_3),
    .I2(w_vdp_enable),
    .I3(n1544_38) 
);
defparam n1544_s26.INIT=16'hCA00;
  LUT4 n1545_s25 (
    .F(n1545_31),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(n1546_39),
    .I3(ff_nx_tmp[7]) 
);
defparam n1545_s25.INIT=16'h8E60;
  LUT4 n1545_s26 (
    .F(n1545_32),
    .I0(n1545_34),
    .I1(ff_state[2]),
    .I2(ff_nx_tmp[7]),
    .I3(ff_state[3]) 
);
defparam n1545_s26.INIT=16'h873F;
  LUT4 n1545_s27 (
    .F(n1545_33),
    .I0(\vdp_command_processor.ff_nx_count [7]),
    .I1(n173_3),
    .I2(w_vdp_enable),
    .I3(n1544_38) 
);
defparam n1545_s27.INIT=16'hCA00;
  LUT4 n1546_s25 (
    .F(n1546_31),
    .I0(n1552_32),
    .I1(n1546_34),
    .I2(ff_state[3]),
    .I3(n1546_35) 
);
defparam n1546_s25.INIT=16'h00FB;
  LUT2 n1546_s27 (
    .F(n1546_33),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1546_s27.INIT=4'h6;
  LUT4 n1547_s25 (
    .F(n1547_31),
    .I0(\vdp_command_processor.ff_nx_count [5]),
    .I1(n175_3),
    .I2(n1552_32),
    .I3(w_vdp_enable) 
);
defparam n1547_s25.INIT=16'h0C0A;
  LUT4 n1547_s26 (
    .F(n1547_32),
    .I0(n1546_36),
    .I1(n1547_33),
    .I2(ff_s8s9_sx_tmp_10_11),
    .I3(ff_nx_tmp[4]) 
);
defparam n1547_s26.INIT=16'h3FF5;
  LUT4 n1548_s25 (
    .F(n1548_31),
    .I0(ff_state[2]),
    .I1(n1546_36),
    .I2(n1548_33),
    .I3(ff_nx_tmp[4]) 
);
defparam n1548_s25.INIT=16'hD63D;
  LUT4 n1548_s26 (
    .F(n1548_32),
    .I0(\vdp_command_processor.ff_nx_count [4]),
    .I1(n176_3),
    .I2(w_vdp_enable),
    .I3(n1544_38) 
);
defparam n1548_s26.INIT=16'hCA00;
  LUT4 n1549_s25 (
    .F(n1549_31),
    .I0(\vdp_command_processor.ff_nx_count [3]),
    .I1(n177_3),
    .I2(n1552_32),
    .I3(w_vdp_enable) 
);
defparam n1549_s25.INIT=16'h0C0A;
  LUT2 n1549_s26 (
    .F(n1549_32),
    .I0(ff_nx_tmp[3]),
    .I1(n1549_33) 
);
defparam n1549_s26.INIT=4'h9;
  LUT4 n1550_s25 (
    .F(n1550_31),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_s8s9_sx_tmp_10_11),
    .I3(ff_nx_tmp[2]) 
);
defparam n1550_s25.INIT=16'h7E81;
  LUT4 n1550_s26 (
    .F(n1550_32),
    .I0(\vdp_command_processor.ff_nx_count [2]),
    .I1(n178_3),
    .I2(n1552_32),
    .I3(w_vdp_enable) 
);
defparam n1550_s26.INIT=16'h0C0A;
  LUT4 n1551_s25 (
    .F(n1551_31),
    .I0(\vdp_command_processor.ff_nx_count [1]),
    .I1(n179_3),
    .I2(w_vdp_enable),
    .I3(n1544_38) 
);
defparam n1551_s25.INIT=16'hCA00;
  LUT2 n1551_s26 (
    .F(n1551_32),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]) 
);
defparam n1551_s26.INIT=4'h6;
  LUT2 n1552_s26 (
    .F(n1552_32),
    .I0(ff_state[0]),
    .I1(n1552_34) 
);
defparam n1552_s26.INIT=4'h4;
  LUT3 n1552_s27 (
    .F(n1552_33),
    .I0(\vdp_command_processor.ff_nx_count [0]),
    .I1(n180_3),
    .I2(w_vdp_enable) 
);
defparam n1552_s27.INIT=8'hCA;
  LUT3 n1554_s29 (
    .F(n1554_35),
    .I0(n945_2),
    .I1(n1141_1),
    .I2(ff_state[2]) 
);
defparam n1554_s29.INIT=8'hCA;
  LUT4 n1555_s27 (
    .F(n1555_31),
    .I0(n1142_1),
    .I1(n717_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1555_s27.INIT=16'h5F30;
  LUT4 n1555_s28 (
    .F(n1555_32),
    .I0(n1555_33),
    .I1(n1555_34),
    .I2(n1552_32),
    .I3(n1543_35) 
);
defparam n1555_s28.INIT=16'h3500;
  LUT4 n1556_s26 (
    .F(n1556_30),
    .I0(n1556_32),
    .I1(n1556_33),
    .I2(ff_r40r41_nx[8]),
    .I3(n1552_32) 
);
defparam n1556_s26.INIT=16'h3CAA;
  LUT4 n1556_s27 (
    .F(n1556_31),
    .I0(n1143_1),
    .I1(n718_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1556_s27.INIT=16'hAFC0;
  LUT4 n1557_s26 (
    .F(n1557_30),
    .I0(n1557_33),
    .I1(n1557_34),
    .I2(ff_r40r41_nx[7]),
    .I3(n1552_32) 
);
defparam n1557_s26.INIT=16'h3CAA;
  LUT4 n1557_s27 (
    .F(n1557_31),
    .I0(ff_state[3]),
    .I1(n1144_1),
    .I2(n948_2),
    .I3(ff_state[2]) 
);
defparam n1557_s27.INIT=16'h770F;
  LUT3 n1557_s28 (
    .F(n1557_32),
    .I0(n719_1),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n1557_s28.INIT=8'h0B;
  LUT4 n1558_s26 (
    .F(n1558_30),
    .I0(n1145_1),
    .I1(n720_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1558_s26.INIT=16'h5F30;
  LUT4 n1558_s27 (
    .F(n1558_31),
    .I0(n1558_32),
    .I1(n1558_33),
    .I2(n1552_32),
    .I3(n1543_35) 
);
defparam n1558_s27.INIT=16'h3500;
  LUT4 n1559_s26 (
    .F(n1559_30),
    .I0(n1559_32),
    .I1(n1559_33),
    .I2(ff_r40r41_nx[5]),
    .I3(n1552_32) 
);
defparam n1559_s26.INIT=16'h3CAA;
  LUT4 n1559_s27 (
    .F(n1559_31),
    .I0(n1146_1),
    .I1(n721_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1559_s27.INIT=16'hAFC0;
  LUT4 n1560_s26 (
    .F(n1560_30),
    .I0(n1147_1),
    .I1(n722_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1560_s26.INIT=16'h5F30;
  LUT4 n1560_s27 (
    .F(n1560_31),
    .I0(n1560_32),
    .I1(n1560_35),
    .I2(ff_r40r41_nx[4]),
    .I3(n1552_32) 
);
defparam n1560_s27.INIT=16'h3CAA;
  LUT4 n1561_s26 (
    .F(n1561_30),
    .I0(n1148_1),
    .I1(n723_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1561_s26.INIT=16'h5F30;
  LUT4 n1561_s27 (
    .F(n1561_31),
    .I0(n1561_32),
    .I1(n1561_33),
    .I2(n1552_32),
    .I3(n1543_35) 
);
defparam n1561_s27.INIT=16'h3500;
  LUT4 n1562_s26 (
    .F(n1562_30),
    .I0(n1149_1),
    .I1(n724_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1562_s26.INIT=16'h5F30;
  LUT4 n1562_s27 (
    .F(n1562_31),
    .I0(n1562_32),
    .I1(n1562_33),
    .I2(ff_r40r41_nx[2]),
    .I3(n1552_32) 
);
defparam n1562_s27.INIT=16'h3CAA;
  LUT4 n1563_s27 (
    .F(n1563_31),
    .I0(n1563_33),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[0]),
    .I3(n1552_32) 
);
defparam n1563_s27.INIT=16'hC3AA;
  LUT4 n1563_s28 (
    .F(n1563_32),
    .I0(n725_1),
    .I1(n1150_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1563_s28.INIT=16'h305F;
  LUT3 n1575_s22 (
    .F(n1575_26),
    .I0(n958_1),
    .I1(ff_r36r37_dx[8]),
    .I2(ff_state[3]) 
);
defparam n1575_s22.INIT=8'hAC;
  LUT4 n1575_s23 (
    .F(n1575_27),
    .I0(w_current_vdp_command[5]),
    .I1(ff_r45_mm),
    .I2(n1539_33),
    .I3(n1575_31) 
);
defparam n1575_s23.INIT=16'hD000;
  LUT3 n1576_s22 (
    .F(n1576_26),
    .I0(n959_1),
    .I1(ff_r36r37_dx[7]),
    .I2(ff_state[3]) 
);
defparam n1576_s22.INIT=8'hAC;
  LUT3 n1577_s22 (
    .F(n1577_26),
    .I0(n960_1),
    .I1(ff_r36r37_dx[6]),
    .I2(ff_state[3]) 
);
defparam n1577_s22.INIT=8'hAC;
  LUT3 n1578_s22 (
    .F(n1578_26),
    .I0(n961_1),
    .I1(ff_r36r37_dx[5]),
    .I2(ff_state[3]) 
);
defparam n1578_s22.INIT=8'hAC;
  LUT3 n1579_s22 (
    .F(n1579_26),
    .I0(n962_1),
    .I1(ff_r36r37_dx[4]),
    .I2(ff_state[3]) 
);
defparam n1579_s22.INIT=8'hAC;
  LUT3 n1580_s22 (
    .F(n1580_26),
    .I0(n963_1),
    .I1(ff_r36r37_dx[3]),
    .I2(ff_state[3]) 
);
defparam n1580_s22.INIT=8'hAC;
  LUT3 n1581_s22 (
    .F(n1581_26),
    .I0(n964_1),
    .I1(ff_r36r37_dx[2]),
    .I2(ff_state[3]) 
);
defparam n1581_s22.INIT=8'hAC;
  LUT3 n1582_s22 (
    .F(n1582_26),
    .I0(n965_1),
    .I1(ff_r36r37_dx[1]),
    .I2(ff_state[3]) 
);
defparam n1582_s22.INIT=8'hAC;
  LUT3 n1583_s22 (
    .F(n1583_26),
    .I0(n966_1),
    .I1(ff_r36r37_dx[0]),
    .I2(ff_state[3]) 
);
defparam n1583_s22.INIT=8'hAC;
  LUT3 n2299_s2 (
    .F(n2299_5),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdpcmd_reg_num[2]) 
);
defparam n2299_s2.INIT=8'h10;
  LUT2 ff_vram_wr_req_s3 (
    .F(ff_vram_wr_req_7),
    .I0(w_vdp_enable),
    .I1(ff_r46_cmr_7_18) 
);
defparam ff_vram_wr_req_s3.INIT=4'h8;
  LUT2 ff_vram_wr_req_s4 (
    .F(ff_vram_wr_req_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_vram_wr_req_s4.INIT=4'h4;
  LUT2 ff_r34r35_sy_9_s3 (
    .F(ff_r34r35_sy_9_7),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]) 
);
defparam ff_r34r35_sy_9_s3.INIT=4'h6;
  LUT3 ff_r34r35_sy_9_s5 (
    .F(ff_r34r35_sy_9_9),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdpcmd_reg_num[0]) 
);
defparam ff_r34r35_sy_9_s5.INIT=8'h40;
  LUT3 ff_r34r35_sy_7_s3 (
    .F(ff_r34r35_sy_7_7),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(w_vdpcmd_reg_num[1]) 
);
defparam ff_r34r35_sy_7_s3.INIT=8'h10;
  LUT2 ff_vram_rd_req_s5 (
    .F(ff_vram_rd_req_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_vram_rd_req_s5.INIT=4'h1;
  LUT4 \vdp_command_processor.ff_initializing_s4  (
    .F(\vdp_command_processor.ff_initializing_8 ),
    .I0(ff_vdpcmd_start),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1543_35) 
);
defparam \vdp_command_processor.ff_initializing_s4 .INIT=16'h0E00;
  LUT4 ff_s2_tr_s3 (
    .F(ff_s2_tr_7),
    .I0(ff_state[2]),
    .I1(ff_vram_wr_req_8),
    .I2(ff_s2_tr_8),
    .I3(ff_s2_tr_11) 
);
defparam ff_s2_tr_s3.INIT=16'hF400;
  LUT4 \vdp_command_processor.ff_current_y_9_s3  (
    .F(\vdp_command_processor.ff_current_y_9_8 ),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam \vdp_command_processor.ff_current_y_9_s3 .INIT=16'h0130;
  LUT4 ff_r38r39_dy_9_s4 (
    .F(ff_r38r39_dy_9_9),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdpcmd_reg_num[2]),
    .I3(n2298_9) 
);
defparam ff_r38r39_dy_9_s4.INIT=16'h8000;
  LUT4 ff_r38r39_dy_9_s6 (
    .F(ff_r38r39_dy_9_11),
    .I0(ff_r38r39_dy_9_14),
    .I1(ff_r34r35_sy_9_11),
    .I2(ff_r38r39_dy_9_17),
    .I3(ff_s2_tr_11) 
);
defparam ff_r38r39_dy_9_s6.INIT=16'hBF00;
  LUT4 ff_r38r39_dy_7_s4 (
    .F(ff_r38r39_dy_7_9),
    .I0(n2298_9),
    .I1(ff_r46_cmr_7_10),
    .I2(ff_vram_wr_req_7),
    .I3(ff_r38r39_dy_9_21) 
);
defparam ff_r38r39_dy_7_s4.INIT=16'h00F8;
  LUT2 ff_s8s9_sx_tmp_10_s6 (
    .F(ff_s8s9_sx_tmp_10_11),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_s8s9_sx_tmp_10_s6.INIT=4'h8;
  LUT4 ff_s8s9_sx_tmp_10_s7 (
    .F(ff_s8s9_sx_tmp_10_12),
    .I0(ff_s8s9_sx_tmp_10_17),
    .I1(ff_state[3]),
    .I2(ff_s8s9_sx_tmp_10_14),
    .I3(ff_nx_tmp_9_12) 
);
defparam ff_s8s9_sx_tmp_10_s7.INIT=16'h8F00;
  LUT4 ff_dx_tmp_9_s6 (
    .F(ff_dx_tmp_9_11),
    .I0(ff_s8s9_sx_tmp_10_11),
    .I1(ff_s8s9_sx_tmp_9_14),
    .I2(ff_r45_mm),
    .I3(ff_dx_tmp_9_14) 
);
defparam ff_dx_tmp_9_s6.INIT=16'h007F;
  LUT4 ff_nx_tmp_9_s6 (
    .F(ff_nx_tmp_9_11),
    .I0(ff_s2_tr_8),
    .I1(ff_state[0]),
    .I2(ff_nx_tmp_9_13),
    .I3(ff_state[3]) 
);
defparam ff_nx_tmp_9_s6.INIT=16'hC0AF;
  LUT4 ff_nx_tmp_9_s7 (
    .F(ff_nx_tmp_9_12),
    .I0(ff_vdpcmd_start),
    .I1(ff_state[0]),
    .I2(n1543_35),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_nx_tmp_9_s7.INIT=16'hEF00;
  LUT4 ff_state_1_s7 (
    .F(ff_state_1_12),
    .I0(ff_state[3]),
    .I1(ff_state[1]),
    .I2(ff_state_1_14),
    .I3(ff_state_1_18) 
);
defparam ff_state_1_s7.INIT=16'h00FE;
  LUT4 ff_state_1_s8 (
    .F(ff_state_1_13),
    .I0(ff_r46_cmr_7_16),
    .I1(ff_r46_cmr_7_18),
    .I2(ff_state_1_16),
    .I3(w_vdp_enable) 
);
defparam ff_state_1_s8.INIT=16'h0E00;
  LUT4 ff_state_0_s8 (
    .F(ff_state_0_13),
    .I0(ff_vram_wdata_7_12),
    .I1(ff_state_0_14),
    .I2(ff_state_1_18),
    .I3(n3494_4) 
);
defparam ff_state_0_s8.INIT=16'h00F2;
  LUT4 n1788_s13 (
    .F(n1788_18),
    .I0(n1788_35),
    .I1(ff_vram_wdata_7_14),
    .I2(n1788_22),
    .I3(n1788_39) 
);
defparam n1788_s13.INIT=16'h4F00;
  LUT4 n1788_s14 (
    .F(n1788_19),
    .I0(n1575_31),
    .I1(ff_state[2]),
    .I2(n1788_24),
    .I3(ff_state[3]) 
);
defparam n1788_s14.INIT=16'hFD3F;
  LUT4 n1790_s8 (
    .F(n1790_13),
    .I0(n1788_35),
    .I1(ff_vram_wdata_7_14),
    .I2(n1331_21),
    .I3(ff_state[0]) 
);
defparam n1790_s8.INIT=16'h0B00;
  LUT4 n1790_s9 (
    .F(n1790_14),
    .I0(n1790_22),
    .I1(ff_state[1]),
    .I2(n1790_16),
    .I3(n1788_37) 
);
defparam n1790_s9.INIT=16'hBB0F;
  LUT4 n1789_s8 (
    .F(n1789_13),
    .I0(ff_vram_wr_req_8),
    .I1(n1790_22),
    .I2(n1789_24),
    .I3(ff_s8s9_sx_tmp_10_11) 
);
defparam n1789_s8.INIT=16'hF800;
  LUT4 n1789_s9 (
    .F(n1789_14),
    .I0(n1788_35),
    .I1(ff_vram_wdata_7_14),
    .I2(n1789_17),
    .I3(n1789_18) 
);
defparam n1789_s9.INIT=16'h4F00;
  LUT4 n1787_s7 (
    .F(n1787_12),
    .I0(n1788_35),
    .I1(ff_vram_wdata_7_14),
    .I2(n1787_15),
    .I3(ff_r38r39_dy_9_17) 
);
defparam n1787_s7.INIT=16'hF400;
  LUT4 n1787_s8 (
    .F(n1787_13),
    .I0(ff_r38r39_dy_9_14),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(n1787_16) 
);
defparam n1787_s8.INIT=16'h030E;
  LUT4 n1787_s9 (
    .F(n1787_14),
    .I0(n1790_22),
    .I1(ff_s8s9_sx_tmp_10_11),
    .I2(ff_state[1]),
    .I3(n1787_17) 
);
defparam n1787_s9.INIT=16'h00BF;
  LUT4 n1646_s4 (
    .F(n1646_9),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdpcmd_reg_num[2]),
    .I3(w_vdpcmd_reg_num[3]) 
);
defparam n1646_s4.INIT=16'h1000;
  LUT3 n192_s3 (
    .F(n192_8),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]) 
);
defparam n192_s3.INIT=8'hD3;
  LUT4 ff_r44_clr_7_s6 (
    .F(ff_r44_clr_7_11),
    .I0(n1790_22),
    .I1(ff_vram_wr_req_8),
    .I2(ff_vram_wdata_7_16),
    .I3(ff_r38r39_dy_9_19) 
);
defparam ff_r44_clr_7_s6.INIT=16'h0B00;
  LUT4 ff_r44_clr_7_s7 (
    .F(ff_r44_clr_7_12),
    .I0(n1788_35),
    .I1(ff_vram_wdata_7_14),
    .I2(ff_r34r35_sy_9_27),
    .I3(ff_r44_clr_1_13) 
);
defparam ff_r44_clr_7_s7.INIT=16'h4F00;
  LUT4 ff_r44_clr_7_s8 (
    .F(ff_r44_clr_7_13),
    .I0(ff_r44_clr_1_11),
    .I1(n192_10),
    .I2(n3494_4),
    .I3(ff_r44_clr_1_18) 
);
defparam ff_r44_clr_7_s8.INIT=16'h00FB;
  LUT4 ff_r44_clr_3_s6 (
    .F(ff_r44_clr_3_11),
    .I0(ff_r44_clr_1_11),
    .I1(n196_9),
    .I2(n3494_4),
    .I3(ff_r44_clr_1_18) 
);
defparam ff_r44_clr_3_s6.INIT=16'h00FB;
  LUT2 ff_r44_clr_1_s6 (
    .F(ff_r44_clr_1_11),
    .I0(ff_state[3]),
    .I1(ff_state[2]) 
);
defparam ff_r44_clr_1_s6.INIT=4'h4;
  LUT4 ff_r44_clr_1_s8 (
    .F(ff_r44_clr_1_13),
    .I0(ff_s8s9_sx_tmp_10_11),
    .I1(ff_s2_tr_8),
    .I2(ff_r44_clr_1_16),
    .I3(n3494_4) 
);
defparam ff_r44_clr_1_s8.INIT=16'h0001;
  LUT3 n172_s2 (
    .F(n172_5),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[1]) 
);
defparam n172_s2.INIT=8'h10;
  LUT4 n1806_s2 (
    .F(n1806_5),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[4]),
    .I3(ff_r42r43_ny[5]) 
);
defparam n1806_s2.INIT=16'h0001;
  LUT3 n1535_s33 (
    .F(n1535_37),
    .I0(n1537_36),
    .I1(n1535_45),
    .I2(n1535_46) 
);
defparam n1535_s33.INIT=8'h10;
  LUT4 n1535_s34 (
    .F(n1535_38),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n1537_36),
    .I2(w_vdpcmd_vram_rdata[7]),
    .I3(n190_4) 
);
defparam n1535_s34.INIT=16'h1F00;
  LUT3 n1535_s35 (
    .F(n1535_39),
    .I0(ff_r46_cmr[2]),
    .I1(n1537_36),
    .I2(n1535_47) 
);
defparam n1535_s35.INIT=8'h10;
  LUT4 n1535_s36 (
    .F(n1535_40),
    .I0(n1535_68),
    .I1(ff_r46_cmr[2]),
    .I2(n1537_36),
    .I3(n1535_66) 
);
defparam n1535_s36.INIT=16'h00F4;
  LUT2 n1535_s37 (
    .F(n1535_41),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1535_s37.INIT=4'h1;
  LUT4 n1535_s39 (
    .F(n1535_43),
    .I0(n1535_50),
    .I1(w_vdpcmd_vram_rdata[7]),
    .I2(n1537_36),
    .I3(n1535_51) 
);
defparam n1535_s39.INIT=16'h3730;
  LUT4 n1535_s40 (
    .F(n1535_44),
    .I0(w_vdpcmd_vram_rdata[7]),
    .I1(n1535_52),
    .I2(w_vdpcmd_vram_wdata[7]),
    .I3(ff_r38r39_dy_9_14) 
);
defparam n1535_s40.INIT=16'h0777;
  LUT4 n1536_s31 (
    .F(n1536_35),
    .I0(n1536_44),
    .I1(n1536_60),
    .I2(ff_r46_cmr[2]),
    .I3(n1537_36) 
);
defparam n1536_s31.INIT=16'h7770;
  LUT2 n1536_s33 (
    .F(n1536_37),
    .I0(n1536_46),
    .I1(n1536_47) 
);
defparam n1536_s33.INIT=4'h4;
  LUT4 n1536_s34 (
    .F(n1536_38),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n1537_36),
    .I2(w_vdpcmd_vram_rdata[6]),
    .I3(n190_4) 
);
defparam n1536_s34.INIT=16'h1F00;
  LUT4 n1536_s35 (
    .F(n1536_39),
    .I0(n318_10),
    .I1(n1537_36),
    .I2(n1536_48),
    .I3(n1539_33) 
);
defparam n1536_s35.INIT=16'hEF00;
  LUT4 n1536_s37 (
    .F(n1536_41),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n1537_36),
    .I2(n1536_49),
    .I3(n1536_50) 
);
defparam n1536_s37.INIT=16'h0100;
  LUT4 n1536_s38 (
    .F(n1536_42),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(n1537_36),
    .I2(reg_r0_disp_mode[1]),
    .I3(n318_10) 
);
defparam n1536_s38.INIT=16'hF0BB;
  LUT4 n1536_s39 (
    .F(n1536_43),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(n1535_52),
    .I2(w_vdpcmd_vram_wdata[6]),
    .I3(ff_r38r39_dy_9_14) 
);
defparam n1536_s39.INIT=16'h0777;
  LUT2 n1537_s31 (
    .F(n1537_35),
    .I0(w_vdpcmd_vram_rdata[5]),
    .I1(n318_10) 
);
defparam n1537_s31.INIT=4'h1;
  LUT4 n1537_s32 (
    .F(n1537_36),
    .I0(n1537_43),
    .I1(n1537_44),
    .I2(n1537_45),
    .I3(n1537_46) 
);
defparam n1537_s32.INIT=16'h0B00;
  LUT4 n1537_s33 (
    .F(n1537_37),
    .I0(n318_10),
    .I1(n1537_36),
    .I2(n1537_47),
    .I3(n1537_48) 
);
defparam n1537_s33.INIT=16'h0001;
  LUT4 n1537_s34 (
    .F(n1537_38),
    .I0(w_vdpcmd_vram_rdata[5]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n190_4),
    .I3(n1539_33) 
);
defparam n1537_s34.INIT=16'h8F00;
  LUT2 n1537_s35 (
    .F(n1537_39),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n1537_s35.INIT=4'h4;
  LUT4 n1537_s37 (
    .F(n1537_41),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n190_5),
    .I2(n1537_35),
    .I3(n1539_33) 
);
defparam n1537_s37.INIT=16'h0100;
  LUT4 n1537_s38 (
    .F(n1537_42),
    .I0(ff_r38r39_dy_9_14),
    .I1(w_vdpcmd_vram_wdata[5]),
    .I2(w_vdpcmd_vram_rdata[5]),
    .I3(n1535_52) 
);
defparam n1537_s38.INIT=16'h0777;
  LUT3 n1538_s31 (
    .F(n1538_35),
    .I0(n190_4),
    .I1(n1541_33),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n1538_s31.INIT=8'hCA;
  LUT4 n1538_s32 (
    .F(n1538_36),
    .I0(n1538_39),
    .I1(n1538_40),
    .I2(w_vdpcmd_vram_rdata[4]),
    .I3(n1537_36) 
);
defparam n1538_s32.INIT=16'hF0BB;
  LUT4 n1538_s33 (
    .F(n1538_37),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(n190_5),
    .I2(n190_4),
    .I3(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n1538_s33.INIT=16'h0733;
  LUT4 n1538_s34 (
    .F(n1538_38),
    .I0(ff_r38r39_dy_9_14),
    .I1(w_vdpcmd_vram_wdata[4]),
    .I2(w_vdpcmd_vram_rdata[4]),
    .I3(n1535_52) 
);
defparam n1538_s34.INIT=16'h0777;
  LUT3 n1539_s32 (
    .F(n1539_36),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n190_4),
    .I2(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1539_s32.INIT=8'h10;
  LUT3 n1539_s33 (
    .F(n1539_37),
    .I0(n1539_36),
    .I1(w_vdpcmd_vram_rdata[3]),
    .I2(n1539_42) 
);
defparam n1539_s33.INIT=8'hB0;
  LUT3 n1540_s32 (
    .F(n1540_36),
    .I0(n1537_36),
    .I1(n1536_49),
    .I2(n1536_50) 
);
defparam n1540_s32.INIT=8'h10;
  LUT3 n1541_s29 (
    .F(n1541_33),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n1539_42) 
);
defparam n1541_s29.INIT=8'h70;
  LUT3 n1541_s30 (
    .F(n1541_34),
    .I0(n1541_35),
    .I1(n313_3),
    .I2(n1539_39) 
);
defparam n1541_s30.INIT=8'h3A;
  LUT3 n1542_s30 (
    .F(n1542_34),
    .I0(n1542_35),
    .I1(n314_3),
    .I2(n1539_39) 
);
defparam n1542_s30.INIT=8'h3A;
  LUT3 n1543_s30 (
    .F(n1543_36),
    .I0(ff_nx_tmp[6]),
    .I1(ff_nx_tmp[7]),
    .I2(n1546_39) 
);
defparam n1543_s30.INIT=8'h10;
  LUT3 n1543_s31 (
    .F(n1543_37),
    .I0(ff_nx_tmp[6]),
    .I1(ff_nx_tmp[7]),
    .I2(n1545_34) 
);
defparam n1543_s31.INIT=8'h80;
  LUT4 n1544_s27 (
    .F(n1544_33),
    .I0(n1543_37),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n1543_36) 
);
defparam n1544_s27.INIT=16'hE3B0;
  LUT3 n1545_s28 (
    .F(n1545_34),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(n1547_33) 
);
defparam n1545_s28.INIT=8'h80;
  LUT3 n1546_s28 (
    .F(n1546_34),
    .I0(\vdp_command_processor.ff_nx_count [6]),
    .I1(n174_3),
    .I2(w_vdp_enable) 
);
defparam n1546_s28.INIT=8'hCA;
  LUT3 n1546_s29 (
    .F(n1546_35),
    .I0(ff_nx_tmp[6]),
    .I1(n1545_34),
    .I2(ff_state[2]) 
);
defparam n1546_s29.INIT=8'h60;
  LUT4 n1546_s30 (
    .F(n1546_36),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_nx_tmp[3]) 
);
defparam n1546_s30.INIT=16'h0001;
  LUT2 n1546_s31 (
    .F(n1546_37),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]) 
);
defparam n1546_s31.INIT=4'h1;
  LUT4 n1547_s27 (
    .F(n1547_33),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_nx_tmp[3]) 
);
defparam n1547_s27.INIT=16'h8000;
  LUT4 n1548_s27 (
    .F(n1548_33),
    .I0(n1547_33),
    .I1(ff_state[2]),
    .I2(n1546_36),
    .I3(ff_state[3]) 
);
defparam n1548_s27.INIT=16'hB4CF;
  LUT4 n1549_s27 (
    .F(n1549_33),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(n1546_33) 
);
defparam n1549_s27.INIT=16'h017F;
  LUT4 n1552_s28 (
    .F(n1552_34),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[4]) 
);
defparam n1552_s28.INIT=16'h4000;
  LUT3 n1555_s29 (
    .F(n1555_33),
    .I0(ff_r36r37_dx[8]),
    .I1(ff_r32r33_sx[8]),
    .I2(n1555_41) 
);
defparam n1555_s29.INIT=8'hAC;
  LUT4 n1555_s30 (
    .F(n1555_34),
    .I0(ff_r40r41_nx[8]),
    .I1(ff_r40r41_nx[7]),
    .I2(n1557_34),
    .I3(ff_r40r41_nx[9]) 
);
defparam n1555_s30.INIT=16'hEF10;
  LUT3 n1556_s28 (
    .F(n1556_32),
    .I0(ff_r36r37_dx[7]),
    .I1(ff_r32r33_sx[7]),
    .I2(n1555_41) 
);
defparam n1556_s28.INIT=8'hAC;
  LUT2 n1556_s29 (
    .F(n1556_33),
    .I0(ff_r40r41_nx[7]),
    .I1(n1557_34) 
);
defparam n1556_s29.INIT=4'h4;
  LUT3 n1557_s29 (
    .F(n1557_33),
    .I0(ff_r36r37_dx[6]),
    .I1(ff_r32r33_sx[6]),
    .I2(n1555_41) 
);
defparam n1557_s29.INIT=8'hAC;
  LUT4 n1557_s30 (
    .F(n1557_34),
    .I0(ff_r40r41_nx[6]),
    .I1(ff_r40r41_nx[5]),
    .I2(ff_r40r41_nx[4]),
    .I3(n1560_35) 
);
defparam n1557_s30.INIT=16'h0100;
  LUT3 n1558_s28 (
    .F(n1558_32),
    .I0(ff_r36r37_dx[5]),
    .I1(ff_r32r33_sx[5]),
    .I2(n1555_41) 
);
defparam n1558_s28.INIT=8'hAC;
  LUT4 n1558_s29 (
    .F(n1558_33),
    .I0(ff_r40r41_nx[5]),
    .I1(ff_r40r41_nx[4]),
    .I2(n1560_35),
    .I3(ff_r40r41_nx[6]) 
);
defparam n1558_s29.INIT=16'hEF10;
  LUT3 n1559_s28 (
    .F(n1559_32),
    .I0(ff_r36r37_dx[4]),
    .I1(ff_r32r33_sx[4]),
    .I2(n1555_41) 
);
defparam n1559_s28.INIT=8'hAC;
  LUT2 n1559_s29 (
    .F(n1559_33),
    .I0(ff_r40r41_nx[4]),
    .I1(n1560_35) 
);
defparam n1559_s29.INIT=4'h4;
  LUT3 n1560_s28 (
    .F(n1560_32),
    .I0(ff_r36r37_dx[3]),
    .I1(ff_r32r33_sx[3]),
    .I2(n1555_41) 
);
defparam n1560_s28.INIT=8'hAC;
  LUT3 n1561_s28 (
    .F(n1561_32),
    .I0(ff_r36r37_dx[2]),
    .I1(ff_r32r33_sx[2]),
    .I2(n1555_41) 
);
defparam n1561_s28.INIT=8'hAC;
  LUT4 n1561_s29 (
    .F(n1561_33),
    .I0(ff_r40r41_nx[2]),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[0]),
    .I3(ff_r40r41_nx[3]) 
);
defparam n1561_s29.INIT=16'hFE01;
  LUT3 n1562_s28 (
    .F(n1562_32),
    .I0(ff_r36r37_dx[1]),
    .I1(ff_r32r33_sx[1]),
    .I2(n1555_41) 
);
defparam n1562_s28.INIT=8'hAC;
  LUT2 n1562_s29 (
    .F(n1562_33),
    .I0(ff_r40r41_nx[1]),
    .I1(ff_r40r41_nx[0]) 
);
defparam n1562_s29.INIT=4'h1;
  LUT3 n1563_s29 (
    .F(n1563_33),
    .I0(ff_r36r37_dx[0]),
    .I1(ff_r32r33_sx[0]),
    .I2(n1555_41) 
);
defparam n1563_s29.INIT=8'hAC;
  LUT4 ff_r34r35_sy_9_s7 (
    .F(ff_r34r35_sy_9_11),
    .I0(ff_r34r35_sy_9_12),
    .I1(ff_r34r35_sy_9_13),
    .I2(\vdp_command_processor.ff_initializing ),
    .I3(ff_r34r35_sy_9_14) 
);
defparam ff_r34r35_sy_9_s7.INIT=16'h000D;
  LUT2 ff_r46_cmr_7_s7 (
    .F(ff_r46_cmr_7_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_r46_cmr_7_s7.INIT=4'h8;
  LUT3 ff_r46_cmr_7_s8 (
    .F(ff_r46_cmr_7_10),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdpcmd_reg_num[2]) 
);
defparam ff_r46_cmr_7_s8.INIT=8'h40;
  LUT3 ff_s2_tr_s4 (
    .F(ff_s2_tr_8),
    .I0(ff_state[2]),
    .I1(ff_r38r39_dy_9_14),
    .I2(ff_vram_wdata_7_39) 
);
defparam ff_s2_tr_s4.INIT=8'h80;
  LUT4 ff_r38r39_dy_9_s7 (
    .F(ff_r38r39_dy_9_12),
    .I0(ff_s8s9_sx_tmp_9_14),
    .I1(ff_s8s9_sx_tmp_10_17),
    .I2(ff_r45_mm),
    .I3(ff_state[2]) 
);
defparam ff_r38r39_dy_9_s7.INIT=16'hF53F;
  LUT4 ff_r38r39_dy_9_s9 (
    .F(ff_r38r39_dy_9_14),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam ff_r38r39_dy_9_s9.INIT=16'h1000;
  LUT4 ff_s8s9_sx_tmp_10_s9 (
    .F(ff_s8s9_sx_tmp_10_14),
    .I0(ff_state[1]),
    .I1(ff_s8s9_sx_tmp_10_21),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam ff_s8s9_sx_tmp_10_s9.INIT=16'h03FA;
  LUT3 ff_nx_tmp_9_s8 (
    .F(ff_nx_tmp_9_13),
    .I0(ff_state[2]),
    .I1(ff_nx_tmp_9_14),
    .I2(ff_state[1]) 
);
defparam ff_nx_tmp_9_s8.INIT=8'h3A;
  LUT2 ff_vram_wdata_7_s9 (
    .F(ff_vram_wdata_7_12),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req) 
);
defparam ff_vram_wdata_7_s9.INIT=4'h6;
  LUT3 ff_vram_wdata_7_s11 (
    .F(ff_vram_wdata_7_14),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(ff_r34r35_sy_9_14),
    .I2(ff_vram_wdata_7_18) 
);
defparam ff_vram_wdata_7_s11.INIT=8'h01;
  LUT2 ff_vram_wdata_7_s13 (
    .F(ff_vram_wdata_7_16),
    .I0(ff_state[1]),
    .I1(n1788_20) 
);
defparam ff_vram_wdata_7_s13.INIT=4'h4;
  LUT4 ff_vram_wdata_7_s14 (
    .F(ff_vram_wdata_7_17),
    .I0(ff_state[1]),
    .I1(n1543_35),
    .I2(ff_vram_wdata_7_19),
    .I3(ff_vram_wr_req_7) 
);
defparam ff_vram_wdata_7_s14.INIT=16'hBF00;
  LUT4 ff_state_1_s9 (
    .F(ff_state_1_14),
    .I0(ff_vdpcmd_start),
    .I1(ff_vram_wdata_7_12),
    .I2(ff_state[2]),
    .I3(ff_state[0]) 
);
defparam ff_state_1_s9.INIT=16'h3FFA;
  LUT4 ff_state_1_s11 (
    .F(ff_state_1_16),
    .I0(ff_state[1]),
    .I1(ff_s2_tr),
    .I2(n3494_4),
    .I3(n1543_35) 
);
defparam ff_state_1_s11.INIT=16'h0800;
  LUT4 ff_state_0_s9 (
    .F(ff_state_0_14),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_state_0_s9.INIT=16'hFB1F;
  LUT4 n1788_s15 (
    .F(n1788_20),
    .I0(n1788_25),
    .I1(n1788_26),
    .I2(ff_state[0]),
    .I3(n1234_3) 
);
defparam n1788_s15.INIT=16'hE000;
  LUT4 n1788_s17 (
    .F(n1788_22),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(ff_state[1]),
    .I3(n1788_29) 
);
defparam n1788_s17.INIT=16'h0E00;
  LUT4 n1788_s19 (
    .F(n1788_24),
    .I0(ff_vram_wdata_7_12),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam n1788_s19.INIT=16'h35F3;
  LUT4 n1790_s11 (
    .F(n1790_16),
    .I0(n1790_17),
    .I1(n1790_18),
    .I2(ff_r44_clr_1_11),
    .I3(n1790_19) 
);
defparam n1790_s11.INIT=16'h001F;
  LUT4 n1789_s10 (
    .F(n1789_15),
    .I0(w_current_vdp_command[5]),
    .I1(n1575_31),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1789_s10.INIT=16'h4F00;
  LUT2 n1789_s12 (
    .F(n1789_17),
    .I0(n1789_19),
    .I1(n1789_20) 
);
defparam n1789_s12.INIT=4'h2;
  LUT3 n1789_s13 (
    .F(n1789_18),
    .I0(n1789_19),
    .I1(ff_r38r39_dy_9_17),
    .I2(ff_state[3]) 
);
defparam n1789_s13.INIT=8'h0D;
  LUT4 n1787_s10 (
    .F(n1787_15),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1787_s10.INIT=16'h03F5;
  LUT4 n1787_s11 (
    .F(n1787_16),
    .I0(ff_vram_wdata_7_12),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1787_s11.INIT=16'h533F;
  LUT4 n1787_s12 (
    .F(n1787_17),
    .I0(n1575_31),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_r46_cmr_7_9) 
);
defparam n1787_s12.INIT=16'hD000;
  LUT4 n1535_s41 (
    .F(n1535_45),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]),
    .I3(n1535_53) 
);
defparam n1535_s41.INIT=16'h1003;
  LUT4 n1535_s42 (
    .F(n1535_46),
    .I0(n311_7),
    .I1(n311_5),
    .I2(n1535_54),
    .I3(ff_r46_cmr[0]) 
);
defparam n1535_s42.INIT=16'hE1FE;
  LUT4 n1535_s43 (
    .F(n1535_47),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(n313_3),
    .I3(n1535_70) 
);
defparam n1535_s43.INIT=16'h823F;
  LUT3 n1535_s46 (
    .F(n1535_50),
    .I0(n1535_56),
    .I1(ff_r46_cmr[2]),
    .I2(ff_r46_cmr[1]) 
);
defparam n1535_s46.INIT=8'hD0;
  LUT3 n1535_s47 (
    .F(n1535_51),
    .I0(n1535_62),
    .I1(n1535_58),
    .I2(n1535_59) 
);
defparam n1535_s47.INIT=8'h01;
  LUT3 n1535_s48 (
    .F(n1535_52),
    .I0(n1539_39),
    .I1(n318_10),
    .I2(ff_r38r39_dy_9_14) 
);
defparam n1535_s48.INIT=8'h07;
  LUT2 n1536_s40 (
    .F(n1536_44),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]) 
);
defparam n1536_s40.INIT=4'h1;
  LUT4 n1536_s42 (
    .F(n1536_46),
    .I0(n1536_60),
    .I1(ff_r46_cmr[1]),
    .I2(n314_3),
    .I3(ff_r46_cmr[0]) 
);
defparam n1536_s42.INIT=16'h8300;
  LUT4 n1536_s43 (
    .F(n1536_47),
    .I0(n314_3),
    .I1(ff_r46_cmr[1]),
    .I2(n1536_60),
    .I3(ff_r46_cmr[2]) 
);
defparam n1536_s43.INIT=16'h00F8;
  LUT4 n1536_s44 (
    .F(n1536_48),
    .I0(w_vdpcmd_vram_rdata[6]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[0]),
    .I3(n1536_51) 
);
defparam n1536_s44.INIT=16'h9770;
  LUT4 n1536_s45 (
    .F(n1536_49),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]),
    .I3(n1536_52) 
);
defparam n1536_s45.INIT=16'h1003;
  LUT4 n1536_s46 (
    .F(n1536_50),
    .I0(n312_7),
    .I1(n312_5),
    .I2(n1536_53),
    .I3(ff_r46_cmr[0]) 
);
defparam n1536_s46.INIT=16'hE1FE;
  LUT4 n1537_s39 (
    .F(n1537_43),
    .I0(n192_8),
    .I1(n190_6),
    .I2(w_vdp_enable),
    .I3(n313_5) 
);
defparam n1537_s39.INIT=16'h1000;
  LUT3 n1537_s40 (
    .F(n1537_44),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(n1537_49) 
);
defparam n1537_s40.INIT=8'h0E;
  LUT4 n1537_s41 (
    .F(n1537_45),
    .I0(n1536_52),
    .I1(n1535_53),
    .I2(w_vdp_mode_is_highres),
    .I3(n1537_50) 
);
defparam n1537_s41.INIT=16'h0EEE;
  LUT4 n1537_s42 (
    .F(n1537_46),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdpcmd_vram_wdata[0]),
    .I2(n225_6),
    .I3(ff_r46_cmr[3]) 
);
defparam n1537_s42.INIT=16'h1F00;
  LUT4 n1537_s43 (
    .F(n1537_47),
    .I0(n1537_51),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(ff_r46_cmr[0]),
    .I3(ff_r46_cmr[1]) 
);
defparam n1537_s43.INIT=16'h2C00;
  LUT3 n1537_s44 (
    .F(n1537_48),
    .I0(ff_r46_cmr[0]),
    .I1(w_vdpcmd_vram_rdata[5]),
    .I2(n1537_51) 
);
defparam n1537_s44.INIT=8'h0D;
  LUT4 n1538_s35 (
    .F(n1538_39),
    .I0(ff_r46_cmr[2]),
    .I1(n1538_41),
    .I2(ff_r46_cmr[0]),
    .I3(n1538_42) 
);
defparam n1538_s35.INIT=16'hBF00;
  LUT4 n1538_s36 (
    .F(n1538_40),
    .I0(w_vdpcmd_vram_rdata[4]),
    .I1(ff_r46_cmr[0]),
    .I2(ff_r46_cmr[1]),
    .I3(n1538_43) 
);
defparam n1538_s36.INIT=16'hA7FC;
  LUT4 n1539_s35 (
    .F(n1539_39),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1539_s35.INIT=16'h1000;
  LUT4 n1539_s36 (
    .F(n1539_40),
    .I0(n1539_39),
    .I1(w_vdpcmd_vram_rdata[3]),
    .I2(w_vdpcmd_vram_wdata[3]),
    .I3(ff_r38r39_dy_9_14) 
);
defparam n1539_s36.INIT=16'h0FBB;
  LUT3 n1540_s34 (
    .F(n1540_38),
    .I0(w_vdpcmd_vram_wdata[2]),
    .I1(w_vdpcmd_vram_rdata[2]),
    .I2(ff_r38r39_dy_9_14) 
);
defparam n1540_s34.INIT=8'hAC;
  LUT3 n1541_s31 (
    .F(n1541_35),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdpcmd_vram_rdata[1]),
    .I2(ff_r38r39_dy_9_14) 
);
defparam n1541_s31.INIT=8'h53;
  LUT3 n1542_s31 (
    .F(n1542_35),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(w_vdpcmd_vram_rdata[0]),
    .I2(ff_r38r39_dy_9_14) 
);
defparam n1542_s31.INIT=8'h53;
  LUT2 n1575_s25 (
    .F(n1575_29),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]) 
);
defparam n1575_s25.INIT=4'h4;
  LUT4 ff_r34r35_sy_9_s8 (
    .F(ff_r34r35_sy_9_12),
    .I0(ff_r34r35_sy_9_15),
    .I1(ff_r34r35_sy_9_23),
    .I2(n1788_26),
    .I3(ff_r34r35_sy_9_17) 
);
defparam ff_r34r35_sy_9_s8.INIT=16'hE0EE;
  LUT3 ff_r34r35_sy_9_s9 (
    .F(ff_r34r35_sy_9_13),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_s8s9_sx_tmp[8]),
    .I2(w_vdp_mode_is_highres) 
);
defparam ff_r34r35_sy_9_s9.INIT=8'hAC;
  LUT4 ff_r34r35_sy_9_s10 (
    .F(ff_r34r35_sy_9_14),
    .I0(n1788_25),
    .I1(n1788_26),
    .I2(n1555_41),
    .I3(ff_r34r35_sy_9_18) 
);
defparam ff_r34r35_sy_9_s10.INIT=16'hEEE0;
  LUT4 ff_nx_tmp_9_s9 (
    .F(ff_nx_tmp_9_14),
    .I0(ff_state[2]),
    .I1(n1575_31),
    .I2(n1413_9),
    .I3(ff_state[3]) 
);
defparam ff_nx_tmp_9_s9.INIT=16'hFE00;
  LUT4 ff_vram_wdata_7_s15 (
    .F(ff_vram_wdata_7_18),
    .I0(ff_vram_wdata_7_20),
    .I1(ff_vram_wdata_7_21),
    .I2(ff_r45_diy),
    .I3(ff_vram_wdata_7_22) 
);
defparam ff_vram_wdata_7_s15.INIT=16'h001F;
  LUT4 ff_vram_wdata_7_s16 (
    .F(ff_vram_wdata_7_19),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam ff_vram_wdata_7_s16.INIT=16'hFA3F;
  LUT3 n1788_s20 (
    .F(n1788_25),
    .I0(w_vdp_mode_is_highres),
    .I1(w_vdp_enable),
    .I2(n1788_30) 
);
defparam n1788_s20.INIT=8'h70;
  LUT4 n1788_s21 (
    .F(n1788_26),
    .I0(\vdp_command_processor.maxxmask [1]),
    .I1(w_vdp_mode_is_highres),
    .I2(ff_dx_tmp[9]),
    .I3(w_vdp_enable) 
);
defparam n1788_s21.INIT=16'h0C0A;
  LUT4 n1788_s23 (
    .F(n1788_28),
    .I0(n1788_31),
    .I1(n1788_32),
    .I2(ff_r34r35_sy_9_15),
    .I3(ff_r34r35_sy_9_23) 
);
defparam n1788_s23.INIT=16'hEEE0;
  LUT4 n1788_s24 (
    .F(n1788_29),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[4]) 
);
defparam n1788_s24.INIT=16'hF34C;
  LUT3 n1790_s12 (
    .F(n1790_17),
    .I0(ff_r45_eq),
    .I1(n709_3),
    .I2(ff_state[1]) 
);
defparam n1790_s12.INIT=8'h90;
  LUT4 n1790_s13 (
    .F(n1790_18),
    .I0(ff_state[1]),
    .I1(ff_r38r39_dy_9_14),
    .I2(ff_state[0]),
    .I3(n1790_20) 
);
defparam n1790_s13.INIT=16'h004F;
  LUT4 n1790_s14 (
    .F(n1790_19),
    .I0(n1552_34),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1539_33) 
);
defparam n1790_s14.INIT=16'h4F00;
  LUT4 n1789_s14 (
    .F(n1789_19),
    .I0(n1789_21),
    .I1(ff_state[2]),
    .I2(w_current_vdp_command[6]),
    .I3(ff_vram_wr_req_8) 
);
defparam n1789_s14.INIT=16'h0BBB;
  LUT4 n1789_s15 (
    .F(n1789_20),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1789_s15.INIT=16'hB433;
  LUT3 n1535_s49 (
    .F(n1535_53),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[3]) 
);
defparam n1535_s49.INIT=8'hE0;
  LUT4 n1535_s50 (
    .F(n1535_54),
    .I0(ff_r46_cmr[1]),
    .I1(n1535_53),
    .I2(ff_r46_cmr[2]),
    .I3(ff_r46_cmr[0]) 
);
defparam n1535_s50.INIT=16'hF75C;
  LUT3 n1535_s52 (
    .F(n1535_56),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[7]) 
);
defparam n1535_s52.INIT=8'hE0;
  LUT3 n1535_s54 (
    .F(n1535_58),
    .I0(ff_r46_cmr[0]),
    .I1(w_vdpcmd_vram_rdata[7]),
    .I2(ff_r46_cmr[2]) 
);
defparam n1535_s54.INIT=8'h80;
  LUT4 n1535_s55 (
    .F(n1535_59),
    .I0(ff_r46_cmr[0]),
    .I1(n1535_56),
    .I2(ff_r46_cmr[2]),
    .I3(ff_r46_cmr[1]) 
);
defparam n1535_s55.INIT=16'h0414;
  LUT4 n1536_s47 (
    .F(n1536_51),
    .I0(ff_r46_cmr[1]),
    .I1(n1536_54),
    .I2(ff_r46_cmr[0]),
    .I3(ff_r46_cmr[2]) 
);
defparam n1536_s47.INIT=16'h5EC3;
  LUT3 n1536_s48 (
    .F(n1536_52),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[2]) 
);
defparam n1536_s48.INIT=8'hE0;
  LUT4 n1536_s49 (
    .F(n1536_53),
    .I0(ff_r46_cmr[1]),
    .I1(n1536_52),
    .I2(ff_r46_cmr[2]),
    .I3(ff_r46_cmr[0]) 
);
defparam n1536_s49.INIT=16'hF75C;
  LUT4 n1537_s45 (
    .F(n1537_49),
    .I0(w_vdpcmd_vram_wdata[4]),
    .I1(w_vdpcmd_vram_wdata[5]),
    .I2(w_vdpcmd_vram_wdata[6]),
    .I3(w_vdpcmd_vram_wdata[7]) 
);
defparam n1537_s45.INIT=16'h0001;
  LUT4 n1537_s46 (
    .F(n1537_50),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_enable) 
);
defparam n1537_s46.INIT=16'h0700;
  LUT4 n1537_s47 (
    .F(n1537_51),
    .I0(ff_r46_cmr[2]),
    .I1(ff_r46_cmr[0]),
    .I2(ff_r46_cmr[1]),
    .I3(n1537_52) 
);
defparam n1537_s47.INIT=16'h6235;
  LUT3 n1538_s37 (
    .F(n1538_41),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[4]) 
);
defparam n1538_s37.INIT=8'hE0;
  LUT2 n1538_s38 (
    .F(n1538_42),
    .I0(w_vdpcmd_vram_rdata[4]),
    .I1(ff_r46_cmr[1]) 
);
defparam n1538_s38.INIT=4'h8;
  LUT4 n1538_s39 (
    .F(n1538_43),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(n1538_41),
    .I3(ff_r46_cmr[2]) 
);
defparam n1538_s39.INIT=16'h32E1;
  LUT4 ff_r34r35_sy_9_s11 (
    .F(ff_r34r35_sy_9_15),
    .I0(n1546_36),
    .I1(n1546_37),
    .I2(ff_r34r35_sy_9_19),
    .I3(w_current_vdp_command[7]) 
);
defparam ff_r34r35_sy_9_s11.INIT=16'h7F00;
  LUT4 ff_r34r35_sy_9_s13 (
    .F(ff_r34r35_sy_9_17),
    .I0(w_vdp_mode_is_highres),
    .I1(w_vdp_enable),
    .I2(n1788_30),
    .I3(ff_r34r35_sy_9_20) 
);
defparam ff_r34r35_sy_9_s13.INIT=16'h008F;
  LUT4 ff_r34r35_sy_9_s14 (
    .F(ff_r34r35_sy_9_18),
    .I0(n1546_37),
    .I1(ff_r34r35_sy_9_19),
    .I2(n1546_36),
    .I3(ff_r34r35_sy_9_21) 
);
defparam ff_r34r35_sy_9_s14.INIT=16'h7F00;
  LUT4 ff_vram_wdata_7_s17 (
    .F(ff_vram_wdata_7_20),
    .I0(ff_r34r35_sy_9_7),
    .I1(ff_vram_wdata_7_23),
    .I2(ff_vram_wdata_7_24),
    .I3(ff_vram_wdata_7_25) 
);
defparam ff_vram_wdata_7_s17.INIT=16'h8000;
  LUT4 ff_vram_wdata_7_s18 (
    .F(ff_vram_wdata_7_21),
    .I0(ff_r38r39_dy_9_14),
    .I1(ff_vram_wdata_7_26),
    .I2(ff_vram_wdata_7_27),
    .I3(ff_vram_wdata_7_28) 
);
defparam ff_vram_wdata_7_s18.INIT=16'h4000;
  LUT4 ff_vram_wdata_7_s19 (
    .F(ff_vram_wdata_7_22),
    .I0(ff_r42r43_ny[1]),
    .I1(ff_r42r43_ny[0]),
    .I2(n1806_5),
    .I3(ff_vram_wdata_7_29) 
);
defparam ff_vram_wdata_7_s19.INIT=16'h4000;
  LUT3 n1788_s25 (
    .F(n1788_30),
    .I0(\vdp_command_processor.maxxmask [0]),
    .I1(w_vdp_enable),
    .I2(ff_dx_tmp[8]) 
);
defparam n1788_s25.INIT=8'h0E;
  LUT4 n1788_s26 (
    .F(n1788_31),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_s8s9_sx_tmp[8]),
    .I2(w_vdp_mode_is_highres),
    .I3(w_vdp_enable) 
);
defparam n1788_s26.INIT=16'h5300;
  LUT2 n1788_s27 (
    .F(n1788_32),
    .I0(w_vdp_enable),
    .I1(n1788_33) 
);
defparam n1788_s27.INIT=4'h1;
  LUT4 n1790_s15 (
    .F(n1790_20),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(n1575_29),
    .I3(ff_vram_rd_req_8) 
);
defparam n1790_s15.INIT=16'h1000;
  LUT4 n1789_s16 (
    .F(n1789_21),
    .I0(w_current_vdp_command[6]),
    .I1(ff_state[0]),
    .I2(n1789_22),
    .I3(ff_state[1]) 
);
defparam n1789_s16.INIT=16'h0071;
  LUT3 n1536_s50 (
    .F(n1536_54),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[6]) 
);
defparam n1536_s50.INIT=8'hE0;
  LUT3 n1537_s48 (
    .F(n1537_52),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(w_vdp_enable),
    .I2(w_vdpcmd_vram_wdata[5]) 
);
defparam n1537_s48.INIT=8'hE0;
  LUT4 ff_r34r35_sy_9_s15 (
    .F(ff_r34r35_sy_9_19),
    .I0(ff_nx_tmp[6]),
    .I1(ff_nx_tmp[7]),
    .I2(ff_nx_tmp[8]),
    .I3(ff_nx_tmp[9]) 
);
defparam ff_r34r35_sy_9_s15.INIT=16'h0001;
  LUT4 ff_r34r35_sy_9_s16 (
    .F(ff_r34r35_sy_9_20),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[5]) 
);
defparam ff_r34r35_sy_9_s16.INIT=16'h0700;
  LUT3 ff_r34r35_sy_9_s17 (
    .F(ff_r34r35_sy_9_21),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[7]) 
);
defparam ff_r34r35_sy_9_s17.INIT=8'h90;
  LUT4 ff_vram_wdata_7_s20 (
    .F(ff_vram_wdata_7_23),
    .I0(ff_r34r35_sy[6]),
    .I1(ff_r34r35_sy[7]),
    .I2(ff_r34r35_sy[8]),
    .I3(ff_r34r35_sy[9]) 
);
defparam ff_vram_wdata_7_s20.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s21 (
    .F(ff_vram_wdata_7_24),
    .I0(ff_r34r35_sy[2]),
    .I1(ff_r34r35_sy[3]),
    .I2(ff_r34r35_sy[4]),
    .I3(ff_r34r35_sy[5]) 
);
defparam ff_vram_wdata_7_s21.INIT=16'h0001;
  LUT2 ff_vram_wdata_7_s22 (
    .F(ff_vram_wdata_7_25),
    .I0(ff_r34r35_sy[0]),
    .I1(ff_r34r35_sy[1]) 
);
defparam ff_vram_wdata_7_s22.INIT=4'h1;
  LUT4 ff_vram_wdata_7_s23 (
    .F(ff_vram_wdata_7_26),
    .I0(ff_r38r39_dy[6]),
    .I1(ff_r38r39_dy[7]),
    .I2(ff_r38r39_dy[8]),
    .I3(ff_r38r39_dy[9]) 
);
defparam ff_vram_wdata_7_s23.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s24 (
    .F(ff_vram_wdata_7_27),
    .I0(ff_r38r39_dy[2]),
    .I1(ff_r38r39_dy[3]),
    .I2(ff_r38r39_dy[4]),
    .I3(ff_r38r39_dy[5]) 
);
defparam ff_vram_wdata_7_s24.INIT=16'h0001;
  LUT2 ff_vram_wdata_7_s25 (
    .F(ff_vram_wdata_7_28),
    .I0(ff_r38r39_dy[0]),
    .I1(ff_r38r39_dy[1]) 
);
defparam ff_vram_wdata_7_s25.INIT=4'h1;
  LUT4 ff_vram_wdata_7_s26 (
    .F(ff_vram_wdata_7_29),
    .I0(ff_r42r43_ny[6]),
    .I1(ff_r42r43_ny[7]),
    .I2(ff_r42r43_ny[8]),
    .I3(ff_r42r43_ny[9]) 
);
defparam ff_vram_wdata_7_s26.INIT=16'h0001;
  LUT4 n1788_s28 (
    .F(n1788_33),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(\vdp_command_processor.maxxmask [0]),
    .I2(ff_s8s9_sx_tmp[9]),
    .I3(\vdp_command_processor.maxxmask [1]) 
);
defparam n1788_s28.INIT=16'hB0BB;
  LUT4 n1789_s17 (
    .F(n1789_22),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[4]) 
);
defparam n1789_s17.INIT=16'hF2A8;
  LUT4 n1535_s57 (
    .F(n1535_62),
    .I0(ff_r46_cmr[2]),
    .I1(w_vdpcmd_vram_rdata[7]),
    .I2(ff_r46_cmr[1]),
    .I3(n1535_56) 
);
defparam n1535_s57.INIT=16'h1400;
  LUT4 ff_vram_wdata_7_s27 (
    .F(ff_vram_wdata_7_31),
    .I0(ff_state[1]),
    .I1(n1788_20),
    .I2(ff_s8s9_sx_tmp_10_11),
    .I3(ff_vram_wdata_7_17) 
);
defparam ff_vram_wdata_7_s27.INIT=16'h4F00;
  LUT4 n1537_s49 (
    .F(n1537_54),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(w_vdpcmd_vram_rdata[5]),
    .I3(n190_5) 
);
defparam n1537_s49.INIT=16'h4F00;
  LUT3 ff_r34r35_sy_9_s18 (
    .F(ff_r34r35_sy_9_23),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[5]) 
);
defparam ff_r34r35_sy_9_s18.INIT=8'h20;
  LUT4 n1560_s30 (
    .F(n1560_35),
    .I0(ff_r40r41_nx[3]),
    .I1(ff_r40r41_nx[2]),
    .I2(ff_r40r41_nx[1]),
    .I3(ff_r40r41_nx[0]) 
);
defparam n1560_s30.INIT=16'h0001;
  LUT3 n1575_s26 (
    .F(n1575_31),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[7]),
    .I2(w_current_vdp_command[6]) 
);
defparam n1575_s26.INIT=8'h20;
  LUT4 n1786_s3 (
    .F(n1786_9),
    .I0(reg_r25_cmd_Z),
    .I1(n73_7),
    .I2(w_vdp_mode_is_highres),
    .I3(n3494_4) 
);
defparam n1786_s3.INIT=16'hFE00;
  LUT4 n1790_s16 (
    .F(n1790_22),
    .I0(n1788_28),
    .I1(n1788_26),
    .I2(ff_r34r35_sy_9_17),
    .I3(ff_r34r35_sy_9_14) 
);
defparam n1790_s16.INIT=16'h0075;
  LUT3 n1788_s29 (
    .F(n1788_35),
    .I0(n1788_26),
    .I1(ff_r34r35_sy_9_17),
    .I2(n1788_28) 
);
defparam n1788_s29.INIT=8'hB0;
  LUT4 n2298_s3 (
    .F(n2298_7),
    .I0(w_vdpcmd_reg_num[1]),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(w_vdpcmd_reg_num[2]),
    .I3(n2298_9) 
);
defparam n2298_s3.INIT=16'h4000;
  LUT4 n2255_s4 (
    .F(n2255_8),
    .I0(n2255_10),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdpcmd_reg_num[0]),
    .I3(w_vdpcmd_reg_num[2]) 
);
defparam n2255_s4.INIT=16'h2000;
  LUT4 n2317_s2 (
    .F(n2317_6),
    .I0(w_vdpcmd_reg_num[1]),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(w_vdpcmd_reg_num[0]),
    .I3(n2298_9) 
);
defparam n2317_s2.INIT=16'h1000;
  LUT4 n2278_s3 (
    .F(n2278_7),
    .I0(n2255_10),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdpcmd_reg_num[2]),
    .I3(w_vdpcmd_reg_num[0]) 
);
defparam n2278_s3.INIT=16'h0200;
  LUT4 n2318_s2 (
    .F(n2318_6),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdpcmd_reg_num[2]),
    .I3(n2298_9) 
);
defparam n2318_s2.INIT=16'h0100;
  LUT4 n2280_s3 (
    .F(n2280_7),
    .I0(n2255_10),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(w_vdpcmd_reg_num[1]),
    .I3(w_vdpcmd_reg_num[2]) 
);
defparam n2280_s3.INIT=16'h0002;
  LUT4 n2299_s3 (
    .F(n2299_7),
    .I0(n2298_9),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(w_vdpcmd_reg_num[1]),
    .I3(w_vdpcmd_reg_num[2]) 
);
defparam n2299_s3.INIT=16'h0200;
  LUT3 n1546_s32 (
    .F(n1546_39),
    .I0(n1546_36),
    .I1(ff_nx_tmp[4]),
    .I2(ff_nx_tmp[5]) 
);
defparam n1546_s32.INIT=8'h02;
  LUT4 n1536_s51 (
    .F(n1536_56),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]),
    .I2(w_vdpcmd_vram_rdata[6]),
    .I3(n318_10) 
);
defparam n1536_s51.INIT=16'hF100;
  LUT4 n1535_s58 (
    .F(n1535_64),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]),
    .I2(w_vdpcmd_vram_rdata[7]),
    .I3(n190_5) 
);
defparam n1535_s58.INIT=16'h1F00;
  LUT4 n1535_s59 (
    .F(n1535_66),
    .I0(n1535_70),
    .I1(ff_r46_cmr[0]),
    .I2(ff_r46_cmr[1]),
    .I3(n313_3) 
);
defparam n1535_s59.INIT=16'hFD00;
  LUT3 n1535_s60 (
    .F(n1535_68),
    .I0(n1535_70),
    .I1(ff_r46_cmr[0]),
    .I2(ff_r46_cmr[1]) 
);
defparam n1535_s60.INIT=8'h01;
  LUT4 n1536_s52 (
    .F(n1536_58),
    .I0(n1537_36),
    .I1(ff_r46_cmr[0]),
    .I2(ff_r46_cmr[1]),
    .I3(n314_3) 
);
defparam n1536_s52.INIT=16'h00FE;
  LUT4 n1540_s35 (
    .F(n1540_40),
    .I0(n318_10),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n190_4),
    .I3(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1540_s35.INIT=16'h0200;
  LUT4 ff_state_1_s12 (
    .F(ff_state_1_18),
    .I0(w_vdpcmd_vram_write_ack),
    .I1(ff_vram_wr_req),
    .I2(n1539_33),
    .I3(ff_r46_cmr_7_9) 
);
defparam ff_state_1_s12.INIT=16'h6000;
  LUT4 ff_dx_tmp_9_s8 (
    .F(ff_dx_tmp_9_14),
    .I0(w_vdpcmd_vram_write_ack),
    .I1(ff_vram_wr_req),
    .I2(n1539_33),
    .I3(ff_r46_cmr_7_9) 
);
defparam ff_dx_tmp_9_s8.INIT=16'h9000;
  LUT4 ff_s8s9_sx_tmp_10_s11 (
    .F(ff_s8s9_sx_tmp_10_17),
    .I0(w_vdpcmd_vram_write_ack),
    .I1(ff_vram_wr_req),
    .I2(n1552_34),
    .I3(ff_r46_cmr_7_9) 
);
defparam ff_s8s9_sx_tmp_10_s11.INIT=16'h9000;
  LUT3 ff_s8s9_sx_tmp_9_s8 (
    .F(ff_s8s9_sx_tmp_9_14),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam ff_s8s9_sx_tmp_9_s8.INIT=8'h02;
  LUT4 ff_s8s9_sx_tmp_10_s12 (
    .F(ff_s8s9_sx_tmp_10_19),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_s8s9_sx_tmp_10_11),
    .I3(ff_s8s9_sx_tmp_10_12) 
);
defparam ff_s8s9_sx_tmp_10_s12.INIT=16'h1F00;
  LUT4 ff_vram_rd_req_s6 (
    .F(ff_vram_rd_req_10),
    .I0(n1546_33),
    .I1(ff_vram_wr_req_7),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_vram_rd_req_s6.INIT=16'h0008;
  LUT3 n1789_s18 (
    .F(n1789_24),
    .I0(n1788_20),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n1789_s18.INIT=8'h10;
  LUT3 ff_r38r39_dy_9_s11 (
    .F(ff_r38r39_dy_9_17),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam ff_r38r39_dy_9_s11.INIT=8'h10;
  LUT4 ff_vram_wdata_7_s28 (
    .F(ff_vram_wdata_7_33),
    .I0(ff_vram_wdata_7_14),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_vram_wdata_7_37) 
);
defparam ff_vram_wdata_7_s28.INIT=16'hEF00;
  LUT4 n1788_s30 (
    .F(n1788_37),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n1788_20),
    .I3(ff_s8s9_sx_tmp_10_11) 
);
defparam n1788_s30.INIT=16'h0700;
  LUT3 n1810_s2 (
    .F(n1810_6),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]) 
);
defparam n1810_s2.INIT=8'h01;
  LUT4 n1807_s2 (
    .F(n1807_6),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]),
    .I2(n1806_5),
    .I3(ff_r42r43_ny[6]) 
);
defparam n1807_s2.INIT=16'hEF10;
  LUT4 n1806_s3 (
    .F(n1806_7),
    .I0(ff_r42r43_ny[6]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]),
    .I3(n1806_5) 
);
defparam n1806_s3.INIT=16'h0100;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]),
    .I3(n313_5) 
);
defparam n318_s4.INIT=16'h2C00;
  LUT3 n1535_s61 (
    .F(n1535_70),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(w_vdp_enable),
    .I2(ff_pre_x_cnt_start1[5]) 
);
defparam n1535_s61.INIT=8'hA8;
  LUT3 n1536_s53 (
    .F(n1536_60),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(w_vdp_enable),
    .I2(ff_pre_x_cnt_start1[5]) 
);
defparam n1536_s53.INIT=8'hA8;
  LUT4 n1533_s26 (
    .F(n1533_31),
    .I0(w_vdp_enable),
    .I1(ff_pre_x_cnt_start1[5]),
    .I2(ff_s2_ce),
    .I3(n3494_4) 
);
defparam n1533_s26.INIT=16'hEF00;
  LUT4 ff_r44_clr_1_s10 (
    .F(ff_r44_clr_1_16),
    .I0(ff_state[2]),
    .I1(ff_vram_wdata_7_12),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_r44_clr_1_s10.INIT=16'h0200;
  LUT4 ff_vram_wdata_7_s30 (
    .F(ff_vram_wdata_7_37),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_s2_tr),
    .I3(n1543_35) 
);
defparam ff_vram_wdata_7_s30.INIT=16'hFB00;
  LUT4 ff_vram_wr_req_s5 (
    .F(ff_vram_wr_req_10),
    .I0(n1539_33),
    .I1(ff_vram_wr_req_7),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_vram_wr_req_s5.INIT=16'h0800;
  LUT4 n1555_s35 (
    .F(n1555_41),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[5]) 
);
defparam n1555_s35.INIT=16'h0800;
  LUT4 n189_s2 (
    .F(n189_8),
    .I0(n190_5),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(ff_r45_dix) 
);
defparam n189_s2.INIT=16'hFF80;
  LUT4 n196_s3 (
    .F(n196_9),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n196_s3.INIT=16'hEAFF;
  LUT4 n191_s2 (
    .F(n191_8),
    .I0(n192_8),
    .I1(n313_5),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n191_s2.INIT=16'hBFFF;
  LUT4 n192_s4 (
    .F(n192_10),
    .I0(n192_8),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(n313_5) 
);
defparam n192_s4.INIT=16'hEAFF;
  LUT4 ff_vram_wdata_7_s31 (
    .F(ff_vram_wdata_7_39),
    .I0(w_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_vram_wdata_7_s31.INIT=16'h0900;
  LUT4 ff_s8s9_sx_tmp_10_s13 (
    .F(ff_s8s9_sx_tmp_10_21),
    .I0(n1790_17),
    .I1(w_vdpcmd_vram_read_ack),
    .I2(w_vdpcmd_vram_read_req),
    .I3(ff_state[0]) 
);
defparam ff_s8s9_sx_tmp_10_s13.INIT=16'h4100;
  LUT4 ff_r46_cmr_7_s10 (
    .F(ff_r46_cmr_7_14),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_r46_cmr_7_s10.INIT=16'h8000;
  LUT3 n1539_s37 (
    .F(n1539_42),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(n313_6) 
);
defparam n1539_s37.INIT=8'h01;
  LUT4 n312_s3 (
    .F(n312_7),
    .I0(n313_6),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(w_vdpcmd_vram_rdata[2]) 
);
defparam n312_s3.INIT=16'hFE00;
  LUT4 n311_s3 (
    .F(n311_7),
    .I0(n313_6),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]),
    .I3(w_vdpcmd_vram_rdata[3]) 
);
defparam n311_s3.INIT=16'hFE00;
  LUT4 n2632_s3 (
    .F(n2632_7),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n2632_s3.INIT=16'hFEFF;
  LUT4 ff_r34r35_sy_9_s20 (
    .F(ff_r34r35_sy_9_27),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_r34r35_sy_9_s20.INIT=16'h0100;
  LUT4 ff_vdpcmd_start_s5 (
    .F(ff_vdpcmd_start_11),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_vdpcmd_start_s5.INIT=16'h0001;
  LUT3 n1788_s31 (
    .F(n1788_39),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[3]) 
);
defparam n1788_s31.INIT=8'h02;
  LUT4 ff_s8s9_sx_tmp_9_s9 (
    .F(ff_s8s9_sx_tmp_9_16),
    .I0(ff_r34r35_sy_9_11),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_state[0]) 
);
defparam ff_s8s9_sx_tmp_9_s9.INIT=16'h0100;
  LUT4 n1550_s27 (
    .F(n1550_34),
    .I0(n1550_31),
    .I1(n1550_32),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1550_s27.INIT=16'hAAAC;
  LUT4 n1789_s19 (
    .F(n1789_26),
    .I0(n1789_15),
    .I1(ff_vram_wdata_7_39),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1789_s19.INIT=16'h0E00;
  LUT4 n1538_s40 (
    .F(n1538_45),
    .I0(n1538_37),
    .I1(w_vdpcmd_vram_rdata[4]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1538_s40.INIT=16'h0E00;
  LUT4 n1535_s62 (
    .F(n1535_72),
    .I0(n1535_43),
    .I1(n318_10),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1535_s62.INIT=16'h0D00;
  LUT4 n1541_s32 (
    .F(n1541_37),
    .I0(n1541_31),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n1541_32) 
);
defparam n1541_s32.INIT=16'hDF00;
  LUT4 n1544_s30 (
    .F(n1544_38),
    .I0(ff_state[0]),
    .I1(n1552_34),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1544_s30.INIT=16'h000B;
  LUT4 n1531_s28 (
    .F(n1531_34),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1531_s28.INIT=16'h0900;
  LUT3 ff_r38r39_dy_9_s12 (
    .F(ff_r38r39_dy_9_19),
    .I0(ff_state[3]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam ff_r38r39_dy_9_s12.INIT=8'h82;
  LUT3 ff_s2_tr_s6 (
    .F(ff_s2_tr_11),
    .I0(ff_state[3]),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam ff_s2_tr_s6.INIT=8'h41;
  LUT4 ff_r46_cmr_7_s11 (
    .F(ff_r46_cmr_7_16),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_num[3]),
    .I3(ff_r46_cmr_7_10) 
);
defparam ff_r46_cmr_7_s11.INIT=16'h6000;
  LUT4 ff_r46_cmr_7_s12 (
    .F(ff_r46_cmr_7_18),
    .I0(w_vdpcmd_tr_clr_req),
    .I1(w_vdpcmd_tr_clr_ack),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam ff_r46_cmr_7_s12.INIT=16'h9009;
  LUT4 n2255_s5 (
    .F(n2255_10),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_num[3]),
    .I3(w_vdp_enable) 
);
defparam n2255_s5.INIT=16'h6000;
  LUT3 n1778_s2 (
    .F(n1778_8),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_data[7]) 
);
defparam n1778_s2.INIT=8'h60;
  LUT3 n1779_s2 (
    .F(n1779_8),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_data[6]) 
);
defparam n1779_s2.INIT=8'h60;
  LUT3 n1780_s2 (
    .F(n1780_8),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_data[5]) 
);
defparam n1780_s2.INIT=8'h60;
  LUT3 n1781_s2 (
    .F(n1781_8),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_data[4]) 
);
defparam n1781_s2.INIT=8'h60;
  LUT3 n1782_s2 (
    .F(n1782_8),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_data[3]) 
);
defparam n1782_s2.INIT=8'h60;
  LUT3 n1783_s2 (
    .F(n1783_8),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_data[2]) 
);
defparam n1783_s2.INIT=8'h60;
  LUT3 n1784_s2 (
    .F(n1784_8),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_data[1]) 
);
defparam n1784_s2.INIT=8'h60;
  LUT3 n1785_s2 (
    .F(n1785_8),
    .I0(w_vdpcmd_reg_write_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_data[0]) 
);
defparam n1785_s2.INIT=8'h60;
  LUT4 ff_state_3_s6 (
    .F(ff_state_3_12),
    .I0(ff_state_1_12),
    .I1(w_vdpcmd_reg_write_req),
    .I2(w_vdpcmd_reg_write_ack),
    .I3(ff_state_1_13) 
);
defparam ff_state_3_s6.INIT=16'hBE00;
  LUT4 n1852_s1 (
    .F(n1852_5),
    .I0(n1419_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1852_s1.INIT=16'hACCA;
  LUT4 n1851_s1 (
    .F(n1851_5),
    .I0(n1418_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1851_s1.INIT=16'hACCA;
  LUT4 n1850_s1 (
    .F(n1850_5),
    .I0(n1417_1),
    .I1(w_vdpcmd_reg_data[2]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1850_s1.INIT=16'hACCA;
  LUT4 n1849_s1 (
    .F(n1849_5),
    .I0(n1416_1),
    .I1(w_vdpcmd_reg_data[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1849_s1.INIT=16'hACCA;
  LUT4 n1848_s1 (
    .F(n1848_5),
    .I0(n1415_1),
    .I1(w_vdpcmd_reg_data[4]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1848_s1.INIT=16'hACCA;
  LUT4 n1847_s1 (
    .F(n1847_5),
    .I0(n1414_1),
    .I1(w_vdpcmd_reg_data[5]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1847_s1.INIT=16'hACCA;
  LUT4 n1846_s1 (
    .F(n1846_5),
    .I0(n1413_1),
    .I1(w_vdpcmd_reg_data[6]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1846_s1.INIT=16'hACCA;
  LUT4 n1845_s1 (
    .F(n1845_5),
    .I0(n1412_1),
    .I1(w_vdpcmd_reg_data[7]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1845_s1.INIT=16'hACCA;
  LUT4 n1844_s1 (
    .F(n1844_5),
    .I0(n1411_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1844_s1.INIT=16'hACCA;
  LUT4 n1843_s1 (
    .F(n1843_5),
    .I0(n1410_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1843_s1.INIT=16'hACCA;
  LUT4 n1833_s2 (
    .F(n1833_6),
    .I0(n977_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1833_s2.INIT=16'hACCA;
  LUT4 n1832_s2 (
    .F(n1832_6),
    .I0(n976_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1832_s2.INIT=16'hACCA;
  LUT4 n1831_s2 (
    .F(n1831_6),
    .I0(n975_1),
    .I1(w_vdpcmd_reg_data[2]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1831_s2.INIT=16'hACCA;
  LUT4 n1830_s2 (
    .F(n1830_6),
    .I0(n974_1),
    .I1(w_vdpcmd_reg_data[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1830_s2.INIT=16'hACCA;
  LUT4 n1829_s2 (
    .F(n1829_6),
    .I0(n973_1),
    .I1(w_vdpcmd_reg_data[4]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1829_s2.INIT=16'hACCA;
  LUT4 n1828_s2 (
    .F(n1828_6),
    .I0(n972_1),
    .I1(w_vdpcmd_reg_data[5]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1828_s2.INIT=16'hACCA;
  LUT4 n1827_s2 (
    .F(n1827_6),
    .I0(n971_1),
    .I1(w_vdpcmd_reg_data[6]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1827_s2.INIT=16'hACCA;
  LUT4 n1826_s2 (
    .F(n1826_6),
    .I0(n970_1),
    .I1(w_vdpcmd_reg_data[7]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1826_s2.INIT=16'hACCA;
  LUT4 n1825_s2 (
    .F(n1825_6),
    .I0(n969_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1825_s2.INIT=16'hACCA;
  LUT4 n1824_s2 (
    .F(n1824_6),
    .I0(n968_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1824_s2.INIT=16'hACCA;
  LUT4 n1813_s2 (
    .F(n1813_6),
    .I0(ff_r42r43_ny[0]),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1813_s2.INIT=16'h5CC5;
  LUT4 n1809_s2 (
    .F(n1809_6),
    .I0(n1809_4),
    .I1(w_vdpcmd_reg_data[4]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1809_s2.INIT=16'hACCA;
  LUT4 n1807_s3 (
    .F(n1807_8),
    .I0(n1807_6),
    .I1(w_vdpcmd_reg_data[6]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1807_s3.INIT=16'hACCA;
  LUT4 n1804_s2 (
    .F(n1804_6),
    .I0(n1804_4),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1804_s2.INIT=16'hACCA;
  LUT3 n650_s4 (
    .F(n650_10),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(ff_state[0]),
    .I2(\vdp_command_processor.ff_initializing_14 ) 
);
defparam n650_s4.INIT=8'h3A;
  LUT4 n3500_s1 (
    .F(n3500_5),
    .I0(n3494_4),
    .I1(w_vdpcmd_tr_clr_ack),
    .I2(w_vdpcmd_tr_clr_req),
    .I3(w_vdp_enable) 
);
defparam n3500_s1.INIT=16'h1400;
  LUT4 n2386_s6 (
    .F(n2386_12),
    .I0(w_vdp_enable),
    .I1(n272_4),
    .I2(n1413_13),
    .I3(w_vdpcmd_vram_write_ack) 
);
defparam n2386_s6.INIT=16'h7F80;
  LUT4 ff_r38r39_dy_9_s13 (
    .F(ff_r38r39_dy_9_21),
    .I0(ff_r38r39_dy_9_12),
    .I1(ff_state[3]),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam ff_r38r39_dy_9_s13.INIT=16'h8008;
  LUT4 n2298_s4 (
    .F(n2298_9),
    .I0(w_vdpcmd_reg_num[3]),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_write_req),
    .I3(w_vdp_enable) 
);
defparam n2298_s4.INIT=16'h1400;
  LUT4 n1542_s32 (
    .F(n1542_37),
    .I0(w_vdpcmd_vram_rdata[0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]),
    .I2(\vdp_command_processor.ff_read_x_low [0]),
    .I3(n1539_42) 
);
defparam n1542_s32.INIT=16'h1500;
  LUT4 n1539_s38 (
    .F(n1539_44),
    .I0(n1539_39),
    .I1(n311_7),
    .I2(n311_5),
    .I3(n1539_40) 
);
defparam n1539_s38.INIT=16'h5700;
  LUT4 n1540_s36 (
    .F(n1540_42),
    .I0(n1540_38),
    .I1(n312_7),
    .I2(n312_5),
    .I3(n1539_39) 
);
defparam n1540_s36.INIT=16'hFCAA;
  LUT3 \vdp_command_processor.ff_initializing_s7  (
    .F(\vdp_command_processor.ff_initializing_14 ),
    .I0(w_vdp_enable),
    .I1(ff_r46_cmr_7_18),
    .I2(\vdp_command_processor.ff_initializing_8 ) 
);
defparam \vdp_command_processor.ff_initializing_s7 .INIT=8'h80;
  LUT4 ff_r44_clr_1_s11 (
    .F(ff_r44_clr_1_18),
    .I0(n2299_5),
    .I1(n2255_10),
    .I2(w_vdp_enable),
    .I3(ff_r46_cmr_7_18) 
);
defparam ff_r44_clr_1_s11.INIT=16'h0777;
  LUT4 ff_r34r35_sy_9_s21 (
    .F(ff_r34r35_sy_9_29),
    .I0(w_vdp_enable),
    .I1(ff_r46_cmr_7_18),
    .I2(ff_r34r35_sy_9_27),
    .I3(ff_r34r35_sy_9_11) 
);
defparam ff_r34r35_sy_9_s21.INIT=16'h8000;
  LUT3 \vdp_command_processor.ff_current_y_9_s4  (
    .F(\vdp_command_processor.ff_current_y_9_10 ),
    .I0(\vdp_command_processor.ff_current_y_9_8 ),
    .I1(w_vdp_enable),
    .I2(ff_r46_cmr_7_18) 
);
defparam \vdp_command_processor.ff_current_y_9_s4 .INIT=8'h80;
  LUT4 ff_s2_ce_s5 (
    .F(ff_s2_ce_10),
    .I0(ff_vdpcmd_start_11),
    .I1(ff_r46_cmr_7_14),
    .I2(w_vdp_enable),
    .I3(ff_r46_cmr_7_18) 
);
defparam ff_s2_ce_s5.INIT=16'hE000;
  LUT4 n1982_s4 (
    .F(n1982_8),
    .I0(n1601_22),
    .I1(\vdp_command_processor.ff_current_x [1]),
    .I2(ff_r46_cmr_7_18),
    .I3(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1982_s4.INIT=16'hACCC;
  LUT4 n1976_s5 (
    .F(n1976_9),
    .I0(n1594_22),
    .I1(\vdp_command_processor.ff_current_x [8]),
    .I2(ff_r46_cmr_7_18),
    .I3(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1976_s5.INIT=16'hACCC;
  LUT4 n1982_s5 (
    .F(n1982_10),
    .I0(n1600_22),
    .I1(\vdp_command_processor.ff_current_x [2]),
    .I2(ff_r46_cmr_7_18),
    .I3(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1982_s5.INIT=16'hACCC;
  LUT4 n1981_s3 (
    .F(n1981_7),
    .I0(n1599_22),
    .I1(\vdp_command_processor.ff_current_x [3]),
    .I2(ff_r46_cmr_7_18),
    .I3(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1981_s3.INIT=16'hACCC;
  LUT4 n1980_s3 (
    .F(n1980_7),
    .I0(n1598_22),
    .I1(\vdp_command_processor.ff_current_x [4]),
    .I2(ff_r46_cmr_7_18),
    .I3(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1980_s3.INIT=16'hACCC;
  LUT4 n1979_s3 (
    .F(n1979_7),
    .I0(n1597_22),
    .I1(\vdp_command_processor.ff_current_x [5]),
    .I2(ff_r46_cmr_7_18),
    .I3(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1979_s3.INIT=16'hACCC;
  LUT4 n1978_s3 (
    .F(n1978_7),
    .I0(n1596_22),
    .I1(\vdp_command_processor.ff_current_x [6]),
    .I2(ff_r46_cmr_7_18),
    .I3(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1978_s3.INIT=16'hACCC;
  LUT4 n1977_s3 (
    .F(n1977_7),
    .I0(n1595_22),
    .I1(\vdp_command_processor.ff_current_x [7]),
    .I2(ff_r46_cmr_7_18),
    .I3(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1977_s3.INIT=16'hACCC;
  LUT4 n1976_s6 (
    .F(n1976_11),
    .I0(n1593_22),
    .I1(\vdp_command_processor.ff_current_y [0]),
    .I2(ff_r46_cmr_7_18),
    .I3(\vdp_command_processor.ff_current_y_9_8 ) 
);
defparam n1976_s6.INIT=16'hACCC;
  DFFRE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n1788_16),
    .CLK(w_video_clk),
    .CE(ff_state_2_12),
    .RESET(n36_6) 
);
  DFFRE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n1789_11),
    .CLK(w_video_clk),
    .CE(ff_state_3_12),
    .RESET(n36_6) 
);
  DFFRE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n1790_12),
    .CLK(w_video_clk),
    .CE(ff_state_0_12),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_8_s0 (
    .Q(ff_r32r33_sx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2317_6),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_7_s0 (
    .Q(ff_r32r33_sx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(w_video_clk),
    .CE(n2318_6),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_6_s0 (
    .Q(ff_r32r33_sx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(w_video_clk),
    .CE(n2318_6),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_5_s0 (
    .Q(ff_r32r33_sx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(w_video_clk),
    .CE(n2318_6),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_4_s0 (
    .Q(ff_r32r33_sx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(w_video_clk),
    .CE(n2318_6),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_3_s0 (
    .Q(ff_r32r33_sx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2318_6),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_2_s0 (
    .Q(ff_r32r33_sx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2318_6),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_1_s0 (
    .Q(ff_r32r33_sx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2318_6),
    .RESET(n36_6) 
);
  DFFRE ff_r32r33_sx_0_s0 (
    .Q(ff_r32r33_sx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2318_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_9_s0 (
    .Q(ff_r34r35_sy[9]),
    .D(n1843_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_8_s0 (
    .Q(ff_r34r35_sy[8]),
    .D(n1844_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_7_s0 (
    .Q(ff_r34r35_sy[7]),
    .D(n1845_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_6_s0 (
    .Q(ff_r34r35_sy[6]),
    .D(n1846_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_5_s0 (
    .Q(ff_r34r35_sy[5]),
    .D(n1847_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_4_s0 (
    .Q(ff_r34r35_sy[4]),
    .D(n1848_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_3_s0 (
    .Q(ff_r34r35_sy[3]),
    .D(n1849_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_2_s0 (
    .Q(ff_r34r35_sy[2]),
    .D(n1850_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_1_s0 (
    .Q(ff_r34r35_sy[1]),
    .D(n1851_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r34r35_sy_0_s0 (
    .Q(ff_r34r35_sy[0]),
    .D(n1852_5),
    .CLK(w_video_clk),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_8_s0 (
    .Q(ff_r36r37_dx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2298_7),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_7_s0 (
    .Q(ff_r36r37_dx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(w_video_clk),
    .CE(n2299_7),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_6_s0 (
    .Q(ff_r36r37_dx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(w_video_clk),
    .CE(n2299_7),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_5_s0 (
    .Q(ff_r36r37_dx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(w_video_clk),
    .CE(n2299_7),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_4_s0 (
    .Q(ff_r36r37_dx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(w_video_clk),
    .CE(n2299_7),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_3_s0 (
    .Q(ff_r36r37_dx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2299_7),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_2_s0 (
    .Q(ff_r36r37_dx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2299_7),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_1_s0 (
    .Q(ff_r36r37_dx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2299_7),
    .RESET(n36_6) 
);
  DFFRE ff_r36r37_dx_0_s0 (
    .Q(ff_r36r37_dx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2299_7),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_9_s0 (
    .Q(ff_r38r39_dy[9]),
    .D(n1824_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_9_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_8_s0 (
    .Q(ff_r38r39_dy[8]),
    .D(n1825_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_9_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_7_s0 (
    .Q(ff_r38r39_dy[7]),
    .D(n1826_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_6_s0 (
    .Q(ff_r38r39_dy[6]),
    .D(n1827_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_5_s0 (
    .Q(ff_r38r39_dy[5]),
    .D(n1828_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_4_s0 (
    .Q(ff_r38r39_dy[4]),
    .D(n1829_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_3_s0 (
    .Q(ff_r38r39_dy[3]),
    .D(n1830_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_2_s0 (
    .Q(ff_r38r39_dy[2]),
    .D(n1831_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_1_s0 (
    .Q(ff_r38r39_dy[1]),
    .D(n1832_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r38r39_dy_0_s0 (
    .Q(ff_r38r39_dy[0]),
    .D(n1833_6),
    .CLK(w_video_clk),
    .CE(ff_r38r39_dy_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_9_s0 (
    .Q(ff_r40r41_nx[9]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2278_7),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_8_s0 (
    .Q(ff_r40r41_nx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2278_7),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_7_s0 (
    .Q(ff_r40r41_nx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(w_video_clk),
    .CE(n2280_7),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_6_s0 (
    .Q(ff_r40r41_nx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(w_video_clk),
    .CE(n2280_7),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_5_s0 (
    .Q(ff_r40r41_nx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(w_video_clk),
    .CE(n2280_7),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_4_s0 (
    .Q(ff_r40r41_nx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(w_video_clk),
    .CE(n2280_7),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_3_s0 (
    .Q(ff_r40r41_nx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2280_7),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_2_s0 (
    .Q(ff_r40r41_nx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2280_7),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_1_s0 (
    .Q(ff_r40r41_nx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2280_7),
    .RESET(n36_6) 
);
  DFFRE ff_r40r41_nx_0_s0 (
    .Q(ff_r40r41_nx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2280_7),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_9_s0 (
    .Q(ff_r42r43_ny[9]),
    .D(n1804_6),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_8_s0 (
    .Q(ff_r42r43_ny[8]),
    .D(n1805_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_9_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_7_s0 (
    .Q(ff_r42r43_ny[7]),
    .D(n1806_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_6_s0 (
    .Q(ff_r42r43_ny[6]),
    .D(n1807_8),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_5_s0 (
    .Q(ff_r42r43_ny[5]),
    .D(n1808_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_4_s0 (
    .Q(ff_r42r43_ny[4]),
    .D(n1809_6),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_3_s0 (
    .Q(ff_r42r43_ny[3]),
    .D(n1810_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_2_s0 (
    .Q(ff_r42r43_ny[2]),
    .D(n1811_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_1_s0 (
    .Q(ff_r42r43_ny[1]),
    .D(n1812_3),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r42r43_ny_0_s0 (
    .Q(ff_r42r43_ny[0]),
    .D(n1813_6),
    .CLK(w_video_clk),
    .CE(ff_r42r43_ny_7_6),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_7_s0 (
    .Q(ff_r44_clr[7]),
    .D(n1527_33),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_6_s0 (
    .Q(ff_r44_clr[6]),
    .D(n1528_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_5_s0 (
    .Q(ff_r44_clr[5]),
    .D(n1529_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_4_s0 (
    .Q(ff_r44_clr[4]),
    .D(n1530_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_7_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_3_s0 (
    .Q(ff_r44_clr[3]),
    .D(n1531_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_3_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_2_s0 (
    .Q(ff_r44_clr[2]),
    .D(n1532_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_3_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_1_s0 (
    .Q(ff_r44_clr[1]),
    .D(n1533_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_1_10),
    .RESET(n36_6) 
);
  DFFRE ff_r44_clr_0_s0 (
    .Q(ff_r44_clr[0]),
    .D(n1534_28),
    .CLK(w_video_clk),
    .CE(ff_r44_clr_1_10),
    .RESET(n36_6) 
);
  DFFRE ff_r45_mm_s0 (
    .Q(ff_r45_mm),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(w_video_clk),
    .CE(n2255_8),
    .RESET(n36_6) 
);
  DFFRE ff_r45_eq_s0 (
    .Q(ff_r45_eq),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(w_video_clk),
    .CE(n2255_8),
    .RESET(n36_6) 
);
  DFFRE ff_r45_dix_s0 (
    .Q(ff_r45_dix),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(w_video_clk),
    .CE(n2255_8),
    .RESET(n36_6) 
);
  DFFRE ff_r45_diy_s0 (
    .Q(ff_r45_diy),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(w_video_clk),
    .CE(n2255_8),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_7_s0 (
    .Q(w_current_vdp_command[7]),
    .D(n1778_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_6_s0 (
    .Q(w_current_vdp_command[6]),
    .D(n1779_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_5_s0 (
    .Q(w_current_vdp_command[5]),
    .D(n1780_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_4_s0 (
    .Q(w_current_vdp_command[4]),
    .D(n1781_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_3_s0 (
    .Q(ff_r46_cmr[3]),
    .D(n1782_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_2_s0 (
    .Q(ff_r46_cmr[2]),
    .D(n1783_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_1_s0 (
    .Q(ff_r46_cmr[1]),
    .D(n1784_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_r46_cmr_0_s0 (
    .Q(ff_r46_cmr[0]),
    .D(n1785_8),
    .CLK(w_video_clk),
    .CE(ff_r46_cmr_7_5),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_10_s0 (
    .Q(ff_s8s9_sx_tmp[10]),
    .D(n1553_40),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_10_19),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_9_s0 (
    .Q(ff_s8s9_sx_tmp[9]),
    .D(n1554_34),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_8_s0 (
    .Q(ff_s8s9_sx_tmp[8]),
    .D(n1555_30),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_7_s0 (
    .Q(ff_s8s9_sx_tmp[7]),
    .D(n1556_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_6_s0 (
    .Q(ff_s8s9_sx_tmp[6]),
    .D(n1557_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_5_s0 (
    .Q(ff_s8s9_sx_tmp[5]),
    .D(n1558_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_4_s0 (
    .Q(ff_s8s9_sx_tmp[4]),
    .D(n1559_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_3_s0 (
    .Q(ff_s8s9_sx_tmp[3]),
    .D(n1560_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_2_s0 (
    .Q(ff_s8s9_sx_tmp[2]),
    .D(n1561_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_1_s0 (
    .Q(ff_s8s9_sx_tmp[1]),
    .D(n1562_29),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_s8s9_sx_tmp_0_s0 (
    .Q(ff_s8s9_sx_tmp[0]),
    .D(n1563_30),
    .CLK(w_video_clk),
    .CE(ff_s8s9_sx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_9_s0 (
    .Q(ff_dx_tmp[9]),
    .D(n1574_29),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_8_s0 (
    .Q(ff_dx_tmp[8]),
    .D(n1575_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_7_s0 (
    .Q(ff_dx_tmp[7]),
    .D(n1576_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_6_s0 (
    .Q(ff_dx_tmp[6]),
    .D(n1577_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_5_s0 (
    .Q(ff_dx_tmp[5]),
    .D(n1578_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_4_s0 (
    .Q(ff_dx_tmp[4]),
    .D(n1579_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_3_s0 (
    .Q(ff_dx_tmp[3]),
    .D(n1580_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_2_s0 (
    .Q(ff_dx_tmp[2]),
    .D(n1581_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_1_s0 (
    .Q(ff_dx_tmp[1]),
    .D(n1582_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_dx_tmp_0_s0 (
    .Q(ff_dx_tmp[0]),
    .D(n1583_25),
    .CLK(w_video_clk),
    .CE(ff_dx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_9_s0 (
    .Q(ff_nx_tmp[9]),
    .D(n1543_32),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_8_s0 (
    .Q(ff_nx_tmp[8]),
    .D(n1544_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_7_s0 (
    .Q(ff_nx_tmp[7]),
    .D(n1545_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_6_s0 (
    .Q(ff_nx_tmp[6]),
    .D(n1546_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_5_s0 (
    .Q(ff_nx_tmp[5]),
    .D(n1547_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_4_s0 (
    .Q(ff_nx_tmp[4]),
    .D(n1548_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_3_s0 (
    .Q(ff_nx_tmp[3]),
    .D(n1549_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_2_s0 (
    .Q(ff_nx_tmp[2]),
    .D(n1550_34),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_1_s0 (
    .Q(ff_nx_tmp[1]),
    .D(n1551_30),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_nx_tmp_0_s0 (
    .Q(ff_nx_tmp[0]),
    .D(n1552_31),
    .CLK(w_video_clk),
    .CE(ff_nx_tmp_9_10),
    .RESET(n36_6) 
);
  DFFRE ff_vdpcmd_start_s0 (
    .Q(ff_vdpcmd_start),
    .D(n1786_9),
    .CLK(w_video_clk),
    .CE(ff_vdpcmd_start_6),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wr_req_s0 (
    .Q(ff_vram_wr_req),
    .D(n2386_13),
    .CLK(w_video_clk),
    .CE(ff_vram_wr_req_10),
    .RESET(n36_6) 
);
  DFFRE ff_vram_rd_req_s0 (
    .Q(w_vdpcmd_vram_read_req),
    .D(n918_10),
    .CLK(w_video_clk),
    .CE(ff_vram_rd_req_10),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_7_s0 (
    .Q(w_vdpcmd_vram_wdata[7]),
    .D(n1535_32),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_6_s0 (
    .Q(w_vdpcmd_vram_wdata[6]),
    .D(n1536_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_5_s0 (
    .Q(w_vdpcmd_vram_wdata[5]),
    .D(n1537_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_4_s0 (
    .Q(w_vdpcmd_vram_wdata[4]),
    .D(n1538_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_3_s0 (
    .Q(w_vdpcmd_vram_wdata[3]),
    .D(n1539_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_2_s0 (
    .Q(w_vdpcmd_vram_wdata[2]),
    .D(n1540_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_1_s0 (
    .Q(w_vdpcmd_vram_wdata[1]),
    .D(n1541_37),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFRE ff_vram_wdata_0_s0 (
    .Q(w_vdpcmd_vram_wdata[0]),
    .D(n1542_30),
    .CLK(w_video_clk),
    .CE(ff_vram_wdata_7_8),
    .RESET(n36_6) 
);
  DFFSE ff_s2_tr_s0 (
    .Q(ff_s2_tr),
    .D(n1646_8),
    .CLK(w_video_clk),
    .CE(ff_s2_tr_6),
    .SET(n36_6) 
);
  DFFRE ff_s2_ce_s0 (
    .Q(ff_s2_ce),
    .D(n1518_27),
    .CLK(w_video_clk),
    .CE(ff_s2_ce_10),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_16_s0 (
    .Q(w_vdpcmd_vram_address_16),
    .D(n1967_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_14_s0 (
    .Q(w_vdpcmd_vram_address_14),
    .D(n1969_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_13_s0 (
    .Q(w_vdpcmd_vram_address_13),
    .D(n1970_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_12_s0 (
    .Q(w_vdpcmd_vram_address_12),
    .D(n1971_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_11_s0 (
    .Q(w_vdpcmd_vram_address_11),
    .D(n1972_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vdpcmd_vram_address_10),
    .D(n1973_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vdpcmd_vram_address_9),
    .D(n1974_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vdpcmd_vram_address_8),
    .D(n1975_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vdpcmd_vram_address_7),
    .D(n1976_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vdpcmd_vram_address_6),
    .D(n1977_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vdpcmd_vram_address_5),
    .D(n1978_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vdpcmd_vram_address_4),
    .D(n1979_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vdpcmd_vram_address_3),
    .D(n1980_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vdpcmd_vram_address_2),
    .D(n1981_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vdpcmd_vram_address_1),
    .D(n1982_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vdpcmd_vram_address_0),
    .D(n1983_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_9_s0  (
    .Q(\vdp_command_processor.ff_nx_count [9]),
    .D(n171_6),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_8_s0  (
    .Q(\vdp_command_processor.ff_nx_count [8]),
    .D(n172_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_7_s0  (
    .Q(\vdp_command_processor.ff_nx_count [7]),
    .D(n173_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_6_s0  (
    .Q(\vdp_command_processor.ff_nx_count [6]),
    .D(n174_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_5_s0  (
    .Q(\vdp_command_processor.ff_nx_count [5]),
    .D(n175_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_4_s0  (
    .Q(\vdp_command_processor.ff_nx_count [4]),
    .D(n176_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_3_s0  (
    .Q(\vdp_command_processor.ff_nx_count [3]),
    .D(n177_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_2_s0  (
    .Q(\vdp_command_processor.ff_nx_count [2]),
    .D(n178_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_1_s0  (
    .Q(\vdp_command_processor.ff_nx_count [1]),
    .D(n179_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_nx_count_0_s0  (
    .Q(\vdp_command_processor.ff_nx_count [0]),
    .D(n180_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_10_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [10]),
    .D(ff_r45_dix),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_2_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [2]),
    .D(n189_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_1_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [1]),
    .D(n190_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_0_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [0]),
    .D(n191_8),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_y_count_delta_9_s0  (
    .Q(\vdp_command_processor.ff_y_count_delta [9]),
    .D(ff_r45_diy),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_col_mask_7_s0  (
    .Q(\vdp_command_processor.ff_col_mask [7]),
    .D(n192_10),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_col_mask_3_s0  (
    .Q(\vdp_command_processor.ff_col_mask [3]),
    .D(n196_9),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_read_x_low_1_s0  (
    .Q(\vdp_command_processor.ff_read_x_low [1]),
    .D(n1601_22),
    .CLK(w_video_clk),
    .CE(ff_vram_rd_req_10),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_read_x_low_0_s0  (
    .Q(\vdp_command_processor.ff_read_x_low [0]),
    .D(n1602_22),
    .CLK(w_video_clk),
    .CE(ff_vram_rd_req_10),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_9_s0  (
    .Q(\vdp_command_processor.ff_current_y [9]),
    .D(n1584_23),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_10 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_8_s0  (
    .Q(\vdp_command_processor.ff_current_y [8]),
    .D(n1585_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_10 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_7_s0  (
    .Q(\vdp_command_processor.ff_current_y [7]),
    .D(n1586_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_10 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_6_s0  (
    .Q(\vdp_command_processor.ff_current_y [6]),
    .D(n1587_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_10 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_5_s0  (
    .Q(\vdp_command_processor.ff_current_y [5]),
    .D(n1588_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_10 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_4_s0  (
    .Q(\vdp_command_processor.ff_current_y [4]),
    .D(n1589_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_10 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_3_s0  (
    .Q(\vdp_command_processor.ff_current_y [3]),
    .D(n1590_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_10 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_2_s0  (
    .Q(\vdp_command_processor.ff_current_y [2]),
    .D(n1591_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_10 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_1_s0  (
    .Q(\vdp_command_processor.ff_current_y [1]),
    .D(n1592_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_10 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_y_0_s0  (
    .Q(\vdp_command_processor.ff_current_y [0]),
    .D(n1593_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_10 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_8_s0  (
    .Q(\vdp_command_processor.ff_current_x [8]),
    .D(n1594_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_10 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_7_s0  (
    .Q(\vdp_command_processor.ff_current_x [7]),
    .D(n1595_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_10 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_6_s0  (
    .Q(\vdp_command_processor.ff_current_x [6]),
    .D(n1596_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_10 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_5_s0  (
    .Q(\vdp_command_processor.ff_current_x [5]),
    .D(n1597_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_10 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_4_s0  (
    .Q(\vdp_command_processor.ff_current_x [4]),
    .D(n1598_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_10 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_3_s0  (
    .Q(\vdp_command_processor.ff_current_x [3]),
    .D(n1599_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_10 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_2_s0  (
    .Q(\vdp_command_processor.ff_current_x [2]),
    .D(n1600_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_10 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_1_s0  (
    .Q(\vdp_command_processor.ff_current_x [1]),
    .D(n1601_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_10 ),
    .RESET(n36_6) 
);
  DFFRE \vdp_command_processor.ff_current_x_0_s0  (
    .Q(\vdp_command_processor.ff_current_x [0]),
    .D(n1602_22),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.ff_current_y_9_10 ),
    .RESET(n36_6) 
);
  DFFE \vdp_command_processor.maxxmask_1_s0  (
    .Q(\vdp_command_processor.maxxmask [1]),
    .D(w_vdp_mode_is_highres),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.maxxmask_1_6 ) 
);
  DFFE \vdp_command_processor.maxxmask_0_s0  (
    .Q(\vdp_command_processor.maxxmask [0]),
    .D(n2632_7),
    .CLK(w_video_clk),
    .CE(\vdp_command_processor.maxxmask_1_6 ) 
);
  DFFRE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n1787_11),
    .CLK(w_video_clk),
    .CE(ff_state_3_12),
    .RESET(n36_6) 
);
  DFFR \vdp_command_processor.ff_initializing_s5  (
    .Q(\vdp_command_processor.ff_initializing ),
    .D(n650_10),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam \vdp_command_processor.ff_initializing_s5 .INIT=1'b0;
  DFFR ff_reg_wr_ack_s2 (
    .Q(w_vdpcmd_reg_write_ack),
    .D(n1371_11),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_reg_wr_ack_s2.INIT=1'b0;
  DFFR ff_tr_clr_ack_s2 (
    .Q(w_vdpcmd_tr_clr_ack),
    .D(n1167_7),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_tr_clr_ack_s2.INIT=1'b0;
  ALU n725_s (
    .SUM(n725_1),
    .COUT(n725_2),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(n218_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n725_s.ALU_MODE=0;
  ALU n724_s (
    .SUM(n724_1),
    .COUT(n724_2),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(n217_3),
    .I3(GND),
    .CIN(n725_2) 
);
defparam n724_s.ALU_MODE=0;
  ALU n723_s (
    .SUM(n723_1),
    .COUT(n723_2),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(n216_3),
    .I3(GND),
    .CIN(n724_2) 
);
defparam n723_s.ALU_MODE=0;
  ALU n722_s (
    .SUM(n722_1),
    .COUT(n722_2),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n723_2) 
);
defparam n722_s.ALU_MODE=0;
  ALU n721_s (
    .SUM(n721_1),
    .COUT(n721_2),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n722_2) 
);
defparam n721_s.ALU_MODE=0;
  ALU n720_s (
    .SUM(n720_1),
    .COUT(n720_2),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n721_2) 
);
defparam n720_s.ALU_MODE=0;
  ALU n719_s (
    .SUM(n719_1),
    .COUT(n719_2),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n720_2) 
);
defparam n719_s.ALU_MODE=0;
  ALU n718_s (
    .SUM(n718_1),
    .COUT(n718_2),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n719_2) 
);
defparam n718_s.ALU_MODE=0;
  ALU n717_s (
    .SUM(n717_1),
    .COUT(n717_2),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n718_2) 
);
defparam n717_s.ALU_MODE=0;
  ALU n716_s (
    .SUM(n716_1),
    .COUT(n716_2),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n717_2) 
);
defparam n716_s.ALU_MODE=0;
  ALU n715_s (
    .SUM(n715_1),
    .COUT(n715_0_COUT),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n716_2) 
);
defparam n715_s.ALU_MODE=0;
  ALU n966_s (
    .SUM(n966_1),
    .COUT(n966_2),
    .I0(ff_dx_tmp[0]),
    .I1(n218_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n966_s.ALU_MODE=0;
  ALU n965_s (
    .SUM(n965_1),
    .COUT(n965_2),
    .I0(ff_dx_tmp[1]),
    .I1(n217_3),
    .I3(GND),
    .CIN(n966_2) 
);
defparam n965_s.ALU_MODE=0;
  ALU n964_s (
    .SUM(n964_1),
    .COUT(n964_2),
    .I0(ff_dx_tmp[2]),
    .I1(n216_3),
    .I3(GND),
    .CIN(n965_2) 
);
defparam n964_s.ALU_MODE=0;
  ALU n963_s (
    .SUM(n963_1),
    .COUT(n963_2),
    .I0(ff_dx_tmp[3]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n964_2) 
);
defparam n963_s.ALU_MODE=0;
  ALU n962_s (
    .SUM(n962_1),
    .COUT(n962_2),
    .I0(ff_dx_tmp[4]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n963_2) 
);
defparam n962_s.ALU_MODE=0;
  ALU n961_s (
    .SUM(n961_1),
    .COUT(n961_2),
    .I0(ff_dx_tmp[5]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n962_2) 
);
defparam n961_s.ALU_MODE=0;
  ALU n960_s (
    .SUM(n960_1),
    .COUT(n960_2),
    .I0(ff_dx_tmp[6]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n961_2) 
);
defparam n960_s.ALU_MODE=0;
  ALU n959_s (
    .SUM(n959_1),
    .COUT(n959_2),
    .I0(ff_dx_tmp[7]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n960_2) 
);
defparam n959_s.ALU_MODE=0;
  ALU n958_s (
    .SUM(n958_1),
    .COUT(n958_2),
    .I0(ff_dx_tmp[8]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n959_2) 
);
defparam n958_s.ALU_MODE=0;
  ALU n957_s (
    .SUM(n957_1),
    .COUT(n957_0_COUT),
    .I0(ff_dx_tmp[9]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n958_2) 
);
defparam n957_s.ALU_MODE=0;
  ALU n977_s (
    .SUM(n977_1),
    .COUT(n977_2),
    .I0(ff_r38r39_dy[0]),
    .I1(n225_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n977_s.ALU_MODE=0;
  ALU n976_s (
    .SUM(n976_1),
    .COUT(n976_2),
    .I0(ff_r38r39_dy[1]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n977_2) 
);
defparam n976_s.ALU_MODE=0;
  ALU n975_s (
    .SUM(n975_1),
    .COUT(n975_2),
    .I0(ff_r38r39_dy[2]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n976_2) 
);
defparam n975_s.ALU_MODE=0;
  ALU n974_s (
    .SUM(n974_1),
    .COUT(n974_2),
    .I0(ff_r38r39_dy[3]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n975_2) 
);
defparam n974_s.ALU_MODE=0;
  ALU n973_s (
    .SUM(n973_1),
    .COUT(n973_2),
    .I0(ff_r38r39_dy[4]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n974_2) 
);
defparam n973_s.ALU_MODE=0;
  ALU n972_s (
    .SUM(n972_1),
    .COUT(n972_2),
    .I0(ff_r38r39_dy[5]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n973_2) 
);
defparam n972_s.ALU_MODE=0;
  ALU n971_s (
    .SUM(n971_1),
    .COUT(n971_2),
    .I0(ff_r38r39_dy[6]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n972_2) 
);
defparam n971_s.ALU_MODE=0;
  ALU n970_s (
    .SUM(n970_1),
    .COUT(n970_2),
    .I0(ff_r38r39_dy[7]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n971_2) 
);
defparam n970_s.ALU_MODE=0;
  ALU n969_s (
    .SUM(n969_1),
    .COUT(n969_2),
    .I0(ff_r38r39_dy[8]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n970_2) 
);
defparam n969_s.ALU_MODE=0;
  ALU n968_s (
    .SUM(n968_1),
    .COUT(n968_0_COUT),
    .I0(ff_r38r39_dy[9]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n969_2) 
);
defparam n968_s.ALU_MODE=0;
  ALU n1150_s (
    .SUM(n1150_1),
    .COUT(n1150_2),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_r40r41_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1150_s.ALU_MODE=0;
  ALU n1149_s (
    .SUM(n1149_1),
    .COUT(n1149_2),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_r40r41_nx[1]),
    .I3(GND),
    .CIN(n1150_2) 
);
defparam n1149_s.ALU_MODE=0;
  ALU n1148_s (
    .SUM(n1148_1),
    .COUT(n1148_2),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_r40r41_nx[2]),
    .I3(GND),
    .CIN(n1149_2) 
);
defparam n1148_s.ALU_MODE=0;
  ALU n1147_s (
    .SUM(n1147_1),
    .COUT(n1147_2),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_r40r41_nx[3]),
    .I3(GND),
    .CIN(n1148_2) 
);
defparam n1147_s.ALU_MODE=0;
  ALU n1146_s (
    .SUM(n1146_1),
    .COUT(n1146_2),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_r40r41_nx[4]),
    .I3(GND),
    .CIN(n1147_2) 
);
defparam n1146_s.ALU_MODE=0;
  ALU n1145_s (
    .SUM(n1145_1),
    .COUT(n1145_2),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_r40r41_nx[5]),
    .I3(GND),
    .CIN(n1146_2) 
);
defparam n1145_s.ALU_MODE=0;
  ALU n1144_s (
    .SUM(n1144_1),
    .COUT(n1144_2),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_r40r41_nx[6]),
    .I3(GND),
    .CIN(n1145_2) 
);
defparam n1144_s.ALU_MODE=0;
  ALU n1143_s (
    .SUM(n1143_1),
    .COUT(n1143_2),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_r40r41_nx[7]),
    .I3(GND),
    .CIN(n1144_2) 
);
defparam n1143_s.ALU_MODE=0;
  ALU n1142_s (
    .SUM(n1142_1),
    .COUT(n1142_2),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_r40r41_nx[8]),
    .I3(GND),
    .CIN(n1143_2) 
);
defparam n1142_s.ALU_MODE=0;
  ALU n1141_s (
    .SUM(n1141_1),
    .COUT(n1141_0_COUT),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_r40r41_nx[9]),
    .I3(GND),
    .CIN(n1142_2) 
);
defparam n1141_s.ALU_MODE=0;
  ALU n1419_s (
    .SUM(n1419_1),
    .COUT(n1419_2),
    .I0(ff_r34r35_sy[0]),
    .I1(n225_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n1419_s.ALU_MODE=0;
  ALU n1418_s (
    .SUM(n1418_1),
    .COUT(n1418_2),
    .I0(ff_r34r35_sy[1]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1419_2) 
);
defparam n1418_s.ALU_MODE=0;
  ALU n1417_s (
    .SUM(n1417_1),
    .COUT(n1417_2),
    .I0(ff_r34r35_sy[2]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1418_2) 
);
defparam n1417_s.ALU_MODE=0;
  ALU n1416_s (
    .SUM(n1416_1),
    .COUT(n1416_2),
    .I0(ff_r34r35_sy[3]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1417_2) 
);
defparam n1416_s.ALU_MODE=0;
  ALU n1415_s (
    .SUM(n1415_1),
    .COUT(n1415_2),
    .I0(ff_r34r35_sy[4]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1416_2) 
);
defparam n1415_s.ALU_MODE=0;
  ALU n1414_s (
    .SUM(n1414_1),
    .COUT(n1414_2),
    .I0(ff_r34r35_sy[5]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1415_2) 
);
defparam n1414_s.ALU_MODE=0;
  ALU n1413_s (
    .SUM(n1413_1),
    .COUT(n1413_2),
    .I0(ff_r34r35_sy[6]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1414_2) 
);
defparam n1413_s.ALU_MODE=0;
  ALU n1412_s (
    .SUM(n1412_1),
    .COUT(n1412_2),
    .I0(ff_r34r35_sy[7]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1413_2) 
);
defparam n1412_s.ALU_MODE=0;
  ALU n1411_s (
    .SUM(n1411_1),
    .COUT(n1411_2),
    .I0(ff_r34r35_sy[8]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1412_2) 
);
defparam n1411_s.ALU_MODE=0;
  ALU n1410_s (
    .SUM(n1410_1),
    .COUT(n1410_0_COUT),
    .I0(ff_r34r35_sy[9]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1411_2) 
);
defparam n1410_s.ALU_MODE=0;
  ALU n954_s (
    .SUM(n954_2),
    .COUT(n954_3),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_r42r43_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n954_s.ALU_MODE=1;
  ALU n953_s (
    .SUM(n953_2),
    .COUT(n953_3),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_r42r43_ny[1]),
    .I3(GND),
    .CIN(n954_3) 
);
defparam n953_s.ALU_MODE=1;
  ALU n952_s (
    .SUM(n952_2),
    .COUT(n952_3),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_r42r43_ny[2]),
    .I3(GND),
    .CIN(n953_3) 
);
defparam n952_s.ALU_MODE=1;
  ALU n951_s (
    .SUM(n951_2),
    .COUT(n951_3),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_r42r43_ny[3]),
    .I3(GND),
    .CIN(n952_3) 
);
defparam n951_s.ALU_MODE=1;
  ALU n950_s (
    .SUM(n950_2),
    .COUT(n950_3),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_r42r43_ny[4]),
    .I3(GND),
    .CIN(n951_3) 
);
defparam n950_s.ALU_MODE=1;
  ALU n949_s (
    .SUM(n949_2),
    .COUT(n949_3),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_r42r43_ny[5]),
    .I3(GND),
    .CIN(n950_3) 
);
defparam n949_s.ALU_MODE=1;
  ALU n948_s (
    .SUM(n948_2),
    .COUT(n948_3),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_r42r43_ny[6]),
    .I3(GND),
    .CIN(n949_3) 
);
defparam n948_s.ALU_MODE=1;
  ALU n947_s (
    .SUM(n947_2),
    .COUT(n947_3),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_r42r43_ny[7]),
    .I3(GND),
    .CIN(n948_3) 
);
defparam n947_s.ALU_MODE=1;
  ALU n946_s (
    .SUM(n946_2),
    .COUT(n946_3),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_r42r43_ny[8]),
    .I3(GND),
    .CIN(n947_3) 
);
defparam n946_s.ALU_MODE=1;
  ALU n945_s (
    .SUM(n945_2),
    .COUT(n945_3),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_r42r43_ny[9]),
    .I3(GND),
    .CIN(n946_3) 
);
defparam n945_s.ALU_MODE=1;
  ALU n944_s (
    .SUM(n944_2),
    .COUT(n944_0_COUT),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n945_3) 
);
defparam n944_s.ALU_MODE=1;
  ALU n702_s0 (
    .SUM(n702_1_SUM),
    .COUT(n702_3),
    .I0(n314_3),
    .I1(ff_r44_clr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n702_s0.ALU_MODE=3;
  ALU n703_s0 (
    .SUM(n703_1_SUM),
    .COUT(n703_3),
    .I0(n313_3),
    .I1(ff_r44_clr[1]),
    .I3(GND),
    .CIN(n702_3) 
);
defparam n703_s0.ALU_MODE=3;
  ALU n704_s0 (
    .SUM(n704_1_SUM),
    .COUT(n704_3),
    .I0(n312_3),
    .I1(ff_r44_clr[2]),
    .I3(GND),
    .CIN(n703_3) 
);
defparam n704_s0.ALU_MODE=3;
  ALU n705_s0 (
    .SUM(n705_1_SUM),
    .COUT(n705_3),
    .I0(n311_3),
    .I1(ff_r44_clr[3]),
    .I3(GND),
    .CIN(n704_3) 
);
defparam n705_s0.ALU_MODE=3;
  ALU n706_s0 (
    .SUM(n706_1_SUM),
    .COUT(n706_3),
    .I0(n318_7),
    .I1(ff_r44_clr[4]),
    .I3(GND),
    .CIN(n705_3) 
);
defparam n706_s0.ALU_MODE=3;
  ALU n707_s0 (
    .SUM(n707_1_SUM),
    .COUT(n707_3),
    .I0(n317_7),
    .I1(ff_r44_clr[5]),
    .I3(GND),
    .CIN(n706_3) 
);
defparam n707_s0.ALU_MODE=3;
  ALU n708_s0 (
    .SUM(n708_1_SUM),
    .COUT(n708_3),
    .I0(n316_7),
    .I1(ff_r44_clr[6]),
    .I3(GND),
    .CIN(n707_3) 
);
defparam n708_s0.ALU_MODE=3;
  ALU n709_s0 (
    .SUM(n709_1_SUM),
    .COUT(n709_3),
    .I0(n315_7),
    .I1(ff_r44_clr[7]),
    .I3(GND),
    .CIN(n708_3) 
);
defparam n709_s0.ALU_MODE=3;
  ALU n1225_s0 (
    .SUM(n1225_1_SUM),
    .COUT(n1225_3),
    .I0(ff_nx_tmp[0]),
    .I1(ff_r40r41_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1225_s0.ALU_MODE=3;
  ALU n1226_s0 (
    .SUM(n1226_1_SUM),
    .COUT(n1226_3),
    .I0(ff_nx_tmp[1]),
    .I1(ff_r40r41_nx[1]),
    .I3(GND),
    .CIN(n1225_3) 
);
defparam n1226_s0.ALU_MODE=3;
  ALU n1227_s0 (
    .SUM(n1227_1_SUM),
    .COUT(n1227_3),
    .I0(ff_nx_tmp[2]),
    .I1(ff_r40r41_nx[2]),
    .I3(GND),
    .CIN(n1226_3) 
);
defparam n1227_s0.ALU_MODE=3;
  ALU n1228_s0 (
    .SUM(n1228_1_SUM),
    .COUT(n1228_3),
    .I0(ff_nx_tmp[3]),
    .I1(ff_r40r41_nx[3]),
    .I3(GND),
    .CIN(n1227_3) 
);
defparam n1228_s0.ALU_MODE=3;
  ALU n1229_s0 (
    .SUM(n1229_1_SUM),
    .COUT(n1229_3),
    .I0(ff_nx_tmp[4]),
    .I1(ff_r40r41_nx[4]),
    .I3(GND),
    .CIN(n1228_3) 
);
defparam n1229_s0.ALU_MODE=3;
  ALU n1230_s0 (
    .SUM(n1230_1_SUM),
    .COUT(n1230_3),
    .I0(ff_nx_tmp[5]),
    .I1(ff_r40r41_nx[5]),
    .I3(GND),
    .CIN(n1229_3) 
);
defparam n1230_s0.ALU_MODE=3;
  ALU n1231_s0 (
    .SUM(n1231_1_SUM),
    .COUT(n1231_3),
    .I0(ff_nx_tmp[6]),
    .I1(ff_r40r41_nx[6]),
    .I3(GND),
    .CIN(n1230_3) 
);
defparam n1231_s0.ALU_MODE=3;
  ALU n1232_s0 (
    .SUM(n1232_1_SUM),
    .COUT(n1232_3),
    .I0(ff_nx_tmp[7]),
    .I1(ff_r40r41_nx[7]),
    .I3(GND),
    .CIN(n1231_3) 
);
defparam n1232_s0.ALU_MODE=3;
  ALU n1233_s0 (
    .SUM(n1233_1_SUM),
    .COUT(n1233_3),
    .I0(ff_nx_tmp[8]),
    .I1(ff_r40r41_nx[8]),
    .I3(GND),
    .CIN(n1232_3) 
);
defparam n1233_s0.ALU_MODE=3;
  ALU n1234_s0 (
    .SUM(n1234_1_SUM),
    .COUT(n1234_3),
    .I0(ff_nx_tmp[9]),
    .I1(ff_r40r41_nx[9]),
    .I3(GND),
    .CIN(n1233_3) 
);
defparam n1234_s0.ALU_MODE=3;
  MUX2_LUT5 n305_s5 (
    .O(n305_9),
    .I0(n305_6),
    .I1(n305_7),
    .S0(\vdp_command_processor.ff_read_x_low [1]) 
);
  MUX2_LUT5 n306_s5 (
    .O(n306_9),
    .I0(n306_6),
    .I1(n306_7),
    .S0(\vdp_command_processor.ff_read_x_low [1]) 
);
  INV n2386_s7 (
    .O(n2386_13),
    .I(w_vdpcmd_vram_write_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_wait_control (
  w_video_clk,
  n36_6,
  reg_r9_y_dots_Z,
  reg_r8_sp_off_Z,
  w_vdp_enable,
  w_vdp_command_drive,
  reg_r1_disp_on_Z,
  reg_r9_pal_mode_Z,
  w_current_vdp_command_c,
  ff_wait_cnt
)
;
input w_video_clk;
input n36_6;
input reg_r9_y_dots_Z;
input reg_r8_sp_off_Z;
input w_vdp_enable;
input w_vdp_command_drive;
input reg_r1_disp_on_Z;
input reg_r9_pal_mode_Z;
input [7:4] w_current_vdp_command_c;
output [15:15] ff_wait_cnt;
wire n74_2;
wire n75_2;
wire n76_2;
wire n77_2;
wire n78_2;
wire n79_2;
wire n80_2;
wire n81_2;
wire n82_2;
wire n83_2;
wire n84_2;
wire n85_2;
wire n86_2;
wire n156_2;
wire n157_2;
wire n158_2;
wire n159_2;
wire n160_2;
wire n161_2;
wire n162_2;
wire n163_2;
wire n164_2;
wire n165_2;
wire n166_2;
wire n167_2;
wire n168_2;
wire n287_2;
wire n288_2;
wire n289_2;
wire n290_2;
wire n291_2;
wire n292_2;
wire n293_2;
wire n294_2;
wire n295_2;
wire n296_2;
wire n297_2;
wire n298_2;
wire n299_2;
wire n369_2;
wire n370_2;
wire n371_2;
wire n372_2;
wire n373_2;
wire n374_2;
wire n375_2;
wire n376_2;
wire n377_2;
wire n378_2;
wire n379_2;
wire n380_2;
wire n381_2;
wire n549_3;
wire n449_3;
wire n450_3;
wire n451_3;
wire n452_3;
wire n453_3;
wire n454_3;
wire n455_3;
wire n456_3;
wire n457_3;
wire n458_3;
wire n459_3;
wire n460_3;
wire n461_3;
wire n462_3;
wire n449_4;
wire n450_4;
wire n451_4;
wire n452_4;
wire n453_4;
wire n454_4;
wire n455_4;
wire n456_4;
wire n457_4;
wire n458_4;
wire n459_4;
wire n460_4;
wire n461_4;
wire n462_4;
wire n73_6;
wire n155_5;
wire n286_5;
wire n368_5;
wire n73_7;
wire n73_8;
wire n155_6;
wire n155_7;
wire n286_6;
wire n286_7;
wire n368_6;
wire n368_7;
wire n259_5;
wire n260_5;
wire n261_5;
wire n262_5;
wire n263_5;
wire n264_5;
wire n265_5;
wire n266_6;
wire n220_7;
wire n223_5;
wire n224_5;
wire n225_5;
wire n226_5;
wire n227_5;
wire n228_5;
wire n229_5;
wire n230_5;
wire n231_5;
wire n232_5;
wire n233_5;
wire n187_7;
wire n190_5;
wire n191_5;
wire n192_5;
wire n193_5;
wire n194_5;
wire n195_5;
wire n196_5;
wire n197_5;
wire n198_5;
wire n199_5;
wire n200_8;
wire n410_5;
wire n411_5;
wire n412_5;
wire n413_5;
wire n335_7;
wire n338_5;
wire n339_5;
wire n340_5;
wire n341_5;
wire n342_5;
wire n343_5;
wire n344_5;
wire n345_5;
wire n346_5;
wire n347_5;
wire n348_7;
wire n302_7;
wire n305_5;
wire n306_5;
wire n307_5;
wire n308_5;
wire n309_5;
wire n310_5;
wire n311_5;
wire n312_5;
wire n313_5;
wire n314_5;
wire n315_5;
wire n253_7;
wire n256_5;
wire n257_5;
wire n258_5;
wire n40_8;
wire n43_6;
wire n44_6;
wire n45_6;
wire n46_6;
wire n47_6;
wire n48_6;
wire n49_6;
wire n50_6;
wire n51_6;
wire n52_6;
wire n53_6;
wire n7_8;
wire n10_6;
wire n11_6;
wire n12_6;
wire n13_6;
wire n14_6;
wire n15_6;
wire n16_6;
wire n17_6;
wire n18_6;
wire n19_6;
wire n20_8;
wire n400_7;
wire n403_5;
wire n404_5;
wire n405_5;
wire n406_5;
wire n407_5;
wire n408_5;
wire n409_5;
wire n122_8;
wire n125_6;
wire n126_6;
wire n127_6;
wire n128_6;
wire n129_6;
wire n130_6;
wire n131_6;
wire n132_6;
wire n133_6;
wire n134_6;
wire n135_6;
wire n89_8;
wire n92_6;
wire n93_6;
wire n94_6;
wire n95_6;
wire n96_6;
wire n97_6;
wire n98_6;
wire n99_6;
wire n100_6;
wire n101_6;
wire n102_7;
wire n37_1;
wire n37_2;
wire n36_1;
wire n36_2;
wire n35_1;
wire n35_2;
wire n34_1;
wire n34_2;
wire n33_1;
wire n33_2;
wire n32_1;
wire n32_2;
wire n31_1;
wire n31_2;
wire n30_1;
wire n30_2;
wire n29_1;
wire n29_2;
wire n28_1;
wire n28_2;
wire n27_1;
wire n27_2;
wire n26_1;
wire n26_2;
wire n25_1;
wire n25_2;
wire n70_1;
wire n70_2;
wire n69_1;
wire n69_2;
wire n68_1;
wire n68_2;
wire n67_1;
wire n67_2;
wire n66_1;
wire n66_2;
wire n65_1;
wire n65_2;
wire n64_1;
wire n64_2;
wire n63_1;
wire n63_2;
wire n62_1;
wire n62_2;
wire n61_1;
wire n61_2;
wire n60_1;
wire n60_2;
wire n59_1;
wire n59_2;
wire n58_1;
wire n58_2;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n152_1;
wire n152_2;
wire n151_1;
wire n151_2;
wire n150_1;
wire n150_2;
wire n149_1;
wire n149_2;
wire n148_1;
wire n148_2;
wire n147_1;
wire n147_2;
wire n146_1;
wire n146_2;
wire n145_1;
wire n145_2;
wire n144_1;
wire n144_2;
wire n143_1;
wire n143_2;
wire n142_1;
wire n142_2;
wire n141_1;
wire n141_2;
wire n140_1;
wire n140_2;
wire n250_1;
wire n250_2;
wire n249_1;
wire n249_2;
wire n248_1;
wire n248_2;
wire n247_1;
wire n247_2;
wire n246_1;
wire n246_2;
wire n245_1;
wire n245_2;
wire n244_1;
wire n244_2;
wire n243_1;
wire n243_2;
wire n242_1;
wire n242_2;
wire n241_1;
wire n241_2;
wire n240_1;
wire n240_2;
wire n239_1;
wire n239_2;
wire n238_1;
wire n238_2;
wire n283_1;
wire n283_2;
wire n282_1;
wire n282_2;
wire n281_1;
wire n281_2;
wire n280_1;
wire n280_2;
wire n279_1;
wire n279_2;
wire n278_1;
wire n278_2;
wire n277_1;
wire n277_2;
wire n276_1;
wire n276_2;
wire n275_1;
wire n275_2;
wire n274_1;
wire n274_2;
wire n273_1;
wire n273_2;
wire n272_1;
wire n272_2;
wire n271_1;
wire n271_2;
wire n332_1;
wire n332_2;
wire n331_1;
wire n331_2;
wire n330_1;
wire n330_2;
wire n329_1;
wire n329_2;
wire n328_1;
wire n328_2;
wire n327_1;
wire n327_2;
wire n326_1;
wire n326_2;
wire n325_1;
wire n325_2;
wire n324_1;
wire n324_2;
wire n323_1;
wire n323_2;
wire n322_1;
wire n322_2;
wire n321_1;
wire n321_2;
wire n320_1;
wire n320_2;
wire n365_1;
wire n365_2;
wire n364_1;
wire n364_2;
wire n363_1;
wire n363_2;
wire n362_1;
wire n362_2;
wire n361_1;
wire n361_2;
wire n360_1;
wire n360_2;
wire n359_1;
wire n359_2;
wire n358_1;
wire n358_2;
wire n357_1;
wire n357_2;
wire n356_1;
wire n356_2;
wire n355_1;
wire n355_2;
wire n354_1;
wire n354_2;
wire n353_1;
wire n353_2;
wire n430_1;
wire n430_2;
wire n429_1;
wire n429_2;
wire n428_1;
wire n428_2;
wire n427_1;
wire n427_2;
wire n426_1;
wire n426_2;
wire n425_1;
wire n425_2;
wire n424_1;
wire n424_2;
wire n423_1;
wire n423_2;
wire n422_1;
wire n422_2;
wire n421_1;
wire n421_2;
wire n420_1;
wire n420_2;
wire n419_1;
wire n419_2;
wire n418_1;
wire n418_2;
wire n417_1;
wire n417_0_COUT;
wire n171_3;
wire n172_3;
wire n173_3;
wire n174_3;
wire n175_3;
wire n176_3;
wire n177_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n181_3;
wire n182_3;
wire n183_3;
wire n184_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n394_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire [14:2] ff_wait_cnt_0;
wire [31:24] DO;
wire VCC;
wire GND;
  LUT3 n172_s1 (
    .F(n74_2),
    .I0(n58_1),
    .I1(n25_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n172_s1.INIT=8'hCA;
  LUT3 n173_s1 (
    .F(n75_2),
    .I0(n59_1),
    .I1(n26_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n173_s1.INIT=8'hCA;
  LUT3 n174_s1 (
    .F(n76_2),
    .I0(n60_1),
    .I1(n27_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n174_s1.INIT=8'hCA;
  LUT3 n175_s1 (
    .F(n77_2),
    .I0(n61_1),
    .I1(n28_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n175_s1.INIT=8'hCA;
  LUT3 n176_s1 (
    .F(n78_2),
    .I0(n62_1),
    .I1(n29_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n176_s1.INIT=8'hCA;
  LUT3 n177_s1 (
    .F(n79_2),
    .I0(n63_1),
    .I1(n30_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n177_s1.INIT=8'hCA;
  LUT3 n178_s1 (
    .F(n80_2),
    .I0(n64_1),
    .I1(n31_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n178_s1.INIT=8'hCA;
  LUT3 n179_s1 (
    .F(n81_2),
    .I0(n65_1),
    .I1(n32_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n179_s1.INIT=8'hCA;
  LUT3 n180_s1 (
    .F(n82_2),
    .I0(n66_1),
    .I1(n33_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n180_s1.INIT=8'hCA;
  LUT3 n181_s1 (
    .F(n83_2),
    .I0(n67_1),
    .I1(n34_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n181_s1.INIT=8'hCA;
  LUT3 n182_s1 (
    .F(n84_2),
    .I0(n68_1),
    .I1(n35_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n182_s1.INIT=8'hCA;
  LUT3 n183_s1 (
    .F(n85_2),
    .I0(n69_1),
    .I1(n36_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n183_s1.INIT=8'hCA;
  LUT3 n184_s1 (
    .F(n86_2),
    .I0(n70_1),
    .I1(n37_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n184_s1.INIT=8'hCA;
  LUT3 n172_s2 (
    .F(n156_2),
    .I0(n140_1),
    .I1(n107_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n172_s2.INIT=8'hCA;
  LUT3 n173_s2 (
    .F(n157_2),
    .I0(n141_1),
    .I1(n108_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n173_s2.INIT=8'hCA;
  LUT3 n174_s2 (
    .F(n158_2),
    .I0(n142_1),
    .I1(n109_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n174_s2.INIT=8'hCA;
  LUT3 n175_s2 (
    .F(n159_2),
    .I0(n143_1),
    .I1(n110_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n175_s2.INIT=8'hCA;
  LUT3 n176_s2 (
    .F(n160_2),
    .I0(n144_1),
    .I1(n111_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n176_s2.INIT=8'hCA;
  LUT3 n177_s2 (
    .F(n161_2),
    .I0(n145_1),
    .I1(n112_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n177_s2.INIT=8'hCA;
  LUT3 n178_s2 (
    .F(n162_2),
    .I0(n146_1),
    .I1(n113_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n178_s2.INIT=8'hCA;
  LUT3 n179_s2 (
    .F(n163_2),
    .I0(n147_1),
    .I1(n114_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n179_s2.INIT=8'hCA;
  LUT3 n180_s2 (
    .F(n164_2),
    .I0(n148_1),
    .I1(n115_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n180_s2.INIT=8'hCA;
  LUT3 n181_s2 (
    .F(n165_2),
    .I0(n149_1),
    .I1(n116_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n181_s2.INIT=8'hCA;
  LUT3 n182_s2 (
    .F(n166_2),
    .I0(n150_1),
    .I1(n117_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n182_s2.INIT=8'hCA;
  LUT3 n183_s2 (
    .F(n167_2),
    .I0(n151_1),
    .I1(n118_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n183_s2.INIT=8'hCA;
  LUT3 n184_s2 (
    .F(n168_2),
    .I0(n152_1),
    .I1(n119_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n184_s2.INIT=8'hCA;
  LUT3 n385_s1 (
    .F(n287_2),
    .I0(n271_1),
    .I1(n238_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n385_s1.INIT=8'hCA;
  LUT3 n386_s1 (
    .F(n288_2),
    .I0(n272_1),
    .I1(n239_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n386_s1.INIT=8'hCA;
  LUT3 n387_s1 (
    .F(n289_2),
    .I0(n273_1),
    .I1(n240_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n387_s1.INIT=8'hCA;
  LUT3 n388_s1 (
    .F(n290_2),
    .I0(n274_1),
    .I1(n241_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n388_s1.INIT=8'hCA;
  LUT3 n389_s1 (
    .F(n291_2),
    .I0(n275_1),
    .I1(n242_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n389_s1.INIT=8'hCA;
  LUT3 n390_s1 (
    .F(n292_2),
    .I0(n276_1),
    .I1(n243_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n390_s1.INIT=8'hCA;
  LUT3 n391_s1 (
    .F(n293_2),
    .I0(n277_1),
    .I1(n244_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n391_s1.INIT=8'hCA;
  LUT3 n392_s1 (
    .F(n294_2),
    .I0(n278_1),
    .I1(n245_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n392_s1.INIT=8'hCA;
  LUT3 n393_s1 (
    .F(n295_2),
    .I0(n279_1),
    .I1(n246_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n393_s1.INIT=8'hCA;
  LUT3 n394_s1 (
    .F(n296_2),
    .I0(n280_1),
    .I1(n247_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n394_s1.INIT=8'hCA;
  LUT3 n395_s1 (
    .F(n297_2),
    .I0(n281_1),
    .I1(n248_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n395_s1.INIT=8'hCA;
  LUT3 n396_s1 (
    .F(n298_2),
    .I0(n282_1),
    .I1(n249_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n396_s1.INIT=8'hCA;
  LUT3 n397_s1 (
    .F(n299_2),
    .I0(n283_1),
    .I1(n250_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n397_s1.INIT=8'hCA;
  LUT3 n385_s2 (
    .F(n369_2),
    .I0(n353_1),
    .I1(n320_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n385_s2.INIT=8'hCA;
  LUT3 n386_s2 (
    .F(n370_2),
    .I0(n354_1),
    .I1(n321_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n386_s2.INIT=8'hCA;
  LUT3 n387_s2 (
    .F(n371_2),
    .I0(n355_1),
    .I1(n322_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n387_s2.INIT=8'hCA;
  LUT3 n388_s2 (
    .F(n372_2),
    .I0(n356_1),
    .I1(n323_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n388_s2.INIT=8'hCA;
  LUT3 n389_s2 (
    .F(n373_2),
    .I0(n357_1),
    .I1(n324_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n389_s2.INIT=8'hCA;
  LUT3 n390_s2 (
    .F(n374_2),
    .I0(n358_1),
    .I1(n325_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n390_s2.INIT=8'hCA;
  LUT3 n391_s2 (
    .F(n375_2),
    .I0(n359_1),
    .I1(n326_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n391_s2.INIT=8'hCA;
  LUT3 n392_s2 (
    .F(n376_2),
    .I0(n360_1),
    .I1(n327_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n392_s2.INIT=8'hCA;
  LUT3 n393_s2 (
    .F(n377_2),
    .I0(n361_1),
    .I1(n328_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n393_s2.INIT=8'hCA;
  LUT3 n394_s2 (
    .F(n378_2),
    .I0(n362_1),
    .I1(n329_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n394_s2.INIT=8'hCA;
  LUT3 n395_s2 (
    .F(n379_2),
    .I0(n363_1),
    .I1(n330_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n395_s2.INIT=8'hCA;
  LUT3 n396_s2 (
    .F(n380_2),
    .I0(n364_1),
    .I1(n331_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n396_s2.INIT=8'hCA;
  LUT3 n397_s2 (
    .F(n381_2),
    .I0(n365_1),
    .I1(n332_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n397_s2.INIT=8'hCA;
  LUT2 n549_s0 (
    .F(n549_3),
    .I0(w_vdp_enable),
    .I1(w_vdp_command_drive) 
);
defparam n549_s0.INIT=4'h8;
  LUT4 n449_s0 (
    .F(n449_3),
    .I0(n171_3),
    .I1(n384_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n449_4) 
);
defparam n449_s0.INIT=16'hA0CF;
  LUT4 n450_s0 (
    .F(n450_3),
    .I0(reg_r1_disp_on_Z),
    .I1(n172_3),
    .I2(n450_4),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n450_s0.INIT=16'h88F0;
  LUT4 n451_s0 (
    .F(n451_3),
    .I0(reg_r1_disp_on_Z),
    .I1(n173_3),
    .I2(n451_4),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n451_s0.INIT=16'h88F0;
  LUT4 n452_s0 (
    .F(n452_3),
    .I0(n174_3),
    .I1(n387_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n452_4) 
);
defparam n452_s0.INIT=16'hA0CF;
  LUT4 n453_s0 (
    .F(n453_3),
    .I0(n175_3),
    .I1(n388_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n453_4) 
);
defparam n453_s0.INIT=16'hA0CF;
  LUT4 n454_s0 (
    .F(n454_3),
    .I0(n176_3),
    .I1(n389_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n454_4) 
);
defparam n454_s0.INIT=16'hA0CF;
  LUT4 n455_s0 (
    .F(n455_3),
    .I0(n177_3),
    .I1(n390_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n455_4) 
);
defparam n455_s0.INIT=16'hA0CF;
  LUT4 n456_s0 (
    .F(n456_3),
    .I0(n178_3),
    .I1(n391_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n456_4) 
);
defparam n456_s0.INIT=16'hA0CF;
  LUT4 n457_s0 (
    .F(n457_3),
    .I0(n179_3),
    .I1(n392_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n457_4) 
);
defparam n457_s0.INIT=16'hA0CF;
  LUT4 n458_s0 (
    .F(n458_3),
    .I0(n180_3),
    .I1(n393_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n458_4) 
);
defparam n458_s0.INIT=16'hA0CF;
  LUT4 n459_s0 (
    .F(n459_3),
    .I0(n181_3),
    .I1(n394_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n459_4) 
);
defparam n459_s0.INIT=16'hA0CF;
  LUT4 n460_s0 (
    .F(n460_3),
    .I0(n182_3),
    .I1(n395_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n460_4) 
);
defparam n460_s0.INIT=16'hA0CF;
  LUT4 n461_s0 (
    .F(n461_3),
    .I0(n183_3),
    .I1(n396_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n461_4) 
);
defparam n461_s0.INIT=16'hA0CF;
  LUT4 n462_s0 (
    .F(n462_3),
    .I0(n184_3),
    .I1(n397_3),
    .I2(reg_r1_disp_on_Z),
    .I3(n462_4) 
);
defparam n462_s0.INIT=16'hA0CF;
  LUT4 n449_s1 (
    .F(n449_4),
    .I0(n187_7),
    .I1(n417_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n449_s1.INIT=16'hF503;
  LUT3 n450_s1 (
    .F(n450_4),
    .I0(n418_1),
    .I1(n385_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n450_s1.INIT=8'hCA;
  LUT3 n451_s1 (
    .F(n451_4),
    .I0(n419_1),
    .I1(n386_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n451_s1.INIT=8'hCA;
  LUT4 n452_s1 (
    .F(n452_4),
    .I0(n190_5),
    .I1(n420_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n452_s1.INIT=16'hF503;
  LUT4 n453_s1 (
    .F(n453_4),
    .I0(n191_5),
    .I1(n421_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n453_s1.INIT=16'hF503;
  LUT4 n454_s1 (
    .F(n454_4),
    .I0(n192_5),
    .I1(n422_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n454_s1.INIT=16'hF503;
  LUT4 n455_s1 (
    .F(n455_4),
    .I0(n193_5),
    .I1(n423_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n455_s1.INIT=16'hF503;
  LUT4 n456_s1 (
    .F(n456_4),
    .I0(n194_5),
    .I1(n424_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n456_s1.INIT=16'hF503;
  LUT4 n457_s1 (
    .F(n457_4),
    .I0(n195_5),
    .I1(n425_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n457_s1.INIT=16'hF503;
  LUT4 n458_s1 (
    .F(n458_4),
    .I0(n196_5),
    .I1(n426_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n458_s1.INIT=16'hF503;
  LUT4 n459_s1 (
    .F(n459_4),
    .I0(n197_5),
    .I1(n427_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n459_s1.INIT=16'hF503;
  LUT4 n460_s1 (
    .F(n460_4),
    .I0(n198_5),
    .I1(n428_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n460_s1.INIT=16'hF503;
  LUT4 n461_s1 (
    .F(n461_4),
    .I0(n199_5),
    .I1(n429_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n461_s1.INIT=16'hF503;
  LUT4 n462_s1 (
    .F(n462_4),
    .I0(n200_8),
    .I1(n430_1),
    .I2(reg_r1_disp_on_Z),
    .I3(reg_r9_pal_mode_Z) 
);
defparam n462_s1.INIT=16'hF503;
  LUT4 n171_s1 (
    .F(n73_6),
    .I0(n73_7),
    .I1(n73_8),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n171_s1.INIT=16'hAC53;
  LUT4 n171_s2 (
    .F(n155_5),
    .I0(n155_6),
    .I1(n155_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n171_s2.INIT=16'hAC53;
  LUT4 n384_s1 (
    .F(n286_5),
    .I0(n286_6),
    .I1(n286_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n384_s1.INIT=16'hAC53;
  LUT4 n384_s2 (
    .F(n368_5),
    .I0(n368_6),
    .I1(n368_7),
    .I2(reg_r9_y_dots_Z),
    .I3(GND) 
);
defparam n384_s2.INIT=16'hAC53;
  LUT2 n73_s2 (
    .F(n73_7),
    .I0(n7_8),
    .I1(n25_2) 
);
defparam n73_s2.INIT=4'h9;
  LUT2 n73_s3 (
    .F(n73_8),
    .I0(n40_8),
    .I1(n58_2) 
);
defparam n73_s3.INIT=4'h9;
  LUT2 n155_s2 (
    .F(n155_6),
    .I0(n89_8),
    .I1(n107_2) 
);
defparam n155_s2.INIT=4'h9;
  LUT2 n155_s3 (
    .F(n155_7),
    .I0(n122_8),
    .I1(n140_2) 
);
defparam n155_s3.INIT=4'h9;
  LUT2 n286_s2 (
    .F(n286_6),
    .I0(n220_7),
    .I1(n238_2) 
);
defparam n286_s2.INIT=4'h9;
  LUT2 n286_s3 (
    .F(n286_7),
    .I0(n253_7),
    .I1(n271_2) 
);
defparam n286_s3.INIT=4'h9;
  LUT2 n368_s2 (
    .F(n368_6),
    .I0(n302_7),
    .I1(n320_2) 
);
defparam n368_s2.INIT=4'h9;
  LUT2 n368_s3 (
    .F(n368_7),
    .I0(n335_7),
    .I1(n353_2) 
);
defparam n368_s3.INIT=4'h9;
  DFFRE ff_wait_cnt_14_s0 (
    .Q(ff_wait_cnt_0[14]),
    .D(n450_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_13_s0 (
    .Q(ff_wait_cnt_0[13]),
    .D(n451_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_12_s0 (
    .Q(ff_wait_cnt_0[12]),
    .D(n452_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_11_s0 (
    .Q(ff_wait_cnt_0[11]),
    .D(n453_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_10_s0 (
    .Q(ff_wait_cnt_0[10]),
    .D(n454_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_9_s0 (
    .Q(ff_wait_cnt_0[9]),
    .D(n455_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_8_s0 (
    .Q(ff_wait_cnt_0[8]),
    .D(n456_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_7_s0 (
    .Q(ff_wait_cnt_0[7]),
    .D(n457_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_6_s0 (
    .Q(ff_wait_cnt_0[6]),
    .D(n458_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_5_s0 (
    .Q(ff_wait_cnt_0[5]),
    .D(n459_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_4_s0 (
    .Q(ff_wait_cnt_0[4]),
    .D(n460_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_3_s0 (
    .Q(ff_wait_cnt_0[3]),
    .D(n461_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_2_s0 (
    .Q(ff_wait_cnt_0[2]),
    .D(n462_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  DFFRE ff_wait_cnt_15_s0 (
    .Q(ff_wait_cnt[15]),
    .D(n449_3),
    .CLK(w_video_clk),
    .CE(n549_3),
    .RESET(n36_6) 
);
  pROM c_wait_table_505_c_wait_table_505_0_0_s (
    .DO({n259_5,n260_5,n261_5,n262_5,n263_5,n264_5,n265_5,n266_6,n220_7,n223_5,n224_5,n225_5,n226_5,n227_5,n228_5,n229_5,n230_5,n231_5,n232_5,n233_5,n187_7,n190_5,n191_5,n192_5,n193_5,n194_5,n195_5,n196_5,n197_5,n198_5,n199_5,n200_8}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_0_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_0_s.INIT_RAM_00=256'hF043C235396B14F1008008000080080000800800008008000080080000800800;
defparam c_wait_table_505_c_wait_table_505_0_0_s.INIT_RAM_01=256'h00800800BF60B4B7196914E1C653332B00800800008008000956D39A9D4F7331;
defparam c_wait_table_505_c_wait_table_505_0_0_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_0_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_1_s (
    .DO({n410_5,n411_5,n412_5,n413_5,n335_7,n338_5,n339_5,n340_5,n341_5,n342_5,n343_5,n344_5,n345_5,n346_5,n347_5,n348_7,n302_7,n305_5,n306_5,n307_5,n308_5,n309_5,n310_5,n311_5,n312_5,n313_5,n314_5,n315_5,n253_7,n256_5,n257_5,n258_5}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_1_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_1_s.INIT_RAM_00=256'hC2902AC3E55959D6080080080800800808008008080080080800800808008008;
defparam c_wait_table_505_c_wait_table_505_0_1_s.INIT_RAM_01=256'h08008008559F5ED5E53957D6E35637F40800800808008008F46B4AD5635F3894;
defparam c_wait_table_505_c_wait_table_505_0_1_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_1_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_2_s (
    .DO({n40_8,n43_6,n44_6,n45_6,n46_6,n47_6,n48_6,n49_6,n50_6,n51_6,n52_6,n53_6,n7_8,n10_6,n11_6,n12_6,n13_6,n14_6,n15_6,n16_6,n17_6,n18_6,n19_6,n20_8,n400_7,n403_5,n404_5,n405_5,n406_5,n407_5,n408_5,n409_5}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_2_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_2_s.INIT_RAM_00=256'h3A03CC2363267949800800808008008080080080800800808008008080080080;
defparam c_wait_table_505_c_wait_table_505_0_2_s.INIT_RAM_01=256'h800800805455644F6126594742C46734800800808008008046D4A23B40643E35;
defparam c_wait_table_505_c_wait_table_505_0_2_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_2_s.RESET_MODE="SYNC";
  pROM c_wait_table_505_c_wait_table_505_0_3_s (
    .DO({DO[31:24],n122_8,n125_6,n126_6,n127_6,n128_6,n129_6,n130_6,n131_6,n132_6,n133_6,n134_6,n135_6,n89_8,n92_6,n93_6,n94_6,n95_6,n96_6,n97_6,n98_6,n99_6,n100_6,n101_6,n102_7}),
    .AD({GND,GND,GND,GND,GND,w_current_vdp_command_c[7:4],GND,VCC,VCC,VCC,VCC}),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam c_wait_table_505_c_wait_table_505_0_3_s.BIT_WIDTH=32;
defparam c_wait_table_505_c_wait_table_505_0_3_s.INIT_RAM_00=256'h002802840056E59E008008000080080000800800008008000080080000800800;
defparam c_wait_table_505_c_wait_table_505_0_3_s.INIT_RAM_01=256'h00800800005135480054E57E0031732A0080080000800800003FF42B0031E339;
defparam c_wait_table_505_c_wait_table_505_0_3_s.READ_MODE=1'b0;
defparam c_wait_table_505_c_wait_table_505_0_3_s.RESET_MODE="SYNC";
  ALU n37_s (
    .SUM(n37_1),
    .COUT(n37_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n20_8),
    .I3(GND),
    .CIN(GND) 
);
defparam n37_s.ALU_MODE=0;
  ALU n36_s (
    .SUM(n36_1),
    .COUT(n36_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n19_6),
    .I3(GND),
    .CIN(n37_2) 
);
defparam n36_s.ALU_MODE=0;
  ALU n35_s (
    .SUM(n35_1),
    .COUT(n35_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n18_6),
    .I3(GND),
    .CIN(n36_2) 
);
defparam n35_s.ALU_MODE=0;
  ALU n34_s (
    .SUM(n34_1),
    .COUT(n34_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n17_6),
    .I3(GND),
    .CIN(n35_2) 
);
defparam n34_s.ALU_MODE=0;
  ALU n33_s (
    .SUM(n33_1),
    .COUT(n33_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n16_6),
    .I3(GND),
    .CIN(n34_2) 
);
defparam n33_s.ALU_MODE=0;
  ALU n32_s (
    .SUM(n32_1),
    .COUT(n32_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n15_6),
    .I3(GND),
    .CIN(n33_2) 
);
defparam n32_s.ALU_MODE=0;
  ALU n31_s (
    .SUM(n31_1),
    .COUT(n31_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n14_6),
    .I3(GND),
    .CIN(n32_2) 
);
defparam n31_s.ALU_MODE=0;
  ALU n30_s (
    .SUM(n30_1),
    .COUT(n30_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n13_6),
    .I3(GND),
    .CIN(n31_2) 
);
defparam n30_s.ALU_MODE=0;
  ALU n29_s (
    .SUM(n29_1),
    .COUT(n29_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n12_6),
    .I3(GND),
    .CIN(n30_2) 
);
defparam n29_s.ALU_MODE=0;
  ALU n28_s (
    .SUM(n28_1),
    .COUT(n28_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n11_6),
    .I3(GND),
    .CIN(n29_2) 
);
defparam n28_s.ALU_MODE=0;
  ALU n27_s (
    .SUM(n27_1),
    .COUT(n27_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n10_6),
    .I3(GND),
    .CIN(n28_2) 
);
defparam n27_s.ALU_MODE=0;
  ALU n26_s (
    .SUM(n26_1),
    .COUT(n26_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n27_2) 
);
defparam n26_s.ALU_MODE=0;
  ALU n25_s (
    .SUM(n25_1),
    .COUT(n25_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n26_2) 
);
defparam n25_s.ALU_MODE=0;
  ALU n70_s (
    .SUM(n70_1),
    .COUT(n70_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n53_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n70_s.ALU_MODE=0;
  ALU n69_s (
    .SUM(n69_1),
    .COUT(n69_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n52_6),
    .I3(GND),
    .CIN(n70_2) 
);
defparam n69_s.ALU_MODE=0;
  ALU n68_s (
    .SUM(n68_1),
    .COUT(n68_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n51_6),
    .I3(GND),
    .CIN(n69_2) 
);
defparam n68_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_1),
    .COUT(n67_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n50_6),
    .I3(GND),
    .CIN(n68_2) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_1),
    .COUT(n66_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n49_6),
    .I3(GND),
    .CIN(n67_2) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_1),
    .COUT(n65_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n48_6),
    .I3(GND),
    .CIN(n66_2) 
);
defparam n65_s.ALU_MODE=0;
  ALU n64_s (
    .SUM(n64_1),
    .COUT(n64_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n47_6),
    .I3(GND),
    .CIN(n65_2) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_1),
    .COUT(n63_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n46_6),
    .I3(GND),
    .CIN(n64_2) 
);
defparam n63_s.ALU_MODE=0;
  ALU n62_s (
    .SUM(n62_1),
    .COUT(n62_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n45_6),
    .I3(GND),
    .CIN(n63_2) 
);
defparam n62_s.ALU_MODE=0;
  ALU n61_s (
    .SUM(n61_1),
    .COUT(n61_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n44_6),
    .I3(GND),
    .CIN(n62_2) 
);
defparam n61_s.ALU_MODE=0;
  ALU n60_s (
    .SUM(n60_1),
    .COUT(n60_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n43_6),
    .I3(GND),
    .CIN(n61_2) 
);
defparam n60_s.ALU_MODE=0;
  ALU n59_s (
    .SUM(n59_1),
    .COUT(n59_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n60_2) 
);
defparam n59_s.ALU_MODE=0;
  ALU n58_s (
    .SUM(n58_1),
    .COUT(n58_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n59_2) 
);
defparam n58_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n102_7),
    .I3(GND),
    .CIN(GND) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n101_6),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n100_6),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n99_6),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n98_6),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n97_6),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n96_6),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n95_6),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n94_6),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n93_6),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n92_6),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n152_s (
    .SUM(n152_1),
    .COUT(n152_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n135_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n152_s.ALU_MODE=0;
  ALU n151_s (
    .SUM(n151_1),
    .COUT(n151_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n134_6),
    .I3(GND),
    .CIN(n152_2) 
);
defparam n151_s.ALU_MODE=0;
  ALU n150_s (
    .SUM(n150_1),
    .COUT(n150_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n133_6),
    .I3(GND),
    .CIN(n151_2) 
);
defparam n150_s.ALU_MODE=0;
  ALU n149_s (
    .SUM(n149_1),
    .COUT(n149_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n132_6),
    .I3(GND),
    .CIN(n150_2) 
);
defparam n149_s.ALU_MODE=0;
  ALU n148_s (
    .SUM(n148_1),
    .COUT(n148_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n131_6),
    .I3(GND),
    .CIN(n149_2) 
);
defparam n148_s.ALU_MODE=0;
  ALU n147_s (
    .SUM(n147_1),
    .COUT(n147_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n130_6),
    .I3(GND),
    .CIN(n148_2) 
);
defparam n147_s.ALU_MODE=0;
  ALU n146_s (
    .SUM(n146_1),
    .COUT(n146_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n129_6),
    .I3(GND),
    .CIN(n147_2) 
);
defparam n146_s.ALU_MODE=0;
  ALU n145_s (
    .SUM(n145_1),
    .COUT(n145_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n128_6),
    .I3(GND),
    .CIN(n146_2) 
);
defparam n145_s.ALU_MODE=0;
  ALU n144_s (
    .SUM(n144_1),
    .COUT(n144_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n127_6),
    .I3(GND),
    .CIN(n145_2) 
);
defparam n144_s.ALU_MODE=0;
  ALU n143_s (
    .SUM(n143_1),
    .COUT(n143_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n126_6),
    .I3(GND),
    .CIN(n144_2) 
);
defparam n143_s.ALU_MODE=0;
  ALU n142_s (
    .SUM(n142_1),
    .COUT(n142_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n125_6),
    .I3(GND),
    .CIN(n143_2) 
);
defparam n142_s.ALU_MODE=0;
  ALU n141_s (
    .SUM(n141_1),
    .COUT(n141_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n142_2) 
);
defparam n141_s.ALU_MODE=0;
  ALU n140_s (
    .SUM(n140_1),
    .COUT(n140_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n141_2) 
);
defparam n140_s.ALU_MODE=0;
  ALU n250_s (
    .SUM(n250_1),
    .COUT(n250_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n233_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n250_s.ALU_MODE=0;
  ALU n249_s (
    .SUM(n249_1),
    .COUT(n249_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n232_5),
    .I3(GND),
    .CIN(n250_2) 
);
defparam n249_s.ALU_MODE=0;
  ALU n248_s (
    .SUM(n248_1),
    .COUT(n248_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n231_5),
    .I3(GND),
    .CIN(n249_2) 
);
defparam n248_s.ALU_MODE=0;
  ALU n247_s (
    .SUM(n247_1),
    .COUT(n247_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n230_5),
    .I3(GND),
    .CIN(n248_2) 
);
defparam n247_s.ALU_MODE=0;
  ALU n246_s (
    .SUM(n246_1),
    .COUT(n246_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n229_5),
    .I3(GND),
    .CIN(n247_2) 
);
defparam n246_s.ALU_MODE=0;
  ALU n245_s (
    .SUM(n245_1),
    .COUT(n245_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n228_5),
    .I3(GND),
    .CIN(n246_2) 
);
defparam n245_s.ALU_MODE=0;
  ALU n244_s (
    .SUM(n244_1),
    .COUT(n244_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n227_5),
    .I3(GND),
    .CIN(n245_2) 
);
defparam n244_s.ALU_MODE=0;
  ALU n243_s (
    .SUM(n243_1),
    .COUT(n243_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n226_5),
    .I3(GND),
    .CIN(n244_2) 
);
defparam n243_s.ALU_MODE=0;
  ALU n242_s (
    .SUM(n242_1),
    .COUT(n242_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n225_5),
    .I3(GND),
    .CIN(n243_2) 
);
defparam n242_s.ALU_MODE=0;
  ALU n241_s (
    .SUM(n241_1),
    .COUT(n241_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n224_5),
    .I3(GND),
    .CIN(n242_2) 
);
defparam n241_s.ALU_MODE=0;
  ALU n240_s (
    .SUM(n240_1),
    .COUT(n240_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n223_5),
    .I3(GND),
    .CIN(n241_2) 
);
defparam n240_s.ALU_MODE=0;
  ALU n239_s (
    .SUM(n239_1),
    .COUT(n239_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n240_2) 
);
defparam n239_s.ALU_MODE=0;
  ALU n238_s (
    .SUM(n238_1),
    .COUT(n238_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n239_2) 
);
defparam n238_s.ALU_MODE=0;
  ALU n283_s (
    .SUM(n283_1),
    .COUT(n283_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n266_6),
    .I3(GND),
    .CIN(GND) 
);
defparam n283_s.ALU_MODE=0;
  ALU n282_s (
    .SUM(n282_1),
    .COUT(n282_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n265_5),
    .I3(GND),
    .CIN(n283_2) 
);
defparam n282_s.ALU_MODE=0;
  ALU n281_s (
    .SUM(n281_1),
    .COUT(n281_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n264_5),
    .I3(GND),
    .CIN(n282_2) 
);
defparam n281_s.ALU_MODE=0;
  ALU n280_s (
    .SUM(n280_1),
    .COUT(n280_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n263_5),
    .I3(GND),
    .CIN(n281_2) 
);
defparam n280_s.ALU_MODE=0;
  ALU n279_s (
    .SUM(n279_1),
    .COUT(n279_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n262_5),
    .I3(GND),
    .CIN(n280_2) 
);
defparam n279_s.ALU_MODE=0;
  ALU n278_s (
    .SUM(n278_1),
    .COUT(n278_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n261_5),
    .I3(GND),
    .CIN(n279_2) 
);
defparam n278_s.ALU_MODE=0;
  ALU n277_s (
    .SUM(n277_1),
    .COUT(n277_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n260_5),
    .I3(GND),
    .CIN(n278_2) 
);
defparam n277_s.ALU_MODE=0;
  ALU n276_s (
    .SUM(n276_1),
    .COUT(n276_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n259_5),
    .I3(GND),
    .CIN(n277_2) 
);
defparam n276_s.ALU_MODE=0;
  ALU n275_s (
    .SUM(n275_1),
    .COUT(n275_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n258_5),
    .I3(GND),
    .CIN(n276_2) 
);
defparam n275_s.ALU_MODE=0;
  ALU n274_s (
    .SUM(n274_1),
    .COUT(n274_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n257_5),
    .I3(GND),
    .CIN(n275_2) 
);
defparam n274_s.ALU_MODE=0;
  ALU n273_s (
    .SUM(n273_1),
    .COUT(n273_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n256_5),
    .I3(GND),
    .CIN(n274_2) 
);
defparam n273_s.ALU_MODE=0;
  ALU n272_s (
    .SUM(n272_1),
    .COUT(n272_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n273_2) 
);
defparam n272_s.ALU_MODE=0;
  ALU n271_s (
    .SUM(n271_1),
    .COUT(n271_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n272_2) 
);
defparam n271_s.ALU_MODE=0;
  ALU n332_s (
    .SUM(n332_1),
    .COUT(n332_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n315_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n332_s.ALU_MODE=0;
  ALU n331_s (
    .SUM(n331_1),
    .COUT(n331_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n314_5),
    .I3(GND),
    .CIN(n332_2) 
);
defparam n331_s.ALU_MODE=0;
  ALU n330_s (
    .SUM(n330_1),
    .COUT(n330_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n313_5),
    .I3(GND),
    .CIN(n331_2) 
);
defparam n330_s.ALU_MODE=0;
  ALU n329_s (
    .SUM(n329_1),
    .COUT(n329_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n312_5),
    .I3(GND),
    .CIN(n330_2) 
);
defparam n329_s.ALU_MODE=0;
  ALU n328_s (
    .SUM(n328_1),
    .COUT(n328_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n311_5),
    .I3(GND),
    .CIN(n329_2) 
);
defparam n328_s.ALU_MODE=0;
  ALU n327_s (
    .SUM(n327_1),
    .COUT(n327_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n310_5),
    .I3(GND),
    .CIN(n328_2) 
);
defparam n327_s.ALU_MODE=0;
  ALU n326_s (
    .SUM(n326_1),
    .COUT(n326_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n309_5),
    .I3(GND),
    .CIN(n327_2) 
);
defparam n326_s.ALU_MODE=0;
  ALU n325_s (
    .SUM(n325_1),
    .COUT(n325_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n308_5),
    .I3(GND),
    .CIN(n326_2) 
);
defparam n325_s.ALU_MODE=0;
  ALU n324_s (
    .SUM(n324_1),
    .COUT(n324_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n307_5),
    .I3(GND),
    .CIN(n325_2) 
);
defparam n324_s.ALU_MODE=0;
  ALU n323_s (
    .SUM(n323_1),
    .COUT(n323_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n306_5),
    .I3(GND),
    .CIN(n324_2) 
);
defparam n323_s.ALU_MODE=0;
  ALU n322_s (
    .SUM(n322_1),
    .COUT(n322_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n305_5),
    .I3(GND),
    .CIN(n323_2) 
);
defparam n322_s.ALU_MODE=0;
  ALU n321_s (
    .SUM(n321_1),
    .COUT(n321_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n322_2) 
);
defparam n321_s.ALU_MODE=0;
  ALU n320_s (
    .SUM(n320_1),
    .COUT(n320_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n321_2) 
);
defparam n320_s.ALU_MODE=0;
  ALU n365_s (
    .SUM(n365_1),
    .COUT(n365_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n348_7),
    .I3(GND),
    .CIN(GND) 
);
defparam n365_s.ALU_MODE=0;
  ALU n364_s (
    .SUM(n364_1),
    .COUT(n364_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n347_5),
    .I3(GND),
    .CIN(n365_2) 
);
defparam n364_s.ALU_MODE=0;
  ALU n363_s (
    .SUM(n363_1),
    .COUT(n363_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n346_5),
    .I3(GND),
    .CIN(n364_2) 
);
defparam n363_s.ALU_MODE=0;
  ALU n362_s (
    .SUM(n362_1),
    .COUT(n362_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n345_5),
    .I3(GND),
    .CIN(n363_2) 
);
defparam n362_s.ALU_MODE=0;
  ALU n361_s (
    .SUM(n361_1),
    .COUT(n361_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n344_5),
    .I3(GND),
    .CIN(n362_2) 
);
defparam n361_s.ALU_MODE=0;
  ALU n360_s (
    .SUM(n360_1),
    .COUT(n360_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n343_5),
    .I3(GND),
    .CIN(n361_2) 
);
defparam n360_s.ALU_MODE=0;
  ALU n359_s (
    .SUM(n359_1),
    .COUT(n359_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n342_5),
    .I3(GND),
    .CIN(n360_2) 
);
defparam n359_s.ALU_MODE=0;
  ALU n358_s (
    .SUM(n358_1),
    .COUT(n358_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n341_5),
    .I3(GND),
    .CIN(n359_2) 
);
defparam n358_s.ALU_MODE=0;
  ALU n357_s (
    .SUM(n357_1),
    .COUT(n357_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n340_5),
    .I3(GND),
    .CIN(n358_2) 
);
defparam n357_s.ALU_MODE=0;
  ALU n356_s (
    .SUM(n356_1),
    .COUT(n356_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n339_5),
    .I3(GND),
    .CIN(n357_2) 
);
defparam n356_s.ALU_MODE=0;
  ALU n355_s (
    .SUM(n355_1),
    .COUT(n355_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n338_5),
    .I3(GND),
    .CIN(n356_2) 
);
defparam n355_s.ALU_MODE=0;
  ALU n354_s (
    .SUM(n354_1),
    .COUT(n354_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n355_2) 
);
defparam n354_s.ALU_MODE=0;
  ALU n353_s (
    .SUM(n353_1),
    .COUT(n353_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n354_2) 
);
defparam n353_s.ALU_MODE=0;
  ALU n430_s (
    .SUM(n430_1),
    .COUT(n430_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n413_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n430_s.ALU_MODE=0;
  ALU n429_s (
    .SUM(n429_1),
    .COUT(n429_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n412_5),
    .I3(GND),
    .CIN(n430_2) 
);
defparam n429_s.ALU_MODE=0;
  ALU n428_s (
    .SUM(n428_1),
    .COUT(n428_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n411_5),
    .I3(GND),
    .CIN(n429_2) 
);
defparam n428_s.ALU_MODE=0;
  ALU n427_s (
    .SUM(n427_1),
    .COUT(n427_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n410_5),
    .I3(GND),
    .CIN(n428_2) 
);
defparam n427_s.ALU_MODE=0;
  ALU n426_s (
    .SUM(n426_1),
    .COUT(n426_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n409_5),
    .I3(GND),
    .CIN(n427_2) 
);
defparam n426_s.ALU_MODE=0;
  ALU n425_s (
    .SUM(n425_1),
    .COUT(n425_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n408_5),
    .I3(GND),
    .CIN(n426_2) 
);
defparam n425_s.ALU_MODE=0;
  ALU n424_s (
    .SUM(n424_1),
    .COUT(n424_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n407_5),
    .I3(GND),
    .CIN(n425_2) 
);
defparam n424_s.ALU_MODE=0;
  ALU n423_s (
    .SUM(n423_1),
    .COUT(n423_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n406_5),
    .I3(GND),
    .CIN(n424_2) 
);
defparam n423_s.ALU_MODE=0;
  ALU n422_s (
    .SUM(n422_1),
    .COUT(n422_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n405_5),
    .I3(GND),
    .CIN(n423_2) 
);
defparam n422_s.ALU_MODE=0;
  ALU n421_s (
    .SUM(n421_1),
    .COUT(n421_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n404_5),
    .I3(GND),
    .CIN(n422_2) 
);
defparam n421_s.ALU_MODE=0;
  ALU n420_s (
    .SUM(n420_1),
    .COUT(n420_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n403_5),
    .I3(GND),
    .CIN(n421_2) 
);
defparam n420_s.ALU_MODE=0;
  ALU n419_s (
    .SUM(n419_1),
    .COUT(n419_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n420_2) 
);
defparam n419_s.ALU_MODE=0;
  ALU n418_s (
    .SUM(n418_1),
    .COUT(n418_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n419_2) 
);
defparam n418_s.ALU_MODE=0;
  ALU n417_s (
    .SUM(n417_1),
    .COUT(n417_0_COUT),
    .I0(GND),
    .I1(n400_7),
    .I3(GND),
    .CIN(n418_2) 
);
defparam n417_s.ALU_MODE=0;
  MUX2_LUT5 n171_s0 (
    .O(n171_3),
    .I0(n73_6),
    .I1(n155_5),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n172_s0 (
    .O(n172_3),
    .I0(n74_2),
    .I1(n156_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n173_s0 (
    .O(n173_3),
    .I0(n75_2),
    .I1(n157_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n174_s0 (
    .O(n174_3),
    .I0(n76_2),
    .I1(n158_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n175_s0 (
    .O(n175_3),
    .I0(n77_2),
    .I1(n159_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n78_2),
    .I1(n160_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n79_2),
    .I1(n161_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n178_s0 (
    .O(n178_3),
    .I0(n80_2),
    .I1(n162_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n179_s0 (
    .O(n179_3),
    .I0(n81_2),
    .I1(n163_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n180_s0 (
    .O(n180_3),
    .I0(n82_2),
    .I1(n164_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n181_s0 (
    .O(n181_3),
    .I0(n83_2),
    .I1(n165_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n182_s0 (
    .O(n182_3),
    .I0(n84_2),
    .I1(n166_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n183_s0 (
    .O(n183_3),
    .I0(n85_2),
    .I1(n167_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n184_s0 (
    .O(n184_3),
    .I0(n86_2),
    .I1(n168_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n384_s0 (
    .O(n384_3),
    .I0(n286_5),
    .I1(n368_5),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n385_s0 (
    .O(n385_3),
    .I0(n287_2),
    .I1(n369_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n386_s0 (
    .O(n386_3),
    .I0(n288_2),
    .I1(n370_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n387_s0 (
    .O(n387_3),
    .I0(n289_2),
    .I1(n371_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n388_s0 (
    .O(n388_3),
    .I0(n290_2),
    .I1(n372_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n389_s0 (
    .O(n389_3),
    .I0(n291_2),
    .I1(n373_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n390_s0 (
    .O(n390_3),
    .I0(n292_2),
    .I1(n374_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n391_s0 (
    .O(n391_3),
    .I0(n293_2),
    .I1(n375_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n392_s0 (
    .O(n392_3),
    .I0(n294_2),
    .I1(n376_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n393_s0 (
    .O(n393_3),
    .I0(n295_2),
    .I1(n377_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n394_s0 (
    .O(n394_3),
    .I0(n296_2),
    .I1(n378_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n395_s0 (
    .O(n395_3),
    .I0(n297_2),
    .I1(n379_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n396_s0 (
    .O(n396_3),
    .I0(n298_2),
    .I1(n380_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n397_s0 (
    .O(n397_3),
    .I0(n299_2),
    .I1(n381_2),
    .S0(reg_r8_sp_off_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_wait_control */
module vdp (
  w_video_clk,
  n36_6,
  w_vdp_enable,
  w_bus_write,
  w_bus_valid,
  slot_reset_n_d,
  w_bus_address_0,
  w_bus_address_1,
  w_bus_address_2,
  w_bus_address_3,
  w_bus_address_5,
  w_bus_address_6,
  w_bus_address_7,
  w_dram_rdata,
  w_bus_wdata,
  w_write_5,
  p_vdp_r_5_4,
  w_dram_oe_n,
  w_dram_we_n,
  w_bus_vdp_rdata_en,
  w_dram_address,
  w_dram_wdata,
  w_vdp_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp
)
;
input w_video_clk;
input n36_6;
input w_vdp_enable;
input w_bus_write;
input w_bus_valid;
input slot_reset_n_d;
input w_bus_address_0;
input w_bus_address_1;
input w_bus_address_2;
input w_bus_address_3;
input w_bus_address_5;
input w_bus_address_6;
input w_bus_address_7;
input [15:0] w_dram_rdata;
input [7:0] w_bus_wdata;
output w_write_5;
output p_vdp_r_5_4;
output w_dram_oe_n;
output w_dram_we_n;
output w_bus_vdp_rdata_en;
output [13:0] w_dram_address;
output [7:0] w_dram_wdata;
output [10:1] w_vdp_hcounter;
output [1:0] w_vdp_vcounter;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
wire w_write;
wire w_read;
wire n76_6;
wire n168_3;
wire n175_3;
wire n261_12;
wire ff_bwindow_x_6;
wire ff_prewindow_x_6;
wire ff_bwindow_y_7;
wire w_write_4;
wire n76_7;
wire n76_8;
wire n168_4;
wire n168_5;
wire n168_6;
wire n261_13;
wire n261_14;
wire ff_bwindow_x_7;
wire ff_prewindow_x_7;
wire ff_bwindow_y_8;
wire n76_9;
wire n168_8;
wire n168_9;
wire n168_10;
wire ff_bwindow_x_8;
wire ff_bwindow_y_9;
wire ff_bwindow_y_10;
wire ff_bwindow_y_11;
wire n168_11;
wire n168_12;
wire n168_13;
wire ff_bwindow_y_12;
wire ff_bwindow_y_14;
wire n168_15;
wire ff_bwindow_y_16;
wire ff_bwindow_x;
wire ff_bwindow_y;
wire ff_bwindow;
wire ff_prewindow_x;
wire w_vdp_command_drive;
wire n494_25;
wire n272_4;
wire n756_7;
wire n781_11;
wire n1413_9;
wire n1413_13;
wire n781_22;
wire w_vdpcmd_vram_read_ack;
wire w_vram_write_ack;
wire w_vdpcmd_vram_write_ack;
wire n914_15;
wire n918_10;
wire n915_12;
wire w_window_x;
wire w_prewindow_y;
wire w_prewindow_y_sp;
wire n1171_2;
wire n1170_2;
wire n1169_2;
wire n1168_2;
wire n1167_2;
wire n1166_2;
wire n1165_2;
wire n1164_2;
wire ff_pre_x_cnt_8_6;
wire n1470_6;
wire n1470_7;
wire n550_6;
wire n966_8;
wire ff_pre_x_cnt_8_8;
wire n550_9;
wire n554_8;
wire n1607_5;
wire n73_7;
wire ff_tx_vram_read_en;
wire ff_tx_vram_read_en2;
wire n1017_4;
wire w_logical_vram_addr_nam_11_5;
wire ff_tx_prewindow_x_8;
wire n74_5;
wire n100_8;
wire ff_tx_prewindow_x_10;
wire n100_14;
wire n1011_9;
wire n1018_6;
wire ff_pattern_generator_7_7;
wire n126_14;
wire n519_7;
wire n585_6;
wire n537_6;
wire n553_6;
wire ff_pattern_generator_7_9;
wire w_yjk_en;
wire n110_5;
wire ff_local_dot_counter_x_8_7;
wire n1514_4;
wire n13_5;
wire w_sp_vram_accessing;
wire w_sp_color_code_en;
wire n1184_23;
wire ff_sp_predraw_end_10;
wire n251_26;
wire reg_r1_disp_on_Z;
wire w_palette_we;
wire w_vram_write_req;
wire reg_r1_sp_size_Z;
wire reg_r1_sp_zoom_Z;
wire reg_r1_bl_clks_Z;
wire reg_r8_sp_off_Z;
wire reg_r8_col0_on_Z;
wire reg_r9_pal_mode_Z;
wire reg_r9_interlace_mode_Z;
wire reg_r9_y_dots_Z;
wire reg_r25_cmd_Z;
wire reg_r25_yae_Z;
wire reg_r25_yjk_Z;
wire reg_r25_msk_Z;
wire w_vdpcmd_reg_write_req;
wire w_vdpcmd_tr_clr_req;
wire w_vram_rd_req;
wire w_vdp_mode_is_highres;
wire n1211_4;
wire n1208_7;
wire w_vram_addr_set_req;
wire n1167_7;
wire n1234_12;
wire n1371_11;
wire ff_vram_wr_req;
wire \vdp_command_processor.maxxmask_1_6 ;
wire n190_5;
wire n313_5;
wire n1976_6;
wire ff_vram_wdata_7_12;
wire n318_10;
wire w_vdpcmd_reg_write_ack;
wire w_vdpcmd_tr_clr_ack;
wire n3500_5;
wire n2386_12;
wire [7:0] w_vdpcmd_vram_rdata;
wire [16:16] ff_dram_address;
wire [7:0] w_vram_data_Z;
wire [0:0] w_hcounter;
wire [10:2] w_vcounter;
wire [1:0] w_dot_state;
wire [2:0] w_eight_dot_state;
wire [5:5] ff_pre_x_cnt_start1;
wire [8:0] w_pre_dot_counter_x;
wire [8:0] w_pre_dot_counter_yp;
wire [7:0] w_pre_dot_counter_y;
wire [3:0] w_palette_rd_address;
wire [16:0] w_vram_address_text12;
wire [3:0] w_color_code_text12;
wire [16:0] w_vram_address_graphic123m;
wire [3:0] w_color_code_graphic123m;
wire [7:0] w_color_code_graphic4567;
wire [5:0] w_yjk_r;
wire [5:0] w_yjk_g;
wire [5:0] w_yjk_b;
wire [16:0] w_vram_address_graphic4567;
wire [16:2] ff_y_test_address;
wire [16:0] ff_preread_address;
wire [3:0] w_sp_color_code;
wire [1:0] ff_main_state;
wire [4:0] w_palette_rdata_r;
wire [4:0] w_palette_rdata_g;
wire [4:0] w_palette_rdata_b;
wire [3:1] reg_r0_disp_mode;
wire [1:0] reg_r1_disp_mode;
wire [7:3] reg_r26_h_scroll_Z;
wire [6:0] reg_r2_pattern_name_Z;
wire [16:0] w_vram_address_cpu;
wire [7:0] w_vram_wdata_cpu;
wire [5:0] reg_r4_pattern_generator_Z;
wire [7:0] reg_r12_blink_mode_Z;
wire [7:0] reg_r13_blink_period_Z;
wire [5:0] reg_r6_sp_gen_addr_Z;
wire [7:0] reg_r7_frame_col_Z;
wire [10:0] reg_r10r3_color_Z;
wire [9:0] reg_r11r5_sp_atr_addr_Z;
wire [7:0] reg_r18_adj;
wire [7:0] reg_r23_vstart_line_Z;
wire [2:0] reg_r27_h_scroll_Z;
wire [3:0] w_vdpcmd_reg_num;
wire [7:0] w_vdpcmd_reg_data;
wire [4:2] w_palette_wdata_r;
wire [4:2] w_palette_wdata_b;
wire [4:2] w_palette_wdata_g;
wire [3:0] w_palette_wr_address;
wire [7:0] w_vdpcmd_vram_wdata;
wire [16:0] w_vdpcmd_vram_address;
wire [7:4] w_current_vdp_command_c;
wire [15:15] ff_wait_cnt;
wire VCC;
wire GND;
  LUT2 w_write_s0 (
    .F(w_write),
    .I0(w_bus_write),
    .I1(w_write_4) 
);
defparam w_write_s0.INIT=4'h8;
  LUT2 w_read_s0 (
    .F(w_read),
    .I0(w_bus_write),
    .I1(w_write_4) 
);
defparam w_read_s0.INIT=4'h4;
  LUT3 n76_s3 (
    .F(n76_6),
    .I0(w_hcounter[0]),
    .I1(n76_7),
    .I2(n76_8) 
);
defparam n76_s3.INIT=8'h40;
  LUT4 n168_s0 (
    .F(n168_3),
    .I0(n168_4),
    .I1(n168_5),
    .I2(n168_6),
    .I3(w_vcounter[4]) 
);
defparam n168_s0.INIT=16'h44F0;
  LUT2 n175_s0 (
    .F(n175_3),
    .I0(ff_bwindow_x),
    .I1(ff_bwindow_y) 
);
defparam n175_s0.INIT=4'h8;
  LUT4 n261_s9 (
    .F(n261_12),
    .I0(w_pre_dot_counter_x[7]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n261_13),
    .I3(n261_14) 
);
defparam n261_s9.INIT=16'h8000;
  LUT3 ff_bwindow_x_s2 (
    .F(ff_bwindow_x_6),
    .I0(ff_bwindow_x_7),
    .I1(n76_6),
    .I2(w_vdp_enable) 
);
defparam ff_bwindow_x_s2.INIT=8'hE0;
  LUT3 ff_prewindow_x_s2 (
    .F(ff_prewindow_x_6),
    .I0(ff_prewindow_x_7),
    .I1(ff_pre_x_cnt_8_8),
    .I2(n550_9) 
);
defparam ff_prewindow_x_s2.INIT=8'h40;
  LUT3 ff_bwindow_y_s3 (
    .F(ff_bwindow_y_7),
    .I0(ff_bwindow_y_8),
    .I1(n168_3),
    .I2(w_vdp_enable) 
);
defparam ff_bwindow_y_s3.INIT=8'hD0;
  LUT4 w_write_s1 (
    .F(w_write_4),
    .I0(w_bus_valid),
    .I1(w_bus_address_3),
    .I2(w_bus_address_7),
    .I3(w_write_5) 
);
defparam w_write_s1.INIT=16'h8000;
  LUT4 n76_s4 (
    .F(n76_7),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[4]),
    .I2(w_vdp_hcounter[3]),
    .I3(n76_9) 
);
defparam n76_s4.INIT=16'h1000;
  LUT4 n76_s5 (
    .F(n76_8),
    .I0(w_vdp_hcounter[1]),
    .I1(w_vdp_hcounter[5]),
    .I2(w_vdp_hcounter[9]),
    .I3(w_vdp_hcounter[6]) 
);
defparam n76_s5.INIT=16'h0100;
  LUT4 n168_s1 (
    .F(n168_4),
    .I0(n168_15),
    .I1(n168_8),
    .I2(w_vcounter[5]),
    .I3(w_vcounter[7]) 
);
defparam n168_s1.INIT=16'hF53F;
  LUT3 n168_s2 (
    .F(n168_5),
    .I0(w_vcounter[3]),
    .I1(w_vcounter[2]),
    .I2(n168_9) 
);
defparam n168_s2.INIT=8'hE0;
  LUT3 n168_s3 (
    .F(n168_6),
    .I0(w_vcounter[3]),
    .I1(w_vcounter[5]),
    .I2(n168_10) 
);
defparam n168_s3.INIT=8'h80;
  LUT2 n261_s10 (
    .F(n261_13),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n554_8) 
);
defparam n261_s10.INIT=4'h8;
  LUT2 n261_s11 (
    .F(n261_14),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]) 
);
defparam n261_s11.INIT=4'h8;
  LUT4 ff_bwindow_x_s3 (
    .F(ff_bwindow_x_7),
    .I0(n1470_6),
    .I1(n1470_7),
    .I2(ff_pre_x_cnt_8_6),
    .I3(ff_bwindow_x_8) 
);
defparam ff_bwindow_x_s3.INIT=16'h8000;
  LUT3 ff_prewindow_x_s3 (
    .F(ff_prewindow_x_7),
    .I0(w_vdp_hcounter[2]),
    .I1(reg_r9_pal_mode_Z),
    .I2(n550_6) 
);
defparam ff_prewindow_x_s3.INIT=8'h90;
  LUT4 ff_bwindow_y_s4 (
    .F(ff_bwindow_y_8),
    .I0(ff_bwindow_y_9),
    .I1(ff_bwindow_y_10),
    .I2(n168_10),
    .I3(ff_bwindow_y_11) 
);
defparam ff_bwindow_y_s4.INIT=16'h0BBB;
  LUT3 w_write_s2 (
    .F(w_write_5),
    .I0(w_bus_address_2),
    .I1(w_bus_address_5),
    .I2(w_bus_address_6) 
);
defparam w_write_s2.INIT=8'h01;
  LUT3 n76_s6 (
    .F(n76_9),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[10]),
    .I2(w_vdp_hcounter[7]) 
);
defparam n76_s6.INIT=8'h10;
  LUT4 n168_s5 (
    .F(n168_8),
    .I0(w_vcounter[3]),
    .I1(w_vcounter[6]),
    .I2(reg_r9_pal_mode_Z),
    .I3(n168_12) 
);
defparam n168_s5.INIT=16'h0100;
  LUT4 n168_s6 (
    .F(n168_9),
    .I0(w_vdp_vcounter[0]),
    .I1(w_vcounter[8]),
    .I2(w_vcounter[10]),
    .I3(w_vcounter[9]) 
);
defparam n168_s6.INIT=16'h0100;
  LUT4 n168_s7 (
    .F(n168_10),
    .I0(w_vcounter[9]),
    .I1(w_vcounter[10]),
    .I2(n168_11),
    .I3(n168_13) 
);
defparam n168_s7.INIT=16'h1000;
  LUT2 ff_bwindow_x_s4 (
    .F(ff_bwindow_x_8),
    .I0(w_vdp_hcounter[3]),
    .I1(w_vdp_hcounter[2]) 
);
defparam ff_bwindow_x_s4.INIT=4'h4;
  LUT4 ff_bwindow_y_s5 (
    .F(ff_bwindow_y_9),
    .I0(ff_bwindow_y_12),
    .I1(ff_bwindow_y_16),
    .I2(w_vcounter[6]),
    .I3(reg_r9_pal_mode_Z) 
);
defparam ff_bwindow_y_s5.INIT=16'h3FF5;
  LUT4 ff_bwindow_y_s6 (
    .F(ff_bwindow_y_10),
    .I0(w_vdp_vcounter[1]),
    .I1(w_vcounter[7]),
    .I2(w_vdp_vcounter[0]),
    .I3(ff_bwindow_y_14) 
);
defparam ff_bwindow_y_s6.INIT=16'h1000;
  LUT3 ff_bwindow_y_s7 (
    .F(ff_bwindow_y_11),
    .I0(w_vcounter[3]),
    .I1(w_vcounter[4]),
    .I2(w_vcounter[5]) 
);
defparam ff_bwindow_y_s7.INIT=8'h01;
  LUT2 n168_s8 (
    .F(n168_11),
    .I0(w_vcounter[2]),
    .I1(w_vcounter[6]) 
);
defparam n168_s8.INIT=4'h1;
  LUT2 n168_s9 (
    .F(n168_12),
    .I0(w_vdp_vcounter[1]),
    .I1(reg_r9_interlace_mode_Z) 
);
defparam n168_s9.INIT=4'h9;
  LUT4 n168_s10 (
    .F(n168_13),
    .I0(w_vdp_vcounter[0]),
    .I1(w_vdp_vcounter[1]),
    .I2(w_vcounter[7]),
    .I3(w_vcounter[8]) 
);
defparam n168_s10.INIT=16'h0001;
  LUT4 ff_bwindow_y_s8 (
    .F(ff_bwindow_y_12),
    .I0(w_vcounter[4]),
    .I1(w_vcounter[5]),
    .I2(w_vcounter[2]),
    .I3(w_vcounter[3]) 
);
defparam ff_bwindow_y_s8.INIT=16'h1000;
  LUT4 ff_bwindow_y_s10 (
    .F(ff_bwindow_y_14),
    .I0(w_vcounter[8]),
    .I1(w_vcounter[10]),
    .I2(w_vcounter[9]),
    .I3(reg_r9_interlace_mode_Z) 
);
defparam ff_bwindow_y_s10.INIT=16'h1000;
  LUT4 n168_s11 (
    .F(n168_15),
    .I0(w_vdp_vcounter[1]),
    .I1(reg_r9_pal_mode_Z),
    .I2(w_vcounter[2]),
    .I3(w_vcounter[6]) 
);
defparam n168_s11.INIT=16'h0008;
  LUT4 ff_bwindow_y_s11 (
    .F(ff_bwindow_y_16),
    .I0(w_vcounter[2]),
    .I1(w_vcounter[3]),
    .I2(w_vcounter[4]),
    .I3(w_vcounter[5]) 
);
defparam ff_bwindow_y_s11.INIT=16'h1000;
  DFFRE ff_bwindow_x_s0 (
    .Q(ff_bwindow_x),
    .D(n76_6),
    .CLK(w_video_clk),
    .CE(ff_bwindow_x_6),
    .RESET(n36_6) 
);
  DFFRE ff_bwindow_y_s0 (
    .Q(ff_bwindow_y),
    .D(n168_3),
    .CLK(w_video_clk),
    .CE(ff_bwindow_y_7),
    .RESET(n36_6) 
);
  DFFRE ff_bwindow_s0 (
    .Q(ff_bwindow),
    .D(n175_3),
    .CLK(w_video_clk),
    .CE(w_vdp_enable),
    .RESET(n36_6) 
);
  DFFRE ff_prewindow_x_s0 (
    .Q(ff_prewindow_x),
    .D(n261_12),
    .CLK(w_video_clk),
    .CE(ff_prewindow_x_6),
    .RESET(n36_6) 
);
  INV p_vdp_r_5_s2 (
    .O(p_vdp_r_5_4),
    .I(ff_bwindow) 
);
  vdp_color_bus u_vdp_color_bus (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .n519_7(n519_7),
    .w_vram_write_req(w_vram_write_req),
    .w_vram_rd_req(w_vram_rd_req),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .w_prewindow_y(w_prewindow_y),
    .ff_prewindow_x(ff_prewindow_x),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .n74_5(n74_5),
    .w_logical_vram_addr_nam_11_5(w_logical_vram_addr_nam_11_5),
    .ff_local_dot_counter_x_8_7(ff_local_dot_counter_x_8_7),
    .ff_vram_wdata_7_12(ff_vram_wdata_7_12),
    .ff_tx_vram_read_en2(ff_tx_vram_read_en2),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .n251_26(n251_26),
    .ff_vram_wr_req(ff_vram_wr_req),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .n73_7(n73_7),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n126_14(n126_14),
    .n1234_12(n1234_12),
    .n2386_12(n2386_12),
    .n1208_7(n1208_7),
    .n1211_4(n1211_4),
    .w_dram_rdata(w_dram_rdata[15:0]),
    .w_vram_address_cpu(w_vram_address_cpu[16:0]),
    .w_vdpcmd_vram_wdata(w_vdpcmd_vram_wdata[7:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_vram_address_text12_0(w_vram_address_text12[0]),
    .w_vram_address_text12_1(w_vram_address_text12[1]),
    .w_vram_address_text12_2(w_vram_address_text12[2]),
    .w_vram_address_text12_3(w_vram_address_text12[3]),
    .w_vram_address_text12_4(w_vram_address_text12[4]),
    .w_vram_address_text12_5(w_vram_address_text12[5]),
    .w_vram_address_text12_6(w_vram_address_text12[6]),
    .w_vram_address_text12_7(w_vram_address_text12[7]),
    .w_vram_address_text12_8(w_vram_address_text12[8]),
    .w_vram_address_text12_9(w_vram_address_text12[9]),
    .w_vram_address_text12_10(w_vram_address_text12[10]),
    .w_vram_address_text12_11(w_vram_address_text12[11]),
    .w_vram_address_text12_12(w_vram_address_text12[12]),
    .w_vram_address_text12_13(w_vram_address_text12[13]),
    .w_vram_address_text12_16(w_vram_address_text12[16]),
    .w_vdpcmd_vram_address_0(w_vdpcmd_vram_address[0]),
    .w_vdpcmd_vram_address_1(w_vdpcmd_vram_address[1]),
    .w_vdpcmd_vram_address_2(w_vdpcmd_vram_address[2]),
    .w_vdpcmd_vram_address_3(w_vdpcmd_vram_address[3]),
    .w_vdpcmd_vram_address_4(w_vdpcmd_vram_address[4]),
    .w_vdpcmd_vram_address_5(w_vdpcmd_vram_address[5]),
    .w_vdpcmd_vram_address_6(w_vdpcmd_vram_address[6]),
    .w_vdpcmd_vram_address_7(w_vdpcmd_vram_address[7]),
    .w_vdpcmd_vram_address_8(w_vdpcmd_vram_address[8]),
    .w_vdpcmd_vram_address_9(w_vdpcmd_vram_address[9]),
    .w_vdpcmd_vram_address_10(w_vdpcmd_vram_address[10]),
    .w_vdpcmd_vram_address_11(w_vdpcmd_vram_address[11]),
    .w_vdpcmd_vram_address_12(w_vdpcmd_vram_address[12]),
    .w_vdpcmd_vram_address_13(w_vdpcmd_vram_address[13]),
    .w_vdpcmd_vram_address_14(w_vdpcmd_vram_address[14]),
    .w_vdpcmd_vram_address_16(w_vdpcmd_vram_address[16]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .ff_wait_cnt(ff_wait_cnt[15]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .ff_preread_address_0(ff_preread_address[0]),
    .ff_preread_address_1(ff_preread_address[1]),
    .ff_preread_address_2(ff_preread_address[2]),
    .ff_preread_address_3(ff_preread_address[3]),
    .ff_preread_address_4(ff_preread_address[4]),
    .ff_preread_address_5(ff_preread_address[5]),
    .ff_preread_address_6(ff_preread_address[6]),
    .ff_preread_address_7(ff_preread_address[7]),
    .ff_preread_address_8(ff_preread_address[8]),
    .ff_preread_address_9(ff_preread_address[9]),
    .ff_preread_address_10(ff_preread_address[10]),
    .ff_preread_address_11(ff_preread_address[11]),
    .ff_preread_address_12(ff_preread_address[12]),
    .ff_preread_address_13(ff_preread_address[13]),
    .ff_preread_address_14(ff_preread_address[14]),
    .ff_preread_address_16(ff_preread_address[16]),
    .w_vram_address_graphic123m_0(w_vram_address_graphic123m[0]),
    .w_vram_address_graphic123m_1(w_vram_address_graphic123m[1]),
    .w_vram_address_graphic123m_2(w_vram_address_graphic123m[2]),
    .w_vram_address_graphic123m_3(w_vram_address_graphic123m[3]),
    .w_vram_address_graphic123m_4(w_vram_address_graphic123m[4]),
    .w_vram_address_graphic123m_5(w_vram_address_graphic123m[5]),
    .w_vram_address_graphic123m_6(w_vram_address_graphic123m[6]),
    .w_vram_address_graphic123m_7(w_vram_address_graphic123m[7]),
    .w_vram_address_graphic123m_8(w_vram_address_graphic123m[8]),
    .w_vram_address_graphic123m_9(w_vram_address_graphic123m[9]),
    .w_vram_address_graphic123m_10(w_vram_address_graphic123m[10]),
    .w_vram_address_graphic123m_11(w_vram_address_graphic123m[11]),
    .w_vram_address_graphic123m_12(w_vram_address_graphic123m[12]),
    .w_vram_address_graphic123m_13(w_vram_address_graphic123m[13]),
    .w_vram_address_graphic123m_16(w_vram_address_graphic123m[16]),
    .w_vram_address_graphic4567_0(w_vram_address_graphic4567[0]),
    .w_vram_address_graphic4567_1(w_vram_address_graphic4567[1]),
    .w_vram_address_graphic4567_2(w_vram_address_graphic4567[2]),
    .w_vram_address_graphic4567_3(w_vram_address_graphic4567[3]),
    .w_vram_address_graphic4567_4(w_vram_address_graphic4567[4]),
    .w_vram_address_graphic4567_5(w_vram_address_graphic4567[5]),
    .w_vram_address_graphic4567_6(w_vram_address_graphic4567[6]),
    .w_vram_address_graphic4567_7(w_vram_address_graphic4567[7]),
    .w_vram_address_graphic4567_8(w_vram_address_graphic4567[8]),
    .w_vram_address_graphic4567_9(w_vram_address_graphic4567[9]),
    .w_vram_address_graphic4567_10(w_vram_address_graphic4567[10]),
    .w_vram_address_graphic4567_11(w_vram_address_graphic4567[11]),
    .w_vram_address_graphic4567_12(w_vram_address_graphic4567[12]),
    .w_vram_address_graphic4567_13(w_vram_address_graphic4567[13]),
    .w_vram_address_graphic4567_16(w_vram_address_graphic4567[16]),
    .ff_y_test_address_2(ff_y_test_address[2]),
    .ff_y_test_address_3(ff_y_test_address[3]),
    .ff_y_test_address_4(ff_y_test_address[4]),
    .ff_y_test_address_5(ff_y_test_address[5]),
    .ff_y_test_address_6(ff_y_test_address[6]),
    .ff_y_test_address_7(ff_y_test_address[7]),
    .ff_y_test_address_8(ff_y_test_address[8]),
    .ff_y_test_address_9(ff_y_test_address[9]),
    .ff_y_test_address_10(ff_y_test_address[10]),
    .ff_y_test_address_11(ff_y_test_address[11]),
    .ff_y_test_address_12(ff_y_test_address[12]),
    .ff_y_test_address_13(ff_y_test_address[13]),
    .ff_y_test_address_14(ff_y_test_address[14]),
    .ff_y_test_address_16(ff_y_test_address[16]),
    .ff_main_state(ff_main_state[1:0]),
    .w_dram_oe_n(w_dram_oe_n),
    .w_dram_we_n(w_dram_we_n),
    .w_vdp_command_drive(w_vdp_command_drive),
    .n494_25(n494_25),
    .n272_4(n272_4),
    .n756_7(n756_7),
    .n781_11(n781_11),
    .n1413_9(n1413_9),
    .n1413_13(n1413_13),
    .n781_22(n781_22),
    .w_vdpcmd_vram_read_ack(w_vdpcmd_vram_read_ack),
    .w_vram_write_ack(w_vram_write_ack),
    .w_vdpcmd_vram_write_ack(w_vdpcmd_vram_write_ack),
    .n914_15(n914_15),
    .n918_10(n918_10),
    .n915_12(n915_12),
    .w_vdpcmd_vram_rdata(w_vdpcmd_vram_rdata[7:0]),
    .ff_dram_address(ff_dram_address[16]),
    .w_dram_address(w_dram_address[13:0]),
    .w_dram_wdata(w_dram_wdata[7:0]),
    .w_vram_data_Z(w_vram_data_Z[7:0])
);
  vdp_ssg u_vdp_ssg (
    .w_video_clk(w_video_clk),
    .w_vdp_enable(w_vdp_enable),
    .n36_6(n36_6),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .reg_r9_interlace_mode_Z(reg_r9_interlace_mode_Z),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .n76_7(n76_7),
    .n261_13(n261_13),
    .slot_reset_n_d(slot_reset_n_d),
    .n261_12(n261_12),
    .n1011_9(n1011_9),
    .reg_r25_msk_Z(reg_r25_msk_Z),
    .n76_9(n76_9),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .ff_tx_prewindow_x_10(ff_tx_prewindow_x_10),
    .ff_sp_predraw_end_10(ff_sp_predraw_end_10),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .reg_r18_adj(reg_r18_adj[7:0]),
    .reg_r23_vstart_line_Z(reg_r23_vstart_line_Z[7:0]),
    .w_window_x(w_window_x),
    .w_prewindow_y(w_prewindow_y),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .n1171_2(n1171_2),
    .n1170_2(n1170_2),
    .n1169_2(n1169_2),
    .n1168_2(n1168_2),
    .n1167_2(n1167_2),
    .n1166_2(n1166_2),
    .n1165_2(n1165_2),
    .n1164_2(n1164_2),
    .ff_pre_x_cnt_8_6(ff_pre_x_cnt_8_6),
    .n1470_6(n1470_6),
    .n1470_7(n1470_7),
    .n550_6(n550_6),
    .n966_8(n966_8),
    .ff_pre_x_cnt_8_8(ff_pre_x_cnt_8_8),
    .n550_9(n550_9),
    .n554_8(n554_8),
    .n1607_5(n1607_5),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_hcounter(w_hcounter[0]),
    .w_vcounter(w_vcounter[10:2]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .ff_pre_x_cnt_start1(ff_pre_x_cnt_start1[5]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[8:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0])
);
  vdp_color_decoder u_vdp_color_decoder (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_sp_color_code_en(w_sp_color_code_en),
    .w_yjk_en(w_yjk_en),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .n190_5(n190_5),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .w_window_x(w_window_x),
    .w_prewindow_y(w_prewindow_y),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .n781_11(n781_11),
    .n126_14(n126_14),
    .w_logical_vram_addr_nam_11_5(w_logical_vram_addr_nam_11_5),
    .n74_5(n74_5),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .w_palette_rdata_r(w_palette_rdata_r[4:0]),
    .w_palette_rdata_g(w_palette_rdata_g[4:0]),
    .w_palette_rdata_b(w_palette_rdata_b[4:0]),
    .w_color_code_graphic4567(w_color_code_graphic4567[7:0]),
    .w_sp_color_code(w_sp_color_code[3:0]),
    .w_yjk_r(w_yjk_r[5:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .w_yjk_g(w_yjk_g[5:0]),
    .w_yjk_b(w_yjk_b[5:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .w_color_code_text12(w_color_code_text12[3:0]),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0]),
    .n73_7(n73_7),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_palette_rd_address(w_palette_rd_address[3:0])
);
  vdp_text12 u_vdp_text12 (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .reg_r1_bl_clks_Z(reg_r1_bl_clks_Z),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .w_vdp_enable(w_vdp_enable),
    .ff_sp_predraw_end_10(ff_sp_predraw_end_10),
    .n261_14(n261_14),
    .n966_8(n966_8),
    .\vdp_command_processor.maxxmask_1_6 (\vdp_command_processor.maxxmask_1_6 ),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .reg_r12_blink_mode_Z(reg_r12_blink_mode_Z[7:0]),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .reg_r4_pattern_generator_Z_0(reg_r4_pattern_generator_Z[0]),
    .reg_r4_pattern_generator_Z_1(reg_r4_pattern_generator_Z[1]),
    .reg_r4_pattern_generator_Z_2(reg_r4_pattern_generator_Z[2]),
    .reg_r4_pattern_generator_Z_5(reg_r4_pattern_generator_Z[5]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[2:0]),
    .reg_r10r3_color_Z_3(reg_r10r3_color_Z[3]),
    .reg_r10r3_color_Z_4(reg_r10r3_color_Z[4]),
    .reg_r10r3_color_Z_5(reg_r10r3_color_Z[5]),
    .reg_r10r3_color_Z_6(reg_r10r3_color_Z[6]),
    .reg_r10r3_color_Z_7(reg_r10r3_color_Z[7]),
    .reg_r10r3_color_Z_10(reg_r10r3_color_Z[10]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[8:0]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r13_blink_period_Z(reg_r13_blink_period_Z[7:0]),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .ff_tx_vram_read_en2(ff_tx_vram_read_en2),
    .n1017_4(n1017_4),
    .w_logical_vram_addr_nam_11_5(w_logical_vram_addr_nam_11_5),
    .ff_tx_prewindow_x_8(ff_tx_prewindow_x_8),
    .n74_5(n74_5),
    .n100_8(n100_8),
    .ff_tx_prewindow_x_10(ff_tx_prewindow_x_10),
    .n100_14(n100_14),
    .n1011_9(n1011_9),
    .n1018_6(n1018_6),
    .w_vram_address_text12_0(w_vram_address_text12[0]),
    .w_vram_address_text12_1(w_vram_address_text12[1]),
    .w_vram_address_text12_2(w_vram_address_text12[2]),
    .w_vram_address_text12_3(w_vram_address_text12[3]),
    .w_vram_address_text12_4(w_vram_address_text12[4]),
    .w_vram_address_text12_5(w_vram_address_text12[5]),
    .w_vram_address_text12_6(w_vram_address_text12[6]),
    .w_vram_address_text12_7(w_vram_address_text12[7]),
    .w_vram_address_text12_8(w_vram_address_text12[8]),
    .w_vram_address_text12_9(w_vram_address_text12[9]),
    .w_vram_address_text12_10(w_vram_address_text12[10]),
    .w_vram_address_text12_11(w_vram_address_text12[11]),
    .w_vram_address_text12_12(w_vram_address_text12[12]),
    .w_vram_address_text12_13(w_vram_address_text12[13]),
    .w_vram_address_text12_16(w_vram_address_text12[16]),
    .w_color_code_text12(w_color_code_text12[3:0])
);
  vdp_graphic123m u_vdp_graphic123m (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n1017_4(n1017_4),
    .n1514_4(n1514_4),
    .n313_5(n313_5),
    .w_vdp_enable(w_vdp_enable),
    .n1184_23(n1184_23),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[7:3]),
    .reg_r10r3_color_Z_0(reg_r10r3_color_Z[0]),
    .reg_r10r3_color_Z_1(reg_r10r3_color_Z[1]),
    .reg_r10r3_color_Z_2(reg_r10r3_color_Z[2]),
    .reg_r10r3_color_Z_3(reg_r10r3_color_Z[3]),
    .reg_r10r3_color_Z_4(reg_r10r3_color_Z[4]),
    .reg_r10r3_color_Z_5(reg_r10r3_color_Z[5]),
    .reg_r10r3_color_Z_6(reg_r10r3_color_Z[6]),
    .reg_r10r3_color_Z_7(reg_r10r3_color_Z[7]),
    .reg_r10r3_color_Z_10(reg_r10r3_color_Z[10]),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r4_pattern_generator_Z_0(reg_r4_pattern_generator_Z[0]),
    .reg_r4_pattern_generator_Z_1(reg_r4_pattern_generator_Z[1]),
    .reg_r4_pattern_generator_Z_2(reg_r4_pattern_generator_Z[2]),
    .reg_r4_pattern_generator_Z_5(reg_r4_pattern_generator_Z[5]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .ff_pattern_generator_7_7(ff_pattern_generator_7_7),
    .n126_14(n126_14),
    .n519_7(n519_7),
    .n585_6(n585_6),
    .n537_6(n537_6),
    .n553_6(n553_6),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .w_vram_address_graphic123m_0(w_vram_address_graphic123m[0]),
    .w_vram_address_graphic123m_1(w_vram_address_graphic123m[1]),
    .w_vram_address_graphic123m_2(w_vram_address_graphic123m[2]),
    .w_vram_address_graphic123m_3(w_vram_address_graphic123m[3]),
    .w_vram_address_graphic123m_4(w_vram_address_graphic123m[4]),
    .w_vram_address_graphic123m_5(w_vram_address_graphic123m[5]),
    .w_vram_address_graphic123m_6(w_vram_address_graphic123m[6]),
    .w_vram_address_graphic123m_7(w_vram_address_graphic123m[7]),
    .w_vram_address_graphic123m_8(w_vram_address_graphic123m[8]),
    .w_vram_address_graphic123m_9(w_vram_address_graphic123m[9]),
    .w_vram_address_graphic123m_10(w_vram_address_graphic123m[10]),
    .w_vram_address_graphic123m_11(w_vram_address_graphic123m[11]),
    .w_vram_address_graphic123m_12(w_vram_address_graphic123m[12]),
    .w_vram_address_graphic123m_13(w_vram_address_graphic123m[13]),
    .w_vram_address_graphic123m_16(w_vram_address_graphic123m[16]),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0])
);
  vdp_graphic4567 u_vdp_graphic4567 (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n1017_4(n1017_4),
    .w_vdp_enable(w_vdp_enable),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .n1011_9(n1011_9),
    .ff_pattern_generator_7_7(ff_pattern_generator_7_7),
    .n1976_6(n1976_6),
    .n585_6(n585_6),
    .n519_7(n519_7),
    .reg_r25_yae_Z(reg_r25_yae_Z),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .n318_10(n318_10),
    .n100_14(n100_14),
    .n1018_6(n1018_6),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n781_22(n781_22),
    .slot_reset_n_d(slot_reset_n_d),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[7:2]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[6:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[1]),
    .w_dram_rdata(w_dram_rdata[15:0]),
    .ff_dram_address(ff_dram_address[16]),
    .w_yjk_en(w_yjk_en),
    .n110_5(n110_5),
    .ff_local_dot_counter_x_8_7(ff_local_dot_counter_x_8_7),
    .n1514_4(n1514_4),
    .n13_5(n13_5),
    .w_color_code_graphic4567(w_color_code_graphic4567[7:0]),
    .w_yjk_r(w_yjk_r[5:0]),
    .w_yjk_g(w_yjk_g[5:0]),
    .w_yjk_b(w_yjk_b[5:0]),
    .w_vram_address_graphic4567_0(w_vram_address_graphic4567[0]),
    .w_vram_address_graphic4567_1(w_vram_address_graphic4567[1]),
    .w_vram_address_graphic4567_2(w_vram_address_graphic4567[2]),
    .w_vram_address_graphic4567_3(w_vram_address_graphic4567[3]),
    .w_vram_address_graphic4567_4(w_vram_address_graphic4567[4]),
    .w_vram_address_graphic4567_5(w_vram_address_graphic4567[5]),
    .w_vram_address_graphic4567_6(w_vram_address_graphic4567[6]),
    .w_vram_address_graphic4567_7(w_vram_address_graphic4567[7]),
    .w_vram_address_graphic4567_8(w_vram_address_graphic4567[8]),
    .w_vram_address_graphic4567_9(w_vram_address_graphic4567[9]),
    .w_vram_address_graphic4567_10(w_vram_address_graphic4567[10]),
    .w_vram_address_graphic4567_11(w_vram_address_graphic4567[11]),
    .w_vram_address_graphic4567_12(w_vram_address_graphic4567[12]),
    .w_vram_address_graphic4567_13(w_vram_address_graphic4567[13]),
    .w_vram_address_graphic4567_16(w_vram_address_graphic4567[16])
);
  vdp_sprite u_vdp_sprite (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n519_7(n519_7),
    .n1018_6(n1018_6),
    .n494_25(n494_25),
    .n1017_4(n1017_4),
    .ff_bwindow_y(ff_bwindow_y),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .w_vdp_enable(w_vdp_enable),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .n100_14(n100_14),
    .n1011_9(n1011_9),
    .slot_reset_n_d(slot_reset_n_d),
    .n110_5(n110_5),
    .ff_tx_prewindow_x_8(ff_tx_prewindow_x_8),
    .n1170_2(n1170_2),
    .n1171_2(n1171_2),
    .n1169_2(n1169_2),
    .n1168_2(n1168_2),
    .n1167_2(n1167_2),
    .n1166_2(n1166_2),
    .n1165_2(n1165_2),
    .n1164_2(n1164_2),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .n100_8(n100_8),
    .ff_tx_prewindow_x_10(ff_tx_prewindow_x_10),
    .ff_pattern_generator_7_9(ff_pattern_generator_7_9),
    .n553_6(n553_6),
    .n537_6(n537_6),
    .n13_5(n13_5),
    .reg_r6_sp_gen_addr_Z_0(reg_r6_sp_gen_addr_Z[0]),
    .reg_r6_sp_gen_addr_Z_1(reg_r6_sp_gen_addr_Z[1]),
    .reg_r6_sp_gen_addr_Z_2(reg_r6_sp_gen_addr_Z[2]),
    .reg_r6_sp_gen_addr_Z_3(reg_r6_sp_gen_addr_Z[3]),
    .reg_r6_sp_gen_addr_Z_5(reg_r6_sp_gen_addr_Z[5]),
    .reg_r11r5_sp_atr_addr_Z_0(reg_r11r5_sp_atr_addr_Z[0]),
    .reg_r11r5_sp_atr_addr_Z_1(reg_r11r5_sp_atr_addr_Z[1]),
    .reg_r11r5_sp_atr_addr_Z_2(reg_r11r5_sp_atr_addr_Z[2]),
    .reg_r11r5_sp_atr_addr_Z_3(reg_r11r5_sp_atr_addr_Z[3]),
    .reg_r11r5_sp_atr_addr_Z_4(reg_r11r5_sp_atr_addr_Z[4]),
    .reg_r11r5_sp_atr_addr_Z_5(reg_r11r5_sp_atr_addr_Z[5]),
    .reg_r11r5_sp_atr_addr_Z_6(reg_r11r5_sp_atr_addr_Z[6]),
    .reg_r11r5_sp_atr_addr_Z_7(reg_r11r5_sp_atr_addr_Z[7]),
    .reg_r11r5_sp_atr_addr_Z_9(reg_r11r5_sp_atr_addr_Z[9]),
    .w_vram_data_Z(w_vram_data_Z[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[0]),
    .w_pre_dot_counter_x_0(w_pre_dot_counter_x[0]),
    .w_pre_dot_counter_x_1(w_pre_dot_counter_x[1]),
    .w_pre_dot_counter_x_2(w_pre_dot_counter_x[2]),
    .w_pre_dot_counter_x_3(w_pre_dot_counter_x[3]),
    .w_pre_dot_counter_x_4(w_pre_dot_counter_x[4]),
    .w_pre_dot_counter_x_8(w_pre_dot_counter_x[8]),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:2]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .w_dram_rdata(w_dram_rdata[15:0]),
    .ff_dram_address(ff_dram_address[16]),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .w_sp_color_code_en(w_sp_color_code_en),
    .n1184_23(n1184_23),
    .ff_sp_predraw_end_10(ff_sp_predraw_end_10),
    .n251_26(n251_26),
    .ff_y_test_address_2(ff_y_test_address[2]),
    .ff_y_test_address_3(ff_y_test_address[3]),
    .ff_y_test_address_4(ff_y_test_address[4]),
    .ff_y_test_address_5(ff_y_test_address[5]),
    .ff_y_test_address_6(ff_y_test_address[6]),
    .ff_y_test_address_7(ff_y_test_address[7]),
    .ff_y_test_address_8(ff_y_test_address[8]),
    .ff_y_test_address_9(ff_y_test_address[9]),
    .ff_y_test_address_10(ff_y_test_address[10]),
    .ff_y_test_address_11(ff_y_test_address[11]),
    .ff_y_test_address_12(ff_y_test_address[12]),
    .ff_y_test_address_13(ff_y_test_address[13]),
    .ff_y_test_address_14(ff_y_test_address[14]),
    .ff_y_test_address_16(ff_y_test_address[16]),
    .ff_preread_address_0(ff_preread_address[0]),
    .ff_preread_address_1(ff_preread_address[1]),
    .ff_preread_address_2(ff_preread_address[2]),
    .ff_preread_address_3(ff_preread_address[3]),
    .ff_preread_address_4(ff_preread_address[4]),
    .ff_preread_address_5(ff_preread_address[5]),
    .ff_preread_address_6(ff_preread_address[6]),
    .ff_preread_address_7(ff_preread_address[7]),
    .ff_preread_address_8(ff_preread_address[8]),
    .ff_preread_address_9(ff_preread_address[9]),
    .ff_preread_address_10(ff_preread_address[10]),
    .ff_preread_address_11(ff_preread_address[11]),
    .ff_preread_address_12(ff_preread_address[12]),
    .ff_preread_address_13(ff_preread_address[13]),
    .ff_preread_address_14(ff_preread_address[14]),
    .ff_preread_address_16(ff_preread_address[16]),
    .w_sp_color_code(w_sp_color_code[3:0]),
    .ff_main_state(ff_main_state[1:0])
);
  vdp_ram_palette u_vdp_palette_ram (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .w_palette_we(w_palette_we),
    .w_palette_wdata_r(w_palette_wdata_r[4:2]),
    .w_palette_wdata_g(w_palette_wdata_g[4:2]),
    .w_palette_wdata_b(w_palette_wdata_b[4:2]),
    .w_palette_wr_address(w_palette_wr_address[3:0]),
    .w_palette_rd_address(w_palette_rd_address[3:0]),
    .w_palette_rdata_r(w_palette_rdata_r[4:0]),
    .w_palette_rdata_g(w_palette_rdata_g[4:0]),
    .w_palette_rdata_b(w_palette_rdata_b[4:0])
);
  vdp_register u_vdp_register (
    .w_video_clk(w_video_clk),
    .n1607_5(n1607_5),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .w_write(w_write),
    .w_read(w_read),
    .n915_12(n915_12),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_write(w_bus_write),
    .w_write_4(w_write_4),
    .n914_15(n914_15),
    .n3500_5(n3500_5),
    .w_vdpcmd_tr_clr_ack(w_vdpcmd_tr_clr_ack),
    .n756_7(n756_7),
    .w_vram_write_ack(w_vram_write_ack),
    .w_vdpcmd_reg_write_ack(w_vdpcmd_reg_write_ack),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address({w_bus_address_1,w_bus_address_0}),
    .w_dot_state(w_dot_state[1:0]),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .w_palette_we(w_palette_we),
    .w_vram_write_req(w_vram_write_req),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .reg_r1_bl_clks_Z(reg_r1_bl_clks_Z),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .reg_r9_interlace_mode_Z(reg_r9_interlace_mode_Z),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .reg_r25_yae_Z(reg_r25_yae_Z),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .reg_r25_msk_Z(reg_r25_msk_Z),
    .w_vdpcmd_reg_write_req(w_vdpcmd_reg_write_req),
    .w_vdpcmd_tr_clr_req(w_vdpcmd_tr_clr_req),
    .w_vram_rd_req(w_vram_rd_req),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n1211_4(n1211_4),
    .n1208_7(n1208_7),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .n1167_7(n1167_7),
    .n1234_12(n1234_12),
    .n1371_11(n1371_11),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .reg_r2_pattern_name_Z_0(reg_r2_pattern_name_Z[0]),
    .reg_r2_pattern_name_Z_1(reg_r2_pattern_name_Z[1]),
    .reg_r2_pattern_name_Z_2(reg_r2_pattern_name_Z[2]),
    .reg_r2_pattern_name_Z_3(reg_r2_pattern_name_Z[3]),
    .reg_r2_pattern_name_Z_6(reg_r2_pattern_name_Z[6]),
    .w_vram_address_cpu(w_vram_address_cpu[16:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .reg_r4_pattern_generator_Z_0(reg_r4_pattern_generator_Z[0]),
    .reg_r4_pattern_generator_Z_1(reg_r4_pattern_generator_Z[1]),
    .reg_r4_pattern_generator_Z_2(reg_r4_pattern_generator_Z[2]),
    .reg_r4_pattern_generator_Z_5(reg_r4_pattern_generator_Z[5]),
    .reg_r12_blink_mode_Z(reg_r12_blink_mode_Z[7:0]),
    .reg_r13_blink_period_Z(reg_r13_blink_period_Z[7:0]),
    .reg_r6_sp_gen_addr_Z_0(reg_r6_sp_gen_addr_Z[0]),
    .reg_r6_sp_gen_addr_Z_1(reg_r6_sp_gen_addr_Z[1]),
    .reg_r6_sp_gen_addr_Z_2(reg_r6_sp_gen_addr_Z[2]),
    .reg_r6_sp_gen_addr_Z_3(reg_r6_sp_gen_addr_Z[3]),
    .reg_r6_sp_gen_addr_Z_5(reg_r6_sp_gen_addr_Z[5]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .reg_r10r3_color_Z_0(reg_r10r3_color_Z[0]),
    .reg_r10r3_color_Z_1(reg_r10r3_color_Z[1]),
    .reg_r10r3_color_Z_2(reg_r10r3_color_Z[2]),
    .reg_r10r3_color_Z_3(reg_r10r3_color_Z[3]),
    .reg_r10r3_color_Z_4(reg_r10r3_color_Z[4]),
    .reg_r10r3_color_Z_5(reg_r10r3_color_Z[5]),
    .reg_r10r3_color_Z_6(reg_r10r3_color_Z[6]),
    .reg_r10r3_color_Z_7(reg_r10r3_color_Z[7]),
    .reg_r10r3_color_Z_10(reg_r10r3_color_Z[10]),
    .reg_r11r5_sp_atr_addr_Z_0(reg_r11r5_sp_atr_addr_Z[0]),
    .reg_r11r5_sp_atr_addr_Z_1(reg_r11r5_sp_atr_addr_Z[1]),
    .reg_r11r5_sp_atr_addr_Z_2(reg_r11r5_sp_atr_addr_Z[2]),
    .reg_r11r5_sp_atr_addr_Z_3(reg_r11r5_sp_atr_addr_Z[3]),
    .reg_r11r5_sp_atr_addr_Z_4(reg_r11r5_sp_atr_addr_Z[4]),
    .reg_r11r5_sp_atr_addr_Z_5(reg_r11r5_sp_atr_addr_Z[5]),
    .reg_r11r5_sp_atr_addr_Z_6(reg_r11r5_sp_atr_addr_Z[6]),
    .reg_r11r5_sp_atr_addr_Z_7(reg_r11r5_sp_atr_addr_Z[7]),
    .reg_r11r5_sp_atr_addr_Z_9(reg_r11r5_sp_atr_addr_Z[9]),
    .reg_r18_adj(reg_r18_adj[7:0]),
    .reg_r23_vstart_line_Z(reg_r23_vstart_line_Z[7:0]),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .w_vdpcmd_reg_num(w_vdpcmd_reg_num[3:0]),
    .w_vdpcmd_reg_data(w_vdpcmd_reg_data[7:0]),
    .w_palette_wdata_r(w_palette_wdata_r[4:2]),
    .w_palette_wdata_b(w_palette_wdata_b[4:2]),
    .w_palette_wdata_g(w_palette_wdata_g[4:2]),
    .w_palette_wr_address(w_palette_wr_address[3:0])
);
  vdp_command u_vdp_command (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .n918_10(n918_10),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .slot_reset_n_d(slot_reset_n_d),
    .w_vdpcmd_tr_clr_req(w_vdpcmd_tr_clr_req),
    .w_vdpcmd_reg_write_req(w_vdpcmd_reg_write_req),
    .w_vdpcmd_vram_read_ack(w_vdpcmd_vram_read_ack),
    .n1413_9(n1413_9),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .n73_7(n73_7),
    .w_vdpcmd_vram_write_ack(w_vdpcmd_vram_write_ack),
    .n1371_11(n1371_11),
    .n1167_7(n1167_7),
    .n272_4(n272_4),
    .n1413_13(n1413_13),
    .w_vdpcmd_reg_data(w_vdpcmd_reg_data[7:0]),
    .w_vdpcmd_vram_rdata(w_vdpcmd_vram_rdata[7:0]),
    .ff_pre_x_cnt_start1(ff_pre_x_cnt_start1[5]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .w_vdpcmd_reg_num(w_vdpcmd_reg_num[3:0]),
    .ff_vram_wr_req(ff_vram_wr_req),
    .\vdp_command_processor.maxxmask_1_6 (\vdp_command_processor.maxxmask_1_6 ),
    .n190_5(n190_5),
    .n313_5(n313_5),
    .n1976_6(n1976_6),
    .ff_vram_wdata_7_12(ff_vram_wdata_7_12),
    .n318_10(n318_10),
    .w_vdpcmd_reg_write_ack(w_vdpcmd_reg_write_ack),
    .w_vdpcmd_tr_clr_ack(w_vdpcmd_tr_clr_ack),
    .n3500_5(n3500_5),
    .n2386_12(n2386_12),
    .w_vdpcmd_vram_wdata(w_vdpcmd_vram_wdata[7:0]),
    .w_vdpcmd_vram_address_0(w_vdpcmd_vram_address[0]),
    .w_vdpcmd_vram_address_1(w_vdpcmd_vram_address[1]),
    .w_vdpcmd_vram_address_2(w_vdpcmd_vram_address[2]),
    .w_vdpcmd_vram_address_3(w_vdpcmd_vram_address[3]),
    .w_vdpcmd_vram_address_4(w_vdpcmd_vram_address[4]),
    .w_vdpcmd_vram_address_5(w_vdpcmd_vram_address[5]),
    .w_vdpcmd_vram_address_6(w_vdpcmd_vram_address[6]),
    .w_vdpcmd_vram_address_7(w_vdpcmd_vram_address[7]),
    .w_vdpcmd_vram_address_8(w_vdpcmd_vram_address[8]),
    .w_vdpcmd_vram_address_9(w_vdpcmd_vram_address[9]),
    .w_vdpcmd_vram_address_10(w_vdpcmd_vram_address[10]),
    .w_vdpcmd_vram_address_11(w_vdpcmd_vram_address[11]),
    .w_vdpcmd_vram_address_12(w_vdpcmd_vram_address[12]),
    .w_vdpcmd_vram_address_13(w_vdpcmd_vram_address[13]),
    .w_vdpcmd_vram_address_14(w_vdpcmd_vram_address[14]),
    .w_vdpcmd_vram_address_16(w_vdpcmd_vram_address[16]),
    .w_current_vdp_command_c(w_current_vdp_command_c[7:4])
);
  vdp_wait_control u_vdp_wait_control (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_command_drive(w_vdp_command_drive),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .reg_r9_pal_mode_Z(reg_r9_pal_mode_Z),
    .w_current_vdp_command_c(w_current_vdp_command_c[7:4]),
    .ff_wait_cnt(ff_wait_cnt[15])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
module vdp_inst (
  w_video_clk,
  n36_6,
  ff_sdr_ready,
  slot_reset_n_d,
  w_bus_write,
  w_bus_valid,
  w_bus_address_0,
  w_bus_address_1,
  w_bus_address_2,
  w_bus_address_3,
  w_bus_address_5,
  w_bus_address_6,
  w_bus_address_7,
  w_dram_rdata,
  w_bus_wdata,
  w_dram_write,
  w_dram_valid,
  w_vdp_enable,
  w_write_5,
  p_vdp_r_5_4,
  w_bus_vdp_rdata_en,
  w_dram_address_Z,
  w_dram_wdata_Z,
  w_vdp_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp
)
;
input w_video_clk;
input n36_6;
input ff_sdr_ready;
input slot_reset_n_d;
input w_bus_write;
input w_bus_valid;
input w_bus_address_0;
input w_bus_address_1;
input w_bus_address_2;
input w_bus_address_3;
input w_bus_address_5;
input w_bus_address_6;
input w_bus_address_7;
input [15:0] w_dram_rdata;
input [7:0] w_bus_wdata;
output w_dram_write;
output w_dram_valid;
output w_vdp_enable;
output w_write_5;
output p_vdp_r_5_4;
output w_bus_vdp_rdata_en;
output [13:0] w_dram_address_Z;
output [7:0] w_dram_wdata_Z;
output [10:1] w_vdp_hcounter;
output [1:0] w_vdp_vcounter;
output [5:0] w_video_r_vdp;
output [5:0] w_video_g_vdp;
output [5:0] w_video_b_vdp;
wire n297_4;
wire n381_4;
wire n366_4;
wire n22_9;
wire ff_write_8;
wire ff_initial_busy;
wire w_dram_oe_n;
wire w_dram_we_n;
wire [13:0] w_dram_address;
wire [7:0] w_dram_wdata;
wire VCC;
wire GND;
  LUT2 n297_s1 (
    .F(n297_4),
    .I0(w_dram_oe_n),
    .I1(w_dram_we_n) 
);
defparam n297_s1.INIT=4'h7;
  LUT2 n381_s1 (
    .F(n381_4),
    .I0(w_dram_valid),
    .I1(slot_reset_n_d) 
);
defparam n381_s1.INIT=4'hB;
  LUT3 n366_s1 (
    .F(n366_4),
    .I0(w_dram_we_n),
    .I1(w_dram_valid),
    .I2(w_dram_oe_n) 
);
defparam n366_s1.INIT=8'h10;
  LUT2 n22_s4 (
    .F(n22_9),
    .I0(ff_initial_busy),
    .I1(slot_reset_n_d) 
);
defparam n22_s4.INIT=4'h4;
  LUT3 ff_write_s4 (
    .F(ff_write_8),
    .I0(w_dram_valid),
    .I1(w_dram_oe_n),
    .I2(w_dram_we_n) 
);
defparam ff_write_s4.INIT=8'h15;
  DFFRE ff_address_13_s0 (
    .Q(w_dram_address_Z[13]),
    .D(w_dram_address[13]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_12_s0 (
    .Q(w_dram_address_Z[12]),
    .D(w_dram_address[12]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_11_s0 (
    .Q(w_dram_address_Z[11]),
    .D(w_dram_address[11]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_10_s0 (
    .Q(w_dram_address_Z[10]),
    .D(w_dram_address[10]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_9_s0 (
    .Q(w_dram_address_Z[9]),
    .D(w_dram_address[9]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_8_s0 (
    .Q(w_dram_address_Z[8]),
    .D(w_dram_address[8]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_7_s0 (
    .Q(w_dram_address_Z[7]),
    .D(w_dram_address[7]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_6_s0 (
    .Q(w_dram_address_Z[6]),
    .D(w_dram_address[6]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_5_s0 (
    .Q(w_dram_address_Z[5]),
    .D(w_dram_address[5]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_4_s0 (
    .Q(w_dram_address_Z[4]),
    .D(w_dram_address[4]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_3_s0 (
    .Q(w_dram_address_Z[3]),
    .D(w_dram_address[3]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_2_s0 (
    .Q(w_dram_address_Z[2]),
    .D(w_dram_address[2]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_1_s0 (
    .Q(w_dram_address_Z[1]),
    .D(w_dram_address[1]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_address_0_s0 (
    .Q(w_dram_address_Z[0]),
    .D(w_dram_address[0]),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_write_s0 (
    .Q(w_dram_write),
    .D(w_dram_oe_n),
    .CLK(w_video_clk),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
  DFFRE ff_valid_s0 (
    .Q(w_dram_valid),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(n297_4),
    .RESET(n381_4) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(w_dram_wdata_Z[7]),
    .D(w_dram_wdata[7]),
    .CLK(w_video_clk),
    .CE(n366_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(w_dram_wdata_Z[6]),
    .D(w_dram_wdata[6]),
    .CLK(w_video_clk),
    .CE(n366_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(w_dram_wdata_Z[5]),
    .D(w_dram_wdata[5]),
    .CLK(w_video_clk),
    .CE(n366_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(w_dram_wdata_Z[4]),
    .D(w_dram_wdata[4]),
    .CLK(w_video_clk),
    .CE(n366_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(w_dram_wdata_Z[3]),
    .D(w_dram_wdata[3]),
    .CLK(w_video_clk),
    .CE(n366_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(w_dram_wdata_Z[2]),
    .D(w_dram_wdata[2]),
    .CLK(w_video_clk),
    .CE(n366_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(w_dram_wdata_Z[1]),
    .D(w_dram_wdata[1]),
    .CLK(w_video_clk),
    .CE(n366_4),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(w_dram_wdata_Z[0]),
    .D(w_dram_wdata[0]),
    .CLK(w_video_clk),
    .CE(n366_4),
    .RESET(n36_6) 
);
  DFFSE ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(GND),
    .CLK(w_video_clk),
    .CE(ff_sdr_ready),
    .SET(n36_6) 
);
  DFFR ff_enable_s1 (
    .Q(w_vdp_enable),
    .D(n22_9),
    .CLK(w_video_clk),
    .RESET(w_vdp_enable) 
);
  vdp u_v9958_core (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_vdp_enable(w_vdp_enable),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_address_0(w_bus_address_0),
    .w_bus_address_1(w_bus_address_1),
    .w_bus_address_2(w_bus_address_2),
    .w_bus_address_3(w_bus_address_3),
    .w_bus_address_5(w_bus_address_5),
    .w_bus_address_6(w_bus_address_6),
    .w_bus_address_7(w_bus_address_7),
    .w_dram_rdata(w_dram_rdata[15:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_write_5(w_write_5),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .w_dram_oe_n(w_dram_oe_n),
    .w_dram_we_n(w_dram_we_n),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .w_dram_address(w_dram_address[13:0]),
    .w_dram_wdata(w_dram_wdata[7:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_inst */
module video_ram_line_buffer (
  w_video_clk,
  w_even_enable,
  ff_we_e,
  ff_re,
  w_vdp_enable,
  ff_addr_e,
  ff_d,
  w_vdp_vcounter,
  ff_re_0,
  out_e
)
;
input w_video_clk;
input w_even_enable;
input ff_we_e;
input ff_re;
input w_vdp_enable;
input [9:0] ff_addr_e;
input [17:0] ff_d;
input [1:1] w_vdp_vcounter;
output ff_re_0;
output [17:0] out_e;
wire n15_4;
wire n85_9;
wire ff_we;
wire ff_q_0_77;
wire [17:0] ff_q;
wire [9:0] ff_address;
wire [17:0] ff_d_0;
wire [17:0] ff_q_b;
wire [35:18] DO;
wire VCC;
wire GND;
  LUT2 n15_s1 (
    .F(n15_4),
    .I0(w_vdp_vcounter[1]),
    .I1(w_vdp_enable) 
);
defparam n15_s1.INIT=4'h1;
  LUT2 ff_q_17_s2 (
    .F(ff_q[17]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[17]) 
);
defparam ff_q_17_s2.INIT=4'h4;
  LUT2 ff_q_16_s2 (
    .F(ff_q[16]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[16]) 
);
defparam ff_q_16_s2.INIT=4'h4;
  LUT2 ff_q_15_s2 (
    .F(ff_q[15]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[15]) 
);
defparam ff_q_15_s2.INIT=4'h4;
  LUT2 ff_q_14_s2 (
    .F(ff_q[14]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[14]) 
);
defparam ff_q_14_s2.INIT=4'h4;
  LUT2 ff_q_13_s2 (
    .F(ff_q[13]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[13]) 
);
defparam ff_q_13_s2.INIT=4'h4;
  LUT2 ff_q_12_s2 (
    .F(ff_q[12]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[12]) 
);
defparam ff_q_12_s2.INIT=4'h4;
  LUT2 ff_q_11_s2 (
    .F(ff_q[11]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[11]) 
);
defparam ff_q_11_s2.INIT=4'h4;
  LUT2 ff_q_10_s2 (
    .F(ff_q[10]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[10]) 
);
defparam ff_q_10_s2.INIT=4'h4;
  LUT2 ff_q_9_s2 (
    .F(ff_q[9]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[9]) 
);
defparam ff_q_9_s2.INIT=4'h4;
  LUT2 ff_q_8_s2 (
    .F(ff_q[8]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[8]) 
);
defparam ff_q_8_s2.INIT=4'h4;
  LUT2 ff_q_7_s2 (
    .F(ff_q[7]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[7]) 
);
defparam ff_q_7_s2.INIT=4'h4;
  LUT2 ff_q_6_s2 (
    .F(ff_q[6]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[6]) 
);
defparam ff_q_6_s2.INIT=4'h4;
  LUT2 ff_q_5_s2 (
    .F(ff_q[5]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[5]) 
);
defparam ff_q_5_s2.INIT=4'h4;
  LUT2 ff_q_4_s2 (
    .F(ff_q[4]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[4]) 
);
defparam ff_q_4_s2.INIT=4'h4;
  LUT2 ff_q_3_s2 (
    .F(ff_q[3]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[3]) 
);
defparam ff_q_3_s2.INIT=4'h4;
  LUT2 ff_q_2_s2 (
    .F(ff_q[2]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[2]) 
);
defparam ff_q_2_s2.INIT=4'h4;
  LUT2 ff_q_1_s2 (
    .F(ff_q[1]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[1]) 
);
defparam ff_q_1_s2.INIT=4'h4;
  LUT2 ff_q_0_s65 (
    .F(ff_q[0]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[0]) 
);
defparam ff_q_0_s65.INIT=4'h4;
  LUT3 n85_s5 (
    .F(n85_9),
    .I0(ff_re_0),
    .I1(ff_q_0_77),
    .I2(ff_we) 
);
defparam n85_s5.INIT=8'hC5;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(ff_addr_e[8]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(ff_addr_e[7]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(ff_addr_e[6]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(ff_addr_e[5]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(ff_addr_e[4]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(ff_addr_e[3]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(ff_addr_e[2]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(ff_addr_e[1]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(ff_addr_e[0]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(ff_we_e),
    .CLK(w_video_clk),
    .RESET(n15_4) 
);
  DFFE ff_d_17_s0 (
    .Q(ff_d_0[17]),
    .D(ff_d[17]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_16_s0 (
    .Q(ff_d_0[16]),
    .D(ff_d[16]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_15_s0 (
    .Q(ff_d_0[15]),
    .D(ff_d[15]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_14_s0 (
    .Q(ff_d_0[14]),
    .D(ff_d[14]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_13_s0 (
    .Q(ff_d_0[13]),
    .D(ff_d[13]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_12_s0 (
    .Q(ff_d_0[12]),
    .D(ff_d[12]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_11_s0 (
    .Q(ff_d_0[11]),
    .D(ff_d[11]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_10_s0 (
    .Q(ff_d_0[10]),
    .D(ff_d[10]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_9_s0 (
    .Q(ff_d_0[9]),
    .D(ff_d[9]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_8_s0 (
    .Q(ff_d_0[8]),
    .D(ff_d[8]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d_0[7]),
    .D(ff_d[7]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d_0[6]),
    .D(ff_d[6]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d_0[5]),
    .D(ff_d[5]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d_0[4]),
    .D(ff_d[4]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d_0[3]),
    .D(ff_d[3]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d_0[2]),
    .D(ff_d[2]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d_0[1]),
    .D(ff_d[1]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d_0[0]),
    .D(ff_d[0]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFF ff_re_s0 (
    .Q(ff_re_0),
    .D(ff_re),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(w_video_clk) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(ff_addr_e[9]),
    .CLK(w_video_clk),
    .CE(w_even_enable) 
);
  DFF ff_q_0_s66 (
    .Q(ff_q_0_77),
    .D(n85_9),
    .CLK(w_video_clk) 
);
defparam ff_q_0_s66.INIT=1'b0;
  SPX9 ff_imem_ff_imem_0_0_s (
    .DO({DO[35:18],ff_q_b[17:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_0[17:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=18;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_ram_line_buffer */
module video_ram_line_buffer_0 (
  w_video_clk,
  w_odd_enable,
  ff_we_o,
  w_vdp_enable,
  ff_re,
  ff_addr_o,
  ff_d,
  w_vdp_vcounter,
  out_o
)
;
input w_video_clk;
input w_odd_enable;
input ff_we_o;
input w_vdp_enable;
input ff_re;
input [9:0] ff_addr_o;
input [17:0] ff_d;
input [1:1] w_vdp_vcounter;
output [17:0] out_o;
wire n15_4;
wire n85_9;
wire ff_we;
wire ff_q_0_77;
wire [17:0] ff_q;
wire [9:0] ff_address;
wire [17:0] ff_d_0;
wire [17:0] ff_q_b;
wire [35:18] DO;
wire VCC;
wire GND;
  LUT2 n15_s1 (
    .F(n15_4),
    .I0(w_vdp_enable),
    .I1(w_vdp_vcounter[1]) 
);
defparam n15_s1.INIT=4'h4;
  LUT2 ff_q_17_s2 (
    .F(ff_q[17]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[17]) 
);
defparam ff_q_17_s2.INIT=4'h4;
  LUT2 ff_q_16_s2 (
    .F(ff_q[16]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[16]) 
);
defparam ff_q_16_s2.INIT=4'h4;
  LUT2 ff_q_15_s2 (
    .F(ff_q[15]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[15]) 
);
defparam ff_q_15_s2.INIT=4'h4;
  LUT2 ff_q_14_s2 (
    .F(ff_q[14]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[14]) 
);
defparam ff_q_14_s2.INIT=4'h4;
  LUT2 ff_q_13_s2 (
    .F(ff_q[13]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[13]) 
);
defparam ff_q_13_s2.INIT=4'h4;
  LUT2 ff_q_12_s2 (
    .F(ff_q[12]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[12]) 
);
defparam ff_q_12_s2.INIT=4'h4;
  LUT2 ff_q_11_s2 (
    .F(ff_q[11]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[11]) 
);
defparam ff_q_11_s2.INIT=4'h4;
  LUT2 ff_q_10_s2 (
    .F(ff_q[10]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[10]) 
);
defparam ff_q_10_s2.INIT=4'h4;
  LUT2 ff_q_9_s2 (
    .F(ff_q[9]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[9]) 
);
defparam ff_q_9_s2.INIT=4'h4;
  LUT2 ff_q_8_s2 (
    .F(ff_q[8]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[8]) 
);
defparam ff_q_8_s2.INIT=4'h4;
  LUT2 ff_q_7_s2 (
    .F(ff_q[7]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[7]) 
);
defparam ff_q_7_s2.INIT=4'h4;
  LUT2 ff_q_6_s2 (
    .F(ff_q[6]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[6]) 
);
defparam ff_q_6_s2.INIT=4'h4;
  LUT2 ff_q_5_s2 (
    .F(ff_q[5]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[5]) 
);
defparam ff_q_5_s2.INIT=4'h4;
  LUT2 ff_q_4_s2 (
    .F(ff_q[4]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[4]) 
);
defparam ff_q_4_s2.INIT=4'h4;
  LUT2 ff_q_3_s2 (
    .F(ff_q[3]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[3]) 
);
defparam ff_q_3_s2.INIT=4'h4;
  LUT2 ff_q_2_s2 (
    .F(ff_q[2]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[2]) 
);
defparam ff_q_2_s2.INIT=4'h4;
  LUT2 ff_q_1_s2 (
    .F(ff_q[1]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[1]) 
);
defparam ff_q_1_s2.INIT=4'h4;
  LUT2 ff_q_0_s65 (
    .F(ff_q[0]),
    .I0(ff_q_0_77),
    .I1(ff_q_b[0]) 
);
defparam ff_q_0_s65.INIT=4'h4;
  LUT3 n85_s5 (
    .F(n85_9),
    .I0(ff_q_0_77),
    .I1(ff_re),
    .I2(ff_we) 
);
defparam n85_s5.INIT=8'hA3;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(ff_addr_o[8]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(ff_addr_o[7]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(ff_addr_o[6]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(ff_addr_o[5]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(ff_addr_o[4]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(ff_addr_o[3]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(ff_addr_o[2]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(ff_addr_o[1]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(ff_addr_o[0]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(ff_we_o),
    .CLK(w_video_clk),
    .RESET(n15_4) 
);
  DFFE ff_d_17_s0 (
    .Q(ff_d_0[17]),
    .D(ff_d[17]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_16_s0 (
    .Q(ff_d_0[16]),
    .D(ff_d[16]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_15_s0 (
    .Q(ff_d_0[15]),
    .D(ff_d[15]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_14_s0 (
    .Q(ff_d_0[14]),
    .D(ff_d[14]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_13_s0 (
    .Q(ff_d_0[13]),
    .D(ff_d[13]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_12_s0 (
    .Q(ff_d_0[12]),
    .D(ff_d[12]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_11_s0 (
    .Q(ff_d_0[11]),
    .D(ff_d[11]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_10_s0 (
    .Q(ff_d_0[10]),
    .D(ff_d[10]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_9_s0 (
    .Q(ff_d_0[9]),
    .D(ff_d[9]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_8_s0 (
    .Q(ff_d_0[8]),
    .D(ff_d[8]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d_0[7]),
    .D(ff_d[7]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_6_s0 (
    .Q(ff_d_0[6]),
    .D(ff_d[6]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d_0[5]),
    .D(ff_d[5]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d_0[4]),
    .D(ff_d[4]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d_0[3]),
    .D(ff_d[3]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d_0[2]),
    .D(ff_d[2]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d_0[1]),
    .D(ff_d[1]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFFE ff_d_0_s0 (
    .Q(ff_d_0[0]),
    .D(ff_d[0]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(w_video_clk) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(w_video_clk) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(ff_addr_o[9]),
    .CLK(w_video_clk),
    .CE(w_odd_enable) 
);
  DFF ff_q_0_s66 (
    .Q(ff_q_0_77),
    .D(n85_9),
    .CLK(w_video_clk) 
);
defparam ff_q_0_s66.INIT=1'b0;
  SPX9 ff_imem_ff_imem_0_0_s (
    .DO({DO[35:18],ff_q_b[17:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_0[17:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(w_video_clk),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=18;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_ram_line_buffer_0 */
module video_double_buffer (
  w_we_buf,
  w_video_clk,
  p_vdp_r_5_4,
  ff_active,
  w_vdp_enable,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  ff_x_position_r,
  w_vdp_hcounter,
  n89_4,
  n92_4,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input w_we_buf;
input w_video_clk;
input p_vdp_r_5_4;
input ff_active;
input w_vdp_enable;
input [1:1] w_vdp_vcounter;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
input [9:0] ff_x_position_r;
input [10:1] w_vdp_hcounter;
output n89_4;
output n92_4;
output [5:0] w_pixel_r;
output [5:0] w_pixel_g;
output [5:0] w_pixel_b;
wire n89_3;
wire n90_3;
wire n91_3;
wire n92_3;
wire n93_3;
wire n94_3;
wire n95_3;
wire n96_3;
wire n97_4;
wire n98_3;
wire n99_3;
wire n100_3;
wire n101_3;
wire n102_3;
wire n103_3;
wire n104_3;
wire n105_3;
wire n106_3;
wire n107_4;
wire n108_3;
wire n109_3;
wire n110_3;
wire n111_3;
wire n112_3;
wire n113_3;
wire n114_3;
wire n115_3;
wire n116_3;
wire n117_3;
wire n118_3;
wire n119_3;
wire n120_3;
wire n121_3;
wire n122_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n91_4;
wire n93_4;
wire n94_4;
wire n95_4;
wire n92_5;
wire w_even_enable;
wire w_odd_enable;
wire n90_6;
wire ff_we_e;
wire ff_we_o;
wire ff_re;
wire n67_5;
wire ff_re_1;
wire [17:0] ff_d;
wire [9:0] ff_addr_e;
wire [9:0] ff_addr_o;
wire [17:0] out_e;
wire [17:0] out_o;
wire VCC;
wire GND;
  LUT3 n89_s0 (
    .F(n89_3),
    .I0(n89_4),
    .I1(ff_x_position_r[9]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n89_s0.INIT=8'hCA;
  LUT3 n90_s0 (
    .F(n90_3),
    .I0(n90_6),
    .I1(ff_x_position_r[8]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n90_s0.INIT=8'hCA;
  LUT4 n91_s0 (
    .F(n91_3),
    .I0(ff_x_position_r[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n91_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n91_s0.INIT=16'hAAC3;
  LUT4 n92_s0 (
    .F(n92_3),
    .I0(ff_x_position_r[6]),
    .I1(w_vdp_hcounter[7]),
    .I2(n92_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n92_s0.INIT=16'hAA3C;
  LUT3 n93_s0 (
    .F(n93_3),
    .I0(n93_4),
    .I1(ff_x_position_r[5]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n93_s0.INIT=8'hC5;
  LUT3 n94_s0 (
    .F(n94_3),
    .I0(n94_4),
    .I1(ff_x_position_r[4]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n94_s0.INIT=8'hCA;
  LUT3 n95_s0 (
    .F(n95_3),
    .I0(n95_4),
    .I1(ff_x_position_r[3]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n95_s0.INIT=8'hCA;
  LUT4 n96_s0 (
    .F(n96_3),
    .I0(ff_x_position_r[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n96_s0.INIT=16'hAAC3;
  LUT3 n97_s1 (
    .F(n97_4),
    .I0(ff_x_position_r[1]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n97_s1.INIT=8'hA3;
  LUT3 n98_s0 (
    .F(n98_3),
    .I0(ff_x_position_r[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n98_s0.INIT=8'hAC;
  LUT3 n99_s0 (
    .F(n99_3),
    .I0(ff_x_position_r[9]),
    .I1(n89_4),
    .I2(w_vdp_vcounter[1]) 
);
defparam n99_s0.INIT=8'hCA;
  LUT3 n100_s0 (
    .F(n100_3),
    .I0(ff_x_position_r[8]),
    .I1(n90_6),
    .I2(w_vdp_vcounter[1]) 
);
defparam n100_s0.INIT=8'hCA;
  LUT4 n101_s0 (
    .F(n101_3),
    .I0(ff_x_position_r[7]),
    .I1(w_vdp_hcounter[8]),
    .I2(n91_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n101_s0.INIT=16'hC3AA;
  LUT4 n102_s0 (
    .F(n102_3),
    .I0(ff_x_position_r[6]),
    .I1(w_vdp_hcounter[7]),
    .I2(n92_4),
    .I3(w_vdp_vcounter[1]) 
);
defparam n102_s0.INIT=16'h3CAA;
  LUT3 n103_s0 (
    .F(n103_3),
    .I0(ff_x_position_r[5]),
    .I1(n93_4),
    .I2(w_vdp_vcounter[1]) 
);
defparam n103_s0.INIT=8'h3A;
  LUT3 n104_s0 (
    .F(n104_3),
    .I0(ff_x_position_r[4]),
    .I1(n94_4),
    .I2(w_vdp_vcounter[1]) 
);
defparam n104_s0.INIT=8'hCA;
  LUT3 n105_s0 (
    .F(n105_3),
    .I0(ff_x_position_r[3]),
    .I1(n95_4),
    .I2(w_vdp_vcounter[1]) 
);
defparam n105_s0.INIT=8'hCA;
  LUT4 n106_s0 (
    .F(n106_3),
    .I0(ff_x_position_r[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n106_s0.INIT=16'hC3AA;
  LUT3 n107_s1 (
    .F(n107_4),
    .I0(ff_x_position_r[1]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n107_s1.INIT=8'h3A;
  LUT3 n108_s0 (
    .F(n108_3),
    .I0(ff_x_position_r[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n108_s0.INIT=8'hCA;
  LUT3 n109_s0 (
    .F(n109_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n109_s0.INIT=8'hCA;
  LUT3 n110_s0 (
    .F(n110_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n110_s0.INIT=8'hCA;
  LUT3 n111_s0 (
    .F(n111_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n111_s0.INIT=8'hCA;
  LUT3 n112_s0 (
    .F(n112_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n112_s0.INIT=8'hCA;
  LUT3 n113_s0 (
    .F(n113_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n113_s0.INIT=8'hCA;
  LUT3 n114_s0 (
    .F(n114_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n114_s0.INIT=8'hCA;
  LUT3 n115_s0 (
    .F(n115_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n115_s0.INIT=8'hCA;
  LUT3 n116_s0 (
    .F(n116_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n116_s0.INIT=8'hCA;
  LUT3 n117_s0 (
    .F(n117_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n117_s0.INIT=8'hCA;
  LUT3 n118_s0 (
    .F(n118_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n118_s0.INIT=8'hCA;
  LUT3 n119_s0 (
    .F(n119_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n119_s0.INIT=8'hCA;
  LUT3 n120_s0 (
    .F(n120_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n120_s0.INIT=8'hCA;
  LUT3 n121_s0 (
    .F(n121_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n121_s0.INIT=8'hCA;
  LUT3 n122_s0 (
    .F(n122_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n122_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n123_s0.INIT=8'hCA;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n124_s0.INIT=8'hCA;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n125_s0.INIT=8'hCA;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n126_s0.INIT=8'hCA;
  LUT4 n89_s1 (
    .F(n89_4),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(n91_4),
    .I3(w_vdp_hcounter[10]) 
);
defparam n89_s1.INIT=16'hFE01;
  LUT2 n91_s1 (
    .F(n91_4),
    .I0(w_vdp_hcounter[7]),
    .I1(n92_4) 
);
defparam n91_s1.INIT=4'h8;
  LUT4 n92_s1 (
    .F(n92_4),
    .I0(w_vdp_hcounter[3]),
    .I1(w_vdp_hcounter[2]),
    .I2(n92_5),
    .I3(w_vdp_hcounter[6]) 
);
defparam n92_s1.INIT=16'hEF00;
  LUT4 n93_s1 (
    .F(n93_4),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(n92_5),
    .I3(w_vdp_hcounter[6]) 
);
defparam n93_s1.INIT=16'hEF10;
  LUT4 n94_s1 (
    .F(n94_4),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[4]),
    .I3(w_vdp_hcounter[5]) 
);
defparam n94_s1.INIT=16'hFE01;
  LUT3 n95_s1 (
    .F(n95_4),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[4]) 
);
defparam n95_s1.INIT=8'hE1;
  LUT2 n92_s2 (
    .F(n92_5),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[5]) 
);
defparam n92_s2.INIT=4'h1;
  LUT2 w_even_enable_s2 (
    .F(w_even_enable),
    .I0(w_vdp_vcounter[1]),
    .I1(w_vdp_enable) 
);
defparam w_even_enable_s2.INIT=4'hE;
  LUT2 w_odd_enable_s3 (
    .F(w_odd_enable),
    .I0(w_vdp_enable),
    .I1(w_vdp_vcounter[1]) 
);
defparam w_odd_enable_s3.INIT=4'hB;
  LUT4 n90_s2 (
    .F(n90_6),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[7]),
    .I2(n92_4),
    .I3(w_vdp_hcounter[9]) 
);
defparam n90_s2.INIT=16'hEA15;
  DFFR ff_we_e_s0 (
    .Q(ff_we_e),
    .D(w_we_buf),
    .CLK(w_video_clk),
    .RESET(w_vdp_vcounter[1]) 
);
  DFFR ff_we_o_s0 (
    .Q(ff_we_o),
    .D(w_we_buf),
    .CLK(w_video_clk),
    .RESET(n67_5) 
);
  DFFR ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_video_r_vdp[5]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_video_r_vdp[4]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_video_r_vdp[3]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_video_r_vdp[2]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_video_r_vdp[1]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_video_r_vdp[0]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_video_g_vdp[5]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_video_g_vdp[4]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_video_g_vdp[3]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_video_g_vdp[2]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_video_g_vdp[1]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_video_g_vdp[0]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_video_b_vdp[5]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_video_b_vdp[4]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_video_b_vdp[3]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_video_b_vdp[2]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_video_b_vdp[1]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFFR ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_video_b_vdp[0]),
    .CLK(w_video_clk),
    .RESET(p_vdp_r_5_4) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_9_s0 (
    .Q(ff_addr_e[9]),
    .D(n89_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_8_s0 (
    .Q(ff_addr_e[8]),
    .D(n90_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_7_s0 (
    .Q(ff_addr_e[7]),
    .D(n91_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_6_s0 (
    .Q(ff_addr_e[6]),
    .D(n92_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_5_s0 (
    .Q(ff_addr_e[5]),
    .D(n93_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_4_s0 (
    .Q(ff_addr_e[4]),
    .D(n94_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_3_s0 (
    .Q(ff_addr_e[3]),
    .D(n95_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_2_s0 (
    .Q(ff_addr_e[2]),
    .D(n96_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_1_s0 (
    .Q(ff_addr_e[1]),
    .D(n97_4),
    .CLK(w_video_clk) 
);
  DFF ff_addr_e_0_s0 (
    .Q(ff_addr_e[0]),
    .D(n98_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_9_s0 (
    .Q(ff_addr_o[9]),
    .D(n99_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_8_s0 (
    .Q(ff_addr_o[8]),
    .D(n100_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_7_s0 (
    .Q(ff_addr_o[7]),
    .D(n101_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_6_s0 (
    .Q(ff_addr_o[6]),
    .D(n102_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_5_s0 (
    .Q(ff_addr_o[5]),
    .D(n103_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_4_s0 (
    .Q(ff_addr_o[4]),
    .D(n104_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_3_s0 (
    .Q(ff_addr_o[3]),
    .D(n105_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_2_s0 (
    .Q(ff_addr_o[2]),
    .D(n106_3),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_1_s0 (
    .Q(ff_addr_o[1]),
    .D(n107_4),
    .CLK(w_video_clk) 
);
  DFF ff_addr_o_0_s0 (
    .Q(ff_addr_o[0]),
    .D(n108_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n109_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n110_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n111_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n112_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n113_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n114_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n115_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n116_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n117_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n118_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n119_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n120_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n121_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n122_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n123_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n124_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n125_3),
    .CLK(w_video_clk) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n126_3),
    .CLK(w_video_clk) 
);
  INV n67_s2 (
    .O(n67_5),
    .I(w_vdp_vcounter[1]) 
);
  video_ram_line_buffer u_buf_even (
    .w_video_clk(w_video_clk),
    .w_even_enable(w_even_enable),
    .ff_we_e(ff_we_e),
    .ff_re(ff_re),
    .w_vdp_enable(w_vdp_enable),
    .ff_addr_e(ff_addr_e[9:0]),
    .ff_d(ff_d[17:0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .ff_re_0(ff_re_1),
    .out_e(out_e[17:0])
);
  video_ram_line_buffer_0 u_buf_odd (
    .w_video_clk(w_video_clk),
    .w_odd_enable(w_odd_enable),
    .ff_we_o(ff_we_o),
    .w_vdp_enable(w_vdp_enable),
    .ff_re(ff_re_1),
    .ff_addr_o(ff_addr_o[9:0]),
    .ff_d(ff_d[17:0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .out_o(out_o[17:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_double_buffer */
module video_out_bilinear (
  w_video_clk,
  ff_tap1_r,
  ff_coeff3,
  ff_tap0_r,
  w_video_r
)
;
input w_video_clk;
input [5:0] ff_tap1_r;
input [4:0] ff_coeff3;
input [5:0] ff_tap0_r;
output [7:0] w_video_r;
wire n27_8;
wire n27_7;
wire w_add_2_3;
wire w_add_3_3;
wire w_add_4_3;
wire w_add_5_3;
wire w_add_6_3;
wire w_add_7_0_COUT;
wire [5:0] ff_tap1_delay;
wire [7:0] ff_mul;
wire [8:8] n273_Z_Z;
wire [5:0] w_sub;
wire [7:2] w_add;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_r[4]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_r[3]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_r[2]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_r[1]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_r[0]),
    .CLK(w_video_clk) 
);
  DFF ff_out_7_s0 (
    .Q(w_video_r[7]),
    .D(w_add[7]),
    .CLK(w_video_clk) 
);
  DFF ff_out_6_s0 (
    .Q(w_video_r[6]),
    .D(w_add[6]),
    .CLK(w_video_clk) 
);
  DFF ff_out_5_s0 (
    .Q(w_video_r[5]),
    .D(w_add[5]),
    .CLK(w_video_clk) 
);
  DFF ff_out_4_s0 (
    .Q(w_video_r[4]),
    .D(w_add[4]),
    .CLK(w_video_clk) 
);
  DFF ff_out_3_s0 (
    .Q(w_video_r[3]),
    .D(w_add[3]),
    .CLK(w_video_clk) 
);
  DFF ff_out_2_s0 (
    .Q(w_video_r[2]),
    .D(w_add[2]),
    .CLK(w_video_clk) 
);
  DFF ff_out_1_s0 (
    .Q(w_video_r[1]),
    .D(ff_mul[1]),
    .CLK(w_video_clk) 
);
  DFF ff_out_0_s0 (
    .Q(w_video_r[0]),
    .D(ff_mul[0]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_r[5]),
    .CLK(w_video_clk) 
);
  MULT9X9 w_mul_13_s2 (
    .DOUT({DOUT[17:12],ff_mul[7:0],DOUT[3:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .B({GND,GND,GND,GND,ff_coeff3[4:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s2.AREG=1'b0;
defparam w_mul_13_s2.ASIGN_REG=1'b0;
defparam w_mul_13_s2.BREG=1'b1;
defparam w_mul_13_s2.BSIGN_REG=1'b0;
defparam w_mul_13_s2.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s2.OUT_REG=1'b1;
defparam w_mul_13_s2.PIPE_REG=1'b0;
defparam w_mul_13_s2.SOA_REG=1'b0;
  PADD9 n27_s3 (
    .DOUT({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_tap0_r[5:0]}),
    .B({GND,GND,GND,ff_tap1_r[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam n27_s3.ADD_SUB=1'b1;
defparam n27_s3.AREG=1'b0;
defparam n27_s3.BREG=1'b0;
defparam n27_s3.BSEL_MODE=1'b0;
defparam n27_s3.PADD_RESET_MODE="SYNC";
defparam n27_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_3),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_3),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_2_3) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_3),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_3_3) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_3),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_4_3) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_3),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_5_3) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_0_COUT),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_6_3) 
);
defparam w_add_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear */
module video_out_bilinear_0 (
  w_video_clk,
  ff_tap1_g,
  ff_coeff3,
  ff_tap0_g,
  w_video_g
)
;
input w_video_clk;
input [5:0] ff_tap1_g;
input [4:0] ff_coeff3;
input [5:0] ff_tap0_g;
output [7:0] w_video_g;
wire n27_8;
wire n27_7;
wire w_add_2_3;
wire w_add_3_3;
wire w_add_4_3;
wire w_add_5_3;
wire w_add_6_3;
wire w_add_7_0_COUT;
wire [5:0] ff_tap1_delay;
wire [7:0] ff_mul;
wire [8:8] n273_Z_Z;
wire [5:0] w_sub;
wire [7:2] w_add;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_g[4]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_g[3]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_g[2]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_g[1]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_g[0]),
    .CLK(w_video_clk) 
);
  DFF ff_out_7_s0 (
    .Q(w_video_g[7]),
    .D(w_add[7]),
    .CLK(w_video_clk) 
);
  DFF ff_out_6_s0 (
    .Q(w_video_g[6]),
    .D(w_add[6]),
    .CLK(w_video_clk) 
);
  DFF ff_out_5_s0 (
    .Q(w_video_g[5]),
    .D(w_add[5]),
    .CLK(w_video_clk) 
);
  DFF ff_out_4_s0 (
    .Q(w_video_g[4]),
    .D(w_add[4]),
    .CLK(w_video_clk) 
);
  DFF ff_out_3_s0 (
    .Q(w_video_g[3]),
    .D(w_add[3]),
    .CLK(w_video_clk) 
);
  DFF ff_out_2_s0 (
    .Q(w_video_g[2]),
    .D(w_add[2]),
    .CLK(w_video_clk) 
);
  DFF ff_out_1_s0 (
    .Q(w_video_g[1]),
    .D(ff_mul[1]),
    .CLK(w_video_clk) 
);
  DFF ff_out_0_s0 (
    .Q(w_video_g[0]),
    .D(ff_mul[0]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_g[5]),
    .CLK(w_video_clk) 
);
  MULT9X9 w_mul_13_s2 (
    .DOUT({DOUT[17:12],ff_mul[7:0],DOUT[3:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .B({GND,GND,GND,GND,ff_coeff3[4:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s2.AREG=1'b0;
defparam w_mul_13_s2.ASIGN_REG=1'b0;
defparam w_mul_13_s2.BREG=1'b1;
defparam w_mul_13_s2.BSIGN_REG=1'b0;
defparam w_mul_13_s2.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s2.OUT_REG=1'b1;
defparam w_mul_13_s2.PIPE_REG=1'b0;
defparam w_mul_13_s2.SOA_REG=1'b0;
  PADD9 n27_s3 (
    .DOUT({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_tap0_g[5:0]}),
    .B({GND,GND,GND,ff_tap1_g[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam n27_s3.ADD_SUB=1'b1;
defparam n27_s3.AREG=1'b0;
defparam n27_s3.BREG=1'b0;
defparam n27_s3.BSEL_MODE=1'b0;
defparam n27_s3.PADD_RESET_MODE="SYNC";
defparam n27_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_3),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_3),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_2_3) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_3),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_3_3) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_3),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_4_3) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_3),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_5_3) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_0_COUT),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_6_3) 
);
defparam w_add_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear_0 */
module video_out_bilinear_1 (
  w_video_clk,
  ff_tap1_b,
  ff_coeff3,
  ff_tap0_b,
  w_video_b
)
;
input w_video_clk;
input [5:0] ff_tap1_b;
input [4:0] ff_coeff3;
input [5:0] ff_tap0_b;
output [7:0] w_video_b;
wire n27_8;
wire n27_7;
wire w_add_2_3;
wire w_add_3_3;
wire w_add_4_3;
wire w_add_5_3;
wire w_add_6_3;
wire w_add_7_0_COUT;
wire [5:0] ff_tap1_delay;
wire [7:0] ff_mul;
wire [8:8] n273_Z_Z;
wire [5:0] w_sub;
wire [7:2] w_add;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  DFF ff_tap1_delay_4_s0 (
    .Q(ff_tap1_delay[4]),
    .D(ff_tap1_b[4]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_3_s0 (
    .Q(ff_tap1_delay[3]),
    .D(ff_tap1_b[3]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_2_s0 (
    .Q(ff_tap1_delay[2]),
    .D(ff_tap1_b[2]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_1_s0 (
    .Q(ff_tap1_delay[1]),
    .D(ff_tap1_b[1]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_0_s0 (
    .Q(ff_tap1_delay[0]),
    .D(ff_tap1_b[0]),
    .CLK(w_video_clk) 
);
  DFF ff_out_7_s0 (
    .Q(w_video_b[7]),
    .D(w_add[7]),
    .CLK(w_video_clk) 
);
  DFF ff_out_6_s0 (
    .Q(w_video_b[6]),
    .D(w_add[6]),
    .CLK(w_video_clk) 
);
  DFF ff_out_5_s0 (
    .Q(w_video_b[5]),
    .D(w_add[5]),
    .CLK(w_video_clk) 
);
  DFF ff_out_4_s0 (
    .Q(w_video_b[4]),
    .D(w_add[4]),
    .CLK(w_video_clk) 
);
  DFF ff_out_3_s0 (
    .Q(w_video_b[3]),
    .D(w_add[3]),
    .CLK(w_video_clk) 
);
  DFF ff_out_2_s0 (
    .Q(w_video_b[2]),
    .D(w_add[2]),
    .CLK(w_video_clk) 
);
  DFF ff_out_1_s0 (
    .Q(w_video_b[1]),
    .D(ff_mul[1]),
    .CLK(w_video_clk) 
);
  DFF ff_out_0_s0 (
    .Q(w_video_b[0]),
    .D(ff_mul[0]),
    .CLK(w_video_clk) 
);
  DFF ff_tap1_delay_5_s0 (
    .Q(ff_tap1_delay[5]),
    .D(ff_tap1_b[5]),
    .CLK(w_video_clk) 
);
  MULT9X9 w_mul_13_s2 (
    .DOUT({DOUT[17:12],ff_mul[7:0],DOUT[3:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .B({GND,GND,GND,GND,ff_coeff3[4:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s2.AREG=1'b0;
defparam w_mul_13_s2.ASIGN_REG=1'b0;
defparam w_mul_13_s2.BREG=1'b1;
defparam w_mul_13_s2.BSIGN_REG=1'b0;
defparam w_mul_13_s2.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s2.OUT_REG=1'b1;
defparam w_mul_13_s2.PIPE_REG=1'b0;
defparam w_mul_13_s2.SOA_REG=1'b0;
  PADD9 n27_s3 (
    .DOUT({n273_Z_Z[8],n27_8,w_sub[5:0],n27_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_tap0_b[5:0]}),
    .B({GND,GND,GND,ff_tap1_b[5:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam n27_s3.ADD_SUB=1'b1;
defparam n27_s3.AREG=1'b0;
defparam n27_s3.BREG=1'b0;
defparam n27_s3.BSEL_MODE=1'b0;
defparam n27_s3.PADD_RESET_MODE="SYNC";
defparam n27_s3.SOREG=1'b0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_3),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_3),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_2_3) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_3),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_3_3) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_3),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_4_3) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_3),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_5_3) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_0_COUT),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_6_3) 
);
defparam w_add_7_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear_1 */
module video_out_hmag (
  w_video_clk,
  n723_3,
  n36_6,
  w_h_back_porch_end_10,
  slot_reset_n_d,
  w_h_line_end,
  p_vdp_r_5_4,
  w_vdp_enable,
  ff_h_cnt,
  w_vdp_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_data_r_out,
  w_data_g_out,
  w_data_b_out
)
;
input w_video_clk;
input n723_3;
input n36_6;
input w_h_back_porch_end_10;
input slot_reset_n_d;
input w_h_line_end;
input p_vdp_r_5_4;
input w_vdp_enable;
input [4:0] ff_h_cnt;
input [10:1] w_vdp_hcounter;
input [1:0] w_vdp_vcounter;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
output [7:0] w_data_r_out;
output [7:0] w_data_g_out;
output [7:0] w_data_b_out;
wire n102_3;
wire n103_3;
wire n104_3;
wire n105_4;
wire w_active_start;
wire w_we_buf;
wire ff_coeff1_0_23;
wire n103_4;
wire n749_5;
wire w_active_start_8;
wire w_we_buf_37;
wire n749_6;
wire n749_7;
wire ff_coeff1_addr_tmp_20;
wire n102_6;
wire n733_6;
wire ff_x_position_r_8_7;
wire n749_9;
wire ff_hold0;
wire ff_hold1;
wire ff_hold2;
wire ff_hold3;
wire ff_hold4;
wire ff_active;
wire ff_coeff1_0_5;
wire ff_coeff1_0_9;
wire n48_1;
wire n48_2;
wire n47_1;
wire n47_2;
wire n46_1;
wire n46_2;
wire n45_1;
wire n45_2;
wire n44_1;
wire n44_2;
wire n43_1;
wire n43_2;
wire n42_1;
wire n42_2;
wire n41_1;
wire n41_2;
wire n40_1;
wire n40_0_COUT;
wire w_odd_gain_0_2;
wire w_odd_gain_0_3;
wire w_odd_gain_1_2;
wire w_odd_gain_1_3;
wire w_odd_gain_2_2;
wire w_odd_gain_2_3;
wire w_odd_gain_3_2;
wire w_odd_gain_3_3;
wire w_odd_gain_4_2;
wire w_odd_gain_4_3;
wire w_odd_gain_5_2;
wire w_odd_gain_5_3;
wire w_odd_gain_6_2;
wire w_odd_gain_6_3;
wire w_odd_gain_7_2;
wire w_odd_gain_8_6;
wire w_odd_gain_0_5;
wire w_odd_gain_1_5;
wire w_odd_gain_2_5;
wire w_odd_gain_3_5;
wire w_odd_gain_4_5;
wire w_odd_gain_5_5;
wire w_odd_gain_6_5;
wire w_odd_gain_7_5;
wire w_normalized_numerator_8_5;
wire w_normalized_numerator_9_5;
wire w_normalized_numerator_10_5;
wire w_normalized_numerator_11_5;
wire w_gain2_7_7;
wire ff_hold0_7;
wire ff_tap0_r_5_7;
wire w_sub_numerator_3_12;
wire ff_coeff1_0_24;
wire n49_6;
wire n89_4;
wire n92_4;
wire [8:8] w_sub_numerator;
wire [9:0] ff_x_position_r;
wire [7:3] ff_numerator;
wire [4:0] ff_coeff;
wire [5:0] ff_tap0_r;
wire [5:0] ff_tap0_g;
wire [5:0] ff_tap0_b;
wire [5:0] ff_tap1_r;
wire [5:0] ff_tap1_g;
wire [5:0] ff_tap1_b;
wire [7:0] ff_gain;
wire [4:0] ff_coeff3;
wire [9:0] w_odd_gain;
wire [13:8] w_normalized_numerator;
wire [5:0] w_pixel_r;
wire [5:0] w_pixel_g;
wire [5:0] w_pixel_b;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:1] DO;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire VCC;
wire GND;
  LUT3 n102_s0 (
    .F(n102_3),
    .I0(ff_numerator[6]),
    .I1(n102_6),
    .I2(ff_numerator[7]) 
);
defparam n102_s0.INIT=8'hE1;
  LUT4 n103_s0 (
    .F(n103_3),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[3]),
    .I2(ff_numerator[6]),
    .I3(n103_4) 
);
defparam n103_s0.INIT=16'hC30A;
  LUT4 n104_s0 (
    .F(n104_3),
    .I0(ff_numerator[3]),
    .I1(w_sub_numerator[8]),
    .I2(ff_numerator[4]),
    .I3(ff_numerator[5]) 
);
defparam n104_s0.INIT=16'h1FE0;
  LUT3 n105_s1 (
    .F(n105_4),
    .I0(ff_numerator[3]),
    .I1(w_sub_numerator[8]),
    .I2(ff_numerator[4]) 
);
defparam n105_s1.INIT=8'h1E;
  LUT3 w_active_start_s4 (
    .F(w_active_start),
    .I0(ff_h_cnt[0]),
    .I1(w_h_back_porch_end_10),
    .I2(w_active_start_8) 
);
defparam w_active_start_s4.INIT=8'h40;
  LUT3 w_we_buf_s24 (
    .F(w_we_buf),
    .I0(w_vdp_hcounter[10]),
    .I1(w_vdp_hcounter[9]),
    .I2(w_we_buf_37) 
);
defparam w_we_buf_s24.INIT=8'h07;
  LUT3 w_sub_numerator_8_s4 (
    .F(w_sub_numerator[8]),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n102_6) 
);
defparam w_sub_numerator_8_s4.INIT=8'h01;
  LUT2 ff_coeff1_0_s12 (
    .F(ff_coeff1_0_23),
    .I0(ff_coeff1_0_5),
    .I1(ff_coeff1_0_9) 
);
defparam ff_coeff1_0_s12.INIT=4'h6;
  LUT2 n103_s1 (
    .F(n103_4),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n103_s1.INIT=4'h8;
  LUT4 n749_s2 (
    .F(n749_5),
    .I0(ff_x_position_r[0]),
    .I1(ff_x_position_r[1]),
    .I2(n749_6),
    .I3(n749_7) 
);
defparam n749_s2.INIT=16'h8000;
  LUT4 w_active_start_s5 (
    .F(w_active_start_8),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[2]),
    .I2(ff_h_cnt[4]),
    .I3(ff_h_cnt[3]) 
);
defparam w_active_start_s5.INIT=16'h0100;
  LUT4 w_we_buf_s25 (
    .F(w_we_buf_37),
    .I0(w_vdp_hcounter[7]),
    .I1(n92_4),
    .I2(n89_4),
    .I3(w_vdp_hcounter[8]) 
);
defparam w_we_buf_s25.INIT=16'hE070;
  LUT4 n749_s3 (
    .F(n749_6),
    .I0(ff_x_position_r[6]),
    .I1(ff_x_position_r[7]),
    .I2(ff_x_position_r[8]),
    .I3(ff_x_position_r[9]) 
);
defparam n749_s3.INIT=16'h0100;
  LUT4 n749_s4 (
    .F(n749_7),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[3]),
    .I2(ff_x_position_r[4]),
    .I3(ff_x_position_r[5]) 
);
defparam n749_s4.INIT=16'h8000;
  LUT2 ff_coeff1_addr_tmp_s10 (
    .F(ff_coeff1_addr_tmp_20),
    .I0(ff_coeff1_0_5),
    .I1(ff_coeff1_0_9) 
);
defparam ff_coeff1_addr_tmp_s10.INIT=4'h9;
  LUT3 n102_s2 (
    .F(n102_6),
    .I0(ff_numerator[3]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[5]) 
);
defparam n102_s2.INIT=8'h80;
  LUT4 n733_s2 (
    .F(n733_6),
    .I0(ff_h_cnt[0]),
    .I1(w_h_back_porch_end_10),
    .I2(w_active_start_8),
    .I3(slot_reset_n_d) 
);
defparam n733_s2.INIT=16'h40FF;
  LUT4 ff_x_position_r_8_s2 (
    .F(ff_x_position_r_8_7),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n102_6),
    .I3(ff_active) 
);
defparam ff_x_position_r_8_s2.INIT=16'hFE00;
  LUT3 n749_s5 (
    .F(n749_9),
    .I0(w_h_line_end),
    .I1(slot_reset_n_d),
    .I2(n749_5) 
);
defparam n749_s5.INIT=8'hFB;
  DFFRE ff_x_position_r_8_s0 (
    .Q(ff_x_position_r[8]),
    .D(n41_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_7_s0 (
    .Q(ff_x_position_r[7]),
    .D(n42_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_6_s0 (
    .Q(ff_x_position_r[6]),
    .D(n43_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_5_s0 (
    .Q(ff_x_position_r[5]),
    .D(n44_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_4_s0 (
    .Q(ff_x_position_r[4]),
    .D(n45_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_3_s0 (
    .Q(ff_x_position_r[3]),
    .D(n46_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_2_s0 (
    .Q(ff_x_position_r[2]),
    .D(n47_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_1_s0 (
    .Q(ff_x_position_r[1]),
    .D(n48_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_x_position_r_0_s0 (
    .Q(ff_x_position_r[0]),
    .D(n49_6),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFFRE ff_numerator_7_s0 (
    .Q(ff_numerator[7]),
    .D(n102_3),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n733_6) 
);
  DFFRE ff_numerator_6_s0 (
    .Q(ff_numerator[6]),
    .D(n103_3),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n733_6) 
);
  DFFRE ff_numerator_5_s0 (
    .Q(ff_numerator[5]),
    .D(n104_3),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n733_6) 
);
  DFFRE ff_numerator_4_s0 (
    .Q(ff_numerator[4]),
    .D(n105_4),
    .CLK(w_video_clk),
    .CE(ff_active),
    .RESET(n733_6) 
);
  DFFRE ff_numerator_3_s0 (
    .Q(ff_numerator[3]),
    .D(w_sub_numerator_3_12),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n733_6) 
);
  DFFR ff_hold0_s0 (
    .Q(ff_hold0),
    .D(w_sub_numerator[8]),
    .CLK(w_video_clk),
    .RESET(ff_hold0_7) 
);
  DFF ff_hold1_s0 (
    .Q(ff_hold1),
    .D(ff_hold0),
    .CLK(w_video_clk) 
);
  DFF ff_hold2_s0 (
    .Q(ff_hold2),
    .D(ff_hold1),
    .CLK(w_video_clk) 
);
  DFF ff_hold3_s0 (
    .Q(ff_hold3),
    .D(ff_hold2),
    .CLK(w_video_clk) 
);
  DFF ff_hold4_s0 (
    .Q(ff_hold4),
    .D(ff_hold3),
    .CLK(w_video_clk) 
);
  DFFR ff_coeff_4_s0 (
    .Q(ff_coeff[4]),
    .D(w_normalized_numerator[13]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_3_s0 (
    .Q(ff_coeff[3]),
    .D(w_normalized_numerator[12]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_2_s0 (
    .Q(ff_coeff[2]),
    .D(w_normalized_numerator[11]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_1_s0 (
    .Q(ff_coeff[1]),
    .D(w_normalized_numerator[10]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFR ff_coeff_0_s0 (
    .Q(ff_coeff[0]),
    .D(w_normalized_numerator[9]),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
  DFFRE ff_active_s0 (
    .Q(ff_active),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_active_start),
    .RESET(n749_9) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_5_s0 (
    .Q(ff_tap1_r[5]),
    .D(ff_tap0_r[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_4_s0 (
    .Q(ff_tap1_r[4]),
    .D(ff_tap0_r[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_3_s0 (
    .Q(ff_tap1_r[3]),
    .D(ff_tap0_r[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_2_s0 (
    .Q(ff_tap1_r[2]),
    .D(ff_tap0_r[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_1_s0 (
    .Q(ff_tap1_r[1]),
    .D(ff_tap0_r[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_r_0_s0 (
    .Q(ff_tap1_r[0]),
    .D(ff_tap0_r[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_5_s0 (
    .Q(ff_tap1_g[5]),
    .D(ff_tap0_g[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_4_s0 (
    .Q(ff_tap1_g[4]),
    .D(ff_tap0_g[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_3_s0 (
    .Q(ff_tap1_g[3]),
    .D(ff_tap0_g[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_2_s0 (
    .Q(ff_tap1_g[2]),
    .D(ff_tap0_g[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_1_s0 (
    .Q(ff_tap1_g[1]),
    .D(ff_tap0_g[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_g_0_s0 (
    .Q(ff_tap1_g[0]),
    .D(ff_tap0_g[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_5_s0 (
    .Q(ff_tap1_b[5]),
    .D(ff_tap0_b[5]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_4_s0 (
    .Q(ff_tap1_b[4]),
    .D(ff_tap0_b[4]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_3_s0 (
    .Q(ff_tap1_b[3]),
    .D(ff_tap0_b[3]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_2_s0 (
    .Q(ff_tap1_b[2]),
    .D(ff_tap0_b[2]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_1_s0 (
    .Q(ff_tap1_b[1]),
    .D(ff_tap0_b[1]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFFE ff_tap1_b_0_s0 (
    .Q(ff_tap1_b[0]),
    .D(ff_tap0_b[0]),
    .CLK(w_video_clk),
    .CE(ff_tap0_r_5_7) 
);
  DFF ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(w_gain2_7_7),
    .CLK(w_video_clk) 
);
  DFFR ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_odd_gain[9]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_odd_gain[8]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_odd_gain[7]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_odd_gain[6]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_odd_gain[5]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_odd_gain[4]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFR ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_odd_gain[3]),
    .CLK(w_video_clk),
    .RESET(w_gain2_7_7) 
);
  DFFRE ff_x_position_r_9_s0 (
    .Q(ff_x_position_r[9]),
    .D(n40_1),
    .CLK(w_video_clk),
    .CE(ff_x_position_r_8_7),
    .RESET(n723_3) 
);
  DFF ff_coeff1_0_s2 (
    .Q(ff_coeff1_0_5),
    .D(ff_coeff1_0_24),
    .CLK(w_video_clk) 
);
  DFF ff_coeff1_0_s4 (
    .Q(ff_coeff1_0_9),
    .D(ff_coeff1_0_23),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_coeff1_0_s5 (
    .DO(ff_coeff3[3:0]),
    .DI(ff_coeff[3:0]),
    .WAD({GND,GND,ff_coeff1_addr_tmp_20,ff_coeff1_0_24}),
    .RAD({GND,GND,ff_coeff1_0_9,ff_coeff1_0_5}),
    .WRE(VCC),
    .CLK(w_video_clk) 
);
  RAM16SDP4 ff_coeff1_0_s6 (
    .DO({DO[3:1],ff_coeff3[4]}),
    .DI({GND,GND,GND,ff_coeff[4]}),
    .WAD({GND,GND,ff_coeff1_addr_tmp_20,ff_coeff1_0_24}),
    .RAD({GND,GND,ff_coeff1_0_9,ff_coeff1_0_5}),
    .WRE(VCC),
    .CLK(w_video_clk) 
);
  MULT9X9 w_gain_r_15_s2 (
    .DOUT({DOUT[17:15],w_data_r_out[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_video_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_gain_r_15_s2.AREG=1'b1;
defparam w_gain_r_15_s2.ASIGN_REG=1'b0;
defparam w_gain_r_15_s2.BREG=1'b0;
defparam w_gain_r_15_s2.BSIGN_REG=1'b0;
defparam w_gain_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_gain_r_15_s2.OUT_REG=1'b1;
defparam w_gain_r_15_s2.PIPE_REG=1'b0;
defparam w_gain_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_gain_g_15_s2 (
    .DOUT({DOUT_0[17:15],w_data_g_out[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_video_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_gain_g_15_s2.AREG=1'b1;
defparam w_gain_g_15_s2.ASIGN_REG=1'b0;
defparam w_gain_g_15_s2.BREG=1'b0;
defparam w_gain_g_15_s2.BSIGN_REG=1'b0;
defparam w_gain_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_gain_g_15_s2.OUT_REG=1'b1;
defparam w_gain_g_15_s2.PIPE_REG=1'b0;
defparam w_gain_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_gain_b_15_s2 (
    .DOUT({DOUT_1[17:15],w_data_b_out[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_video_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(w_video_clk),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_gain_b_15_s2.AREG=1'b1;
defparam w_gain_b_15_s2.ASIGN_REG=1'b0;
defparam w_gain_b_15_s2.BREG=1'b0;
defparam w_gain_b_15_s2.BSIGN_REG=1'b0;
defparam w_gain_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_gain_b_15_s2.OUT_REG=1'b1;
defparam w_gain_b_15_s2.PIPE_REG=1'b0;
defparam w_gain_b_15_s2.SOA_REG=1'b0;
  ALU n48_s (
    .SUM(n48_1),
    .COUT(n48_2),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n48_s.ALU_MODE=0;
  ALU n47_s (
    .SUM(n47_1),
    .COUT(n47_2),
    .I0(ff_x_position_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n48_2) 
);
defparam n47_s.ALU_MODE=0;
  ALU n46_s (
    .SUM(n46_1),
    .COUT(n46_2),
    .I0(ff_x_position_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n47_2) 
);
defparam n46_s.ALU_MODE=0;
  ALU n45_s (
    .SUM(n45_1),
    .COUT(n45_2),
    .I0(ff_x_position_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n46_2) 
);
defparam n45_s.ALU_MODE=0;
  ALU n44_s (
    .SUM(n44_1),
    .COUT(n44_2),
    .I0(ff_x_position_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n45_2) 
);
defparam n44_s.ALU_MODE=0;
  ALU n43_s (
    .SUM(n43_1),
    .COUT(n43_2),
    .I0(ff_x_position_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n44_2) 
);
defparam n43_s.ALU_MODE=0;
  ALU n42_s (
    .SUM(n42_1),
    .COUT(n42_2),
    .I0(ff_x_position_r[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n43_2) 
);
defparam n42_s.ALU_MODE=0;
  ALU n41_s (
    .SUM(n41_1),
    .COUT(n41_2),
    .I0(ff_x_position_r[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n42_2) 
);
defparam n41_s.ALU_MODE=0;
  ALU n40_s (
    .SUM(n40_1),
    .COUT(n40_0_COUT),
    .I0(ff_x_position_r[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n41_2) 
);
defparam n40_s.ALU_MODE=0;
  ALU w_odd_gain_0_s (
    .SUM(w_odd_gain_0_2),
    .COUT(w_odd_gain_0_3),
    .I0(w_video_r[0]),
    .I1(w_video_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_odd_gain_0_s.ALU_MODE=0;
  ALU w_odd_gain_1_s (
    .SUM(w_odd_gain_1_2),
    .COUT(w_odd_gain_1_3),
    .I0(w_video_r[1]),
    .I1(w_video_g[1]),
    .I3(GND),
    .CIN(w_odd_gain_0_3) 
);
defparam w_odd_gain_1_s.ALU_MODE=0;
  ALU w_odd_gain_2_s (
    .SUM(w_odd_gain_2_2),
    .COUT(w_odd_gain_2_3),
    .I0(w_video_r[2]),
    .I1(w_video_g[2]),
    .I3(GND),
    .CIN(w_odd_gain_1_3) 
);
defparam w_odd_gain_2_s.ALU_MODE=0;
  ALU w_odd_gain_3_s (
    .SUM(w_odd_gain_3_2),
    .COUT(w_odd_gain_3_3),
    .I0(w_video_r[3]),
    .I1(w_video_g[3]),
    .I3(GND),
    .CIN(w_odd_gain_2_3) 
);
defparam w_odd_gain_3_s.ALU_MODE=0;
  ALU w_odd_gain_4_s (
    .SUM(w_odd_gain_4_2),
    .COUT(w_odd_gain_4_3),
    .I0(w_video_r[4]),
    .I1(w_video_g[4]),
    .I3(GND),
    .CIN(w_odd_gain_3_3) 
);
defparam w_odd_gain_4_s.ALU_MODE=0;
  ALU w_odd_gain_5_s (
    .SUM(w_odd_gain_5_2),
    .COUT(w_odd_gain_5_3),
    .I0(w_video_r[5]),
    .I1(w_video_g[5]),
    .I3(GND),
    .CIN(w_odd_gain_4_3) 
);
defparam w_odd_gain_5_s.ALU_MODE=0;
  ALU w_odd_gain_6_s (
    .SUM(w_odd_gain_6_2),
    .COUT(w_odd_gain_6_3),
    .I0(w_video_r[6]),
    .I1(w_video_g[6]),
    .I3(GND),
    .CIN(w_odd_gain_5_3) 
);
defparam w_odd_gain_6_s.ALU_MODE=0;
  ALU w_odd_gain_7_s (
    .SUM(w_odd_gain_7_2),
    .COUT(w_odd_gain_8_6),
    .I0(w_video_r[7]),
    .I1(w_video_g[7]),
    .I3(GND),
    .CIN(w_odd_gain_6_3) 
);
defparam w_odd_gain_7_s.ALU_MODE=0;
  ALU w_odd_gain_0_s0 (
    .SUM(w_odd_gain[0]),
    .COUT(w_odd_gain_0_5),
    .I0(w_odd_gain_0_2),
    .I1(w_video_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_odd_gain_0_s0.ALU_MODE=0;
  ALU w_odd_gain_1_s0 (
    .SUM(w_odd_gain[1]),
    .COUT(w_odd_gain_1_5),
    .I0(w_odd_gain_1_2),
    .I1(w_video_b[1]),
    .I3(GND),
    .CIN(w_odd_gain_0_5) 
);
defparam w_odd_gain_1_s0.ALU_MODE=0;
  ALU w_odd_gain_2_s0 (
    .SUM(w_odd_gain[2]),
    .COUT(w_odd_gain_2_5),
    .I0(w_odd_gain_2_2),
    .I1(w_video_b[2]),
    .I3(GND),
    .CIN(w_odd_gain_1_5) 
);
defparam w_odd_gain_2_s0.ALU_MODE=0;
  ALU w_odd_gain_3_s0 (
    .SUM(w_odd_gain[3]),
    .COUT(w_odd_gain_3_5),
    .I0(w_odd_gain_3_2),
    .I1(w_video_b[3]),
    .I3(GND),
    .CIN(w_odd_gain_2_5) 
);
defparam w_odd_gain_3_s0.ALU_MODE=0;
  ALU w_odd_gain_4_s0 (
    .SUM(w_odd_gain[4]),
    .COUT(w_odd_gain_4_5),
    .I0(w_odd_gain_4_2),
    .I1(w_video_b[4]),
    .I3(GND),
    .CIN(w_odd_gain_3_5) 
);
defparam w_odd_gain_4_s0.ALU_MODE=0;
  ALU w_odd_gain_5_s0 (
    .SUM(w_odd_gain[5]),
    .COUT(w_odd_gain_5_5),
    .I0(w_odd_gain_5_2),
    .I1(w_video_b[5]),
    .I3(GND),
    .CIN(w_odd_gain_4_5) 
);
defparam w_odd_gain_5_s0.ALU_MODE=0;
  ALU w_odd_gain_6_s0 (
    .SUM(w_odd_gain[6]),
    .COUT(w_odd_gain_6_5),
    .I0(w_odd_gain_6_2),
    .I1(w_video_b[6]),
    .I3(GND),
    .CIN(w_odd_gain_5_5) 
);
defparam w_odd_gain_6_s0.ALU_MODE=0;
  ALU w_odd_gain_7_s0 (
    .SUM(w_odd_gain[7]),
    .COUT(w_odd_gain_7_5),
    .I0(w_odd_gain_7_2),
    .I1(w_video_b[7]),
    .I3(GND),
    .CIN(w_odd_gain_6_5) 
);
defparam w_odd_gain_7_s0.ALU_MODE=0;
  ALU w_odd_gain_8_s0 (
    .SUM(w_odd_gain[8]),
    .COUT(w_odd_gain[9]),
    .I0(w_odd_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_odd_gain_7_5) 
);
defparam w_odd_gain_8_s0.ALU_MODE=0;
  ALU w_normalized_numerator_8_s (
    .SUM(w_normalized_numerator[8]),
    .COUT(w_normalized_numerator_8_5),
    .I0(ff_numerator[5]),
    .I1(ff_numerator[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_normalized_numerator_8_s.ALU_MODE=0;
  ALU w_normalized_numerator_9_s (
    .SUM(w_normalized_numerator[9]),
    .COUT(w_normalized_numerator_9_5),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[4]),
    .I3(GND),
    .CIN(w_normalized_numerator_8_5) 
);
defparam w_normalized_numerator_9_s.ALU_MODE=0;
  ALU w_normalized_numerator_10_s (
    .SUM(w_normalized_numerator[10]),
    .COUT(w_normalized_numerator_10_5),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[5]),
    .I3(GND),
    .CIN(w_normalized_numerator_9_5) 
);
defparam w_normalized_numerator_10_s.ALU_MODE=0;
  ALU w_normalized_numerator_11_s (
    .SUM(w_normalized_numerator[11]),
    .COUT(w_normalized_numerator_11_5),
    .I0(GND),
    .I1(ff_numerator[6]),
    .I3(GND),
    .CIN(w_normalized_numerator_10_5) 
);
defparam w_normalized_numerator_11_s.ALU_MODE=0;
  ALU w_normalized_numerator_12_s (
    .SUM(w_normalized_numerator[12]),
    .COUT(w_normalized_numerator[13]),
    .I0(GND),
    .I1(ff_numerator[7]),
    .I3(GND),
    .CIN(w_normalized_numerator_11_5) 
);
defparam w_normalized_numerator_12_s.ALU_MODE=0;
  INV w_gain2_7_s3 (
    .O(w_gain2_7_7),
    .I(w_vdp_vcounter[0]) 
);
  INV ff_hold0_s3 (
    .O(ff_hold0_7),
    .I(ff_active) 
);
  INV ff_tap0_r_5_s3 (
    .O(ff_tap0_r_5_7),
    .I(ff_hold4) 
);
  INV w_sub_numerator_3_s6 (
    .O(w_sub_numerator_3_12),
    .I(ff_numerator[3]) 
);
  INV ff_coeff1_0_s13 (
    .O(ff_coeff1_0_24),
    .I(ff_coeff1_0_5) 
);
  INV n49_s2 (
    .O(n49_6),
    .I(ff_x_position_r[0]) 
);
  video_double_buffer u_double_buffer (
    .w_we_buf(w_we_buf),
    .w_video_clk(w_video_clk),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .ff_active(ff_active),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .n89_4(n89_4),
    .n92_4(n92_4),
    .w_pixel_r(w_pixel_r[5:0]),
    .w_pixel_g(w_pixel_g[5:0]),
    .w_pixel_b(w_pixel_b[5:0])
);
  video_out_bilinear u_bilinear_r (
    .w_video_clk(w_video_clk),
    .ff_tap1_r(ff_tap1_r[5:0]),
    .ff_coeff3(ff_coeff3[4:0]),
    .ff_tap0_r(ff_tap0_r[5:0]),
    .w_video_r(w_video_r[7:0])
);
  video_out_bilinear_0 u_bilinear_g (
    .w_video_clk(w_video_clk),
    .ff_tap1_g(ff_tap1_g[5:0]),
    .ff_coeff3(ff_coeff3[4:0]),
    .ff_tap0_g(ff_tap0_g[5:0]),
    .w_video_g(w_video_g[7:0])
);
  video_out_bilinear_1 u_bilinear_b (
    .w_video_clk(w_video_clk),
    .ff_tap1_b(ff_tap1_b[5:0]),
    .ff_coeff3(ff_coeff3[4:0]),
    .ff_tap0_b(ff_tap0_b[5:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_hmag */
module video_out (
  w_video_clk,
  n36_6,
  slot_reset_n_d,
  p_vdp_r_5_4,
  w_vdp_enable,
  w_vdp_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_video_hs,
  w_video_de,
  w_video_vs,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_video_clk;
input n36_6;
input slot_reset_n_d;
input p_vdp_r_5_4;
input w_vdp_enable;
input [10:1] w_vdp_hcounter;
input [1:0] w_vdp_vcounter;
input [5:0] w_video_r_vdp;
input [5:0] w_video_g_vdp;
input [5:0] w_video_b_vdp;
output w_video_hs;
output w_video_de;
output w_video_vs;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_h_back_porch_end;
wire w_h_line_end;
wire w_v_back_porch_end;
wire n723_3;
wire n274_4;
wire ff_h_sync_6;
wire ff_v_active_6;
wire n138_7;
wire n136_7;
wire n135_7;
wire n132_7;
wire n131_7;
wire n130_7;
wire w_h_back_porch_end_10;
wire w_h_back_porch_end_11;
wire w_h_line_end_11;
wire w_h_line_end_12;
wire w_h_line_end_13;
wire w_v_back_porch_end_5;
wire n274_5;
wire n274_6;
wire ff_h_sync_7;
wire ff_h_sync_8;
wire ff_v_sync_6;
wire n137_8;
wire n137_9;
wire n134_8;
wire n131_8;
wire w_v_back_porch_end_6;
wire ff_v_sync_7;
wire ff_v_sync_8;
wire w_v_back_porch_end_7;
wire n135_10;
wire n137_11;
wire n107_9;
wire n203_14;
wire n133_9;
wire n134_10;
wire ff_h_active;
wire ff_v_active;
wire n70_1;
wire n70_2;
wire n69_1;
wire n69_2;
wire n68_1;
wire n68_2;
wire n67_1;
wire n67_2;
wire n66_1;
wire n66_2;
wire n65_1;
wire n65_2;
wire n64_1;
wire n64_2;
wire n63_1;
wire n63_2;
wire n62_1;
wire n62_2;
wire n61_1;
wire n61_0_COUT;
wire n139_9;
wire n71_6;
wire [10:0] ff_h_cnt;
wire [9:0] ff_v_cnt;
wire [7:0] w_data_r_out;
wire [7:0] w_data_g_out;
wire [7:0] w_data_b_out;
wire VCC;
wire GND;
  LUT4 w_h_back_porch_end_s6 (
    .F(w_h_back_porch_end),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[1]),
    .I2(w_h_back_porch_end_10),
    .I3(w_h_back_porch_end_11) 
);
defparam w_h_back_porch_end_s6.INIT=16'h4000;
  LUT4 w_h_line_end_s7 (
    .F(w_h_line_end),
    .I0(w_h_back_porch_end_11),
    .I1(w_h_line_end_11),
    .I2(w_h_line_end_12),
    .I3(w_h_line_end_13) 
);
defparam w_h_line_end_s7.INIT=16'h8000;
  LUT3 w_v_back_porch_end_s1 (
    .F(w_v_back_porch_end),
    .I0(ff_v_cnt[9]),
    .I1(ff_v_cnt[5]),
    .I2(w_v_back_porch_end_5) 
);
defparam w_v_back_porch_end_s1.INIT=8'h40;
  LUT2 n263_s1 (
    .F(n723_3),
    .I0(w_h_line_end),
    .I1(slot_reset_n_d) 
);
defparam n263_s1.INIT=4'hB;
  LUT4 n274_s1 (
    .F(n274_4),
    .I0(w_h_back_porch_end_11),
    .I1(n274_5),
    .I2(n274_6),
    .I3(slot_reset_n_d) 
);
defparam n274_s1.INIT=16'h80FF;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_active),
    .I1(ff_v_active) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT4 ff_h_sync_s3 (
    .F(ff_h_sync_6),
    .I0(ff_h_sync_7),
    .I1(n274_5),
    .I2(ff_h_sync_8),
    .I3(w_h_line_end) 
);
defparam ff_h_sync_s3.INIT=16'hFF80;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_6),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[9]),
    .I2(w_h_line_end),
    .I3(w_v_back_porch_end_5) 
);
defparam ff_v_active_s2.INIT=16'h6000;
  LUT2 n138_s2 (
    .F(n138_7),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]) 
);
defparam n138_s2.INIT=4'h6;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(ff_v_cnt[2]),
    .I1(n137_9),
    .I2(n137_8),
    .I3(ff_v_cnt[3]) 
);
defparam n136_s2.INIT=16'h0708;
  LUT2 n135_s2 (
    .F(n135_7),
    .I0(ff_v_cnt[4]),
    .I1(n135_10) 
);
defparam n135_s2.INIT=4'h6;
  LUT4 n132_s2 (
    .F(n132_7),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[6]),
    .I2(n134_8),
    .I3(ff_v_cnt[7]) 
);
defparam n132_s2.INIT=16'h7F80;
  LUT2 n131_s2 (
    .F(n131_7),
    .I0(ff_v_cnt[8]),
    .I1(n131_8) 
);
defparam n131_s2.INIT=4'h6;
  LUT4 n130_s2 (
    .F(n130_7),
    .I0(ff_v_cnt[8]),
    .I1(n131_8),
    .I2(n137_8),
    .I3(ff_v_cnt[9]) 
);
defparam n130_s2.INIT=16'h0708;
  LUT3 w_h_back_porch_end_s7 (
    .F(w_h_back_porch_end_10),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[6]),
    .I2(ff_h_sync_7) 
);
defparam w_h_back_porch_end_s7.INIT=8'h80;
  LUT3 w_h_back_porch_end_s8 (
    .F(w_h_back_porch_end_11),
    .I0(ff_h_cnt[3]),
    .I1(ff_h_cnt[2]),
    .I2(ff_h_cnt[4]) 
);
defparam w_h_back_porch_end_s8.INIT=8'h40;
  LUT2 w_h_line_end_s8 (
    .F(w_h_line_end_11),
    .I0(ff_h_cnt[9]),
    .I1(ff_h_cnt[10]) 
);
defparam w_h_line_end_s8.INIT=4'h4;
  LUT2 w_h_line_end_s9 (
    .F(w_h_line_end_12),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[1]) 
);
defparam w_h_line_end_s9.INIT=4'h4;
  LUT4 w_h_line_end_s10 (
    .F(w_h_line_end_13),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[6]),
    .I2(ff_h_cnt[0]),
    .I3(ff_h_cnt[8]) 
);
defparam w_h_line_end_s10.INIT=16'h4000;
  LUT3 w_v_back_porch_end_s2 (
    .F(w_v_back_porch_end_5),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]),
    .I2(w_v_back_porch_end_6) 
);
defparam w_v_back_porch_end_s2.INIT=8'h10;
  LUT3 n274_s2 (
    .F(n274_5),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[6]),
    .I2(ff_h_cnt[1]) 
);
defparam n274_s2.INIT=8'h10;
  LUT4 n274_s3 (
    .F(n274_6),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[8]),
    .I2(ff_h_cnt[7]),
    .I3(w_h_line_end_11) 
);
defparam n274_s3.INIT=16'h1000;
  LUT4 ff_h_sync_s4 (
    .F(ff_h_sync_7),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[9]),
    .I2(ff_h_cnt[10]),
    .I3(ff_h_cnt[8]) 
);
defparam ff_h_sync_s4.INIT=16'h0100;
  LUT4 ff_h_sync_s5 (
    .F(ff_h_sync_8),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[0]),
    .I2(ff_h_cnt[3]),
    .I3(ff_h_cnt[4]) 
);
defparam ff_h_sync_s5.INIT=16'h4000;
  LUT4 ff_v_sync_s3 (
    .F(ff_v_sync_6),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_sync_7),
    .I2(ff_v_sync_8),
    .I3(ff_v_cnt[0]) 
);
defparam ff_v_sync_s3.INIT=16'h1000;
  LUT4 n137_s3 (
    .F(n137_8),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[9]),
    .I2(w_v_back_porch_end_6),
    .I3(n137_9) 
);
defparam n137_s3.INIT=16'h4000;
  LUT2 n137_s4 (
    .F(n137_9),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]) 
);
defparam n137_s4.INIT=4'h8;
  LUT2 n134_s3 (
    .F(n134_8),
    .I0(ff_v_cnt[4]),
    .I1(n135_10) 
);
defparam n134_s3.INIT=4'h8;
  LUT4 n131_s3 (
    .F(n131_8),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[6]),
    .I2(ff_v_cnt[7]),
    .I3(n134_8) 
);
defparam n131_s3.INIT=16'h8000;
  LUT3 w_v_back_porch_end_s3 (
    .F(w_v_back_porch_end_6),
    .I0(ff_v_cnt[2]),
    .I1(ff_v_cnt[3]),
    .I2(w_v_back_porch_end_7) 
);
defparam w_v_back_porch_end_s3.INIT=8'h40;
  LUT4 ff_v_sync_s4 (
    .F(ff_v_sync_7),
    .I0(ff_v_cnt[1]),
    .I1(ff_v_cnt[4]),
    .I2(ff_v_cnt[3]),
    .I3(ff_v_cnt[2]) 
);
defparam ff_v_sync_s4.INIT=16'hEFF7;
  LUT4 ff_v_sync_s5 (
    .F(ff_v_sync_8),
    .I0(ff_v_cnt[6]),
    .I1(ff_v_cnt[7]),
    .I2(ff_v_cnt[8]),
    .I3(ff_v_cnt[9]) 
);
defparam ff_v_sync_s5.INIT=16'h0001;
  LUT4 w_v_back_porch_end_s4 (
    .F(w_v_back_porch_end_7),
    .I0(ff_v_cnt[4]),
    .I1(ff_v_cnt[6]),
    .I2(ff_v_cnt[7]),
    .I3(ff_v_cnt[8]) 
);
defparam w_v_back_porch_end_s4.INIT=16'h0001;
  LUT4 n135_s4 (
    .F(n135_10),
    .I0(ff_v_cnt[2]),
    .I1(ff_v_cnt[3]),
    .I2(ff_v_cnt[0]),
    .I3(ff_v_cnt[1]) 
);
defparam n135_s4.INIT=16'h8000;
  LUT4 n137_s5 (
    .F(n137_11),
    .I0(n137_8),
    .I1(ff_v_cnt[2]),
    .I2(ff_v_cnt[0]),
    .I3(ff_v_cnt[1]) 
);
defparam n137_s5.INIT=16'h1444;
  LUT4 n107_s3 (
    .F(n107_9),
    .I0(w_h_back_porch_end_11),
    .I1(w_h_line_end_11),
    .I2(w_h_line_end_12),
    .I3(w_h_line_end_13) 
);
defparam n107_s3.INIT=16'h7FFF;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(w_data_r_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(w_data_r_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(w_data_r_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(w_data_r_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(w_data_r_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(w_data_r_out[2]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(w_data_r_out[1]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(w_data_r_out[0]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(w_data_g_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(w_data_g_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(w_data_g_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(w_data_g_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(w_data_g_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(w_data_g_out[2]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(w_data_g_out[1]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(w_data_g_out[0]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(w_data_b_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(w_data_b_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(w_data_b_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(w_data_b_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(w_data_b_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(w_data_b_out[2]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(w_data_b_out[1]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(w_data_b_out[0]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n203_s6 (
    .F(n203_14),
    .I0(w_video_vs),
    .I1(ff_v_cnt[1]),
    .I2(ff_v_sync_6),
    .I3(w_h_line_end) 
);
defparam n203_s6.INIT=16'hCAAA;
  LUT4 n133_s3 (
    .F(n133_9),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[4]),
    .I2(n135_10),
    .I3(ff_v_cnt[6]) 
);
defparam n133_s3.INIT=16'h7F80;
  LUT3 n134_s4 (
    .F(n134_10),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[4]),
    .I2(n135_10) 
);
defparam n134_s4.INIT=8'h6A;
  DFFR ff_h_cnt_9_s0 (
    .Q(ff_h_cnt[9]),
    .D(n62_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_8_s0 (
    .Q(ff_h_cnt[8]),
    .D(n63_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_7_s0 (
    .Q(ff_h_cnt[7]),
    .D(n64_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_6_s0 (
    .Q(ff_h_cnt[6]),
    .D(n65_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_5_s0 (
    .Q(ff_h_cnt[5]),
    .D(n66_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_4_s0 (
    .Q(ff_h_cnt[4]),
    .D(n67_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_3_s0 (
    .Q(ff_h_cnt[3]),
    .D(n68_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_2_s0 (
    .Q(ff_h_cnt[2]),
    .D(n69_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_1_s0 (
    .Q(ff_h_cnt[1]),
    .D(n70_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFR ff_h_cnt_0_s0 (
    .Q(ff_h_cnt[0]),
    .D(n71_6),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFRE ff_h_active_s0 (
    .Q(ff_h_active),
    .D(VCC),
    .CLK(w_video_clk),
    .CE(w_h_back_porch_end),
    .RESET(n274_4) 
);
  DFFRE ff_v_cnt_9_s0 (
    .Q(ff_v_cnt[9]),
    .D(n130_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_8_s0 (
    .Q(ff_v_cnt[8]),
    .D(n131_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_7_s0 (
    .Q(ff_v_cnt[7]),
    .D(n132_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_6_s0 (
    .Q(ff_v_cnt[6]),
    .D(n133_9),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_5_s0 (
    .Q(ff_v_cnt[5]),
    .D(n134_10),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_4_s0 (
    .Q(ff_v_cnt[4]),
    .D(n135_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_3_s0 (
    .Q(ff_v_cnt[3]),
    .D(n136_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_2_s0 (
    .Q(ff_v_cnt[2]),
    .D(n137_11),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_1_s0 (
    .Q(ff_v_cnt[1]),
    .D(n138_7),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_cnt_0_s0 (
    .Q(ff_v_cnt[0]),
    .D(n139_9),
    .CLK(w_video_clk),
    .CE(w_h_line_end),
    .RESET(n36_6) 
);
  DFFRE ff_v_active_s0 (
    .Q(ff_v_active),
    .D(w_v_back_porch_end),
    .CLK(w_video_clk),
    .CE(ff_v_active_6),
    .RESET(n36_6) 
);
  DFFR ff_h_cnt_10_s0 (
    .Q(ff_h_cnt[10]),
    .D(n61_1),
    .CLK(w_video_clk),
    .RESET(n723_3) 
);
  DFFSE ff_h_sync_s1 (
    .Q(w_video_hs),
    .D(n107_9),
    .CLK(w_video_clk),
    .CE(ff_h_sync_6),
    .SET(n36_6) 
);
defparam ff_h_sync_s1.INIT=1'b1;
  DFFR ff_v_sync_s6 (
    .Q(w_video_vs),
    .D(n203_14),
    .CLK(w_video_clk),
    .RESET(n36_6) 
);
defparam ff_v_sync_s6.INIT=1'b0;
  ALU n70_s (
    .SUM(n70_1),
    .COUT(n70_2),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n70_s.ALU_MODE=0;
  ALU n69_s (
    .SUM(n69_1),
    .COUT(n69_2),
    .I0(ff_h_cnt[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n70_2) 
);
defparam n69_s.ALU_MODE=0;
  ALU n68_s (
    .SUM(n68_1),
    .COUT(n68_2),
    .I0(ff_h_cnt[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n69_2) 
);
defparam n68_s.ALU_MODE=0;
  ALU n67_s (
    .SUM(n67_1),
    .COUT(n67_2),
    .I0(ff_h_cnt[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n68_2) 
);
defparam n67_s.ALU_MODE=0;
  ALU n66_s (
    .SUM(n66_1),
    .COUT(n66_2),
    .I0(ff_h_cnt[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n67_2) 
);
defparam n66_s.ALU_MODE=0;
  ALU n65_s (
    .SUM(n65_1),
    .COUT(n65_2),
    .I0(ff_h_cnt[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n66_2) 
);
defparam n65_s.ALU_MODE=0;
  ALU n64_s (
    .SUM(n64_1),
    .COUT(n64_2),
    .I0(ff_h_cnt[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n65_2) 
);
defparam n64_s.ALU_MODE=0;
  ALU n63_s (
    .SUM(n63_1),
    .COUT(n63_2),
    .I0(ff_h_cnt[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n64_2) 
);
defparam n63_s.ALU_MODE=0;
  ALU n62_s (
    .SUM(n62_1),
    .COUT(n62_2),
    .I0(ff_h_cnt[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n63_2) 
);
defparam n62_s.ALU_MODE=0;
  ALU n61_s (
    .SUM(n61_1),
    .COUT(n61_0_COUT),
    .I0(ff_h_cnt[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n62_2) 
);
defparam n61_s.ALU_MODE=0;
  INV n139_s4 (
    .O(n139_9),
    .I(ff_v_cnt[0]) 
);
  INV n71_s2 (
    .O(n71_6),
    .I(ff_h_cnt[0]) 
);
  video_out_hmag u_hmag (
    .w_video_clk(w_video_clk),
    .n723_3(n723_3),
    .n36_6(n36_6),
    .w_h_back_porch_end_10(w_h_back_porch_end_10),
    .slot_reset_n_d(slot_reset_n_d),
    .w_h_line_end(w_h_line_end),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .w_vdp_enable(w_vdp_enable),
    .ff_h_cnt(ff_h_cnt[4:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_data_r_out(w_data_r_out[7:0]),
    .w_data_g_out(w_data_g_out[7:0]),
    .w_data_b_out(w_data_b_out[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
HL+HrxdOMTOLd5SdB0frcxK68RJwrprWV7kPpEzxCuKkmmcQIerjjLDbTdHvFGijIVMcUvfrPyQv
I+/djU4GdUCuLCDL7QP4IjYhps/iNMNkyGPCpq4aXGNalLFGzruixp7e8uXr9QoO6pXPSR+jfU4z
64uHbG5r0YTlpq832Qq7k6wMGcfY10twM5wVmQ2up5fW94fHip+EI0wESoGhMQaI6KR7EqgQay6s
g6ExQzI478e0Z1VVMZdL0RMyKYq1i1JPKz/+97M5DlNMrAyfFRkXLJUeeR1RZ0/K3eJ4rc+5HJO8
qxz9iVYZC4g6d6CITO0uC92kGfb/kEqwW9DgXg==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59648)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
0NIiHZVfIHTe2+a1piRoUpKUTyQ8xygOhVYhWwyAclG7kaN2UYSjHQEwormeectuejLRlfrVVu4i
H4rOhZq5FGOqR+TFeyNqW8I3SqdFFkGJnvZJBr0ZtQU+vrJN9Cw+k6TgnkRIxOnInEXW8eHco/w4
cdFF6R/92+uFyDGfmZbKA0+LdqEbW3326F3d5PRiSi9pYGTNqRRFqdcyplXGpBd4/6FqMNx0EmI/
d03USh7Tr0j8TluDgGXFBdPqUfoek4FNf1PyCWG61HmRk2Q3sO7RUJHihN+qDXg5y9uOpO8TYwa5
vdRJJXBbwMzvNYr07ankySG5S4Qetuaec3j++iXkhprIshIo3bo8cLKEPSO/5WzX5VSI/utaDsoh
zUwUATql1U2ampYrG5+YnX9bLfLPlNbxc49K0fL+TnCwf0jYXhkf8eCRBoyevba3BJmenyKGNG4g
ub0IDsMtnYS+SxgOOM8P7SYAm2upcawB2APCW0mT6/0EY4DugcC6UKBU4Vk6UUAStQGph6pgJGfe
qd1mXpPd7W0TeB4Mz35sr8wieFZaave+lrhnqvcrAVB7buMg0Xb68p5h1HWOgMzzn0gjj204S6Og
jEyLTQ7liTVIejAqdG/NVvc7yWL7d9a1atjzBCPfqdFOMpgBnuDKYOQJnChgExG6iG6/cUQEJXnu
HgdDVJxv33Q5ZOJwdcaAVsmlfVqW/Da1VZek/og2G3rdHy+0G1/eYbbd34poOWiSdfJ7hoeJ4D5e
z/sfn8Ni/0dvNvzwjuLwh2SXD5If+eNEMiRsBOG5OrutvgzZ+ePmvRQfvTJwdDbsnKaPMoTskHVk
woNr6wxKvZDD5qO9HrYhBkY8rKql6P8+jcyPvWawhqgOseP1rlmw8GaFgNLvL6DHB7Jnsk85/0YK
iwG+/Trbo8tE7BNdDNorBvhjOLBmcxKcqqSo0CF4ym8BH8HLaqr0TktEv10Q/ICRZw6YVIN+18w/
HKf35iTntekOv90w7gdRr/O1lfN8YgNYOJHEDZWmBfnCPoF870FoHoaazpvxMptSo+wKJ9etMF/1
qW/w7rhBPpAb0mL6dCU6fO45mIusznPzWNHs147eBSitMflkqYiRuP0IydcZCtl7W3WcllRKTwUH
FoXhvpHyjk8fb6Xsgoju9mSsp+CLJaSh+KmCobYayDrA8XkNJFK7cET8nWW+hYxZEeOkVPyFc43D
ICppqHo7/Wa9R/nVRio1csVe7bFqmvQP/X/p+5WfLwMUBdTik1nQPvH7ADk+GnVSekDrrgKp29O8
i85/SJ+X8n+lb5s8/+BVkI/6uldZMQEogRchqmtLaJHWi9B065Ih8frsWg3kHjDuPl8Jc5x7RAVO
sutRx9eGdrbpXyXd/64IDQJyrCHHE+TsraYrNud1+OQlUeBJyA/AKTdTXRQFnuMvG9XW2E9H9xZ9
+T121tAoN+bUrpL+liWyezoTDkI3MoZuITjRrHUDx1Xt/drLE//u6vnAKOsFEr/BpByBwPGqthFF
ddYUX82tnUqtMDoEs7otqtpzJbcdpzauHfde8RpE9HZ56QsH0X7Q6weiNdQwhopSY4NWpmWGLhzV
Ayb8b6S/AnLMs+6r2Q+ziWvYCOLzeD4YmUfUqiWeL98pr7bszBNcUtLC06fh6E6zNAN6sHdCTX1N
jIt/0D0osniCxXo3KXisAT1oW9PgeezmLXcBF6XwDpBOHBCsH8AXlofi3GonA9bfk34pmW+C+kkF
yGY1418N3HNr1nfqGtcGrn0+9XijTQhugMGlEUf4hr555aqwTejH5J9+shzCvQVKCQqUz9ogE3JA
87UaXDgndToTBOroLP4P6xc5pS3u4XCC+7erzZFXE/Leq/WdnNfOqEvtMQOyLODLvjRACm/rFu0f
2+fkN4SN7ja+LFLiPSUrnSal4V3IDCJsjmCqUNhvvq9DPshCV+rA4TkquaiCuCrIScUpSQJa4SaS
Y/YrOuUrZoqkjstm6Ezs+fgtyZ54a5wbOE+im5hEtdKPAy7eL7mom1cVGyOjZoFkHFmC2DaYNqXH
/2Jx7zOG7LT4RwCM9MoXLwdRVsurJHrrn0IU79NJxwMrfC4riWI+3uDE6p/Hr9tLGS7JIn384Zf1
JC20Nx85Re9Syt9vAlM2dET5hDsxI40Ll/oKomo4U7X2kyFWaAsCTkQBEEnD+lYJDwoVJkMPPluD
+IXdTGbQzEQPQIBj4BlVkWHYI7UTZUuh13dhwH5xI1SnxsyBsTCKF//+P23CiYW5QWqjCQ0nEc4R
s20I9+pIyKGcWmyeXsjM97fsqtxFbm5Q5P9a9CljhI5xl2DfOBRkuvXuQM02R6fqEtcMq9qSJ2Fj
Vx+A5hHHGKKheFWCh5Z0rb18q9UnhWg3Z/1fSKJK0/2QVBvVU1Mcgi0H679MpDxtX02LborDne2I
WzMoGzQMq488BUkkyaBBSG0BUs6X7Q4Yyn2kOZD/sdTe4xAtRK42+kaXG7DsSWK8WhvhYkSoZATT
Elv9rB7qwUwHCoXqhPkOL7K3+zgVMqtdChIOWi36K+F8lp3KiUdTbyANrC6g/CtwcTdImhzBYuft
cfwaTSOQN7UlFyEB1QUSNcEh1S1+ukUIo7jzXj9w6V8Tt7826wer75u3BiRrDhI29sc59BTKmL4W
MNwMRS+wjfrtTwfpyixvQHhm1LKTCWvJ9ZPWtznHayNPxYwtpPE3GCM+YDhrchg/o/tqg3OHASoQ
/KPv9q53Sn22tLFKN/vDpWJe07VF1LkFFtyKEsXPyM0DWHpzWPmRzWaCSEVfeFZ4D/ctFspGXdQG
/jwhGPy2BxD1yaaSt4WcpmB49x4tyT+BuS5XpRUrH8D7UiJawxCpyR764DbFvqiwSQBMVRfDqORP
efCpcvJxl35ykQwduWDiMgDXe4xhPaAYnx1UaQR57vKL80s4zzXAK4htgMaa8/VkZiheUhBgr1fh
8MmlhFc/4uYRgoo1dW19e6oOg17M37SH80tFwJWa0mxU4+VlM019CARDqRZkgWNQm4tZaLG+ublU
mg9KuV8wj8x2k4QCRIccGTKI9d7atwZnrKs3EOA2zE5zczOGkIyrZrM+gIwrGfTHWuXc6/NzYg33
pjO02gB85jVPu2P+9mXJHXFkw9BY+EhuIVOAIhCG7aW8K3jkJA4Tf9jr+r86Q6WsyI6iiKCMzI2z
A4zpgYPihCX80+el4/MrC6xat4Uouboo1lJEqePA85rNzU2AgBIB2HMUdwj48clvVC9YB34iMd1D
84XoLJ1OPHqGimW7lRFo2hsMxRstjwvysCgkz1eFEpDxglZtilVwFvcf2C/ibP1s5W0jXJLTMtnG
DEFBC7tY1uBVq4eGw8ORPPNmZWuROwBskG/ZponGuzxFSZ7dZrHNx0anVL3+1EJIp4lrVJkgldE5
/jvDS2fLCHJADU2GpN7Aa/d49v2Y5d08okgszA6rCxasrTFHO0YfKk30tSg7oxKmjd23ZC6hLIus
AyBXStu3t+hHHpdczEGViidkLISNmgyyDheWf9ch5npoLRpnwlJmLdts+7wiG1Nr+HtSnRLkQI/I
PRxtixES0LrJZ7IMpePIlERDt1KQLBqYUtRkyqHXt5qVWK5hLT94KL+wjSenP5Wc45f83pOajTAf
NMs2fnHJHHq0FYz8T+Z0tP0yMqWMLy5IWhnn21IaZQuXWziK+2MjUF0F/1UUe/e2sRM6ILN4k076
CB58Fu9jeLcmjkTCzpiajJdM4Thbk4nOiS1gpl77f4e/2eVo4byrq/52AQ/A37h3mLORh162U1mv
c4faJyd9KNmoLNnodcuds/iO+fzRYkxWcYPAMN0wSq4lC4RRn5QdUhWWOkl1434KqFzOVG3+wYEE
eAO3ANnVV9T98IX9lq/yAFNHK1sBISBVFW/RXyjfJxWVk94JkLGFMPIcNmyM+0E7jF6HEkS/xDKz
L74DLD3FjuCpl2AW1KbifTtE9Ei25puNhdc8aSGAg27Ieg9DNwBapSO/yFQE2Qqj3n+6uC/+43ie
GqMUkNVZmV4OftK6Qyxxv1Fhwy7DndI3KJ9F8u9Go/9FqehIfmUStz5/ErxVgOjhpgTL/Q1BH+5h
xnlLPVdbemmAgXXJN4bGoEQA9JTyhvVgp2tCpPAzzcVMZI98dfdIRkkrxdwIDVGigFd2LVF11uX3
3BaJcugMZST0NIJRBo8xTx3HnHC9TdIsn0tCZ5zOm4KoRvFFZxprWd/S8nfkY28Xg+stcLSKKdF7
+/D1sDwqjyNoR1wOJ2KOtJPZwqikxeMBkG2Fyo3b/4tnKPVNkSQl/yhDkJDtL2a/VeOrFX2cwZjE
SOCIicXVSOmGEUsGBmWau+OFgFh94d/NPfETN0VLv9AoHNknSe5D2jJxtEh0W/cX3/JbwDvejBO/
2NwLdD5OeLD1HJwMP2CJBZR/uKmrX1NS6uYmnnsMW4KWWp1YKzQB56PutA5NR7wxmrwcffDC7PVF
htSjyWDjplwDoayZlWcPYR52btVXws16FMicca50hGuXH2BPITVALexlUozQOlob4qh/z9cH8Owj
8/Qfo3mA74ZfSf+JM5CqdwM/QVnmD4BDl12oTLjzuS1TPLxhkUjvi39CWLgSsk/jR5XzWivbHvcd
YKSMx4jn/N25lOj0jT6pXuHBwW+hDXdFBzC9l0C+xosKOuK/iNOzEhyIRrdKZ7W2Bc663YkQeln+
19Jf2gq6vudbQTnRMmcarZuo9CfjCzLZkz/UFhMNtHCfxa9WKNxsIhD2uFYiyeHox7loSIJEUl95
Y7Cy0nBukR8OnDMm6CGiNbEUfa+4Q5A4ZrFFflQY6EQYr4QeHwbtLWcDwkGxuDA1pKghA+CxQwoB
g50sJLJ6HplBozrKv9XS9rn4rjC9srvThgPhvmMRHXncZTb0Aypqo9brP3litGpYApL+x92KiJ17
ZSkFAZIZkQv6ZsBTwwZ+RGzwInE1GNGEiNthOFREgSuOfNzBiyMEl/mf41QH40k9sbsEIHb2+1bu
HS8lrI4sAsd11wOJWI7nfpBVQJydtSJ9u5nPqUnGrnMLY6GJNIHVi7Uz5IJAZI1VrpBbNeWmIAF3
y4bw0eThuwn/OdR0QPyPvhWm12OFOJ03wqwKYx3FRBmItMWW3EPJs+9lC4uoXHNMKUmcbmRH8TeW
kHT8/lbNL3qHf/cYjdeP5K2PKXTMEqE0g3P3v4V/PG/ulK9+zTkO+qPV6cmrtf10nA/Yr2rv6DuO
cuQv9JFWkae6FUPJjePQt3R3+R4SsSQplJ+gU7sU3u3+MxFWOFdHRLBIspHHuRIxI9Bs1t6hkyWf
ityA5D5O5xemlRoJ10gEuMDHHk1EZvxBhK15zrzdyENrjfV3mZQJdRXH5sh7WIWV9NUzVgMNYp28
tuvEMsjxhLfgCDPcNw1vnjxO5RkFmRwvH+XtJLAdV0QG/wy4WDnnqKLGk2SevlJ2X1KW5HgtQnmY
FstVLHeUpmplriRJzXW/iY0E1WXvQS16L1UhcmE3oUskW6cRqXfKgajB7+13HZ835jUiEkDaOTdw
K1XeWJQb8e9dhiWGEvDP1e2G/wXvMSSBD6m9i1+08T7R9PuYwIoLIg2DGSNLWxrLVxP5xAkOASKS
H6CbjtkfPxkn0gf4v1i04DJOw91e3vlPfiBSMJTN8ZZUC3GXKvSN88IHIXilklTiR2yyRK8kPXj6
2GStbyawZC5/Eykr/F2UatMVJitB49wmx9C9FOSV/MW70N8UqXgDR0V8OjUUfwgY0EYJkNe4SO6E
/OyC1Od/h1dcUnLHycJKtz/aeeMUBNdeLQys+u9B82NHSq9DdRTAmlxX28h4a32PjFLiYOZxi3wY
3bo7ASx+76RLU2TlOsoBtPp46jEP9BoHb+gcohT4RSFSUFtMBAbneWZp3UvnvKd/4d1W62ns0C4M
0Wq60GQ1+xuG1svxLPCSO1HXP8aQ2JCvc19c1+P3xz7UCjDPghClIO07EHa2kNboA70qd6VRIDDy
2Zb2uk3bPvFJNe1ZIVQkOM1NDHaKF+B7P5rqa3OBXs++/pT+qH2ObbVq0XmvruRf5vqI6glL43zq
QepfTBRCvr3B8AcJoJOzYuYrK+VAlnuYyswU/m3L0n9JQFPxlnRKa1QUgVXoS1qWL50/3GTkNtH7
xmxR1NsDiCFhvR2F1Z2B+KsKREhBq4p/+5gl+vLB2yxkjbP5v0p5O7FacFX8T1ctWmFaUz+3mCfP
gAGK2CuoSUpoAOFU1EosszamuUpnBjzvp2FBzFO0WtuOLywUzVwXXutmTY9uRY6pg0QdGjCn5+7x
+emLh7SZgLFoH7xwbjdHwAfR89Ze8pkH3DtRoh0Ma/9NcB8fXTG3OIvbr6+FWgilzIkgpQ9bfaZh
NE4Z+C/PRP5r0onhiJymBxAzspgt9dLP38ITvXkBbADbsaA5BI7f+isn/6ilwnjT3NJnE0GeJ8cJ
+Hp/rDRnDxcDBcmebGvo8ZeBuP48l1zhd+87TgPTyOa3UjvKgcIgRJpGMcyInC7kvhLeF47hDHbQ
HR2giMgsST3WyJgK8rLGFemKAXh7fqgVfje0pvDFuQ/aO/CDvKToEQFbZ2jWB3XVr261WNoRnTul
w31ttcPB/cf6fEChFIiq+0CI1Skuxr+yTEpcKwFRLFlggfvf4YjRYRNGt69lk4tKhhTK3BGQxh47
lv2WyvIAu1A14mUAphhUP0V/ifc26/dgM3iX5zkuybeZ8FsnyQFvNuOP/cpvsqZKHpwQuAXtTxNY
VZmAuu3rYMI5jrufklEDPzTCjmo1pH9w9/ign7ZE4ua6NwQB8R0dDoBLAdhClRFhWwu5/kAvHky7
QAKe6IIsdC2WxU4eN+gIx4d4kKROX5IZtdp+C2J+0Z4uaAT1O6/SpnSrgVSrbW8nMpuFUglC/mST
HYZCTnAT8doKdCoDWttmhOINKzqqqNR97Y7t6dy3MTO9ZKhiSHLoqr3vpz/sdWS/x9O6rUsstIp5
8mRB0Ywl1OViqKSPiDG13Z9Nloko8OSDdeVxVM4OhDhONJSW7XA7qgCml9ld2eK6I+7tnSHrlTLK
Bl6G3IOuy+084LRimj3rriXRkow/DPkPpeh874ZIPbT0ZliO7ZfD1nIDfvFkRV3Dl2CdPTS94GSL
qdtK4XLKYyPVyhuNrncdWpeUXDk7kqwSrh5yM/sydA7dRIpRIi+d08SL3frtxOYczB8M13euQwuD
3ZA8DUsqZ7GibT9DV1XPmU8XiVGSkIfnenEBN8iEWgB+HKf0pWTrKfjZpm4tPFGHaO/FJup5Mw7z
PWVVAp+Sh4N20dIjeKR+IpaF43NOOCPrgyC5kIAn9njicXfvyfNYTgczp8aBVcWlGQwfRz2LxHAK
0Dcn6y0EqgE0WvlbRb6RmRghiBPHsr9gYb+c5YryIpebw9xm/a/lbDFmFYfHWiwSbRxR5B1UX1oh
ZtzCJhygE49fzwqaQf3D4rMIDUW9KisNIZecKjBU/WeECATJE27I1A0QmX4dkDW+AYSGY09bZ+xX
V6/2DjjbO/F829579MbWEfNCIxe1WMfNhyOGogOrbT1+aIjceMECV78jYgbbpCIvdY6wK10N6lpw
T2r38ZEYDd9S54W+c2LpxAXHcXjPeQ8y9Z7f0wXVF8c/cARbVS+ysj34Ay1HYOGUbwNMwY3EveCg
yqmMOt/skqrrzLeeFujbRC/eE0RzaaMnuS3G7eaCWPjo5mxYXl0UVNgfotR28zQOqjglShHGU27F
tyKyrWfcYKH+B7L1wsV3EYM+/NpXdXYADxV/JX+Q5BoZDuBkLsaA/vDy6shCzcprkAsTUIjWp0ZO
4ySi9ts+qEt8Gs0Nj8qWjTDpxiWIdzKX57pVmpc/qLAQ6Vr4XEArmZRBIr2fj6vPAVOWIdOdncQe
47n3WydN2Dz5iSSKk/3ooFM4NuXzTqYdI1323Hub8v83QSqsGxy+38hmrGZVR+kXupOdHbar1Mh1
bmE9fhd25k2HTWeYDMr6HiYUvQJ4q/PVRATV6G3mw0vILkgssTsCOnH2byiLRgPk8KaeY/AeOzUe
he9goSsTsmS+7O8uvseEvfue7e1LcMRzR+Y5pTUODp3L0KaZSdbcTt7YcKWFIGfYfOTqiMRYDG01
EUMn4PZxCMn+bTj4hcVUXJNalI4ukRry/6w1zOnjPKw0gRqOZrDduteHQGMHMab5WeekvPnmDgQC
7RCKThMwSfXrLghdUJMirnS75SbjfdkmffkYr5XWfr+Z9TxGk/jjrSU8V7EzA1mvAoG1K/E3r1JY
7V1IfD3f3jXP8w93rxsYgBcu2FzI4TITllZn9EhKBBWmUZ7yaHwP4bZ7gwR5WxYffcVYKpv6o/Md
fjfuXyI/ZRnwBgo0WAsAMvP7fciqDBllqxlYeBTWdk77ojsMb6D0Ur/oJXuqcyXlwUB/1pUlTz2Q
LXDm9Y4P9pWThi77Tw68yRgdCDBTnyn3/O7oqYEr5lRLgrxfIi1f4MKjOOWC0Vq/7BR3/XOS/+5R
iyRWw+pbj7FIGCtRWbRW8AWiNmUzQPmgzZr1nxuzyuLDyat/srlaoArlj0qd1iQuiiaFsvyR6g6s
y4kGosL+avDlOYDz3BSqdR6Hg+hVhOu/+yp0WHb1PNi402c86HhM1QLC9jEMhFR1EYuXbXBccQKe
IWZ8O1uw+P0toeaqVUnD+7GsGPlaQNN65rMWf4PnlH92hIBb4Zo8g1ia6Lrq+uTNVx8W3XNn3g2K
0NdkQxlsf8tswa9tGR0fs/FUs889jpPmIXd/zvw3KO4CLf/QxdEeBjCOcuV8KZ9/M1vYyOwCEcMp
Zuj4HF/UaqwCPwPKt6p++lFZ4ydeNk3+wfbAd8zRVkpMzY6wtuADyJjfSUGSQeNL7hDr6PKGdF4a
lmTM5tLmKNnv90MuSJ9gcHLQ11v6AQs17a8QxbQeCv072ZPhdp+0quNwW4KGn5pp3lNA1KdbdIfZ
K1tF9llNIssInojAuSBoje6nRK/bfrPP358r10rKUCCxb8INktHicDOhRMApPHIKEGPhvOphtH7S
NQKXA7R/CNcCox/s/0RQYUelEt0pqXT7DWzdQzD85Q7zS5/esPuq04rkmVWz8mWfPCOT2ZRBHa8b
KKmXKisimi6W5yoctqao+BY7BdOUum5QR0//8uhJzbucnPdEvETnp453XEUxkN/3rx9kgDZb3aN5
VhyIEpiWkCjVm3d040Bg2Txy5yEk1uqq3o1Vsq3B80vvxov/zZSWaFqv/Z5TQOUJppcjUolN/Lsx
u9W64CGbJVvLVw9d/JS+MZQIqG5TVZ7SshlHjoIe8IUZAicwhyiiRUfw5bCK7y/xxGYi9Zn7Iona
bRUMJ9QVo2yp9vIye0QsmCrxYnuC5zAvcmwS0tvJ4WDvjy0neQx/D3tjJTvBzt1E+zmubZSMNnLK
e9UmbmukvgUMlDmrVwT+dNV9l3dsWl5Z4Ln3ZbhSrNpz8hSPy/UQSXhbOv3JCFvK7b12DQ1gA1pY
WHsO3GktKFAWV4q0M2F+YdGFYR8UUyK4QU7Wdp5IU4Y+Zp7/Mc/5so4m4Az4RFNvLVLNkbRGr8BG
gRdYJY6Od/T6yAhMF00JVQcqd+gfe/S31tkk7gdvjMRYeKAQ2cbrG3vQf9Hi+5d3RyiydX8gH9OC
74CSeisTMClaeEWcen1z9YHyGSeLSBst0bNzfHXZh1lPgBrvqPg3/KDFcES/Uou0IAMUhk86uH1A
VD2PGfv7hJlBPsCEgXOmSuElMHFYNRkt6MfA6CngqncI62sH4bCWpCKgVRAzoPFOFxNth0k/1uQu
VQ1giWjPgf9EuXiy5zIErmPfj+3v89IAzdgNfymIa8ijRJtDG6Qvi+xm5qBmQPgmPzAqePrkDf4X
SF4Et7rqs7hWWsyvbOXX1yGQAa5o+RhNC2OC1PGn4vxDTU8p5X3CvXOJ4kTptKUmkZ2nKZ6OXhEN
8KnJgJIxjlfcMLIMkqVCtuOs2ize1+hKkqasurEM8uDQwLGhKj7tuKqNe/YPkXy830klDTDV8ao9
2Fr2BgXBcRjLX5BEGizZ85JWRDmnme9UBCa7Da+V9lC/cfWHggGa7KmFY7EophmtwQPPBd+EqCh6
6FTpFIz4UobFc7duguvx1MvDWTsasHu8Ejmg8aee061Yhc9xZF/dpJOsX/vUkHwCqrTGnArTf7rX
6sxvc44g/pAlb6xB7WFjJv9h2odB0kbWdFsYE/5QvxmS0R01uzSE+P6cdTACHD6kGnd9OG4WGN22
kwZOiV4bDr2sviHAe1sPyjdsuKwwnD1S2Pwd3J3lVZRgzsqk2lnllKDQKtTJF/ZY3k3ddS/2ezlq
20FqXZgasIlepzHNqYDyGt2Mgdmfx4U54sx1SnXcSWRL9AyH5uQZaaSZO4iKgf04vBtQ7o22y3/z
LCkeDZmYjn4ViZ7g4EyMsGs8EPeOwieH7Ph6Bw7iPjI8/rVFSfHGsOv/wD1Ne2hjr0P8AzH4fwoR
sYvX3krDBnXt5JQ9sSeBH/Tc52tWohRse87cokcp2pZVHj3wDAtEGGHLgIB29RdoF6hr7qP+lKaX
EAcqEopDGOaRxcpTCUlV5+0w2nsehR60ReBnk8C0RBfVqR1ClF0q3vfkGCFL1eqDvMaK/Hri4aGZ
a6yxZ1ay1QLsuzQMVT9P2y0YJE3Ql+eomWoRVYgpthQBH5ZKEPCztV9zS/OTbHTyyDB8NFbQGaxM
sSvWo80fmFi3au5BP6xrApDQ9vGJMIGSfdRaQnzP4hI0tjWze938gibTw97VSaF4Byg1dyehPYOI
vuvVJ+IPgwzceQxQNNoIGyzNFB2Ouiont+0h000p7uIVkbhtPWt2UHTjabjInwO8KR8LLy0FF531
aiMkMCV6mWRSUtVpCXt5KIKGuEm1xVIv+uePbNO9ELVxfj7IUkeB8XYyUXGlXpAZd+wAyvCg5SBo
rIM7AWVFQr5r5AUutcLWmiUNu5lUEOrytGYryEGHSzDAKZH0M5xMvNV/LQJ+1KAhjhH91iNiehlf
NNws88obwKXlPpeWSNtqM5Uq2OsbHByW0xghKW842aXVJiEvl6eh4XARWP5AfowTt/c7eg7ZtCCO
/cRkaybJsqlsCMAgYgC+/QPuyZ64J04j8mo76WPW+Ue9OYJ9n3FM1JbRCsV/Y7U2h20YB+5YAFsF
Dqg1YbagpsdoC02kKVZZDbWQ2S8CF15ibDokR3CVGUEmipu5E2lIECGOSVdqtW8Z2O/FwZLdnNu1
I054BdRwAVJYtLbFRdYCOtWFnILXQD0n/6tzfy9EhsYc0Wmt7rqALsCJTtSlML0SFwva1uVLXZ7T
l5nzMO9kF1LHKgv25s4s1JUzYDpEGwlLBHGz4rAArmUTCkKrlUX1QVQTrl47HHldcQVFpYlJdLDG
P4zz/Jh694fVtLjBXi5GWP60jQC75HTbkj1tdNy3VhvqFeItmrMdGMXkYjjuTh+SYAvDvMFfJm5q
xtO6VRk9K5wTp2+0K7Gi+DLF0fkZb7oejiExZRbW7DhuRpjLfu5jdlpFUHVUwnyNcbAyJbvXWVYR
eqcGNrz9s08w2opuuSHU/WbCvUM1Z7RzmVXMRf78J1L+2NBPim6g0gWktKRz+VL1KKzgbJNKWZb1
YAaBT1GCvB3KpycmyVSGJwZu+A0ixljc6ynwwiajlWATUHoZU22GEHZryYY0Cnj/iQ3wTrkAvgBo
uD7NG4EOU6vXIM2Zh1YoYAcuKIpbpFyZ2hp9tePcyalNKYd44WxaSaQ1WqshUM6s9vDq50jljwNt
X0w5GhNyxSBOxOu4dEYa0OqW8Fa1KKorldrKRwRyyPtXldTaLcAYkPjojl8zNXfZ9XMvtzeEtoje
8jGj22RwdyLVDsapSiE5TYfEgQgoNBSjZCSEsIT48QioemPk7IhAEH9cEF1KN7eukcCz41LfunvS
CUl+Jw7tyxfhgrzqyWny7z0i5Cw6rOkFZOqTT+ZL5Z0zYcbk0qHIeyVl+cBT1wy6yGbaPjkPUWem
t9I7e/i6QAS2sez5WbXYGAgamf5b2eiu3gy6A4UVPJ3SoD6dvCEzg+MBYJOkB/F2wdxflAY9ECWR
Y7JVP25+O7bTwXEYf/jpS2VfVobQhU5axdL/Nk0yDX1fNIHxHAtTMBWTvurplj5EFf/an2c/DajU
TYpQFoikSzDIjokq2dHncnO1jwTU//68/ixKmxNSjs2bVUn33rNIC0VsWzlBj/TnuLr9psCyRq1C
ZmvUwIpV7fZIdk1x4KNmdNyo+OYbRJAVE1ginfsGOHI6uZfFyOMeQo71GpmVw6S1DABruBgihivv
1nUGVfAXNppu+rmuVPVP76hHTn04j5GV4M1mGj2ymN0NHk67thSEtQZi3MNHV96JEFDio8vclGW+
V3oTQdcaQQWEimIOc8H/dd1HR79cR60TCJi07jtZZaAbCrknP84oD92piGwOE6QrnapMBxS8M+pk
op4jRd9/Ggqt3IKQ+clU/w8kzWFf0DYgb9lkPz6pc8FOBDJPC/mmNOqLOYyBJexYpyWRqrhSdzso
Y4NJxK49/IcTmjnqsvrGss053y0DLTnO6zqfJZb9Ly1WNvKpengXjG/Vdk6+wehZhz2WaEXUh0Sk
8+z4H+Xvl8OEqZ657X34yv++g8kjw29484r1Cgu/0xadEZgEInh6RnoukZ31MZbhDPz9Zm8kn0Dq
r+7MzSmdrXWbgjB1r+EDKoLY4lBJdFO61LlFcHi/B8JF/Ld1BvBS09mlQXSvlvG4EaYzeBimVefq
UFmUXf5M/uC3A2M6ulWAQo+CJjOTikCURlkX9WW9kOaDVReyAIa8fj8C99Jfr3RJVxV3Oyn8cRAI
ncpT9cOCmh5RNVBwH1hE32+2GCG1qLUfN8mmii+v36cKys/dVoIHjUq0Oxhsp+9z/vSjuZ0h+pqJ
RI1RL57Ctw98ZkbEByly4VvFV+/2UShy0rDouaCnp6f2N06iVZ/ODc+cQMTcDYdmg13J2k6I6HUO
ryEfzH3b8d9A9lBqXc+zD4mVbNo3xU7xfLwbkc8xVw2yM2WwUewvG/F54jPHBWyrQdZq5Wk0v6qj
y2wvc+59xkTKY6kFOyEiC5jaXJRvYs0PajZemBPaCrY4sQklYXdX4nqCHhEdX5N+5DOS8ddlu1h+
Ov8bxu8YcW7H3rIbhI0cyClAMUax4dMbDpVH4+2dLIMKCVKFx0ocmETFcE8yGYql9s5zIUswmKuF
B2wuv+FnHm3ohG+xPygmGI+Epv5bc/ljzl06D7NxEEgPVUjylPQWv7TUSv6ebTZMxkchK3xPyKKx
0a5uoVQiwbh8nJvUWYzJvD9gr3isj2IzE+lybqNSzOgJm6RkTSL3ntKenoxE/jNwBYss6M6ENbIU
9/DV3WSAgoapQBEtNidsvjJ9DxivBzcdc6UbYsUebaNAjyz8g4WL4qyyMZ4zjffThyuwMgb6Pe8k
FQdj7I8DkyYacfxT5n//5JMiKDrv30qtd1XHPx/6tFgHaIhNoyLqlen8J4ce80SXrz3ufl+RMGSx
e5VtJhwB6wnQdHqUJv+jQ5a4PvdpSm6B8AvpXVG9qSZ9F37Lu5aoGl9/zOIrUo4F3usU11tH1MWv
55jgs3iP7Usu036rYwD1nUgnH1K7ZpyRokVHzLasp6+H1PqU0QOXKJw2DyNuBNlmK11OchVjvlAR
m4GB1oqTv4VP1MtSrr+HFDtJWLILngV49Z0eR1H7EzmvghwepnTXZS1LXzBA87JtyDv3ixdwxvZ6
SBdWXcAr0CXTGnGiiCaQilrFu1QdsUuRrTMbTzprf+aNwZSTZUf3LxQ9fz9GcM0xDysavDrzHWCc
QTTCs8q3jnADQ2rIQS+YhDGD7NTPCGBZ0ehLrSaSz82Qpn3w1wVqaWwFgZ82JSeMduEwBSNjQaiM
msrgxZf+pM4bgYF8tSVX/FGL/JayrwZ59xr0vZZjeiaoq6SI7C3rm142OP21TCR8E4QYek3I64vJ
Rs/1S3Jf+Wxp7oyI59YCh/8B5XkGYD6DZdjLqYVPEoYbNTAvCjh/5FApGdcE+e6gBitBV7utlcNH
UEs4G3pUsUgMhCP5OsS+0pQ0mjJlmlcHrIx0f0kTFWnMgp3niLaJsnv5KsbI4L+4S52OL8LE34g0
1M7IA74z2MOfrD4zxFWoLcLzP19Uf96AsgtiDhXCd3bDjZ//+XLhIk2mAk05WJs4fzLFyH5n5EeX
9vcPWGktoRluNUVcFnpolFoRwrnu+QwQMvlWCJciYMoNcAT4ZSJ3VsqO1HqPNuUbAauD+JeQ6peO
gv9+pITMhJmAKkW1ngW7j31j+QvOlarIw9DjRMtNvlaE1W6UaXMtLMhLUJ0lGud/eqkrjHSbOreU
ZeWFoNaUbW9J+3zC0RzwU7TtcSxa2F3im3S3ikI3XJbRgYnx5gaP6kCHjEY/a+Dfq9Rj66RIUsIm
xMXVVus8epfk+Rhsui3MUHbRGVLN52ihOD9D7g8hLzqMphsiJY0soAGslZSJFDiu3aa+cawGFI24
WR26zv0z6bbhI43w7spfJhsyQl3ynmpbfm/pOsiueMk1S1ksSnlOovsmfsJgSCPp1Vk+NmaYdGyw
ffgBFW7pK7lqTnsFq1TGspP+CY4Ml3Fc6lafcQMSTanezWWqkF7GZswI548k2GoVu9p5/a6KZhGA
vinloDuwuTBHdbDjHgbN9FDukAZsQXWLkWWcv+Ca4qDNWZG53LzqNuOSPguMGO8QwR3hRmU1cZdf
tbcBj4xQhsIswbW5ROeOtwECbL+xbItzV/BXh+yCrUYeY7lLamJoep13Isl3eKED68pc5WvfimDO
X0WPYl5PZecgnqs2VIshcWxJ64JDoHzs6UrjIamthjdGNiG6mU5RFVV0O2KFs9vN+LJ5FcdViFmW
CGwhU2RxbuBNXdsA3+zDt1oiB09lRTu1Cjve40xbQ+yeS4c9FGP8dvFeBnRIu0OZK76yhlRKkBP1
GFwIb9FhMXRzmeXBj8buCMLQtjR9mEpuxoPO7sfUlEarhMF+hJLY4Uo6m/LoDSOw9EPjecVmb+yi
J/sSvuJ1jAKvVFemaHamgVRtBXMJ6nIWeiR+M870W+euQ53AY2P4G1sqZAGJPGeLyHdn+QiHNpY9
JozOVLnR30haYWZRH71oWCd09JERC4kt3j4qMqJFeLFrEx9NmZjv6TjlvatQxOeaadgVjE7rLtMU
EtjBMSoVIvb/eVgVixsozJFTUvrgAoZ3RBQ4yVTKXFl2x2DcERRaVYseT7pHm29x1ibOxDK7rISS
A4QM849MXkAePs1Jh8G/7YeUoUYxfOhRyeanztaA2iS1tnqciT+G7J3JFY9/zgVu1ZVeg4yIGW5B
zZLfy2o3FDH0j+kMtNklAqYKNM1f/iJuOIe8FpEZjaOFq4sBDPa/4U9F7gffDqRHGWxbYX9ilyRC
jytcHQiF03YJXmjaXUnDlarZ2xIYntXMA/MqnKc/WGCwzy+5n12mkJ2wt7rgg1GHtYkkovI/Rkak
X8vI8T/MgzS5yzr+1GATU3VSu1SUUwkjKUo99okCW2MsqlGwdwxej3IdXGsSsnnGVseYbqDfLejm
rZD+OLJOPPCbpJDp3uBC0NsErvaHQMoLkVfDgmuzzQnJM6crNIZLyV7YUZKqQusFETWdNvmeHfCN
m+cvc/7SDjJWz/1TPfc3CDGHrjXjvS3ZGHO4rKqdPwwmmYEVrf14PhmoyGzUBdFFni+QWbu1A4cB
ilDy+YG0mohrRKUK2VRW4GcmxheFfxfkYbYIioXf/HfnDeeDeOSTC/mHxRRVT/WHcu06J/YH9fM+
N2f8x/yOtoYE7QD4iOYhY4Ax5qVP/TvU1z3TJIsPmmYgsuMFI4KSR7ghmq3BVK9oZifo/LC6ZdmT
Z+5eoYRTzCaVflGkYr1eqPaoha6ljTKpAtodYmUGyQjKXzfvMafYlkRX02+PzUg9y41rkrnEm2Rw
ELiWEVEwaLYlHNnkv0in8x38D8tNKdhqVefgO10tZe34XqRilJLHmKFHGQdImkbKdsfdX9tMQHsD
Q0ujZMnutzZXD0ghDb6BVLKJFPUzOSvRaKcL2/TK5T2ccH8eCbKeS8obrJd2+S7TEsTsbbAgUbpq
MBxdtsQ8dwhmJJ4smU/EqMPTESwLZS4/r88mWVPgmbYcdwZVBKy4GBigBBnorpeDwiX2NFjkG2dV
ri/xuX6FK6w1XJGlxU34Rc1o9eZ5LUCL9Mhr3roppFSFd4vHhM2DDdojrGWZTfQI9Ez3PVyfpAFD
cDQtMZL5curcstuo2/tZllzqAN8XwF9CjwzmwQDjEIV6EEPMh3Lu95bQTmUXTPiSjetqcnwp+lWv
eYLGTNmE7xoXjYuPCb/0lPF6jS4qwfnGk32EdS2dd8LNp2vYRsgwRLr2anpkR4dTrUfmzDczyLo4
n2lRNsZc1FPqmAjoe1KfiKiltEAK4DaaC+0Wn9BWs7xmx41KgUUvoWO8c2vbK6WIeB5vfxgVjatk
YaQkdMXeJihVjNjaFkcb4yNmNIr/IqwDSboR7bT6SN6cueuhM80kPop3VKhLZmek74RNK7GAqeEc
LtNYO06OBiPWlp/Dnpvi28dze083Y9Ix+pBhcR/V4zt+IQx/uaHAcdAQWLqrJZpaoNNVQu6Q4c9l
QWLxZa3joB1HAQ9rF9bP3hlVeWxxpLNnNQu4mHZFyr/+d9LFNgTw5sp+52tts3XUgYiSAWR8q7CE
KBSf8qfSm6RenQ56ZV2/DoGbLLwmd2l48CfmU9RCo1sc3rVptRDgzVcGZXkiReOxRDdY2mSjnnNR
ONFyfLoRO4wQcfGbbnZRXu8bAuIQxEBC9nDmtZ0xbvkA5g7LSxcsFueTXC4BrGs0eP313HJ81Xv6
HsKfWZNQ6Pmx+VrElkXMWGT/GNfk0U/9mwCaNo45Zmbl3g/EbLfFOnIjmvhxsuOx6VXry1bm/AXd
lcuBOaiufc//5G7eSlr2xFpl7g9rDSh7JVMsPItEAGBxZteKunKWHu7kaS1DvAwXGopNhoDMK8gZ
suqckQWPXJYvAD3U8sIC2Ve6IHb6TKgsL6av8gddlo61M8eU9uwGX5sKfjKnALV31KONnde012WQ
/jq44vKiQw+yGIlwpuIEhnPGj/l+M5/xOlJ0X9aFwmeclzZKVdjy2fAwcg+aCTmHiC86gUW+4a7Z
FLnZ6j/tyykQLFsHxz7fm9/ZZq/nkHCSw2Fbkh3OWUC7EkUf+7mJG7NZ6olAeoGtKLQQHSjV/RDo
Psh2BPBLeuRoGjoUUqPaWq/udE6rxkHTqKtxvJaQThcZH3nKfZy2dapmTLSx/BqM8NSyAuToMtIY
4/GClnH5hfl/E0NtoyJ1STqzpYP+WvtnGt4N2fkahx4eMLiXGBhdT6cHaSFwaQCk5KDn/shmfjsZ
NuVyY7kxZEmyz649MGEloHtMnVUbwZbDxUmbdeJIn2KkvAJblxPtlo8PAF48+ddtHG2hm7lg7p9f
Qt5262y6eEPWhCMffO6epQ4DAqaApx7L+inADY9GlsrEx00eX99he8acbeelFosKEpAm6RXl37lf
ZFeYGmW+U4pYIPefWIQXSrMP1BL6aqRJyrMLRbyIam99nxECu26sGDUXkfvGIRySFN+aYX1+8lUZ
wwr8y45oSfpN02u6WzyqeZ69cC8iArF+QAcCYSEcx0KIKRGjuDo4+W29tS5fGTo8F/O7StxwXYAQ
ZiBObsiBSf3ZWDJAQPZlaEKy7ygPvGm3SAH//MtV+z19hJF6DsS/L3Z0KreAdYc1D+X/FRIvBUXo
VQKIDB9ycx5NgzT+936LQx+Dszw1nX5hwgINkqs0TXZ5AH5duavexjlpUvZRESRwHtmKOl/hVsOn
ik1AN/NQlcJx0H4rTaIae3jeYRcr/tFZrsc92J/LjJwPSCezYN++yW4uMHp6Y9t9sbzVPhrRw8sc
toPMj5kTHWMHWJsGHJ/iMiy55nEmjfAMmc9DQ0/JI52M3sXY+CkE37OFs1q3BF4SdHlDe0wLfZOK
tqdN562Z3cjLM8Kqw5snYYSPL+iqqUmnshc2I1Rq2/BJzmxbJD0CWoolH7TRS+5IkYP8yN3wV0Mt
0DgCfXgpHNPINm0fIb5iAJai/zeGfikl66oL8Zpa6sEqqmbdwBZ5azU2DB4JnMe8UYZwCm/Q+SAh
mbxNDudJ+jWH08VbU6WnlMLneMHUlb0xm27wmenOGi4WMUi1aOi0xjZmxdn7Lia5oOUEFQQ5cnKw
UnAhSdvHV7zJjXHHShSlcyRhv5LsquHXKaArm7nUmG3lqHa2hy4ZfjXkYrwGUdG0MlMvCquv1YB6
RpcdKApFJqIMXXCDVDOLvAcYn16z9zmmqS7LyPX2axkAt9U8i5WtI16T2eoaxHIIdJK0eqa2fzIj
HXpzDL8RbXS0nn2KlUdLFaXtq6H86WpC1ieFenrtMISsy62szFQo/Oxjw/5vSGdis8l6mf3NdZNb
tnCmLmZ5L73SsmEIx7HKkVeoRxTwULoCeJYxefRnoHPH2WmCQY5JSAEUWMtQ0yDwrBDOalp1QjyN
sLENUQ/2/nHPrZjUy91oP1PQ+VL2GZ0+El4rFeZ8ndcMyn70qcCH2oq3y/ITljcSezuI6LZCkEzQ
/Jky1jE7XYfVHw5M4J++/NcuPQnhTQfN5XaVFTkIsx6Jr1DqKAjPKWTej3dK+IDF8HeJLdtDFwdN
GUcXORHorjDh33JMubIkn9OExX3UtEkKD/9IuicmIm9ZkBYCOvGZ8n5H3tjgT3Moq5eKgUpmmedU
kRoHhMOwRXeIUmxxXYiAFguJPaXZ7iCXXoP4gIPy5F793/aZ2FbdzFlqm3rmiZV5O59y0xHqGtFO
UZBGxEeprRfZVN6NtwIcuIIHZQSppxgd7l9OOIbkTS6yqiXhmFKp0es9A9aZ3rZ6wR0jZ3u6M3Qi
vb/jQNKzhdfd78hSJTdMPb7jgS01kUnq5Obe4uMIoMJfCoIzFLwSf5nADaB+KcNuY1QGBFWheB0r
00VXoATbIpJZKGMEnRaNK0qBPe8nyx2TkcevvUt9kFNhIQgaFcWXSgLRFxKPSUVPD7W39UfnJ3ex
8AyI96KxSwQscVtou/V3nsxFN77Zda6BoNLWbbuRwND84nkQFS9JZSuB+E7Xsq1BzXr2w1TY+NZk
FCUJVShT36Bujrs4uD1n9VD4kNP+xBE/HOH/dYOa52O8wd4X9dkk5c2WUDHOv1S6jQRN0HqAGi12
s00TmEUG96bb6jedoH/jr5CoRONvy13RQEQjSWMZA3aAYa8Jq6KSOAmYMSLOCqQ4cP5plSyAp+T6
Eh0rgC/JoquCerHw8N0MANKmk5gKynxhpQoOZYQ7EMLNYSe//pdSP2bWXNs0Re8Rbv9udFDOnsCc
zIUbP16mXHRcqY9YhEb5lLBxJEzESGaB4/p47N0/fpw2tsU0WCewV+CpaxNqjoo8qtGUBezJ5oEC
mN8K2nSDlgmzsX5oe0ZsoBHme0XER59KslK/KYoI/DWSMhYf5rEqdLTScPBpOfB/Hh42q7iQg2e1
NyBOA4qmpj2YpulZwNEOA4drfMmVK8HJLvwoU0xepUb8ffu34kUboHgeIdjQClG1YBn+upQvzUKE
vIRVOaynTZ8eefnN2iR5h2eOP/j6yH7hQnrZ24F5PuhbbCpGnjxIGFTfMCchAqevd7Fsm1qRQI4c
denTym3siUiD5L4C4Da42QThv005arJ7UAIuQtaAsCsbca0R1Rmzeh+W9zBf3AeyscqWHGW66h7Z
tu6Tr3bk9Hsf8ZHSJYgvo/TtaN4+6aekcezQJHSN1JIkMe+FSGFxBIsyBNtkDmpWkka5WEj//v9v
V3tBjcaq3q17g5hhruaBgTo0ntUFLUN/tAGLd/8Ow+93uaGlRZE7NFHFC+uF8f0pQyqSekWDagDA
Pj40nuY7h6NgwoEJAk/G/ZPdn+P2z98Fr+tf/8XmwEJ/Z4HuzJLMVBx7KALrRYuTYHkYuH5HYpjR
0mVOfgkyHcoBJ1O1hezV4pBw5Y8Nl55++JjTe3dwRArHrkESoLJ3cs8WoAxkB/UB2drqN5Y2od9z
iDSIkP/CuZJMQFSaVEBWesaojau7+c9y217LVXo99O8jHJXI95BA/9FZdb4PhLvUMRzVnvo9WNdV
ABIro3Sz5+xv7gwQ5tt/1t8QRDkmUy9Rfwy8Ws53Rgbj+VWXr6GMIEkfKV1zrKZRE+9bJhFrtTLH
5GT/92gPm+gHWa2gjBJkbZ4NJ2r0qmHW1QQiQUpqMHgB7RqcAIPhwJLJZlQAw+Ex4gZPdYPxfmVN
PHrYDpCYuFZUkBuNf76gTcD8YKNpqlKrOmhT9tD3CdU3eGl0KiHe4IGi2vFOhys+PbjuDAGo7lJ+
TMDrO1Hmhr6O8d2J2ZkP2KOG5o9bxOqEHBnapDTmPn7IoSfrfBg27afmMZCAAruPLuF0TwIuH9qH
zXCfRgmkjNXVtnZBT8jG1n6hWkufYCRklgcHhW33JfzatqEsU1KlEz0Zqwfef21Yx1jUcO/vBf3N
Miiv5zWJeSP0CJJCMCKqtqwDTGbqKtoNB75MMT7wLsVSmvCRH0J7nXqV7ZQKnCO0um1yhPvEYc47
6c3JP1vJlTe/hqa6L6mwxnkoN9PShKdAjRplBXdtH60sPY6BeUSWGGVn/k1VreMqOs+rVCThA3g4
mBlxBd4MWlRvuGRlzUBb4+igYv2ARhQYPJZd3uYG2Ug6CcY8U07xYUc4yrGapZazGBLHazwxHFj/
QByU4CtJG7ixD8JeynNwNSF4TQ2Q0vJ5G5zx5b6ep3bxLfv1EU0zuQeSwWE9cjfjNAQTLMxuJRjA
GjmWcL7NpTRl0phOntRdMu3fq6feg9iiHzCpbIS8iDxel2sYMo1SmUjukecUNFOjEOvsx3S3CzGI
DhxYROvg5Dw+9Or050LyjD2a1/dTz81xi5B4lspZZCWujR4Wo8qyw20tsFnLGJQsq2tVyBA8gnDp
kVWxxiy1X5oVu6vQTI3WoHQu5+u9jX8ihkyWP7ieIW7Ozc22hWfXCqB4YBEDRIqcCs8LF7DmfLCl
v+zizBNQqdalfIkTE67DYcU7ykrZxSMglS7TOhKZQfnA5OaeydIhPKhpPZEOTo7y7FBdT0ZWigVf
PzePhe25LJiWF+2MwCHjU5SrEmUapFigTLMCOYwLihGV3einyy8iB2CSSjhq2sPuYvc6URqpB/K2
czJ8qzQH/MRgQF20a2lTif9uCimRFYZmtrF1xWLQbDnWe8vUAgip0Lcwj5gOAVNi+5Uyc4PLZBA3
anay7Phcl1HaHDSDBJdyRjk/LRvlRqM4r0+IcWSc1wLeSylRnbjd5b7232DMqHjGik2ofm4ZYjVG
otiTMnALqQfyorpsPwBE1djmcfkLGm56XWarLlhEV3R5dhlAt1XV3qgdUTaAuHfqHEYvvfLK92Ar
XBNa1QrEBJdp7Z1Jx31Aa5PhbzKEf/Xa67TgftuqlFlZxL+eBQpdxLXhbTCb+e3SYUSEa0nlXj4Y
E6F3fype/wXIr8SudhZ97XH2IP4/LEWjZWDGbx1oYW0yRvGe+Dgk/F4MHJavDVnfoyXbed7jZzxt
EvK7HJLxyXezP3fDgtCPKuSgTWx3OWL3XTcmygn4mNkyk+/hEB/D1wP8fi5yIyaKFAns8cPCjYiV
KcRo6aDz6mjd7lslHZuSJVrVFj/DNtmTFjAPPcJ/CAV/w/nGw6W3jF+8wLNrospqY6Hnd1t0uR5X
/u3gcoyO/Pukg1S7rXNMrnIaf77VdfMWJTVGUhbYpc09+twTJdjzCZFKwfG3Z13sUKodaGiWZnMb
xwBIONTPPO+kZ7Fz0zemEyYYiRE+8gylTTdairc0Wc2gjrHHnEi3t4HMk4KYx6Gfilgu51agQxaW
YSARppi6P+9L6QIWQAssK1PoEvIn0HErfcTM0VX197oUSrL7SCMTAFtLlUiIRNkHKyL9bfIrfTIs
c/4dbf9dtX0GwBWX+Qy1aQISND4fEdtDwGmL0BBMNab1vTIwCVEi+C3FsYQan5jNS0Om+NQVpP49
kvfSlRULkobyjdXEHhsbDsGqmM+gzAwr+lD3AP0Oq1XvTDq0w7ZvmacB1WkATIuF6j66FK6UYTal
s+C45jACtZgow7ObY6A1b4qKI+BZh4GWxA50eVeG3MyG1nfByuIpDxAbve9CLef1qnEN7za/0x14
JgPiavCvdG308i4oIAS5JJvwU1j9NOfwfE/IS6z3sE8y5j5yP9S/uUf/41XKHvE0ZpJAfpVTor9z
R6a4PRPnBJJmc4gR2TkL9snugYEJ++OYZzpzAkjjgrSdgweU71gq7LWQJXJLJI1q0SRSXiJhrJuX
mbzq1liEclbHaOdP5NqthADTfYQmuM/ghcdi4RWJb6pV5T9U8iKLEYAU9ZIkSX6k4H56w9m1cLpJ
lwRyGWHC0yODGrevnVHysvletI27oVV/x88MSyqLXaUusJiqd5wmEJ5OiSoCFupNgIwZOopCRzjd
w/eGXApeCM2gzuajZmIATdV92NDnaZfTn3vm52EUr3edCP0bo7cEJ8YgQQ0Ip0z+nf71utgVqzBo
5bye1xbSUk+Wx6us1dsDi/BB6jyDWiM7cD3fCKmtA3khbqPiItxPJKmSGA5m3X5Mu0B9O31BHkJ7
k1WaLJaRZruxj/pgosC1BQBstKX6zmX1eTwcH8t/dgwDNGt0/VHE4c4umIR3lowZ0K+ptlhjL9+O
u9BtYwMbB0YQbc7UxPZM/sozysfj3lKXzDZCw51s6jL1NA3Q4YHUU4YsE3mN3Sc+GJd5AyoSvkQG
4Bke7ObIsL1Uzu1q5uYzoVzFdPVGKToA31/OvGO+OYCEA40umCLHyJX/mPGFjnvo2hSYhLYod1Id
VUJ/PdjyrioW7U5DY4ZCVgxd/O9oi4iJa6xruZytRY6id2OveglAoSTWSKi+8JHigYgPspLUg4x1
WCQgHZZECh5mbbe3Vo4qJCW515Py09216XfYwFo0MtVj2747QmiU8X5YdPpIFbLAxojGbE4KKcQW
Vpu478ZvcP5ms2ygItqO9DeNBP7DxFTDNHAlUBXKAjnL6TttxUEP4dB6g5sHgTQVg6L/AwQdkP2J
+FhyZiMm3kmNq5VwYUJb0KTdXvhbzAV4F2xoMd3OH2dLNoFRdrhKngYCsYp4OOBpB2V4TlNgmIc4
oalHvibdv6YFzTUxh18thsRM78nS+iNrstuFwSqApnej+9N9LNj1RfJgAQ9JNhblyNguCdWWQcB8
C/+xB0peer5keodbbrhpBJl6Bcqf3RmgWPiINNmEmfLPVbb1AbZpzJZMitJg0MHJOqHjXsKSEcyE
4zatqBEUGgloDxyHpCwYWSrm8De/ud22NC4dCLcP+FdWDyJZc0Y3gSFpj6BTEIQHv9yymis06HnV
dQKlaS5lNjbyjdC/Ys+cx9edYDYtQmhqFXacQUE/5Yo5Yu+EcCdeW6VuNmcn7KEqjOokIkAPIWU4
nB4M6B3BnoKdXPoObAYQwRhzio0LkByFdt3+lDwZaXawqrBG3OGBO8oTc/m7LncI6T6uNx8mrwdx
y1sWJDdJMqjOeMK6BBXJ/tFVvo+tp9x5FeiwjuOxZ1e2szIqGG4wkyynNBrJyVjmuAUmIaaifhvR
mEdj6oD/MuexSxC/QVl1AjpI1g+DTQ/TfqxGDyJpjuvodRLn1WaXrDHQ7wWUU+oVvixQ0BonVpW+
9tMcHCMxL6XSPcDimaFyx+NsakoPglTn23nUsZKKLnOYWm7PcPpHVDPRPB+LSHo5oo+Fxq1dZsUt
elYIzJg9nP97zDDexVvQqjpoGmEp2y7gQiW+RixqRnPDBRrPhB61k3dn+PujY8wVK5NpGmTVR43n
wh+Fo5VpreACmtD6zZ6uFwG3aZ7CMIX+3H3uxh66QABmYFRVrByCvheXL4t/McY6epw0+YCi/n4S
d8eWObKxSHPipi6Xtdn+bs1cHwHaLuf8hlns38AOJfI9GOZKbIZzDooDkd/h9xGUnOA6etL64D+H
yqVD9XsQhV+r3IbRFIPonsywhUBgVlqei/Fjm2q3t0WHD/S5wUjEZ4swJQaD58Y3Vsv9lrLWAd1q
0L3keSJsriS7dzR3z5cDwrDnPDyMLn+XmpFqaSakBxNjYWa5RHQbtK1ygGb2qBYbu425yMiQfurs
J656ap8B6xBrv2ujgKDwQPa5otgVFyAQTKf950LnjCiUj8RfKHy/aHSZWTxs1bY54Z1nzyLdRhq0
1fA+VGQJmTVRyZFvwsU/uPtn3Gz6h6AQMGkXC78qAj1SpZ24S+V7NUaBa9e7vinblt2O6wjh2zih
wKMfb1M2bDlrXTU/du8mJshXit3L60Ab4oHj+qlvPcRJxQBmajvH9vPJEcz1OhzdgvQc9NBkyRYv
uSRoE4qDASEO5WNXi4zoxzHkjPsNTYkkG1Oxno5AIf742MrRMKqRxrKmmujRDLb63OGB/QZACMCX
2YM0r3QHEIKSOvL4y0csu/mg6LhU3YyuRd6PPIU94boljxi7o9jJRVcW+rGG+ny85rV8hYrCydE5
uxbzwGVdlrw0JY/Ki43mUXaw+y5LqQRH7wRLYtcrwTocSK0FglAraH/eU9+vG340vCW/TaqML9I5
WX+BclupzLsHwnatEf7XvIg2whTFMoRASHfonScaAJ+05cHPFSXzrxtG5+W/eTghJhX0Fh0le8fr
cMfFuCFCOSa7HoabSrKfcV30J2J4iyTROo/EHwqo/pg7rzYN/dXl5ohUiuifSvTEBCg4NF+cdTsw
eKaBxfk7MpqUeq+nYMCOWUTsSgyrsw7MquRA7A63FAAHYaCct9fG0VNaOow4T+z9/lu9dI8luQM4
3bdDxXRyoIt+ZxDzp9dtLgjX/cCrjGazRH2DuZjSuyxN1IRTHjFuQu3Q8iiQGeAPbr1mt/s0HVEZ
aerzgGyV828r8wj8AKeKvzpmph0ckSS/6TfzVnZLz0PTgmaVEGVybTRIFvDbxc6vKfdwavY3eq95
A2JQ25mg8GxLFrUsf7aSmh9IfudRnrwoecbNoJVGmP96oE0jSlL0iBAa3OSf7IRfc50QmEF9a3Gw
OY6LrmuO1a2Hjr2uJj7ofj59h/OcaeTTWBQxu9rYMOwybOmQGnE7dN9o71h8PWL87Vuh0AMxxvFC
HMlvWwR+oKbwZLwY0qOVHgHL49DQJJxstGDT5sz43mPsUt3YyHm1e1UNxwcFuSJ1NiGHG6WSsFng
a9ZqY0sz5jXAx4VDHgw8Bd+Zn72OcdPcnhisuBwoJEJS9eOYBM/6Q/OkyDZ7CsB6C9MGJdJbVbWk
TyDjEMvLwn65r/3Fl+DhktkwOIe6u+CtGFkMVvUbN1F7ZUcx94W/qmooCoXwBAxstOihX9+xn6zA
Tic8eWU7yoHiGtRKB86LDquP2QiDxAc4chtJ0fkObUG7JgKjspdbVERmgmSo5lYKNkv2T1JX+GBY
mb0pRw0u30Q+ZUTTbbXWRNv+PNFpb+3s9VL9yvSr+J4TESbPWmEWpzeTmdhDE/yJUw9brsLUh9TP
3i9WDHpQdTvL2k4FnZFQ6wrTxqP/b5DkAS1NG+MOxXapo8Eg6qb15gi7pa8QCJuV8LWB6qSikogL
sn96bxjSFFQKrE8zlUEXVIaZuyyQOTkotCgiWT13r0NiiQIjum2Pee5H4KL6E2KxPIcocxXeGfQJ
9ErdVsm9o5QtKCkaYP0zXYJ+tMvcGjrsqM8CW/8pqHPYTVNGb/0GXGhs8XE0klIZeL06JssiynUc
3TcKgJxT/4zOruspgSG4bz7R/8kfQ9NfdvF52+xgateH9rQA0un0AA1ogShYWNBQ6Zb1Tapk3kRQ
HMfQrpxwNehVdDE2OwcIkrcH3MCtvz/Pr3m2ZOb2jIJu0igfz25OAfsdV0aExVHxwyZekTjHJrLd
FoXomkez9UqiSRruOKN7R2BPoGALfomDkXU7LUgMpq3s8ktXSJnMY+6cbIRteWMbgxCBZiiUk5AX
mMMO524gchcmtgwI7juJILHOzIEEgDy2kHO2p9aOQX1REZMkUQymtq+YQUUQkXWPmZHouTVykOdC
TH/PVtLTeIgNB2luW9dzycImcTwhQcu/yJYLkYJoiJMxPIldwVGM95mseNJtThU3wnVlH49UOxnV
Med56CQ5Ic0bwSHmhpAr17sYFJrQ4GPetjLT5fQe3f7COwM9N6XAUnEeUQ6HuS8JpOUzbwOCVM0C
cUrS2wf/3s+BmD57ZVtd+DTbuRRYHXEBNWyDCP1wUSL6jT8VHPxYuyCrd0MqM+aia+bIjshq03g+
jdH4BXJFfzpK5HwHQSJTSESl4ajF0pR8w4SXmJlewBvYDjtpVboIX/ELVDrHSAZLRJQoqdtlXW4R
uoPfb9L8WNB02pVVOAS0+YXdvgPAG6lrj+WrDF5B0Y3UEkGXQXwJcQHOI0DUwyvogEIopAweAH7F
c9z6p7UFVK1Y2Qsad0/cqy14ubm1ycpkTwokvjrOU8wvVgp6YfsYwg8W6K7aKE03B9fglBXSw/jf
SGVFSYJ0Ddn/xpsUErYoYWp05KYeTxkLIYwBwirnUb8I4kuLrau5LvVg4OAS0EXkYlONPZhz3tzk
mPKn9p1wFKvo3sruc8lIE2aAlsK009BToi+B2Kyue7NN5Uhxyd88ru0KORTmgdvYqYtf2ilHirs9
6a/AhN65xZKAqM5/PmgUWdkMRE1sGUlU3ueBm5C3zJmf+H28KJLg3rQT84bgoh1NOmht6ZKq8+2s
sEuazdbeYHkdoQzw92BRLDICLO5bkmGq2yRBjvSHygZkxxUHHrVMV4lrkAfiLR63qPWic9/GKPfI
k302WHLT9KGhHGxqsazZ+GK0Eyx5Qx5ERUH0+62bVeUV2y5hzYuvXspw21rKWN9VijgAwxcziN6l
AYVC45uPNPuD4CW7GcTCI/xW7VGlVvrcsOSDWWHURuKowrpFfHUIAq6LCdVqNB6kNMmRMaGc1zG4
OirZ8EzpwhnIi1lp4qY60v37S6amdGGCwLc59Th66lgqio+giYYeqeG80QRY61KFw2fREurs7XQp
TxAP6aD3Dv1mgipONwhWgr4KGqGSGHPBd0Byw3kv9SZluChlYL3DwAw+FrsfLEJOwqMVZoIebckS
o95JhsxJ/UlDTHp+K5LcCNizA6N38mSIRqjPk1IGkyMFfxlK3qGR2S52pFt4a75ibHt2v8xv8B7+
BkZNrbaZ4Vm3NIOxM9wkFTGtv+sPqJKz5VHoz0WeAZyDE0kHdqXQ4CFRzSlgSccU0asK3Dlm9g/o
qZsoN7nYLlfA4BdiltKS2qJyQHFUJ662DlEJ7y4UxkannpX3ayaFmePQzwuGnhonGJTXhXfrdfKc
AqsFgsWUkFI/pMg7foH3TkBBNISG0nP03OR7+/4YJAz4d5Uj6zHg2IDU4o20dTC9EO8MOtuqBjC2
zmkCPn+xqrHewPIgaqwpzQ39V9UN5wLxjL39Xp1LF4e/LQK9chB/AAN+czuxU/qi+RbIGWS/VXVv
4USclYARfEAaUgKtDj+HEa1FKTW32CZvui/aoFEpAUAeaQZdBRuPG9DAFjbwuqONRpTPizgvsrYJ
XJKI2Lrz4mgHjzvLyIwfSud0HJsEo4MzxfPgFji1Gfk2ik6nTn9RUF/GlYTies38ZSAKbk2JZqWc
h1RCr7lwp3LsdPsSwGoPHicLX8Wnh0g6y45NulsVSysNsnUQA71Qhx3/4ePsQpL/bGMPnGHoU1jX
WRszeSURlidXvWt9yjQ6VwxcWKlg5Hk2DkoULBlctARFsJaPMuONIQfaAYS1u+L5dnrphyuTTUwW
s6SA9N+B7Tom9ucGXZgmIo/vD1QYuFVrSDpkGKb6535TvvKYPUcghJ6wbv7z+nqVCzbcVlJTbnPi
XGJF835AWEdvRrnvoFxVV2IoPk6oBws2KoWjxp7oK49ra0hWEkUrx2wvwu8B0szloP8ABtm+5i8P
MJjDylBtmsG8lmLj85eG+41ELhVk7bmvmShVh2XdCoYeIFz+CgnnnS8fy3ZpNpjG/z8noh86DFPl
n1d9GBYON5X3hwgUgYe1vInCQDey4Yk8PwtGAf4aYOd8mYNmLU9AWeezGNRzyFUjymVSVzw7iPlr
L34z2uxo9KEaQu3Ope/sq20Ic2v2+0Wc98C1o8AE35xNfzHEPVaUboG5OJ0Qlp2btprBuAUt0hQW
MIpYtUG+Y6ZqILVvUQWKxoZkjTOaq0r7vdeq7gpXTPz6SPnr3C77DN306IWUnMi+yxrW4ckWWBbj
zSugN8oEewgoa/YYQSO76DK5Wj7W+K965MIaQAqrUaP2/f2S2Ye9yabWw7StzPH6CIk3ZhVe/GAJ
0VSMoL+/Nktz52F8jD90XA2VoWlNTHoPdG0jWiDz3TwyFg2lV3YGssAmPWh5m2hiCB9QeG1nfqnA
kTtRXnKEUUFyHLu4WCnySMHiCmTgWtzlxRtouiY4PaRIevvkSZA6vXRX6dJ3oJibm+Za1hBNN39y
/QSRCUyvO/mn1e+S7EEL5XYkWFh1rs/47JjSI/nvFY3WYZrws4DGRAHaxcq1RXANz6wpU2UuJWsa
McoYadnKfsUqxT2joDtUJEgHiOqKofqsRz5HBaUbxNlKnTfXOJss3mjS8ZVxUrNMXN8XGBCrqHXk
I0be1mr0otgJfD3FUaljZqafRxcMlVfX9QFZp4i1kHbzXaTrWdJEyK9O9dxegvv8cmPw5iuPMQin
7DLA50SMizmFnI6F1t5fhtrpsNVf45/Q8rMqHL2bWvJ9LHEDZ9Yxx6tlq5fuTwrcCKpOgYRf3YKH
O+15/+BTeCkpN3Zn3GtxhCDw6TWCRExPNmJxDM3uLISbvu+fKNqL7HbhtEAUFuJrFqpjiEkQ8/4T
YnN/ic7KiMJBJBRGWt0WzMnIucosuPtZHFPiJpR7lMaoO+Y5CM4OX++tTHfEdC3H9u7rDjYr2JOB
58YqHCx3aP1pbcsR9VnfzjUgHikm1ZcGYXsWXz4carNOpdQjTfwxCJe3kh89QqmPr6Y1KDnqmwiW
WrRnjPXM7ds3dEbXxFPNN3T+DWgaSXOVDZeoK+HUO/suTIwjPw0rmBAE4Kz+bt+ZN2Ad2BBuCjqj
jwekmhE2sxozptKgA11Epbtm5r10B4XOEtKgeUZFyhnReyLnG2r7Rbm2bmKF16obWjBxqHI08b6k
0UTcY8uluc47T4EUL/EiGyEtS1y2xLyL5M0LWcEOXm2yylWBGPPSrTXUwBSFDLfqR/Jw3fpexJ0U
1azczshTV6sq+0UkK3gNtQWft4Zawo5Vd5WXwCBME8GXWX/G3Viq7X+A1Z94+s8S+cUKGVY/pA/I
XEPILnvtiXmEzciWfdF9TJffWxtw3eEyagqCdguDdSP/QR/Rh9ZQOZCNKbSMJ++J6TmNjciDtDvq
RsMizQrOHi4elS+Zy8xbo+0ZwW4lZAze/so9fotx9muliGoKKniC2/lqPQsDk5uKUbXD/JDbwDQo
gsUdreEUR6tZF43ev5xyoUwU5TKdusnwuannnnvw1In/vFXJik3GHsqR2AqWGSli9+/UkLhx7KuM
icOR66onXTl68PYhcDWuzFVVlODdj/UrXTYcDxnCAljZ1NQjbN8Xymn6gr3psSSJ4v9ZXswQc1vA
PW4vdqlx7XGEG39eF01tjvkGEjGvWP33qdEayh8XPaEd1B/zww6D0R7y7Q/I/AVGmyyFjvsXHOUU
nacHVchWhT3EMUGw2+uFfLh2dFwZg/6cUNgpTap3rfdzWomiuGDRa9WBee0UI2bAvuNLKEu/3zls
3GO8Rhme2cVdCzsnLpHwdi0CjA1cYEyg8X2QAUYEJwhTJQorEQSHFwpS9oGl7Vixk8oKOImpxKId
CMZ4XQ0e3uooJD7gOfFodOsZ7pe9I7QC+rZzwqZGkyiY7r9HQk6E6viRsoaI5iwFZe3DV8+WH0Kx
/3GHKJjIMRpZsVG5gMs/cgSVAXVHMjB7Bnwi1vHAPwm+QGk8hVbSKl49Cb5aLFDfl03g1hi7lGqQ
yx7Lp1XgBqKr3MjmxUDH9Og56JJFQTwyr4UtEctJ4s+a2HZOCOk7p+IWeMcRI6QwAx9qre+Zp73V
dkhbpoXL1GgI5R7PV2Z6iW1Jx1q5Qe+i+iBg2/VFGRcW/p+j8zkmNJwcbbP3KYn0QIHlD9hmlOyM
J8iWcEd/BSyzHHmA+8/CvCqtCOzunS8ZGgjfiVesr41Lx5vPbBooiH1Hvtohxxlgkkw3GIRoDhJI
L2rGMIhsLbsKVeqk21BwfZVlgRnBmKmgUs7KOZ26Scyi/bqTlKTygwP9LM5RB97D+E7Q+XILFh86
a94Nr3UJY/RULSBBcexmNT2Kvp06fTHvGQbus02YwQ0hJg6TCRgw8E1cMkKJ1kXlryAqFlTZxlbE
sf6nKSiClwVajhVyxzrEPpQZaDxpAZOc/rKExbt2HZNpElB+Wabln0rPVwnGAZMMwGaiYd4/bd1C
FSNe3Fnm8pII9wltt2rq2FFt07lL05DhnNTPltN3LmJz2AmPlQNrjORlLsHNFjhyrPYHGRS7DzNd
mIfH33txXp6TgTLVI2PFH0rO7LwiHIiNOliQsht2Pc62Ra7DBROtbUOv10cT6qd2X1Y0z6m8PMg6
uZ1obTtlai4Yq2j0P/1OVBYSow1GQEpmShnuD3AvWuDF3233Oap/+JyFwod/K+GmpOc6jIcbsbrN
5WRu5sUo2ImT4rCvpW8PmBJpYrgoraHCl9Zc78tcjlIzUHp0nLVZ/i5dt9BBLVn3w6CGvPQxWiKI
7ppEmAoH8DPZjSP2uAw2wLuw3+bxFYCKyTuIvP3U/FV6mFcsUTJTGM+7TYEi3rS4ptlHDouqVxj1
VzlfHCzfHiMYWoeGf+iat3nY3yvETRog0/QYeBWt1fFb0rZVFKovZ5URUTJFI7ceWSnlc7U5CVai
oQXba9MRKdn3NWuKogbAKs1FQJGwWD6tpUaFWt0XRsUPoHVaHVnL4MkjUK2NY1Rn6rIFuOEYdqPQ
R3ByAv2f1HMOlGMFfPpD5/9AV+fZjDyKrpNUvtuLKBklj9dTNsaggHQwrBR7mvLFTq2jt6VUrh4D
Wuq0pnEGNePTWN2//hjE58myeiyCfe3588rTCE/bwZ9Bb6QZCpMMH+7kw36/9Y2K2PJAihqyJYM7
iRVbJUWOnupsRo0eo+jQ7JJi1kgGd9iq4UDR4YNxdbt4P3vWUuKNKwy5sKZtrXUxo1glzCT5/mSE
TuRl8x9FSilheWSWG2RJa25jlMq3PwFKXieQKtk77Gw2/wPsciqcAkEgWVDfNw3VY540WvWdqG/n
pdLv3m1/m9HNv5Qc+6zzHsQgizk1IXjSQ6PeRSFh+QbhqYQz2Wz0EWq7eHUdr73ZOrSGt9wAEtiq
y/eNPBsdncMhKuDA9uoKNXugO27EY7FTXZ41ounsHIebtqGqUsdIBkrG0Qpm/dljHY1FtkLYwbAk
MCnVE35l74wU2L8qdbB+tU/gOzXJi4GdVhckilUXbuafXoD42kS2nUz3AudZxMbzNdtD1n3kqTOm
ayM+sa0vKsemoZUrtTJLTu6eQIEfQQBWnko9Ax4GPz52kTWu+Zsb45TOBbLWaEJpbbRv2qeyu53N
TIpIgZtSqHl+IQXeKy2k1LKNlFDUka/YuH5vaqFU69DdDaPn64bPdBiB6C4CfmDFW/3lj6LndZ9b
gsyPNNli4rwnqoSrdcxVTETSHzS+pUsRiP0XHc0SUNwYVOA/XIhq63MOcmKGONdczDSmbipGryv3
Cf6wam/atN8VcNLlHDCFkOamhao0KtV+uCuPCqYt89BV5IOfOZj2akBbtbz6y5HuidMs8qYO/JXm
vCdKFIzoQyIyQQQYO0483OSGM1Qbr8c1SikRb4YnEqI+yLXUJQM213aZvigA4gkxj5mLny8R7wc+
TFGWJCIz7ZoKcuLfhOoF8Ix9p9AFUiWx5y3F0SzKWiiUDx9qJpTTQyE1TVvEFnnlycrFhgC10uaL
CymkOUNT7djK89O11Orzkh7k04EMisndmr53YhUcTELjG2w03zKzQ3XM4G2to8AOE6IPF86aymCe
YKnJvI6xKKPhs28RmmWQXaO70pC5+WARv5F1iaZQAgDHDa2+rumIIiqL/0RYLR6evSVofS5QIiTi
jb+RhQMeHGknepFHdQwy1J2qOYeQhgsS0VbDoMwizzkSmvymPi/DOQ0SsF6aBdrjSJVq2qXVvGPk
cj5AAVASuSYmiTV5tBtFWGfT5UNNmt5pJffilrRD0VeWjgzsjOyPtQevOBpsIyQyA5BM0UsyhJgM
RGz3zIE3wplw8D1snL3xj2Bhj9N7xbgMBM5qlg6Z2w5rPuI40QF6GVdBbZR2egcboevw+23gC9st
8TSDrdkxM2nWvu3LG/Nonpl3kJ7s/7J6bWfnq6JwY1BpK3MkAJvCEg3JBTTm8bRfQu/O2j5DnCkj
TdbAjdkyfZyUlzAUUBNNLWgo0nL62kVDrW/JtGC5v9wZ9+LwyLX6BHS5Uaq+DAc/+h/72migoann
XE0NGq6ctdbPG+vpScTpPqgr4Q+2bW8yYhvhQ0th4B3Be8BNorzOjSYsbHh908o7SIfmVep8sPLl
eG0l6t8QtOj7XUZ74hTZ5S+yFBQIF7aJBfSnr6fHQ9uoLeHn3D7FrOiIIid8sMtCTWJ/nogghFtT
8SzHhbk/qgd0gv85pvIshRom4DlfFt6yBVxeK9slxBriNRW7GKp+7vDORV/K5Tof5em2DS3Z8pVW
zrneAV7J8IK+CKTIZsktWL6xtgA0JgIIrP69dBBgW7shDmw9xmqORiEW/4S60LzgLWVbtsLaMCRe
wp9+b/bmTsRtfrsXB43utKjXn8zJShWh1vjn3YYJ/907y7Em6jMz2lLLBAefl5n1qPRSWR53DVfu
Bj1jZ6HcBHFi1Ptn7vtIy71a/4AZB9d/UoSf+iCCGeUZaJXdcpOt0PoFsYK0LWNx8IrqZwqqkeVv
5tdDopwLVGjeLOwNtdsv4vBihqPoOkv+lxgtUEEmODQj17tCAS8T+VqUQqsi3nvhsyLEKmlc7RLm
iX0l40/Q7DhcNeL/EXLa/vLnrcaZwpPjphhalQxcaecdQcPNYl8itP1aQts0LydbyEZXUQF3l1UL
K7pF87JQRaG57FNj5GZQNWQZvGXEfXTeybJ+KL9EiT4IU68QDwFgXftWnKg6dVgw7d63Mu1NYj5W
V68c6DZFeP3zxwSge/I5rKVg4ScI11KzeBZlF9WqLgeFjrLN/tlNAns/tyCVZXcvX1COYzF5hE/s
MdWPfR6randwIP5kw/yL7z+41f8BOC5L3ehBl4G9u25uGu73NmlteOt7Zupu6pszaKvfJSxOYpqK
4UqFlCKbqoyyopT91pkI2zbALbZClzBIDOkZI6ba+n5H1x3VoD60kOJjeOT3RGVL7yCx8RywIICA
izVFJtnUWercLCKLJH9zEd3hvkHo49RYSEzqorl1sOJTgNcl33vR49Q2gXJNdMXR6x5KOOyiR3yR
2AyZlVbjca3g5Z5PKZXGRJ8EUlThJ7UzZNZ2GaH2Db7B+Hj26Awjokd/Qj6gkEdZZMMbZQkNQRqG
OeMdRvPd8T/p6L5k51LDgP5rNolEZQa0rn/Zms3IpF259Vhgpu4futHpIxJ1hVTSK37pdOpx7YZE
82dvphkRbK6X0fi2te3q28r1wDll6GloTEYAUDNgVdYVNwIyAwCxSpli8Q9eygtmA1LmDmc3g4UT
60AkE6tAU7wSd2J45oukPbpQGmNvUuaAcBStgVUZ06Y0vZ9wOmTEEDtLgC8XHPJoXP1MWmkTLtRB
ioL3fnJSOAzmn0l0QX/S7au78CVDH2GCjTX2AiLybASzYNPYuf9gu8FRN2AV3E6xi2vUvTfcWscW
LtriJlHIapzQ49iB8zEHeBfUeB0yT2tpW6HBo6XPfWNKDGFJemJ7HSI/dR2vPJzutlKmIaTDrHk0
kbc0p1GmMRa6pjGaoQhawZmrndbGfxvae1C85SQFGazHZab1SjFPe25B4u/BEA9Za8S7saGvba2z
zcy2fyFrvyOgR8pnYKX7eXpmq9Yn8mzxpb4Y6DF/4KXySr9xpIxml8yIUctE9v1rbWQTYJBYxBf8
LzREisdcfthZVNirXWkYTsT1kUeJ0h+SEadUTsYooAxxhjGpVPh8YTH8S5zedln+BSijToJOjUCy
q0LfD3pDYnXVXbVlTA3+4N2gE8s1O3U5Z6IJQ9y7MJXVKImgsOJ1Tv4lNSbWhDOtLJpxlxj5Xqw2
GB7RHlhofkw0R/shcZD/o2yaRKh9/OD+p8tkywWsZI/NkYtQDNg2jsaLDRH6TSmC0dhfG7YztmPD
HjwdlJ63WksLBdiyq5nNZUqYZdT7ykRrf8zwbuz/x6w570HV2RG1viiKGcXm4Tcc62bNLrioXzHy
Is31WuGhZB14zkeJq9OoyD7nLFrMzeoff8MVIrHUNMJTLRD/OCC6aJeCuXqJQ0CAnv68tpyS8efu
NyUUZ8K/ZHdW4kSd2kJoeE9rN1x8c0HqeIb6U8DQ6SlgkF2oJuvJ1+QQobV2USvjTuxvNbIuJNP3
qxisIdA+uVgt9QyuCZW7tc9YiIFHvHxLC7wvvKWgB/pnn+G/kkdlZwY72KMb1qgP2RPy7gg7VEIp
D6DMloFi+8pPkD60ELiWud7irAQCjMMEQFdSid8f0XA/A7LNIF25cssZfPuMjprBXlTWZiHsDQRW
2zzkmh4q2aFkRM/8cJALsyz5fL7BuHJswh3MA5sOFIgdX54abt3vCJg3yx7Ve6CJhJXjtZaKlPMR
6D4lsRxwnXQMwFCP2sgFkAbUoUwGYRYZgtQXmvd9B81+aduKGmeEpqIH8HhI2h5zDPwszfWqyLIF
Q69WsB0s/CsSA79xG3Gprdm6B8oXvkOlNs554KpZTEPRxXVEMD88sOAg3Dxszl0zw7MTDeAq7tgi
go2USrKRsqUe0Fi0U3K8mPIk9elwlYqakV94JpSxe0aP5Zx50T8B3ID/UJa6ZtL+39S2RrdO60wV
u84QkPhh4nMTBHzczsKcTwEgpr4fOGG0TjSoOcPHRCx4iZ2tLM5IERdv2NQktxf8iRs/a4b+VQhM
L+S/Osm/V6V18LvpIvrPJIWMhA2VtxDOQufXbOasfokvfd9wnA9GCbOqFQiPInVsBuDsFOaOYU1h
vKU+CW0SbB6prgtaUP5tg3VymmRZGwn5J+mH5nq/XhqUhmY08JLsxCH3OGkp5z2X61+EBI+ljios
6F93TaYcOOqWM9c/4FpHcJt6WxL7oFNC+bWppP4Co6YGhpPTZAkeUxkr0OY+vsOXnvvqCbus2VyX
Xfr9ALi0SGWim0ezzxwepL2Pzrst295R/itGOhnRsy2+AJF4wQhEh1AmIjnRerZO8Qhvk7P1cpZR
wvf/FUg4HHaX8XUo4c+Aq/Pvo78Oz32Z09gyQyNqv39IRhAQMzl9QlIx+7IPSg4FQRTEIQYkfwmr
ZYbNdHcDjJDXo/w4RY5Uy+UL1SPX/P5yne6Woria/UjFEp8H0fErTfFa6LCHMIHHgC0mleuVWSsz
rmVeAbdFueR5AvwKNNT8YGXePCTiEUpOXJtrAijg60Jm9sMa8tCLbdTrK4FGL89wR9r5s8jeKYzb
D98eMcjlwK1FjCf244tZID3ciOqSXFPFc/bWxVVwcUiKnf4IS9GnuXTct1mDebLpF7eFeJZI/xbM
Qb8j4+tB24u//EyIQF9G8MJVrqAHdQ1Ft5dw4EPqf/AhyMfts4I5/q8gjW3eIc+goNSrwWSwx8C0
LZ4BFy/peDHTHlpydjZpoAlTRD190Q2vyR6Ez7sHK/ss//FqBEKf93YPk2w7lzNYql3TYuF1nOdj
/kUZ/17BmLKMOEyYsyGaejwTCqCOe18ds5jHNoYidXkkWBTzqgg8CApHktwxmOTHwDeUi/Uq5qs7
lfoJRg+RFs2G9Qi6JcZ8Tyv6HI0PLHLziLij97i9x7EmLgWdV0wdQkDzinwaDIw6GMo0SwfoXYQJ
Im74oLlDq6JyaPqjWPncXlNlR6mI4WuVUxZA9P658AV8AZdAw+tXZxuGrp+ImpssVYC+RDmNXpko
zNLIkVK9rVsQXU6S45jC18jW5Rpfh53i5RIq2W/xdHJAk/cauuVmO/eB0WQ/rLP0w9EfgYgN3fnc
aorM8zE/BEYhZt9wbRl45lfbBny8hbMf7ookVY9OiEGS7hHkcbRsv4f1vlyu4hMhNt1R6zZtnWXK
3wRvhcPj25fkNdhRWWgl9kZmYB6uCmVVRcYTF+jCPRybteB4id/Il75oqRvwHTmnnI6lFE5zsQNg
Lc0/foYuVFP/PQlWEbxTnmnNWlFq6gDybwjyycrhZgC30ItdLjch8GmTUsb0VzLuB7BhT/dEwKfS
fmCU2J+QveK2f0gijSpMmJgx0Zl9DHHkjhLadyWBIN3n7DJVlQkhTYFPXqWqjXPad1Pvx/Cj7RFQ
AcxezGE4jTabHo0Eal0DhuxslU4THkImBv8GMZtPlqgKl539ige7a8ASdraYUVhdWbGQDLsTWqMZ
U+tZDYWVvTlQQSAmIDrdm6YD3wnV3VUyciAnBFinzmAW1sHcWpWtXveTla4IjyqYnjaMJTdjcyNL
FhIFxCziDnfmnWshM1oiEha7Nsycpp+klkU9FtA426xGLsDhna8b1AImmlTAEVHN3/BvMX+lq7bR
LwDxpTkInXzWa0Sr616ez2mHQXHsGVz2UHL4RTetghwIVvdQrjnXfh+3N+Je9jzNhU4nj+a0y3a+
LHeuWjP8RGTeC3Xy0NAMUo0b0PB6IhoK6Zj0JIavxS30tJqS1jjaEgwZJ37dlID5rCp/5Fu0C75E
R2X6K6IPw4NMnKwBK2hIKDxeFKfb6j/uKfMwr46mkwzdJrEnpVppf4fRqZ0lE2LzYodVxyQgQRiz
dQMGq5vDv/fes3U5FRjHygjTxmYiVfwddqwcS4drLswCIgvpdyIT5AlX9fktYC067vQu3r0qptq0
1/WoNcE06u1F2j9FrF6MhUTw1MRgSMqVfSd91ND0L2oFwj8RQIg29kb+r67XVn9j6jDD/otayzqe
OkU/dtalcmk/oOehwTdBQ50J6HgzeYaHP9UAwRqttmJj+2zWWQ9bEWupHl/oWni43voJegLctzRU
OQDGD2/EMyy3EROYvgG0ltqd2RlxktLswKiASyzVSVNBhlVfjs9JTZnkfElfldJWil9N6uk6P1t3
g7oVlRWqsbG4Ig69c67bJ2mdGp6RcWMZsSNTW4nYPG1vE9G6ShLTo/qM1GkMjZZ8/nvpwliwG/87
Ng+tXRk9Rr5qkaJKcQGX3PkgpkENfBLqD8pK0abEhlNdEWPEeo+yeHVJz1G6y/bUbR+oOKVrfJ9S
E6Y7cRRWavQxuPQg7l+7EUgkGdZHYwrvLpRfHqxtFuVzci8q0qY09m51XrMIlEQ21M4MzEVqB48w
ZulZplxZUlfiOMc0z5JYMPY6q8Y94lKQ1vQtoOpJ9W5NM5P2Budm/QOAxvMi7xO2CBzKjxHReWHv
kOiee9BkTjKVWW97BVkkKKtiHWowvRiQv6Z8c5SLctohNjyerXnXNgxxJrrptvkCWqvh5646kchW
78uFv6nYC8DJ2gWAHw2U077wYFgOCZlloQKRwJFddXWhkw6PwfPAFtoCCR143HpsjnY04dQ5ntzZ
5ymbnkMgHvBApVBeB8t/vUfgnossjy3SYQOZSn/e1fXlLv/OTXHXTq7GwZnzqTVRwzFxn97wuIvg
US2ZxMo97yVy973Ut8MjcM4QHmI6GvWshSoPpiPmmCRKoDLanq6g9feD55jGoiLi+bavqeJ4lasu
zE2v7McncntOBevx8aD8prpSa+U6Dw39CC/A/meL9vMtdE6Ys98gmLfFKltxgfNZ8WBXlJIxz4ww
qzKfrhtMeC7pEFBGp0gIC6MC3SvYM3rrUrj6ipRbqW6MHTl9h9ki11sy8TxiiZ7T1VvxpIWb6bpw
WidhU/yTySN0NM6w4kSg+hFoP72us4N95dfIr30OK70XjsLRFsxkqjdk38hRhYinm3HFhv1mzBaV
2CqSHJxZvdQdeFjT7GKU5tmm7lrXU44tYh6DHTvx4DY/vsMiJ5c4fTwla8RIts5dQr2MGSe6DTZt
zXLjkAzzfniE7dZFXznoFFjNNy48FWHH8w50H2nlqnSZgOzf6eAEupIrbvJCxziGDXvAYBhiqGQk
7AzlvFv81RUgc4VZz0+lDhQLCrYQDMujvCz1+Qa530r40FZEiobbKhwJmI1DockITYQ1CafnCTEG
Ne71ma3ru986pBDHHVQO7jhy3YgIW+ctz1nmOZ+8C400xnYlTaeIwkj42pLu1PTKQWLpOCkBp81e
8LRW8fdCJ6H4su+1r40xjggMLiIoll/6Q9EiGnVaKtQJ1jVD1b/RB9OwfP9/o4KzDHr58DvK1i6S
5XtvtD4RKmOXnpLvfJvSzlMaLMKzfyHEZ9Mb8LsN7lzeoUgkgMBhCLRQECRty/AHbdiUQbdoYQUG
9jzeWSRpZRDlmmwCg7fsI6Q61EKpDKB8dU5xzWDY1OBveK6TUyygca6wIe7ndGjJecsgFu7PAfbP
MPi/hv5bJzx3GiSzAnL70cnkXECJFheY7Z+JvbDzLys9wQJsN0tP91aLt0ksuNQt/Ua8Ftt0Xc+p
mkKRy6Q4D+lTTPXQ/N6tEwAE5uZDD75KQVMsEvlGv/QAA/7INp+Hsf7UZRfBLItuRpcq3mthSnAr
52tJP/3Ai+G3/XJp1IGBGkGycz7RCaufrzNmyPCH3ecqpFzYY6yx3Htn7vIp+q1czLUD3lb3eWDz
UXQXgM2p50fA0Y4gN1EZCtrk2J9t8rorSVakL8rM+2JYVkcTE9XXd3WIpW8wBVshhJHX3BDyFSza
2dvtJ/IO5Crp9YKfEkJnWgPDbbIDZat+bJBL1dgewhLhkvC1YK8y2ssT2WIbA9weW0+haaOdfA0q
LYU+W7dZbsxmBu/yH+Lo3gdliPpBbQdIxyalgKOg4M+syP4Or+vZAcnt2wtpQ03ztDjzedUyg32x
2hb3+HxtVBbUcnsGzQQrfmf3Q9/dLDUVL5WdH8y3aoMSJxOxC0CIU7LTIYHcVX6TrYmyhvCU+FVD
t5GK5EPHkwQQh8kK6/xtyVRaeVde9PMcXj4E22/l+GvwMip4gPohxGgTjroyIeiuARbN8ech5abn
1dUFHE6VW+WUs6GGD/OEmOaCFNU7cylfKaFnHLupTnOteQPtx4oq2GEjB8ATYyHJcGqaf9p/964y
UydmpB3mzwAb839vM7+hutSZKN7jiqPZiSSyc7ryBUeymQ7Iz/ZvedhrdTYPY36Tzs1+MsOvtAVN
HthQ/sAxshL1c+eFcPtp9TpBmhBsPh4vt9hXrKaoqGZWy5R9OgHuGF8xpbvz0ICzWlqd6L5AHuGV
Y4IBl1v+fxdCC8gqdZc/OTlfCjNzmgmWXw6CZ7m0yGvK2X47LnjXAOwggPnX/rKyioGdx/ui0tu6
UGDkgu1nSwFrRpawHNJTEcTCPyPx6LD8ThiVjBUOJBDBRjiMr7f5+m9icLcsH+hrZmgO3fL/nrcY
813mkLxd6qD3w1FA1EDXTEsFIifR6RtofDWa5JJXqf7DI2X62Ji26UzXG+XGzWCXz9Q9JdundoWF
wOTldqdyRpAmMPD3i3PU1Cth4acwoGokQ/BvIMQaaOliX/KBdGmUb9bHFYoDBi37Ty4+lLMBEXeJ
IixJ7vXleS4+GHxTCY66I1N+TqKVG10oKxsY0imd99j/gQkF8Sy6dKlpSUH8Grwt4cziGhG5VK6O
uXjcu/WishAEVfnH1xdIx7+FNiAkJwQ8nA1Rrt5c+J53dD8s1Vm3NDMZQARc04Pn3fvs2yJ3MKqZ
Ma34yHNJROeXLWizFiCGP+RbHOVrm60T8wR28XUfethrWzhEMLBUApc8qeSOouD6viGtHcsCP+LO
kr6F5ZVvhZ3Tdtotn5Lc5ULi41JSHaaAO+HtBMA/l+X3ScxjTCEoJKko77Lklc5vZl5b0W653QhR
8msq6IAFsURmS+L1VJ0uQFn+aQpUmVnPkSb64xg7ONXMNl1ijN4fMuWIPeGyZXizLQGY4QM+yEoL
3x3UXyh/EZEpISSCw+UZVWetdRUAFdWoA788l0Leb9+4tmFg1UHgV9pBkIAVPMLdwaFIp3lLcGPj
FfBa8RbwMjEoEsS9SQgRjZ/tU0+B/xxldafR+mFB577VT+HxQfhyWHhsN4HhhQK/UH88R3PGMj1H
akb4idjv407QvHkV3npz5TMx1N7gtxsfq7mlePOORbmJig2BGT6izftmX2KG4U7lrKJc94vRu+Ji
/ZiKIXK/Azl6PauUBzqde4NIqhVqQCfqToIk9Ao0MzBdOx3zSbV1iej0kRkW64BOCimkkg5aRmV+
Z6DO0Df9+NbyyWmxSHIRr+7dcHhALYFySHW7L1F/MXwv1vEJfkLyXo0R0EB7cwE2hHTPLhcasJ2i
Qtzrn/Kieqhc70V/SCbx/L7Wlrr/nCWOWf5Pw/ikwLk8etIkyMIqU+lGzJZ8jFSo6J/NwTJLczPF
rerUAxM5AOPrBs4KNU/PKz7ogfjAF/I19SaOE3e5lWR5jBDnPaTF4Hw1x9K+YLOdOcWeBA7k04dv
NWfaBCpjkvcqOWGcG/F2gBUVfDP9h75L771weu3y+2qYiI13keydhkQkF1oH0A/Ppj3zkDnUiRfI
kHuahA1zc61mEBR4bKpSB2j8RzDS7jCydzgDtVhbhsEhGMrkui7iC4Rpid8Eql9d5bXAjbqsMJxt
WjZMS0MKa+c7+u+7noCAMBBODzOLWA7ZxHOIqv5VOHH2POnorMx9La3sho8oLO8bsNgJPxdhicO+
EDwqQJIZ+ZsFvn047XLEnr7K0Z36jDdFKpuKPI2SIqPA9qUM7+cc1Ln9gHqeiHeGHvxTex1rHXX+
4KRIGoUWMh5whcbW+YWDkdu0Q7RtVwAkKePDpmaMiaSkAWcduq4r1NR2hdFLQEy0uQIfoCrJA9wy
a89gDikaCXvcZ5PE9p9lrSN8eQjPHhRZb5gAiIYg30ByR6ZXxtCkc8jZlIH4v6GTjSrO1vJMNVxk
iU5NYILz3ArMjHN4qNhFpZ4Y0w0tLvysNK9E4ON/MoMlmoNN8RX+BmU227OQfsmvmNoEcpzZKkKv
rgYHqturUi0Wspk/HANKkbq7AuDz2LSQE+OfvyDY8wnzx8fnzSn8+ceVxF8bueqt7G8ZaBkSUvmr
pJ5UaLzDdwR1VurpeD1gU2KYwyEne5EJ3drPp79X1QWF5zJ1N8xNj2dLqX/9nTWcoKOijVR2C6wY
P9PIkjxjIVMlNIPj8GgjPYxikFil7oOe+bwIdqbFnHMPpl0EpEMJzTuc5hn2vIJnnbzfNfSKUw55
xB3EGG+mYOOtghQo9ajyGFJF951xQjoxGEf+78l6wtr2181JdRDmI1UratzN1tB86OWDfvSY33vf
+BySikFXU12jPvAs4p5YVt+xMeHV5sO3eXtrJPi4xe1avVodQSHGRUPX3wfTmGlGkljjp+bZ7Toe
KyiVID0uvVZu0NZJ/14QYu448kqS9rHFaf2+77xCrd8kA92SQNxr0TgsC4Y8LbrrLzZimS2hFFkO
mk/0UMNJ/5fXR5Y4kcmaQ5J8LenYkd0OHQOTlv9Kmdn4NQl85VUU54ktaBUHJTZg50T88ilOXnvH
6xV6ndh2PsLxiZD/ETGT850EO5NuYnJ9L9k1nmo+sz8Bz0cIF18TxnOCc9wZdrVtZxSF+pLTBb78
FmTpWAx+C+7u5D8R/Er1+H3Hyi17/7pb+ZYdMx+kdxydYMX9USlK7W4l7cbJjVaRl6VDo/n0atIe
q61IrldmZWVA30KaFULoI3igJ7K1+x/87k+/kPCnUKh/wP6lrjIX8o8Qm4U5ecQnQjILZIMBVnbl
X+VI6DfPkdn2jnvMrgg42PtMQ3RbBIW5vfo8C2iG/9/wBuUTULyZ3E7x4ONNhD5SQYjJyPBciydX
0VFftyasAxCZKD0knusssiyKodJvSEZCXD0VJuHH3S7YxFOBpVVZRw7lB2z2p47wnhDTWYLeVM2Y
Z4A2v9GiWqsig3mA1q8jmuhhadLuHlU/Z2YZBjo8mHUBtABFfE3g0tn/Khc4AopLupfiEHVDhv/k
qzEkQPE54vw6+IwI7I6er8ReAsgNcY6PlvStv5K61noT0dQM+kWZQ8zxv9A7OJXOaozg0XTQWwfH
KoVvU9b5g+71x0RArJd60/Q6sMzQ9KX7NjbqhSeyFhlQ5c8l8OMjLPJBUMMhfUAEpdlX7evqqmzR
9jPxx9PrrXlZHMjCspKMeu9r3SnWepReZtUTQrBN7RHxhlUve9pixql5hOXY/pdDoN4ACfKFLLnn
C0NfApcUhHI0Euf2jyN4MHiulRGLVl5U1sObs8G8s4mm0xWOUJuLcMbxhB5Up07IM9vJuGZdtIzO
IcHmcA0GZP/aTam/RotcJFvtED8x6lKcFDsFudgh9asHIxb0hB24OqAss6LWubb+1sx57i6XyeZO
FuAgptAYrcxICumiDYgZNsznJH6XVZ9G07Ji9Z4OIqh2Ufyd0fWTklnyLnCTJRfH5QoUlHS5Cv28
5OAnYF5JziiA0H4CoknN7sCNY2UgiPIrvNIM1QUdRogtLJ2WsbkpIkeLS2aNRHzyg3O+GKkb6omd
h8zmdvjbFhHionOCFelCt4NQXmiL6ISJBBYkKYPV1Kas5twbqQsOr0qXhw3+lOmH3P3ql0rLHYLi
M3GtVG2XZ4qHIhUsBLdtDoO1pIBXeBzbI49v523L8uQCNcaOaYLTmvO+Gc3TI2Xo4ItXk8X58Usu
lRVKpLFTNv41OsoxUTXUWmAXf78RXAOrd1oDKqNn3mM/vQo6YQ/xP8RlbhhTSxGgaD5bb5vPPa3t
P/VDK1oIHelD4RG2JsBK35Y/2E9tPuLhukOD6XpXmIVT4zroEEd+mmwb0R4zcLvlJEHgSm9xUSGm
75JRJsZ1Ks9UK+WWdD1jVy1kG/KheM9Bvd3Mz4IgkcPu4OuPbEAZG11XlhQg9rRSMXUc4si/oeB/
psbIsQOR7Xg63/qGtmoN0PZwidGYhXsBanDGzS3ELvF6OPyQJoSS3x/7/nG/TXE7QVUFQu47IFDQ
XOV3o+T80DC94uhtwZLs8IDPwIG8nptDsqnCQwtltmefQ+7hDmscU/dj0mMJLgB7sw4ZIEoecsel
qPdWg6iGt4l/LTO9b/SxgHS9M8Fp43NSD9Iqj3e7Q4/FTm3+YhPbRLwKVm5bqIbxFE0VUvu2Ok4L
0sY+IPNvagkHhTdBBNy92y19y6k0C/qA2uWNd+n1YOCmLwP/O3dCCgVON33NKyi+gygw5PXxKpi8
CwA+S7X7rS7vgXhyPAdhWs9dZ0KXfw4F74hn0LnkGSoMxCihmX60tgWAObgVVMUR8pCKwIjJ2yvd
m5AWAdkqr6kbwYCXC0K7fnIf/D6HUITT9fmewJsIo8s/Nk0xc+v8xOstPrZf1BICZJkNbE+dOM/E
qfsReNTKi+rXlCUIXILJTtzKuutstW6vizn+8ziteLkc0rYhKnyHsPgXsgsu4/8xIR4FXXNVtoeb
eb+kv2gfQzDpUAqxap/vjGuH4veK0x87GttOi2yANeiYv/Iw4RWXu3XVJ2GNL+VGbPI5pwPVCauD
+whRQEr97WsAq/g1TFEqAstwyjCokxERd7IwCUJ7HweiRnr+sOKCiL+A7m2SHwnj2sL95uAst1mn
Ug3qSjR53ncY717IoRqUrWcVnViUJ7pMdO0VBPN8i6sa5gGh1AByRBPlMX+Vl1emxfb0GcWebGuq
CtAj2fSgwD0UkCyDb9oP+ZbDX1Fu5yZV25ifGjqYtILYudLJ5pkvT9TVqPCKgmhl3Te8/0edEORt
ZsAkvUhPRLXJgkehF/ySg2g/NRXFZ+bOwvsHli8hqDoKJoQ3SSgCDr4Xws+hjKK4DW2OO0/gk1iY
2Mipk/1+/2TcpPWtcY9UKv/wybtM0eE+Q91PnvYDMp9Llw6CQ2HpcZ1Anf+aPa6hB7L8Pl5TMCrk
nl1ZCtOmZRewBwPRwsbvH0MmwlBb+Pu+BNez4u3Iouf/EaMc7YCCod+Ebay4DAsvP+BMxx0G8AMi
yNeA0IkuyQr2+3CoG4gX/6sqHmhs81zvtz388A3bv9lnfUYBcp8crnDepaNWPv/2hB7oX67jk25z
nf/U8f74EHt5xAqPfnrKifl7yxkg1A1+DLTRQWyFApWLM14Vpl7a9H+iLJi3jQwptcZRIkssJdDw
8nSKrBzRduGN2uHg2X36G9+j1R8QX28s9ER7JhtseuDGasN5HVnRo/sufxhZgey1p7EwRmUjfJgf
Nn2FeF8n51IE6KvnCbDLtrRYdnAXW8/l30kE253cH+K4nXsy4OQlRQIXTRmunVQ1VyQW+uiswuPF
C8VPWk73j43lJ55pjVORoV97WrO1B/BiOVs/3JgpIvvY+kzHY7Frhg2r0BY2qlB+Se7QoKl0GY9z
ZO/za0aq/5PJr9fLxrnn262pbdM143wzEjvS+i0pflc9LZ3shtmSB5vsnqwPLHSNx0rcwQk3VOEe
KiZB0KDA9SPz7NW9AZxBbFQMw8wLIgU3tKXUktthaV942M/f7kRemeAtkfo1j2tJSAPx3ocBPaoG
JfddRLzjZBWRmR2gC7oxP5k0TQhvWadYuUA+27mU+ae4RjQuzHtR8DIJVZJYJo2s5roe55o13+FZ
5V08RS4er9I6xhbF3mrumW36+bLLK1dW69bGTZolXx5xNoJKzRAdwi3960lNsL1vWq9IeOVdLPZ4
Xrbx88hLmznkVbm75APOHdDhzDkOPOlXo5ruBxQiJHe1vdVes1VYQiiJIf8im6gVKqVzlYGNWGlB
VdWW3dgA7iF+FOwEzNqEIWMcqQhdkNBRvcxoHNSto7N/JZzijWTVJfVx/Nuoni6olYjjFEC/IsaL
N0CgZUTQNgNjIDQXvM1fUswNPsoEXwY2DelbxcSpYxLODneIEK53owzT/A4BiJaOpwBXHczdqRjP
KC7Uqdb0KryLzKdFv/BvUlY9fbzHYA6Bjh2cecCp8I0Z9xMymXGiwdt4ptNacPBD5g+or6r9Oi4M
N2LMotxOgbK/4ywbG3VpKIqHRXdHQ7o6anel6ldELTo03h2i+crMHKfyc0BCY4V4tA5NAL8ReDGi
jaDAnfHmtn7CF7a0pcAb8MHGVnHr7n3y8oSXNUrkFB90NvN/i5MpmtDG+KFDU02aUwo0/0CgaLRD
TrC+TbYMVhf1gAYcG36kINIuC1OzvSN7ot7+hdGVbwBvx6l1WX0t6ADWEwNSNtVo/+7fY8N+ioQ1
gb2pjAbE748ifqkS3dNsc9MfQWx/ZD0RS++ge7gCg01/ARGFvpAFzY1Fgo8lwGjKaF8ypIO+VS5U
9xuPBsyW4iQvKh7QarI8abYvztTfvWiI2djYZXBtsrr99iyIs4jZOAQSBjiovCyh7Tc1jQeAUVq3
SbPx8LxWjJz1k/Qe4I/6xFM4oCXZTnn9ba1iskBNWiDPRKPTxgMNbnk+3pDs5IkWgjKE2bcbrfBL
Hg99NXhV9i6/M4VGnQZGBab4bHYnaYKJhWrY0ZSuZTAkaIygF6POwm67eGp2LwmF6mWjYtDZw6C+
IDC+xuVKPelJwbjqZOqWAQVMwQdyHI2MhSSsjRjvgP4O7oTdA9+yBwangjQx8ITUPVEWFS5XVAvP
bMkV0LKevLVorR9CX09xt+ZSjH3S1DHNjOiMCIRcwDECFMa92/EpPQM8AtmISXb8DL/ZU8z5QBeH
fu7WEbTOSzAVYDBxESH4tTDEUrnrHkL2B5YqFYNmMHAXMg12XQWwTxFiIXr+eOu5wM+eSj+JLj5r
Cgfuc19yYyMcgkwbqrE2GAQcB8pSPCmR4C5koIUJW5NUqCgs645i2f7FMvHmpYwgB+i1G9xrHZKQ
LS5hRezP+9MQFb/Zrg4lDie+5wAheWEy8npeC3is4DwLXaayb7WP+zv7VvPtTRmJhcKf6ZUGccOL
95EG+PnxGp3BGXFzhOxqtIQd7uZkdqqIy3wErpDqVOFgFkUz50j0jykv3UU+WrEY9Xu80QhewUZL
CWWFgBHNQzUQ9Fe5gAAuHBNZ3ogMvxs5q4/aYa5NdADoHDJknWwwsHPPjyc5wKzoD7lVjK6zL9iw
DoHUusauc43Y8Xz0dr0vYkvq7y7OdgONXWWqdVBeLkSXGRCGIyC3aRGDH/qPLnmiRXD2JCWwDUtI
HBi62xfElW4/iLgOVFrwf0cL1BLPK97rqYoT9/93pkijgYfwhBRwJ/FLXLZlnpI4OPnNcJpIwSuK
TyHe++TrREEP7qWzGYCI4iwuwYxFMpOjiqegUqIkWAR6Gh2q/xaWcGIHl+OMlJWWdqUyHdZnCacG
CNrSkbKAVmE3xqC3XZGBAqkstoDEy3xnsZhXXn5Lqv1Sc3zg9eJeRNOl1FZ6RNt8EQ0QsaITClTU
PVkudj/+vqhzwOb4oCj0cStH8RDGF9cXgfP2ZovwgLdOMtLBGxd+NKbmY1ZZU5gEzLVfTscNJVmU
lSxGvBoL7vsPLNm9NLxlX/YcDF5U87IP31qHFVtWnGob7ebv/0gX0N6H6Ayikqg/Cn7cWIL1WHOq
Qdo+yIqz3Oh1F50lbwd6c8WgatN1IAfXxYrwhktXYXZ7yBQTaLSVDBKkZDAY2eM+MZPvou5f33Ku
NjjHUS/eTKJ4qi0BaTRJs7JL1cPYFsFImi5DYKt/r57WOZC/NrV7bzUiGKTHVnVfIN9DxPqYJm8h
ceROcdH2PeyrUWHfFmXb9U2ole3Cz8KK47SLukTBKYKTNtwDYiQoIEgcnTE48lZQP1PxZKOVviLh
l6ANdN+3G859+00RDwi+xgmtoMoA1FwaYLTfCV2phTexG8iT74/IqKrNlxtQQO/1TBFoLYL5CON9
fV8jYMPNxeTb1P6Z9Hvacgwyhme12HWBVoZdNF3Ib90boEdFy2QyCnnUtLwaWBsr9K8zfiiL/I+y
L4hBbHaD/YJ+UMg5JvSsIpElcIIHiajtJpLYOpOQlqzvxurCsOmd0j3uORjwh+nCt5K/o49FckAf
DHN0TPd/QTdeww5wiN6o5ZAJyJH15OmtvKsaQzH0y7iCp5+UH/o+Ilwqa7oesVwkzzw6zaSsY6Zh
+GwqAJcg/Alry66oLGirT8Om8PKA3sHiFYm+93enApjPKAtsZ2vemG7gbwxsYEb8Iejj8R+4e6Jr
vkOCCgsUkOtnHlyazMznpLPTxl7x3rpW/EZY+5bdFc/UQ5IhWc0hNxkuqpLBpDNgjzjVkFpBWqSr
Uq+ycFVWApmGRO8+hukF6d+BePLDRd2pO0cwkcjM+PRij+dLFvOjqAky6JcJwUQQD0l3Dw8ErT/M
C7a+Krhpj3x28F4R3nDSgUZCS5xEqCABf/+0cTPxV+QLB1inwjdLFM9cP/Okv9R41uvClYNWQIvr
3czgEv++q+US0UCZleZGz9/FzjtDTzkiw7IPl9zUIQEKTv8zLTNptBtY6FeIXH7V5dJatvXog3wt
7GQAMdcQMzDwQ3PRXEegxPVmGHKqRj6wWkCsV3q1MA2ndpoZm7Bd+3eR9Q3/R4IR2QxhTthyPFag
51fJgvLtTtAsPRpwhQGQJKXH9um/4JcsrF7e+DL/PX+5gGk8uQdLQxILFX4IrFKiJX4FCWyz87Bs
NaHNYKEIkPg09lKVoO9htDyOnyURs69ME0H5G/CI//sXOYGYlPSrg8qijcPeHiBu1n404HlWoWzw
Pw3EK2AfKbM0cu3Dru6pWSxJggwUrFrCUIbKyWPR7CWl8MQYS1ddRuLSiY559Yjwg3/2Lg/wEAAN
wE/rJlH1pAEq4L/E8302cTgnX+NfZkElRDuPLcbCKiMXOcG+LeU+My55P0NjXfEIWrBu/ChkXAhu
WUYZAdHcpC3DniYuckqStrxfXCo80G3lTEmYUJ9nxW6VPZr4fUvOUj/ArVjLxnO83HsCaz39rSGU
2nfbjGFi0dX+lLyXkTapyybtrXQswRHV9qiokRrbHlhrrhlvd/WprmaGLPcw0Menpcrk97s6Wm7z
VxhdIyb6z1/Rk+LX1JVGEzeNiqN4vrfxXGn55j62ogsudjypNgyKn0t4uA25BqHkcMyvqEigKLpt
a6zZ4p6H0z2Gycmmtyu+ziUckkCOFrRqcCk1/BskLpvAsaz1h+SWjNcK0bK5s+32CFi99wEkEVFh
kODDI2eaQbOU9yCZKHRHE331Ov9VAz4bmvlsPlpeiEL9nAx2hzUnaLTyzro3H7JoCiJ1Obf0uie1
UokOw7y2iLCaG9tgbI886Z8T1heeitNR5GQcdWF6DeVzJjrPk5b+nyRnZzvRfpF+0jFqp4fe1UHq
gbLui9xMP7vG7fGSPE2mtfyWZdsjOcJPmaKbjaYczJttyGcHw6sYfN2tVRocqayqjH7mV5C6Rcki
HwGIWZXNuSsM7Y93olLJQedW1pGkooD+/ekoi9NpYtIg6NOXXoASrXP39JlMpYWmrKxHsCWrfxGY
DMCnSbGoViwgSUSood0YKS4tlAvt/SaxHpWRHkmwn+RFKeW/Fsuty8jqyyKQVAHmCRgO5+fEK+rz
uOa46kRh0XnRAkGY3mF7B648AWxFXh2kRQ0HVg3LifaEQD8MH7TWM643LFtehnI2ZyT6I21c/btj
UmsVtpKEDN4+mH8JKxgdIKcsfQBG2kE2pc92/1UUVClvhicQ0MhoxP8ra1dLReLddfMNZXZLaEN1
ee5A+XYqCASheqrwjCr78K6gdXqbydcfdH0xpwRV2W59aMs/PDFpDEoHU2r5scExUmJpyeLECI10
TQk/3VTAmo8iaov5gNxmACAkyg+yE7IMGPm2LZaoyiqeiffRwPVeLse6lFHGWY5PZyKNXd3hiDGE
6RrMGrS7iUiZV+l5X3iLE96T5mwSW5BhhZ3qtiLuLxsNYBBhGmkW7f3pTe6dhRasL0JhK17V+Edx
tYuwmkMxrbLk/K4E636e208a4uJdAPzd+CF6PaWNuhmNJSABQBSQvFRAFbqR9AjxLCywVJPotHvG
z6NWk1g8KXRs+FV/1chx1rEced6yzSBTygadtHK3asYeZ9pWDXzDUh9mxb5qZesGxri+J9U0D2QE
usmnuFEGqxEmXXmDiU44oHGiJpe3P7JIBOSp1hmv/ySg2Jk/PIcsW6RfXGvMPDEzwKb8qMvu3Z47
rM09uMRu2YVxuFiOtkmpO4qTuP/vRLYOT0pZbC9q5DbnzA6Jitshsi1KqTVUH6ml/jK+GTyvwSEv
TxkMOWOQrG0UiPAb8tT7+NjDdA0BbYRB3dBgwjW5I1Pk0LL3fdosjVR5G1JGN1hVOcEWbWR9rw8M
gf3R7pxY2Fp0p1DkbeKEiKTtTWFtYCUUaQ/SAjRe7Mir8o9GaHIuETZ/4xopsvSSA3ao8u1NN+nZ
dtr6lc7phgSKedkpiJCYFauW6bi3n0E4dfb4JiiGDEztTSVsYB5Rl+tMo8UCrQUCBkOo7sYHfXcx
DFtzldMkQz9NL+tPE7x7bEyMdHtgHvGuQR0b7ReMLX+s6RT/wUkRacRR8PMScWVoU+UaxJjNkRZM
Rikzoc8or3ebHqbYz5jxW/CLNVfQc2Hw1fVVG4zv3Zo3Uv5JSRrUheUxZ5/wPjerJuGHTGAF50Ds
XZJxu08MYKB33XFvGRSRXdoiUpq2eJkPH9pmJGjsTYRRJCh5s2M1ApWLoW5JyVeLiPwDqaoLab3g
rq8eK9gtBNMm65FFrnnJcizW29GmAkJnP6Kas6q12wRIn2TyirERNsoaIHu/gz/q9eU3Zk27D8I1
D2WlL5BQkldQthmY4/UU8pIq/kdtx0NMPBEKpZRPyY55oY8seEKvNf7NFFyqB5NB/+clPyoKS3Eo
crBBiLpIyn4dQuFFAe49a+xFsZGvBbudXLt8vleHWHTOWJ/JiXehYqz6Qacyd/XTSjgGiZexChMq
Us+gK5lc4K1kPnhf7EF5rmzRTsV+sD0YC2KKG5o/EduzjeKO89gabUEHEBxC+Vvdl/OS30/5DXxi
zEonxJ69xFOnYfT4zQlHw7h0QtSPFZ0lmuJ5qdrZBv41zjEBL7jO4R/6P8071lsBsHzpIHp4t/DX
qGDe599iS1JrE0sTjBMaEUkOjJa/4OjpK0jjhSZQckKcOimdCE+jPz2fUGBzJQrKnJDPCxS1w/LY
EphWMiFtF4ooCtm+CLCdeD+qn7F86Au3M0T6t19GbkuIJmBMO5ZwcDMo9kFZsjww70oJtzOG69BT
jOXZmgVAKO34ZaSzgpUKhDHg/nFpyM1i8aeNJICWs68oCunTNUryxA0ny1jkjU81bT8rQHi2A3dF
svG6FEXvS23AVVxAYP64Q75mYhIGqfY5y4H6uL6HqP5HenXwPTAfEDmnzQpakBrr1lOt3qwbpXW6
S+HV+r4EoCEgbEeZcEM/CWj94jtYX4v3YxBH/9VLIqcgp/PjpqFsLf9puH5r6umRsbzOv+BMoJ+p
oQhuL5OgE8xUZfipwFBQ1bKVFV/SRDCL3eSN1KrZ4tzSN3zy/PEQOXkghkrScEAJwPrbPY0O1QZG
BOdIjL0IUSELlqZcg4neISxAbVZeNebEdGp5Rj3GunUp9yoQrmOqYFNOEQrxCxq3GoEqffwi8YgD
NAWAGQ7RxnE0wMbG/n+zvtB/6tII2ZkP8CrlfbcfJyXzYzP6oGHAh+6+L6JmpImp10tkCEJ8cRdu
Cytt6Es0+GsTDJk63ZA9uD4ex9Oh0gX78VQOFHUMyd6vI02snYNykyYMV/IiIh0AodnRjrk42JpH
VtMHoaSIYbuGUcNkPogX3Me/yKWWqPa5EyHNcsgkDSbdmuBDeyZplGf97m5OUA3RVPf5qcolV3A5
zoZF0KrIW0TOxkskw8fAuM2NbcYm0QhJeT/+mTs0lU5wUhWSl1zgvQLsK0DxIph/IGzTZm+lavbo
h8bvTfLdACis+Qwnvmv+/o2cAl9skFvCfD91RzEgT8IivN6jDDGYuttiDJXh6Nbf843NJCzyrFrw
dHP7TJY7jUVyxGkqU90vSyqP+u1O8qbvF2L3JpLD/4+r2m/JH2tEbHWpaTJe9nZMASZbFOgY1ouD
fJV3ipMGmFH+vGgbzgGHw20O/qNg7lDetV6wHm/awhyFHR8li3N3JSmQNC8zDEbcOzkD0nW/diTx
VxiV090QI/E8w+yjjhMjQ41jh4HheRQ57HnC39Q/U9r1T0bhgtHhTLVX0GTJWcFZUSkYDDixZsi7
qKzi+QUF7vbTyQ1swzUleSxsjdsiIyi1s2rCQXUJpgGRT2xmV29YJt529jk3RqweGN3d83asfAO7
oYWp+AgroE7zUOA7OykZFv/LRAtkhwBH8IwBLBGNZd/FmF3ageqFo0hK7rWNjGdS+kgqnuoU0wKW
WJaZJzrXL1COIZZdDau/WkVOp5jynHwBQVpNQQ9S8btAgr8kOgD5jnbTgtZqFXWzS7yw86AFfmzf
HCtXWzlvkWhHH7DWG880Okv3bt+orpJkkznH3d8cVj0jrjhOxjJugspEEg7Jk2jR3PSVQyMwYqy/
Uncy6r0zmB8fct8E5A683tqyBHqt7XywVlUJ5XzVIhgy98I5r/9nn7DGgYIW9dqpHXGe21Hlvake
khxRALLhXfmOUIvKj2DDZEBAhOyVv1YX7nviZ3rRh96/NfXY/53H0gka41jlSuUTjEGnePw+BHF+
3u6DVT8Bm1i7Lt1WIwDLQpj6JxSGoIYThDcRaDS0nS3siXb37iYUXUAjlS9GozG31vstS5MkH0/J
aQ5VZyczcc9Eff32mkN++RdrUlC422i+sKzOKBYA+liHur7JefSIWvQqnDu6aFh6mgwf5cG6TGlp
deo4E11Y3Y7Anu8143gF6JPcthmWgjIGWAN5fiQVUSzReF6Y5i4Fdd4rLpaRqV3z/4z16BnAA5IL
VU5XE4Abf1E4hUTdM05obbj4Rp0iE+HlTbFPrNdenwP95pJsbjtM1sq4ZnhUZO1fsCl5TdDpz7+Y
YaehgGc+MpHPtPp3gTKysByVuv7cnPFGF3BsG7PW3vBdakb0KZi5icPEl34ecYmaluBohWiGTDBc
I9jrEIVj/6aUPLN1VyxVoH7eTyWHe7E8opHwq0Uh0S5BwsYAEF3/krEquDkt6US+jsRe2RnBgKd2
oHTn6eOvr+kDGyhTmKixNvT+kBnAI8d2bVS7fENnBvrLAgFkqaN7oxCSpIOfi7h7DYV2g8eOvK8Q
wZunjxlXq375vhZjugNgdK24jItrlXAf5L7XvPf5gmYPvtqg/dl/QZJJAOEWUG7+y3OTs0rQ0bjN
hLiJPvS9bHPt0v6DweFCcirYe8E3mcTeCQb/dNhqK4gW6tJxECzQeWtWdDKy456bcVjUpvLziOHw
RsJsq3beReBSjcqXMG4ipUZX2FgwNcXFW/yk63FYJLwVfncMxO+TxnLvbUwHi72XVw5GC/+E9p6U
oaFJDK4MTuH23PEckta9lRu8yQrl7SP8SeCikkKr/Q1+z8F46aX7mF3B9nxE3r0vwzIPLIlvHL4f
l5U+Rq+xA4jWf+Ui0+DxJKpoa/38W9kSJb1ZgHIs9GEK5he4y9IPhidw7sUEvjWQyYUGaXKNtBp7
wcpQuk9LF2p5NNuofwqTUkM2v1fuSwzfaLsm8zMcuZIkxNNwgrFC2cPxHL8PNUGeF+/0SgQz0AeP
ECEQ9b/9TgOaW6QBiRRdw3vKQplKGcbDmvw8GJHcV8lIJWuoYhmyv5t41H92oniulC0oxC9mt29v
a1DNCjkyjijVJ3lawAlDSHtbeZfTbfXn6lqbvqMXxbCm1GmpulNRBnx+d2JjPBtr/HKDWcuO0z6K
3k2U6HgJTo+7d03Y+rkrOf8C0vzA7YLUi8Saz1psTshiq/nMvEtVPFlI1FjjpPCGVglV0ydxtjmC
sH/0Tk90Pz4aSg7JXpPbWexXr7l3QX0SxgseP2XnGDhSSTvpVwtSIbAcnKzXDi2eZp4vwyidAVzB
+SqgMC3seyjaloGdak8ZGl7eYeMIeHUQGMsUuHSEDRJvP7A26Aoo+5sBGxMBNKEMRFxav34rRZrv
vHubvwHLgtutehAIleDCKFhod3zbfZMY/pQVf+ghO8+9S+n1Av9Zdo+CXkatm5pFSmQOekJpkgUa
HS2mysQsnaPMKzbDUqznRTkFKFx49OunVjOij4rWd1tuD4Itm0zSB5i28uNN0uefC6JiTjURUWWN
w/5x1jDbsa1lJ26doGBhHUIxh7aUSc1xv+URXD8XzbHsNGzJk0anZ25MDJ9ZnVUAT6qN8QoXpSbh
Rvv9P8RsCLcFv6oT1cjH36X3KzPNYdLRbaIcc65mjbCRxMSZzAwMSwKzmfRNLeOFX3f8FvnEhNKL
WPNw3kF8VAvepcsE2b1gbXCk/eTHlQjvYtOqA1auBVwZHwEsv9/949qFQ+RUX9D/3fXHrgwHf/Ug
jyb5o3S+/ltYeSLwBcs64aSQgxlO4BI/vkFazHBdNc+sIiwepPSS2s5sKXTyE9Pk5D1KrjPUzVAx
nZn+fYXWqC8NDqpxgCj3MVamdS7iLzmXzITMbzkpPspuxnhlpmi3nf6f87Y9zBDsp0YMW8Fj0Ot9
p4C8x1dDGqCq2XMFtBW+D0C0ICR5Syuul29ccuHdpqEmugGvrKDeHsvDHdZALFmSUD22cv0T2eGn
jxnUL2QByNVcm+waRt21fyFsURLjX1O2pepS44RTC0ayw7flsUQI6COqfTkNosLApiA59M8XzYAd
Z0FdBAcSDwnncT6jnFCNHxw45Il2m4kbEpejtX5q9AFodjpO0vnNT1Ah9BYFRAhauhF5AcGagzJ1
DiRcS4geVddD1VBiQjBCmPNQRCisbM9NkbmgaTsIZhx2dDbOPsFxa6lnEAolfIg31Sn3ekeZVmjF
L1wlLe9+JDcuxQ+TtYGOwEVQ/KfuusB1mx1g9KBWSTOR+OaP/ISr94v4N1OZJtgJqkf3dmSrHOwc
2Lkf12ebaFmd8LgthbHrR3yK9oRo/4liiwVsY5EPaChHznwXkDeMraZ1E1yso5iP83TsF1JZBJYg
mhSz6Ej8O0jgQWmAmtg+RiohSk04LPnDKAr8Q3OMHvJDEMnu3rFP/9t1uC+t/XLMna79f6/CMMn6
g6knsthplk+zzL8u7UAk+lOFuxLuO7DnpWb9pKyBQpcDg1dTbml9gbUnMkMTRTQA8eZqwm3xaT2p
OPJAoLugc8i//m8osgQdMjcNkCPz/niNDg3Ra/ENNk17NFsOM5IvS3tfKMFHvi1wl6PCvpcMZ1kY
P4Un3ZMJxOPXjgEVxuovxa4+xlVSrNhfYF3QbB+9sUTQ+WTXqQx+nBe9bTJw/pXVVCnJD9j7LPnD
mO/UR1tI8+Do+DwQO5mMo+pAus6K9BRz7sGrTS8k+qjpVqdo70kfzHbOIgKsFJ0ij8uFAik50uR/
djP111MtRNMGrGPrIud05Kt2kiNCBjortqQdngqaIVGYd95bwd5kSBN6JR+H//ZJRMg5egJZCjMy
Xg58TFR31Zq8q/xtMo0hozgMwwAilld8X+t8nv5ZUVEJbMIag39EWs1gViNXL3T6TqVhC4llG/AC
swdSnuOZ7pHLX5tmmgEaQSjCaSFqVR7jmQISTG2d/xqO5RO6fiAqvzGM5/TSCCJk+qezHkVy09fP
rfy9l7obSmVIX7h8wg0Id79HGogSxbJoO1LFHWIUs1wju348zNtENGvkAqFiazXP6XstVPFnrvGh
usqL8id6qKrwMon9Cgz0NPaOqO0+lDlKWja3WdOY7/D4uA1g4VWRsU7qrBpbA6ab/WN+fPRwXKdM
h6Jiol17qDouWRKxuqxLT8SRPEgTMM6bDop2xosD6s+IYGh3XMzMHMYhJJg4ydwZvGS8pqcxpLrc
u/VCpJSpKP4ppjW/NyLaemuBRLdpvp4y4Z9o8lXClNV2YtfvyVOfmPCv2aPVOdwWMw4lGR2En6p+
Rt7TqYAuRCaKYJaty0tle4qrZLY90hIz7O6KmrSafv3h+F1aMXIMW2A4TSyIzdFgKqdHwDGPT3j0
PYztQpfCtViCCB38rOTcMblAEQxZTxxVP6hWuX8YULfMekeH9NHI1nmnV86i4cW9dwFVoNu/ItWn
bmrDpPLgNjJAXEI9LxYLKt6U1mDN6SwFqULSgZdKvADWTcJhbOOgTy3fWcpX6v1S01ApJv1r+Hzy
XxmwunKknr3bxYTXFYH9AKRp7fdrgnW7ib7KoT6dt/ru+xatlI8PUA/z/WQfI+wsNfbQXfUOYRRP
X6nRRiE+3uXzLCRMqo+nCofhnhFyvVaMdOdU5d0F2cBvUuWwBgDAS+fcfsfxoXXg0cXaNxIZvPgX
yYkPt06LtmANpdG3oyuK/YmWdrbI7fcYKiNrblzMQtiy10NqMGYPVHFfYVIk7UwCKkMonwisXilm
Juqa0MnVLUI7x6MAWiHXPpoDZpeGj5h55VWwEfJ72ngipwWNxKuzXM118xOnb0rdJluma0IrnoAv
Gi4x4fJnHWts7MgcfSgjBMlG11h0A5Eoar0myoDf1emqrkKLOohgQuiAknhRSxdeDXg/nPqWrgw6
f8mTDS5rkTTMIAiWwiXwE25QtmDkc6/75+SG3a/0kd/6T4cB7sPDb4HHdhRT+txg0NvJ9+3M22ay
grQT40n1ArQo238/B+VySXt7Bvpi4WP3kiOx689pwYuOLgLJwSV7RuXfyKBXdJqEZj2a9P9D5Nqx
LXDQ2XB4YxM5mwdEU8SWv7+eet46LxRNe8TFxdTgUq+2CSzgguOFqOVEdhakqPIc5QAjl4COOA4q
mXhCUkoLlicZGUqdxT5wq82H95UVpx6BiE160BaLKfhlqMEc9mr3HXGie+WYUS+a6b6WDzOjSz2X
rGebi86vyc+C0puj+jmG5NrPqYDKs0M3lGGrHTHQSdIeRygzBHM5MN33GCM/n0NB2+eLvoXJMqwT
+zlX9nlzPjSonP9zV4ZYaTAmeJ98dVz9Z3CIxBKrQUzd9+bprilH6PdyD/PYGygI6JeKI/XuCeHc
O9x6z1ceoEyvXF2WHQuYGoruoUUG9yct0IpYnfxzUThGHQxUZXxA1XReza1/PsXpd0IeApqglmjK
j2dg7Md5AgRutI10jvxQENxzF7oeugR2iEu04Vp3bAqeFNShvFoYqnsr6CPWPHkVRQ+MIwwxK7mS
47u4eboKOdsjydicImsygskYob6YFIctSbb6JI9pjeZX2CcVMxyJGLpelO5LCw3A+Z/CR6k8or7a
d6muK+iLSQg3Hm5AHtC886KDCEOi74yKjQnNQbgIA1eZwRAeUtUqH6eJPQ8fvF8bG/KLjSHGoAMj
c3zXSLyho7O4gmvuRd0Kh5jchJjjQNB2Bdxfac3X+8BOE5SeD9BAJcvvX9tBSq5Dna1P1RxXEZY4
G1zcqAuXeSE0M1X9CpKfjdtZT3VAL+6z/LsofMIneAbz9zqdiXFPG7ZzLcrmUifzNi+ys9Gw+AbT
LU8ycUFJ2BWzTBCIojMzbfAS1hMHomnO1yVrl0SGMsoG1DmIQCbpp2mfYPGoBSJiEwR/BO5CXz8p
fPWGNcziYH2FquqidWr9BTB/8gm20Q+l5VJUj55xcNOEHYrS72StrwHdgCVWu8FSU2L+38OtOewE
779WEi4rIP2bI1DOdkJgQ331bRDASjz4h54/ErtJwQWNQWdY7shjHgTc791tQlgfLasd3OwhMSVT
g8AEHAcQNbgoc4L3BX9ZtWr1UAlOST02xQQHVlLD7d3Jj3pd6i8Wjb3XBs3MCX8c1HhITUXtqWYT
KsfqWLMex/L1nQeJZTC8ladAPzo99kzoEWHmolV7tUewUA2dwDEqeAIA1rKBq279Hw3rUUZchmcX
+NKY0oxQkVHd7NjGmoMpIQWxCaE7ROH4IRUixNu9fwFrl7mOJTgRTuQr0Lm+nQ5PF2oeuBsafOvx
KYxswiwntFwerMkoKU1sXjx1w1981C9D79DhW0Yofs8PyyfhOoKfG/PRYzS+uITcmQC5grBBz+cr
2J011ZGciT8g3fQY+CwjPTnMBTcmCqGBMmjX1jkTEkguFTbfqh5BPkwoAaN2nwabFXlIe1Jal0Lc
P3GcLA9HgsssOo8/VrbBGBOBUmNQPevNyCAADza0/nylMgmDTeQiHDHanf1aJwh+NL9loy0S0EwF
gkLBGrhJ+T0eGiB6X9zKSzgSxKASy5hk5r39+VwJnJwaHJJB4x6CSagOud9i8z99kfTdIFQNgQX7
nhtiKZDOKw8u5xyMiuXSLqwj5jVbXBLhh6OQl6056gEAuHqs2GIEz1UEdcV/5QdC34PWHYisrmcD
+5nCrXIV3kXtnOj7Lh/R7mYHAfWpGXIbqwovkErEZtJz8ecPBQDu4CVPi/P7eo9wSBQm/B2HnfFe
DJA26q88JdMjOi9P4kLrXb3soWBdQpDy4/NmxZh+9jBKJwJZ+00+z2nAxJADWOpDPO7hpy5WcmOK
Z5PMBB2EbZhCPiHcfastpXx+JYdFefuHFNCMXtB9dVdYPKnxXb5DyTgmTn8/32utwXFS04gwmSAJ
bVxguIHCBKbGaoh6HrE1hovy6W3qzvCb3dybp+AU/4OMV60aOGmxCzesPfZ3VKRqGSOBekyUgYGw
QnwCK94iusa+C4TBjnS1b9TLYCJ9PLcpKtDp1jwiY4N+1ZF8GpufzWrh+EbtWBa+q20eghlIb33y
bJpWnv086a0ofFct4PDybeNHA3FgkoXIc4pLiKTS3hY/PcPKvbKAru08trvAgnP1ln7/O1ReJyDA
bpmF3rpORTuL5MOdIux8GA07g9iFfOCh9gomw572TMpb3RK7b8wn5s78j+EnS1jlV3k8s4u0mw/T
hAGKny3GJmTXPdui8kL5sji+K6cSCNy5UlLq12A1YMv5YNbYZ8otMM4DhNS7fwl63CCA+lds4IBi
MsTZRL9Z5UoZDu+rlJQTYQXBm1ZPd7DSg8gqJbXHMWuXaY13Fz0DnENfoCWFcU9az6Itea13YWjR
K4e1crb7ITLp10+dvhSQpXhm5Tw4xEx5EdpWt1+AxX17Aw1imqoF/oO1PqIlL1jLhbWGjN670OUf
BKoYR8YhX8CbvLfC6fHlM6fE4YRHgDjZvbVwH9c+cm50dzgQMWeTm+NK11nb6jiFlwzMPo4fvotg
+4XsP3NozNmekKwIu5pITiKJlJdO2WLsBgNMWSXD7LWgtAc2kte3gYl6+SpgqvFtLWNxs9guk3kK
2d5VXBoZgF9YPl2RfOStkOtDloITCKJJ/3VfYaFqtkhobQyisr0CzuJeEAjEUkmMvvJDsktXUYf/
yweGLCB7E/Of06Sti9M6F9qI1FIT77tM82qomuXZ5t9Ej6qCKqH1zUHcVAcnYzWSI12LsVjjhiNc
pot2dQE1IWblI++Cj7ScSu8ruMvOdDdyAwWAvUFRLH/8xA4WJB+1mD9JzXYgTNwEbBXQM0leLfk1
3xQp4BAlXsRjPqphFegqpWqn0zaQgGcHmrbr6u3oh14xSvECDPGvHJSmiRIlJ55O0xUuLblk4qWa
CQ+M0DmE0mmuIQD8YJPEH6oc+CLdnmuTM1j/JCXKSkc9OnFaqgLyyelxNbatSrtuRPa88Jk5QuFU
nlMEejiCzrx7Be48de6qeyDvm46gEut2rPauhM8s0NAqhwI7A1iexuK0AGKv/RkRSJ4ZbRBiG42w
VuOXBSbdrMQDsYGsAITFkjXNFvqONXhseIvLbcFVFkcBzjSECagodPWU2N+EZYCUG2J9IV0dCslU
qE21DOE/R07hdEdl8/bJA5kCQwq4lvMDeBZkWVNS8IQB9lnscV141rzF2S1Qlj4sdfja7tYRXBud
sY/5fkT/JigCkmaEQyNawrp4R53Gqlt6O3kzgf3TKntI28NTS6f5t0t2NNWxYBAyESvXORL39Jbn
14PZvC39VzfU8EayqDVAvNOai3vn6G/HG1AbTUZwMafzeKG4jCs5Z21+gpQ5062Bm0C/jyiPjMY/
/6JSvbRlXB0MIB6OLPpOamkTZydF9PFtEUz0EceaRqhhFZJROCKBa44Rw2vMmTOeqsa1SI4p0pRx
UrAl9XDQurcpArWtUpEQ0KqKvjz84G8a3gYd0JSnk71NSgqHXE02GSIr5ByNvR0wTUHeXFau+0is
95Y5xRtMu6+5zOjs/BSMFPL85237/CK3f+Ky7DYNuGplsiAdesuamiQxlnbf6P1CLTcCfgNCXI62
JHpUE32to8ZuUbmXxbFN6vgpIMFu/EyiS3N9UmFn7B6G1Ype3rzKHB7DWUTwIw8u8ZrUHZz7nJQ8
LODjFgn/DDbkMQu4EEv+ddA8ct/b/FyNFW2KJ2otSKB5bRfgGkcIUjsOkZccfxEqWnZyIRZ13iTU
w1ZktuDlpyEo2gKBFZddygY7h+fRHWvaKcgJf2OqrQr0G44/INVLXskU0GNqQ57+YDLiRAxq6t+9
lGM2f1VS2uMaxeIzOUhPvKw0f0Gi+k6KrlfcWLs1YgryVzu+4Qcz9L+ALf6fI1cZXDuy03+AQhGk
MqjaxkOlGwsriYocM7xsaaWCfPae9f9fXhhF5oUqfvuvNAE2T9NP2CfIBiW46ekaat1lqGH5q47v
lyrEbhrL/Yaiv/DQWYHZgDmogsehPnm+FynvO7tOR2iIJfLFWkpFi21ZofNqcG2XE9/VYPoUXRIj
o/fpvGFrNTU/V/dvnb93Jw5NGz+g8kcuy28HQc27JMX3O/UmAIjtLFE3ZtythmXg7gO3n1jdWuLg
O5anvU/97LsuqpG2BbMlD9CNW0ngnk2Lp5ahzpIM9Np9fLj7CLUl4yIv/33k8SWKzSiHOI/DAnie
L5NnzVEWXydPTPc1MNNjoUimbj6GIc6NMuD3N/ULlfnI9yRZ8jJfhLCJUSVmuGk4j+qvwQsEPl4m
LlafgEyCtAWf+H9qkH2KidG6MTSr/+LfzxJugXYrkYc6VEsrVjBX4lp05PZEhR0nIzccWGOzOlk9
MaMkX1u8AL1aDdCFfh9t7cJ5XBXZWiccECGQvlHZCKQpcVMFxoq/YGAX7NSYe1KSVcm5HnCPQ2j2
uH7IZZZ6HSTm0vw5lbhRf7Eng91x1NFrQzQ94nkGowWmxciQDlrOhXljznMuHhmNb3DmsAxsbg5X
2lAsLCIKWVZT6mW7akRZwT+gTxENLMVcw1gReUvEYqzRJ1zBhZqt703VgKrv9g6bvVvbK2ud4Uk8
F9UJ/k2LD/ZA1cwUwwGYJpTz1C3WbKvCSNy7WwwPUN/MdN5RzI8yfUDId10zo+ftsSPgOnDBizNy
nuS4K57Wm+KY2kOJOXTckau78jR84e9rjEqh6zSFYkDFSfsKLUUa2ya7VXg1+1Ewaq64cD4DhX4C
grCSMU3SOpCdCoHN+ediZbwmYeAGRIsGdYNdke6WFjBny31lOskrC3J7tXoqCtYH48KQm2bMKGqB
dy/ytnOrPGNN1K/TtUly70XQ15UC3kEJJ4ikYqkVQfizAbp6yvVrTaHlhqifXJFG8SKSsV+4IklU
W9jXpGGLAdMw3OJTCYqA/EM9BMukIne5tm1U7/4+Z7aDH7N6TKAi1g1pCN2YJlGkRVP4ybz0+pVe
blzYMwImD69k3Ee27NthwWPUpxNdEyRxHUtH8tntrx+YzOC6Y07qOozNmf7xxJEIMRT8c86XoW/B
pJ5iKCW6k3RV/XWj+dxxUxdMu3K1pQ9VrqASeZogblQoS4X8a+g7XK7LqZ1wN1uLi5hiEExoDNm1
x1NVkR4vuILzyYTPRgJ5RGxJ75Mv86dEeu8QD63J4Ub0W08lHRsS32d8MFFJrghymq8Kukz7C8RW
zmGtofcq4WpXtDgiYbT/oCnVw0f/u4MY5SNtev1VMqfs8M/t7DNk2kfRF1/08NOMH5+SMpxcgqRw
8kVGE9dzMi6dbX8YRICUHHzI7j1/3Bu55egmBvz9g/6G4YNiFoNvPd9peWDysZRP1oLtJub0j242
NzfW97hG4BStzw9pF/aQl5vQcgplznoddQH2EkWO43M6O6gpDZi0jKhj9CaVTrtzfuYfR0hqBl3K
jkKwZQhJg9TX/qGYFtfQXZJL44I5dxC+6RRYR2yFqh4iMHZAmZwDTkHlK91vjDMsjNTcfUzAWwyr
O/6NTN7GM898+gjYx1Cx/42oZ2ggsRHdprnPZzkPTwjtnm7p0PGqdcmokAIrDo94R4z1TQVoRCOV
puzV9BTYTlNpnSvOnQMCDuyHRBMo4Ogoshr6eRBr7H/uoqa6J3niDGK3/JwqEaHMRDtVlmVWL/nX
SIgeaXUVaSlMVuYoJDYSTEG1311kOquCLk31mBuefRzykf09w5Z7EtSx9T9EiZZ4hgJTI9QeWuYl
k9AHNsidkjOlkMJ3Rm2duATmdWV/TptpkY8ti7r7bayhJb48sPbUjMHvSvFF1k7GXLY+I3hXN39V
yvX4Rhp2bxt7KFZq9zby43fqaWnPXONsJnrU8y+ums5annE3dRuJpQCoT6yC1qOrpfz5HWGQJvN/
YIMa2/UDBnjY11CuxE7IDusJKx5GbIlirYTqcFXOXpRi/Lvu2NlSX1kvLgC5T24yqUudpTjnpJ2r
iQgU2AsqIarLw4mP7nYaKf3+gg13T2dY4RPT0WHmTVCtY/sqcmn1Bvq6UstMuiFhaRfjAIvdFNZL
d6dGOlkqMImM7CKBGff5YRuUy/nER3FF0OYJeT9SxpztZga9Pu6oSvQePdRT5r+DuATawXQDgTsc
CB6Yu9JKpOjZaX9uZ59orUOja3Zd9AhJ2DHKkFzCLyGYKFC50oTLlB5F/Hw3v4+hx1mRxamEOGpo
02+UGvH5cHuHmZMMj9da/dGwAqwKGXO61Vhq1OI6vNCRwTVP2/X4trJto9HoRiV8JkkL5DhYM+Af
BvlCRDHdEglTe1fXGPxn5xsThAdZVG7zcWxc8R6sqUzn8bfkxlR0y76IzhT64m0nqB55GGLmGc6j
FzxUpWlUc7zOJgglJ7B8FPvcbEjdwwc7fBKRqkAlzkOLXDk96OM+K18pBlpJdgXQlFASDKoJB6/9
CurDY9kugIcZFbrvpW6UtKpgCRzVnaRRfawZX/SUQYI7m1XKMdMTebWI2wIYm/luMfqf7LoNurNE
K6BF1UcZJv6CgWFmgIvoWMmBRlwFHHI24NzyS0frbnKbd7SZPFpUbC+8pHCJInLJri/uS2piyyuk
mAzil+EUH+QgD1ZM8vywqVC0a23VMY5cFn/t7iNakuojbMONV2WfqLJyvsLkLsobihmLUd670/Bf
A1Gq2lSXPMLS97PEcRvZLRBYYbZN2G2fxf2+WqNnyqm//gSQHKeFS8C+5jU4cei8caLq8gJ1mFXi
WoGBiTxeaoNrpDs8MPDDgWbJ+cKs9GBpOFqzybWb+J6olFjCtO1SGgJ0R5M+k0x2eaCxCC5FU854
O7muZyBqZ8vZlKSm2HHWgHBTWD/jhlRE3z1RsNJSJZLBAMjI71ujSJh3r0XukS3OJbm+d01WhMkY
dj/Sn/9ICMiX962lNtysTQTKORLmudzXZKPFkLhRabkyepOwN2yzkDIWmgCpkFotb9eRxN/9MwZB
BaSxPkwLuxsDFPdcupG8PiNwuiE6ooLFrjG5b+1DVzTaHf8M54/0OTScKIPLvk4sro7U3/n8YgXB
tVcwzI7IxHDHOvgC5vmlCf8ZlflUeDX3DWQNWqrPPHO0At2MpdtTLBDYx3I1YMGbt2suU0L6qr6J
q90wPW3VqfCaBk1mBZck6q4jg4H+LRQ0WEyWQmOEt8IGPLgJilyX05XIj/RiCcgO6HwPl2YOPhCz
NDtVJaRf6nYHYKqRQUXkdwptb3BsJtFgFRAspu3Fea78Yh7zsRzK9faSG2tFJzbOjoon0UH9dvQ8
roihZolW1R3Dv+gubnLXRu/AFdAQwRR2nvC+ZvrN/pjCwGdd2m0MLyKfQJOcRD3jeXxRyBrt/mvE
NJYkJ4D8mBB8zpwdG8fk+fCDbU3EDk816DY/rrA1oQP38DVjE6CiH70fsZfxYmzBPughWjVO0nrN
K04dys01TIO+V46ksvyYYDJiDNT/zu8QUiDUoTjSVUNx5axPO/KEe/pT75q9TW+ORKJjaMx7nr2p
2Ff2fAaL2rUJnvZaQ5mvfqy0IVV8BjW2+l2EX2QCXptpsWQV9pWsVgqKklc2NDO1luA37NtugH2j
AJZw15mWyvuJEz6DPcjYa0QdlNpgj4YcT0sEJto29kC6ZxJmA5UU5uX8M0Gk6giNSQsEb17toVd/
Lg87HA6hIShM3aSVRGf5iNsAaS1EHhUhK855JNexJvquEs33cs69w/vRq85VNapeAN0RG4LmriF4
7r2taXhc5mbNg+Typ5hVoXZS7PXc3JBuj16ziEEdXjmF9CKWyGJMBhgYB6R5fz9Zo0hfVaNg0YAo
N0EVlnvu6W9gVU4BzSqrhwb6Z6xjgLLhTyVpWEgmQZnnLuxg12ShinoVEygHSqW2YRownkYIBjGq
kE9sJMmU7OPAesrtcidKP2H/1ZUB8lNIoRwNEmyygZO7+yjkdoS+WvA/JVs7UQPRekmnw+L0RXXr
+hCMDj/dnY9abUAly+P2zsUXJsrqfMjEaheQAQmHE2ZVBVGwXG5SNpueC97mgtw/++Q7mVoBekdJ
DPPIi8G6KNpmA6HBy7cWZV70dZgX+MSuUrjtlg4zcA3+hJ6WtV9QKWWBqhlGwKtWJkZRybBx484y
44gJNhmWIeIwTr1thVEvy5OyMxtuh8/QgBP0U9ltil6AAKnBQ4wPHdXR+4htZObUJSTwQAHAq7wI
nI+9o0Zt3bNycyW5fmY4Q5dtp/WCjRtMx5CP39A8JFtfgmxAZMVrK+4BtjqCm1vAO9xhUBe+pcQY
3WIBHSlmuW/pRSJFwSEyrSu0CUHdY+uG8WT934oyuSs6BjAWjOzvu/8yikSfkgs6GHsucRJRPje1
VB5ixBY3w6joEndbZ8B/BUMT3hbslGw8P6eRyTlfV2kmz4vg8ac7dIYygm2k/HV1jttTukFCv7+P
4FNIAO0yggJYnHy/9vyFMrf5DLhh/jjv8blwHGjwemtax94AAeuebozaQr78W2y+iYaM9JMQNEjb
Osr3zkfjYUgiXwa54tNyurCm1u3gkQZAdiYlvXgITRVXyxU7zqMSyTcM8shOcdvni03jdxVe3HGR
2zCMp/M5tAcQjeDELsXrTr8azEag0SvPKwODJ3xdRwF8CtgzV3T7WAWM0LFxzkm07CiPuwE+WLP8
MPgjPMF901/id3msD2XWo9RDxixO9ONKEMX4TmbjSdbOC9WnfZ5uEkxUkVfYROJb8Kmlee9DQz6C
1nmzNo2sqPkHG2jN+e3IzQ1cvdeycaomAvp8QORYaZc+v0+aD3GbLxDWwFFeIuS/IJ5HwJ2ID3mG
u1uvHih6GipIEdH3HgEhKj6AG57VrAXxohKrKw44Pe1YYzi8+G6UWPOXsNJcfTv/FRhf4lsRATnv
xHxps+4OWazqDKCjyV8RzIz4rh/tk2SwrdEjKlB2tx28/oYVwdYQ11KV87FIl2VMZR2LjeU4OzKl
p8iJYh2aPIYVYiV3HrrNBRpQxmhQm23fkwnQqqfOpqSdUjXCCbwpI5vuy2mHXcMEqvQXkVNJRt3u
2AtPSNYqQZiqGkE23rOxEBSd1W9kaOnDjIU1XCc2KWmhp/IuRxm0oHBsgCWbJzPuVoN04YI4jI3W
wn91RKkWwmI4ufHiJN2Zf5k0bvsvnn+UvjEXoaK3ZDJyHsX/25dp9CyCgygjPAxG0fYFJmYG8Leo
MwQc6V75uUfeqvco8bD4yBLsiT5swv7gE6/pvjKA3TraaKoKTacsi4UC4QTaLGJ6aAy+cVm4rXZK
P0p5LYMXqI+c3b+M8VyRMrxF8QXVdqaW/Sho48qLPxVlJO2RSEtoUj383S3c99qrmXQPfrKfOz0A
yHYFzvbGvIB+fD0ORjeWyqX/t3eUUTh5v5OMW7MMwI+8lbkalS7ThAYG42VY0qY+qA8lATqfLoux
whmBknfvuorcFyANIX8GHAEdqOXVeT7rWf0NGy0EcCiZ6zlCHqtEwHylrrvuS2z77lLs3sbqXg2J
G+Na0sw4XjoSBp3TEj7goYB9bA1wSck52CwQ87L+oCTf5lQXKyhonFAjrl7Wc0kd+naM/LYWdJtj
mdUX0e9+jrUj0G2rJ1G7LY9+yBjS45KGYXNLMpYsFdjgBbfN3bjWMqkXVY86v18QHD0GOra4znZO
RFm4Ll/9Y5UezGBQ4lIQLFD8C3NnCafaAQ33Meoow9/JrHEY98FJuHc5YRmSShHTafV0iZtr0ZuP
BoXTkr1FsZjcNO0GGVZ3R99aX8nvKVm7ILvUaT1eRq1b15AJRb/aLM/lnDKPtKOt4NHeioXK2kMK
W47m814wCUzqINZttAKiLz8wIJhzQRfftKYEgqp+8SkY16dUOSyFM00aSx9BsmO9fb1yH6Zt97CW
1dyhurWw/4QXb6e5xr+tqokBOa807tyxeQzDQ25GFHbDq0s7Y3Ggm1k1R7fODxNxZFvQ0o/Wgmu8
6aH+XxiSmRdgKNC66b/vuDM8pVKu8hfUl82o1w+c3Co4GT9KYjg6BV8ErsqJPGfMgYfFKOquqeMu
GWHu45293dpPRf04uxlXNppMLeUfD6v/JSSq9TJeMne7DfZF3pavuSw/uz5dmFjQRSQzc3UU6885
RQlaXg+0u6g8S/MnU8/uL5LuYyAf8WE8NmEYkAK97lr3Y34V6FkFv53MIaIT4Zg97I6X4OsuqOEu
Gq4tWGS6L+jTgcu2BqhMKMvj6y92AjpyLe0RiQmxCdKDAVVe8tp0JByuFvppz/XChxYVQsuv2UkT
Kjp9pMBEIEpaBYllgP8YxK07M4EX6KgOmYxeKeQ7gCeO5KU38APU3gHVAHqPsYslMZpdV4g+haL+
S50uLeW+D/++EU8m9G6pTJ5SsjeV+qy00PtJWI8aofe2oktA/4jeoU+KrhJ0ac/oVRY2pJXGHROt
pVB5aVp6Nh/v5qnzYjvs03gzKBWU8lROFfA1xpS7EI23P4adPstd4XxH/1zL9zhu9IoDZJf47DS8
N7+GmFdok8370QpR+LiSafoJBjw9BVXo+KOcp4yu/dV8HFnnTRplfll0vK6gLbR/36uzaxye3VSQ
tRD+/hrXpYKzJNLoYWPgnLlA6COHFkph6mdbaMjZa1gtOocJD4+jwAIlvZT7hLbP3m+XkAcKnVam
J/2I/C5phwhVQSZIEJx17T9a3jO2tHcB3xFfvhk4QN04jRSXTdjpGzJG4op0qi9gtO6CMRgnmN9i
KSEm0b5XIWXK06mp6z21Y15a0OFOBDmpLDBHlsxlu687Bq6R9lj5TYZWxtXYEFDTPLjIbgX7NiMi
sYlmYs8VARFfHjD8xqpPpDqNBjzMFI1VvIq2p83NNUEVqNW6bOHDjSRaUPO6r8ylD7sSfqTmcBUo
JvuWsosqBeIOZb//RIwMHQpcrDDoRFvJNxvIUEareZGh/0zTHkyJVPy1QndxqectwR5v8auIDU/l
VuvGqnNcNkwREfhAzYrEFE3OzomI4jXVjFXg4OTVym66NTQrHYzoSn1NsePood9TWxcPJ4/sjA5Y
+gLBhZ9qvO1HsETR4yZMYaAqLrtfGxcj2R1Ma/5jRfZRTcIQL8lSbHgTKOVHXkEYAwd3sjLbxMex
2qyxm5lVnPcBjsvHGX3TkjVPhkMhliuTNa7ZW2lik/vgX73mBP3202uXW//f0I3ubuZc5r2FCSxN
o/rzdoibeSuVHK7gMRxxtc/bUQsIx+qMonbZNUAWUFxQa8y41SZOAolc8An87M/JaFLd+ImmrEPa
biZXHGBRBjGqpJimgFyD6azUCCtVr9AGEtZPk9owjS5ltBkHOVGYQONfVMhz7kR+FDVvwn6JaqWP
s5n7rpcmtmXoNl3sq9KzdivwM6ZHxAXiD+7Q23Ilbgj7CXamojYyDRoofjSwO/PfsZvpl0d4+DTQ
SS+VQOTDT6yFFViSINayfcYxlO9VZQLetuebwIpOfQfWc+P8LDNZ1HiUoCDvxUz5PXQhkGX5EUUC
FCW2xkTKBtbeLT5XtDf5A+W5dw5co9q1BA+O7xNTnGyD4YlOSPum6xIqVVx2rV8ZgF6fY1Pf8M0G
0yWGMbFsRPWMAan2OPXkJUsu2rRdu99817+NVl43QK1SJj7Mo59RLFTeSgbsmF+MCQ5ITDclCC2R
KrKF5mdjQkN9wZyo5Kkix3UVu6SQPMLT6rIhRaLi++7ZXJ8YPrGpcnwGevp+cjS5W0mPj/8jmNxy
HOh0VMfNdueVHEBHRh1UK2/ATAvJVja5Pi4vF91YPM5VElLC722H+iNe3564TQeL7XHgAbX1WBRo
sHVK2BuNEQVyjV92xZrVDYABJvgg6wYw6EyiPcvBu9MnKIEMaVXcA/g2Jcvbs5zMMPfAZGBJr5ff
gjnlPMuYq9jiboSyD3BW/V0Cj9cF+wcWUCMyKybTdVgqd7C7ZcC2+dCnaU+e1bze0AHzkARQOoyg
nw5WADWK9AMicPoC5uskds7P1+sAxNVe/n2eLZB6Og+32Yu+PBC+f1kUSp+AV0c0nbZYjKNZ7e0z
PXdDAA12H7u5eh0c9Ld2wP5MZqiezSbjb6iCKCt+v9AmdS0SmuaCKRk3IW8pE6hLOWo3Pn8bJWve
7vKVM8iI1WlJkPurgk/DyaF8AbG/WH6jvKQcB9qeQ1KdN0svtNqspmwaeGOKBRzX3fxQHqL5vjAw
rgdwCnNZ94/tXF6YWLh2MLVbqs19h2p/Yvl8YawNapyl9QjtckYlbnjblsI1LfRNgarvkscHO6Qv
K2uiaBq3i5qxt6/qxHxoNsjlHeodE/aF/zcsLMOJLcUYW/yu92xzge5PDFS8hQIpCqwufH9wJUTm
SYT7xpJFJIcElv1GrIGf7blm6+/QEgQwaSPTe5mZQj5t0EPxF4dBEfHeMLbxQglmZboJ36Qpr1Nn
l2XsheQugBXAbUrmVpkdDfZaC8n/BuLMdWA13sqshEeyXilMDNKSrXAWfEJf/8UZ07syQTP3oeBs
PeUFcj+H4ViGuNFA8Lndfp76CHUBbMhpvL/7WXxwqfhYsuGHd7AQOWT8xTtzUcbUKmjiQZHQQNuW
TPpEO0c8vYb6HXsgHXB6bJBzeE0bwjWmr3yR7S5mOulZDSeoxkBRnvwRT8YPo2sagtuCV4UEuGe2
dbJiKmPuKvWdLmOuwFpEJdscOOvbdz55jMLRjMhb0KWf1d71jJvrDaHkiGP5YoexpP2dbrkMoHk/
62M8BnHfJXWHxDqVOR3+6NfR8bWAmvhm+JKaBWSbaszJeL0/qehTlduIlIIIkh1wqkVtp7d88+NC
7RdcTlE5Lmabpcj4+Q3aCUAxAK5J3Z+kSJKcv0RzYms18F0mYInmImIlbmx4tCAjEPq4Et5dPEEF
C/D14AFyoxZMJpIf7Y1oFHs1Vs25I1euG6w15SOPgdXjz7yRD8UYvjlbVN7s2VhNsAt4/YSFasw+
p4Q6Trm8cBK7umOOUxxHjQQn4QvnaROKpLwyDmQc7t2nwXULyO7xjg62f74b0e8JPaT2vkAYhmhG
f93Yv564HjBxH2gYyhEuJ0/4w7CLJ/z8djtGY46hoE9HoZPqT0PCNxVCcPrtAlHcoJs2LUe+OMka
Un3Q2U8pJKcqWF8esjwIcqzRoMc79LjdeJOVnD6qM+amSTTbQK09DilKiYYSBXpLlqolLx7g1qVg
R/1gmPpJc057gKIZjHDKgWLJbugrmY6i9BPuGO/vAy+XwFk1z3xO0dlAPHmMSlwjWMmCjjZMfZHy
A+t4pvPl71br/QOu9L7v1nPkCh4Fa7oRzwL/Pw1BFG9zS1LyaiZ+UHKVPZ51lq48iFrhXoubroCM
NrhpJE9BjI7Xbu05yEYJWU8wSN8mZrCptcuuCAr1QxVvwIJ4Ms9WBlgF8JJpi9n2mA2geE/eGcCW
+ZOQCUOn+o4dlOGzvcY/0epK5/b1Klc4cGHKXk5ysdk/Jg9kvEsRzBDrVFLWqKpseMhSZ6oyaCkt
cAQRjsciO0kuINoInTZNzEg8eJ65aF+uGUf8DykfxQCuohP3yeXjUHuF191bUBqlx+jC7s5/cZML
Gmqg4EkVmqWVncga2OVVCNv3qdT/UH6m1LTR9b5FoyVSdGERNwD/O4Bt83TB6DttzCOE4xP7PEHC
14VrMeLPB6ZLOub65xfbh1Yalv1FcSOlrb7ERwg6rpIzHW+IQDyp+BBGTilL2HDKVTPKM06ZI8uX
VGvDJRm/MCkgLE1nIwHcXrPUHDvLn0tRwsYMzKCysuAse+wLBgPxi+CvjXRHBMEO2FdbXU7RvS5u
tzuLS2B119vNjilkyY1AIlIAJfVMB6DibJD+tc7zHmACJ4GivVfcV/jFOjRkS5kj8kG7GjbA3bvW
h2xGDNCf/2tPv5iwmhUj4CSMUljNxwODVBkLg5xBEhrmlW1rcSmxzyXVL52Ic13aoRYyObAQ85qQ
SDuiQW4Vb4+7D1OMdL0hggBgqQUkzAggAEhWJx3VoO/uQvoELTyFNHk7eJgEzNRLoeqZqJr4Sm9z
fuL77AJfAJ+0qUVR7bZnQtoBpQD2vK7/qHmxCAwhekRqFXIiVreKgBz/Iu3xq5/+sT4TOXj5/O8b
80yqEF54HOmG4UqUylN8VUaIX3M8lK3KPEDb55Rluh9VzJR4EcC8+vW97hFaWlOHOa8UcuP6mL2b
Ng4S5vKmFdUp4LUhr/SbWDQx/Y0zH2aDGdKz220t4bIlh6iUXEfiCNnVXbBsRx2JILDlxUDAEVms
cZc4c8NXBSKCdSgPB/8+yzeJzkhHcfpbwWwgYsgHyeMBxnTmDEMe8JYLbRXgovK8JptgFTADOapR
C3LBjeSJgGTuhhfPtdlTMeRo10gExdNKBTX5O+SodSnUAOu7HWp/PoRqpfbaCC8CstYdfmwq4Tj+
9xluOCExs7GdYqIJ7TFJVNCbK/0MkUlIejFDNJgMD25OJX97nELV8ym9ul9W6A9ikx96/r34WrUw
a0wMX5/LCAzzBXgDds5OSaMaBcTdHE143x2qJJA0Rl+FV3LucpmOAH/qI8FdI0ov8v6FPTPfrtDP
Z3Rwe1plfNy0qXB8KSrXqvunV4xJJM0f4eH5dQRiCGOFj4imzPl9N2opHjeBFPoUkdMsusm1GyUv
l0jWz3KBloFnEno8lEeFZjhJLErWD4EGdY+53Fi1UB4Q4PUPA7h9lSqN3Uio/UCpGb70mJM7bR6Q
HIy/HXpDJ1w733tzzGMlYZgEHNoyiK6qQyK/d1+jQ7v6W+OP16t1A8E1Ed2VfIqJHfhrh2MaTOW8
xtCkAil+AmS0nowVUtLHCbkOotPKQnvNSyoQ75T0P8O4qPptpORV78RzjVwK3DmciavdS9JpMjF/
8u4lpjZ76m6QmhUYJWN1rZDkLOR2TTD1D5pRK/NsVFhOLzoeneRbVzoEBJ6IsAdfLvjewk/6Lor/
5h8z9NssF12lr3Z5qo+nkxOZ/wlmwnymFc4n8arxfNQApcwVzuC1sZ4nCiqyt9oC4fD4BdTfCgPF
zZ8PAGR2LteRLimI8txqCouFpdCDFi5LzGmWfuJeeNlMtyJyAsL9zXhLP4ok7vMx6GS2Mv6Px2cg
XEUAkkYZfOwucN7zplvrHBVbEqkBkSeNQT9fTJfvtVmWl7dvUzn8uEQt7W2SpE3K/KCxqofD2iLt
T2dAjyr35zjkx4IaijvSBWto2uDdyoXdkjOGV8l2HJ8F6/+a4gCY6FdKnnuDsV1Xpdw6nOdEX5i9
nzCbhvyszNGom5Q8tnJGbSHAs4ES/Ke6Vjn7X/wBjiROBNKR1/xiX2JpnIF3XozwNeJsuy7NuxDk
+ZMhwWNWweg6MfeQtunr6qJByMuDj35mtL5j9SuACYEOoaJ8fdgZ7u9bTFSDlBoy7H8oQBR1DggJ
OVtxO2VkcLaBUIUi6ZPUJIWRsJqYJj9nzuMgqf6KpnHaf6kwmaQVridzeessLyrd7c2xt77mbKpn
Vok1pejxnN6FJK1M3tpi3rHnLBjI4ttfHgWbAcIWeE00GDHQEFnl3NuSTmU+jdDviVqzH4HUPAQL
Yc8BCEfmjlsK8QHeKWH7Wgmk4fZOtthpJo/qCeEgghWuMyRqDKipq1j43/doTJ4PBipSusl+zZs9
CVOnUrGx2JsOskyoi6K1Lz4CPZCuUHGCE/BJRQQzFjFmwOL4w3m4J0qAa0F85KnjKATmjb7nsniA
f8uMKuLhInVtsqIInp0sIM0+gjngOfffz9Heboi9Kn2lmFoFH7xbGA/3EfNq0Hs+kjzChWQG4mQt
2Y2pdjrXUjQjsT61ggC1nx/TnrQM019tFjLx73LipqvyKtsydAXD3y5Qhbicg1SbNvIhOLWf6KXz
akxMe7lPld3E1ASmVMhZ38nIdTYn9IaTirA7sIgpylR60eAy16YbPrSZhijVXWtFxYT6dYlXur5g
ZYyyAAyG2/H9Kyaol+z0e/l1NL5fuzViYyhZZ17lbq9oZn2OdXXBVnIeLsLS7t1P/fqJZVdg+3XB
wgw4SCFMH1x24suKJ99OGs83T2vO1CrJtgQDSQ3guANJl9m/PBZNkfPvOi7uNLBJTpq1IyalaLhZ
07B4MOHuoZw/Jc1JB+f9jWN/oe7cIjh6rSpJnWCdyNDQwgf8StrOttw6hOgsqIB2PXlFsACEtC9T
RRw/FCOCadi/rFcxx5rSWB234Mkwz/h8jmrULnN7WVwbgZBkAA6WgKz83lCa2XZjJM1BRRD9FUPN
t7GiiVkjxmSMdSrJLuq7ar55HLWEY97tZ6vYcrv8vvbFMWSdpshyOhawh7SIcHGtvCPHjDaXfWXa
KHqN7rpwHMxscmpEODNxYoAD68TW21tczq9eUISxr1PmkKnLtORFl2aFIu8e1rlXXbIGfP+/94wY
pfCN0Y8MjzotQKfcTFl4vSusy51iPRcht1nVWD169/5keHvfQODwVHro0X8K9bCz/2ExeVNDHPl2
PcorLilP3DjQFFcVKjHlorLl4VnmpCVfW4f0PFM7ODLvmwGkIgLFFyOrYxkt1DrlfnnuRb4P0qJL
rCBMYNMMDo8D1hS7kQ3dwlPU7EvvFISjACYZ7Cd/DkmxB5Xnar7HNFU00dbr/tqzidHKIUU/s4Mr
19NHT5UhCR8Ac56Mpq/G0gKb8jV+f95vWd1rxCm/cVumc+djc9KlwSyPHCBlnEwhcE5XtuUqA7Vj
gDLZT6IN6iqdpXcFrRDDzBgZkurKc9JuKUnOpR6hXJvCcwAXGPDOn+KncW90NDu7J4yUEX+RqwM8
SnPb8A0OV4r96WtvXNVPfGaOZgaUmoF42p1UDW72oBiPTj/DLhZ3HvshjXSq3LOxWaGPwkJN94WH
LKM8T5j6LHVXnKGUgw6Kb5v98fDP0oSSj3eVPH6kdhBi3Y7F6hcXT1k44kHs8mq5ncIYEwMOd5pB
i4cj/b9dJU1u8nIjOXJyI87cpl05AnzyzAIGGhfJ/YA+Q72buhwUs+Nf78P+We5taDk2kJ2gECPH
yh5dXYS/ZaOMepGXmVttWMI2PV6KeRl8nZ3+V5rkz+xiIZ1F0pwN+JmYsfBmAAp23fEVIG+GfYoc
zdovBB9wUDLWSuw0Uc1Mv/VgAVMq+FgLGtdU7FtdM34voNzWhZraxeHWSjBUL5qvdTsTR81Zjh0i
/awm7iekse1oRTKpsARWgusEy1pau91sYUPIpbTimfP5t5ldgbjCvZVN79m/bmHGK45EYyFppV8D
mkv8YR2/RBvQM4TrMTLJaJSI6jZwM7iEBL5A7SLJmLQ1bFFHFM7yrua5U81QY9depJcZqr06VwkO
C+sARBHWrVAnTR+3uYrGVUOdE63nTUTuo6cTYTkqAdfMfR98bjdWTfIMbXbIODd8Mr5G/oR16TFh
4cY/V9bwQr/D8O/ZFBhct+ediOoGKnFbYd38XT3Sz1nGarou09KYNjLGAOQJJPEVxo44MhiIUeoF
AcJkVdjuLYn6UOHXyO+Edk5GF6mL259myI8/yArO3RAUE10hKyPi033KRtkURzyWy5ayxEE0LDND
Tr+/u5I5eQPNd0INMUWNbnzcbBS8b1MfHcxOSj8SE7IWqTU9I6bsG7YKIkg5cNm4fTbjj/gPIl03
xAMWTrT/eUlfNhqRvZY0PKCS+v+LGNPWvIPQ58N4uryh1SXnFwCJZy8WVD0a5Mmj38yeCoL0AP0H
x6OPR8QD1k8nqQIuYnF38uKqTZIaPbcOwEBO8eCJzZDZGBUAQhixihpo58Rm6YQ/HzwNWzrUGm4U
vhQgyhlxUbxU4PAr3EddZidqzYBoJ/PtxJ9GmOQp9fyOlB2P6dFb750auaDi0EvgjzyagiLeNRkl
9R3VABmmXe8lzz9PmAC0oLe0kR+8RS4ytg4Qp1/u33VEid7BxTmaT/17wB2Z+ZoPAJVvARbbHYK0
bZSuIYHFLhRXHlbYsH0tbU/vq/gOxE80mm8ZsGH8tSC4tWY4DunqiNm2DI0eUtRcx3STF75kru/j
q2qSIzBG+Z1+uZnXZy+yUsQ3ee1IhcQk7v6TU1rD8EkmIkNfpHGpaufgF58LZ26pqI7I222dyYnC
vONWIIjgsNUqsUrBlOyJ9LmVSavOoCMA8SH+GK1VkCczCynU2dhW2GwNi8YiaFzTSyB9ecaRdt3L
TsMKnqg5GVzlLG962cH0eo6l6VZ1bN2sxPkMw7dWT5cc9ZZte3OviWBoHcKfS2nXH676rqJ8+ZcF
46WaGjom2clInf7w8U0YnSVqXhgrKd8YQHUbjm8QR3WvlU4BNT6LEp1dR2ZKdJcBPjzjSVDYpIpH
sbk/sBtxUAnukOJxHIQOYy3Nx7bRiDh3tvycrE4ALIDGWIpG9awlJ5y5RbPZH7atPLnoBJYXSPWW
TaE+k6KfNU0iOXQI49mPtEse3uWjaPfkYKi65yuDUgqXQY0W52BoEisvZhuSIDLznyPLOuDAENxP
hiFIB1YKq2vKUVMBY6yY1LyKDemPZsfHy844u6QPPJIscOMhL+L/SNf1F+8Q1tFNq76z04l4IGy6
Nc3Hv7bSz2gXwQNBVWj8wi1TEq81NV/onyQysjbv4Q9S2UQHTy5g3ey486zY0WfYl2aJqF0rF/rp
OOBPEG7WJCXqmKXcheExmGYcMxpcY09HBGYGDDS5xXPGuJMD9mPWR8Kx4+zkm4vj1TyV97cX3kNW
Xpd4rFjfryDv0MjSg1pEuKWpSNRT+RygK+fh2y5Ky0iAxB8pGwSAXe3TzrHS70Zy6MXMtZ9DNHSx
h6rfvF5jSZCa6frx/sOOfR2UmZApkV66ti+dCdOX+iLN4gDYqJLHmJsf9HmF4Us0JxQELXOBGHuU
VuDUQYitwnoy+XiWdlALPKUtHzn+05BiETH8gjGJyB77sKerKaE3h1mqZNzTgcytY/11c3KcKz1K
f/9j4ncIsHjxytNMCuuR9lqTzvKOfdVYMSZ1n+HbMlcJ2aOCkXmLWQiuRSnxdQaXQLUCfErCWMlR
Nm8M25GWt1nfn3uDgQHS++dqd8mDrrM9wyw3wg5aNq/bT6AxdDiYlcuSCY/zJeMTCAfEk0mMc3yq
+ydWGyYT5dr3T07TilDKQs9ihLHK/YkWPml9vOwkvbKagGoaf3To7NqoBQsbOTTEyrgqxNX5FMnE
Ba3crt4kqPMVe9sydcd6UjaUY1avby8de8D9QBLa7UnZ1Dg1u9ZqXH8oyASXlOONWyi3q397Hatl
HISFme/cghNZmqYG0diS5CfGODbjlwMPdhyYyoPJLWS8Bftp0C/+1SJABGn1a5AnKEpGC47p9Bvm
THeTKXYeouOn6ueKSvp1c9vymhmPfoezKl2lVynWd8Liz2NNkz6Zf1GkXasOhxWvLq/wS8habynA
tuBqsV472/J6a+MrHmgTOVlZlw4/SkWaPZ2foeFZvfDe75lAGObMcgyBwyXVwq3KaawOb+E5ifUn
KhJlVX1rtEeQxYe7615eo9FAoqGHY5HELY9qdz0oiavyxLE63f09KEjIz3vHuO6Hv9+tAQlIZhUB
sC7LpWEDh870xxrt98hMUsvKAff0v8LQ+7dvULirzXhwxKXJmrHFuk4nttYqXQaLbewf5yLfCTO1
MHVTRlPUXuoXm/NjDSUM75QDGlctn5Zy89vIJEBY47uWtCXfOCRuROES/Gtg9Ks276GX0cscnHmd
hH/CdtdLR8eYvn6b098rkDBek2lR/KhRObGFQtinfO+FqXB02LXxv1Iuz9WtcK+UE/2lNtPSkirm
tp3Y1IZ1lZjTouuXurX8GS+jZZ5J0kAguIn7CLUx1BQPXniVXStRW3o32QzuIWs3B7Sx8cppHtQT
WMky+K0VAVPUzF2CEMShFv/q1P2mqM/UYivdANiLtWByNaB+fFn2QmVshHNpnywpq5HvL6NDOzY4
cDDzUuRiEq5WSjC2c/HqzU13+5Y0wKvVuSoq3WB3Qs2CZdB8M9cakIeKMHuU4fzn9XD7UMDYIpAq
HOenvCeQNFn6nLWmWz8n+OeRWL/PuTPpI8dgXnNbhQnDkYGIffL9oyKHg2T5CE8f46C/UJqwcC73
KddFLJlm0p/PeILXuAMJGUL7Xq5WnInFw5Ahk0b51XPjLKQHjmk4Zizh/W2biw3DUtPZJ/F5E13w
4OQO6FTxioaNImqNm/CzURYwKzPyTkEvSmvRuX7CS8EjMGgoFuDAmRvipNbdBkL/2Ck89HLDmafn
I8LB2LvoshEnp/d3ReXOXdjQD4mLTBxyeiCW+I9JpKz2Zf8YVmTDNLeD8WKVXeHKdSXBsl+FonUd
AyH7E6Qx1IjmB6PI6EjyyqN6LXcx+E8QV8yWh4VaF4hst9d2cUKZlzAxyqMUqIsiWoQ6ddOHeQRz
SXLNfnPjQBUGyT+Yu6HCzXHFXI0jJqAEiQcwEnQvTYB1pTlUUbsZjMsDgj3TKsh0dWOqBt9qZUmp
8UanT1ZQetNq4Oq8dOgtXdvgx/6KTwZ3eNcUI1GCl9d6QUAfVWDKCCOuebf6lLVTm58mh7CJlTOt
vOHb6lz23H7DvwFukIbOdOruENBnCjD3kZPi+aEkR3TcfR0H6X/MwtlPw34lit0yiQ0nd2e0k2dt
gF0V45GVfiTWW78GuJc2z1AWetgVHDwdizmKl4GHy+JigP1hkmiTewOEln3/yTm6lT7FHE80yHaA
KO+U4Gn3ppi20+NtKu1+Y7v7srzzz+azw1SvL5uydyCpLJh98R6lWeYRzu95KrACiWrd4As1D00P
n2nAIcx850eyT9ZmROzpY1tWBySTfm5v+y1JHB/r4TUWylBfTA+ynNT/3UAxhIPGaOutS6roDZNT
fUDyesWqQ8RNMpWbL5XADuQGXv/Su+OMgjgly/BPM7gHtaC5w/9/pH+/Rv3EPBu/Tj84YPnAdKfD
bPGIy/+cnc7K+A/qx9gQhFXs8lvmb49T1pi2zSchNe9EEYpXtlPSfWYcc0OLp/49iO9ymw8/sOtU
LqFtt3HJpIfDhaEbH9yg6NrJitKci6Xw7pQUJBruvbpvz1E3K3d+BgSWxiykMPRV9lT7l69qoj/Y
BIb6aZkSNzqr2gXx4/Xy977PtOvuoCd2+l5awizZ1Es0oCSScie+C4IhscU7SAVLXa99qcqdBVTZ
GrW0oVrVy1zIMM+IOURm6dtexWThm6hZ7xJnzLdGyKZbq5DY42n2xD/rzhhyXoVAhCJ7+bj9+oPB
BcaChvcrS3vlmoDBjkYmGl1sWgBYUT0oT02HHxVLpmUiYl0NVVuj+SfwexRAeWEeWJyii4k7QRrC
sMXJnEwil4V+W9UC1574jCwZe8jSiZVOXonxUDWUjaHpeCGCC1MOEyQzUxVR9V7X175QEXwWbIdk
MUeWFrCIni23ccAwRHp2+trsX7TvCvlZBvRPMJ+sgZOtcraNgn0whEMM+rvwt8fJ0sqxPbZkQ6hQ
x2Yw9Fg46PM5jOWJFX3qqndRDgJVjEqTk7fn3TOr6PCjLjUOtzol0tDS42ILZQRsZgymfMD9ww5/
p8UzaAsWwT9R3kDd3oC3Et8F75vRqrRjXUhd/Q4fdr77dr9Jt0kfQLakNz12656O8RKEtD1887fj
B+doIMOC3Oz8VJqP7sfmFQO6wQUwp0l2FkGurVrvf/NAub/l8jmpx9+EwTd/EdtJpSehAPrc/ePn
lfyL36WBgELAbuuU4WOafTVwb5jdlVMcdtlXaZnUEYXGzu/TBOpKT+QKCpAAOeQ8jQ43JmHStfGo
MvDJNsc/NrnvxDYS6KNhayTOHEqH0N1u6ZFONCk58lA9uyS9nU1fOJGi7fuoXpK02Kq7mWWp1rie
bcj0AIYqncXjKEFW1cOVDWTGzjadQi3Qt9/NteaGRjZnepgurHMIMkFx7M68uu6fS4zgmgiaQ1Hu
AmIdqPrc2msRKiM52ag9jdgYKu1p8f7LcstBfzmBLWofTfDoZa+/JMm8hThijx8Ag7bXIZXrd4fE
KrrjyFhcDK37Obys4mbZfFKw+KMPIg4BRIEZt7eZSH8xDXx2P332adTM+MtxNb1gDdzsm1g72HGN
qaX+f3ECAaiIZ5vBA9TzOU+QIDd8oATXlGNf45re15brkiqD4gApLmdYEcafcRs6/Zr9JF0N2gqZ
1rxIrVhwHHq8gW0Gr40/Wvb8DtStK7q21HupNIJsHuzuDLtQDnlNXS570CtJCxlvLXcDVMPyVcS5
5HlGWnROP3jnnumzGbgmb81yWOR5Xg+cPTs2xR3fiqEw/oqWDU0J3FbLN1xWX9V+eBc3HCM2/K1l
4D0IHe4atvco4ekwprXb3VysSec2qGvKE1YeHo9wilaKGKNLgbFcgl+3fKtPqdoRQZk6uD6sm6Cr
Ivd+TMy8IVknyTH4mimd8iRy/crTWCUrCoBGHmQHugJa5Ko42Ru9h0NwfdDfFD4KSWBU5taOBxpF
FMVTJYRICt1X/muMF47sr07eoI8Ioqo26NZH1tw55yVbv49ibClXqfhSAqoYuaQI+ED8g/pHqimy
Ls/hL6SniEEQX30yXRd62AUTSeSrLm5CMrbaZRPHustL5UPZfq+mbSIbXy1VFWdxKzcYBZYvR0O2
ywBq/ZccFfMYhQxRuOlYUGn8VcFBOzmjNxiog/RYDnIcRX/FmyqQG2Xt3m3SH58bFoPGDFiC6FDd
OUET7QUvPl4MoPlT/hthhSVWjdSjwgVwALyCNvui1DVwgICkqC2PjEvQBjKocn+IhsVMqg6K8T+w
+7WCtnH8OtZ7THYSD7yO82vKXPLVnFnujHKT8DfbQEdb4+ozusiaQMV6wB4dJiFeZxq8rwCCLQeB
zDHGgMIAItVs9sZG9tS3An1xCJUU8oHOf6/uTVgokI2NFWkAKTrbTGge17OEfIT4u7Wf2RpJaJlj
CuSk4neTZ8MJPQrqydT7osDUhT+KQXwFo8PZeOElYosMxeRBSVPBX+aHGaplb1SlSnaIaivCkNr/
hXJOlSILm7q77O+PG8ZX59Ij2PkXXbSoEusp0K7yFKMie84PdsZxPpfCicVHJ4fSPVvzxs2eeS/s
+qmQE0oyE8v0AHqfSrH2XLUYrG3EUOr+2jrY2HBtm4QGzUvVvpVDTd1/UPLy9iNCKmAYL5OnmMiA
kiMN5jmc6sQdbqe/s3keLUFa96phqzpIIn227daRDrdkOyUiibDCcd0DYKwJJsGLqzrAXoEfc3JS
JOsegvut++/pczxnGd2Jzo6NJ9h4gNPfilKyl4k0WYsNA00IU5Y45QhwvXcBTDz4OQsZ8Pz1kbb4
X+wyfuOr2ztIsRpgZEAdv4/lzymhqY9OX+P8M5yWrsxrJTPqsu/6h1+FnfDYI0jgphtx8qNklllL
2C0FfAKLMEiFJoSSEqVJD+LP9v4nEynrBN4+bhVnw7G6QZbWbwbJwtD5Ejqct0G8ALF4yaOtCow2
u22ZVy1tog6sMuK8hKrmaunc+4myEjstGxa1e+sIJf3tn90DHB7YjzCD3OYn7WqYVtxldsHJBw/v
m126PDqBzxKPvAawOQ21LKYDfkxguu0LXVckdMZWNuBrm8HHzbFIesidRrjLK+nrFBqM8THTCgoN
36VoTzpyaJEF2LHjQT8eWkS7UKLZTLJWSYxgNlN0Js8TGl5VBpmuIRP+fjFQTsesrC+NN+eUmCmj
fVL1xOQ3TVFmb2xohP3OaVvkQ450j1ySxhzwkmpRUpk0iMliAKLPjV7wJYUqZClwPyNY2Vu12Xvx
1RYz3+mxCvsxK9gaPQKUQZ7PP5oWeeO/W2yH6QkAIRiOfm+bS7mNf2lPJkjeccz6Nlt5p3Zibk+A
lm/t3Ao0Bsmrt27QuZx9TRHiPmhVYYuQo84PYtg/S6LVUg+OgpPFb0iJEYI323k0tYjK1L5h6qeh
G//0rRjvCi/FsvHKvCOIMxoI1Pr80JgTYeARvKQ4opgJwNCOQvUhhxKRBQiC5JYvsiO3jzLXm/xP
DE9FKFQ3lWCXuBsgqvq5DoyvkdbAQuugdmA=
`pragma protect end_protected
module DVI_TX_Top (
  w_video_clk,
  clk215m,
  slot_reset_n_d,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input w_video_clk;
input clk215m;
input slot_reset_n_d;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .w_video_clk(w_video_clk),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  O_sdram_clk_d,
  n36_6,
  slot_reset_n_d,
  w_dram_write,
  w_dram_valid,
  w_dram_wdata_Z,
  w_dram_address_Z,
  IO_sdram_dq_in,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n683_4,
  slot_wait_d_4,
  w_dram_rdata,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10
)
;
input O_sdram_clk_d;
input n36_6;
input slot_reset_n_d;
input w_dram_write;
input w_dram_valid;
input [7:0] w_dram_wdata_Z;
input [13:0] w_dram_address_Z;
input [31:0] IO_sdram_dq_in;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n683_4;
output slot_wait_d_4;
output [15:0] w_dram_rdata;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
wire n249_3;
wire n328_3;
wire n334_3;
wire n1234_5;
wire n552_3;
wire n814_3;
wire n815_3;
wire n816_3;
wire n817_3;
wire n818_3;
wire n819_3;
wire n820_3;
wire n821_3;
wire n822_3;
wire n823_3;
wire n824_3;
wire n825_3;
wire n826_3;
wire n827_3;
wire n828_3;
wire n829_3;
wire n493_24;
wire ff_main_timer_12_6;
wire ff_write_8;
wire n229_9;
wire n217_12;
wire n220_12;
wire n223_11;
wire n226_12;
wire n337_11;
wire n499_9;
wire n500_9;
wire n502_9;
wire n214_13;
wire n411_10;
wire n414_10;
wire n417_10;
wire n420_10;
wire n423_10;
wire n426_10;
wire n503_11;
wire n504_11;
wire n505_11;
wire n506_11;
wire n54_6;
wire n409_6;
wire n265_10;
wire n264_10;
wire n262_10;
wire n260_10;
wire n258_10;
wire n496_17;
wire n501_17;
wire n300_6;
wire n298_6;
wire n297_6;
wire n294_6;
wire n292_6;
wire n290_6;
wire n10_5;
wire n813_6;
wire n200_7;
wire n215_4;
wire n552_4;
wire n493_25;
wire ff_main_timer_12_7;
wire ff_write_9;
wire n217_13;
wire n220_13;
wire n226_13;
wire n214_14;
wire n414_11;
wire n417_12;
wire n420_11;
wire n423_11;
wire n426_11;
wire n409_7;
wire n265_11;
wire n260_11;
wire n258_11;
wire n299_7;
wire n292_7;
wire n290_7;
wire n226_14;
wire n10_7;
wire ff_main_timer_12_10;
wire n299_9;
wire n10_9;
wire n217_16;
wire n200_9;
wire n315_6;
wire n302_5;
wire n813_9;
wire n215_6;
wire ff_sdr_address_5_7;
wire n288_9;
wire n288_11;
wire ff_main_timer_13_17;
wire n503_14;
wire n497_20;
wire n497_22;
wire n417_14;
wire ff_write;
wire ff_do_main_state;
wire [7:0] ff_wdata;
wire [13:0] ff_address;
wire [4:0] ff_main_state;
wire [13:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n249_s0 (
    .F(n249_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_timer_12_6),
    .I2(n10_9),
    .I3(ff_main_state[0]) 
);
defparam n249_s0.INIT=16'h1000;
  LUT3 n328_s0 (
    .F(n328_3),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n215_6) 
);
defparam n328_s0.INIT=8'hB0;
  LUT4 n334_s0 (
    .F(n334_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(n215_4) 
);
defparam n334_s0.INIT=16'h1C00;
  LUT2 n1234_s2 (
    .F(n1234_5),
    .I0(slot_reset_n_d),
    .I1(ff_sdr_ready) 
);
defparam n1234_s2.INIT=4'h7;
  LUT4 n552_s0 (
    .F(n552_3),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]),
    .I2(ff_sdr_ready),
    .I3(n552_4) 
);
defparam n552_s0.INIT=16'h4000;
  LUT3 n814_s0 (
    .F(n814_3),
    .I0(IO_sdram_dq_in[31]),
    .I1(IO_sdram_dq_in[15]),
    .I2(ff_address[1]) 
);
defparam n814_s0.INIT=8'hAC;
  LUT3 n815_s0 (
    .F(n815_3),
    .I0(IO_sdram_dq_in[14]),
    .I1(IO_sdram_dq_in[30]),
    .I2(ff_address[1]) 
);
defparam n815_s0.INIT=8'hCA;
  LUT3 n816_s0 (
    .F(n816_3),
    .I0(IO_sdram_dq_in[13]),
    .I1(IO_sdram_dq_in[29]),
    .I2(ff_address[1]) 
);
defparam n816_s0.INIT=8'hCA;
  LUT3 n817_s0 (
    .F(n817_3),
    .I0(IO_sdram_dq_in[12]),
    .I1(IO_sdram_dq_in[28]),
    .I2(ff_address[1]) 
);
defparam n817_s0.INIT=8'hCA;
  LUT3 n818_s0 (
    .F(n818_3),
    .I0(IO_sdram_dq_in[11]),
    .I1(IO_sdram_dq_in[27]),
    .I2(ff_address[1]) 
);
defparam n818_s0.INIT=8'hCA;
  LUT3 n819_s0 (
    .F(n819_3),
    .I0(IO_sdram_dq_in[10]),
    .I1(IO_sdram_dq_in[26]),
    .I2(ff_address[1]) 
);
defparam n819_s0.INIT=8'hCA;
  LUT3 n820_s0 (
    .F(n820_3),
    .I0(IO_sdram_dq_in[9]),
    .I1(IO_sdram_dq_in[25]),
    .I2(ff_address[1]) 
);
defparam n820_s0.INIT=8'hCA;
  LUT3 n821_s0 (
    .F(n821_3),
    .I0(IO_sdram_dq_in[8]),
    .I1(IO_sdram_dq_in[24]),
    .I2(ff_address[1]) 
);
defparam n821_s0.INIT=8'hCA;
  LUT3 n822_s0 (
    .F(n822_3),
    .I0(IO_sdram_dq_in[7]),
    .I1(IO_sdram_dq_in[23]),
    .I2(ff_address[1]) 
);
defparam n822_s0.INIT=8'hCA;
  LUT3 n823_s0 (
    .F(n823_3),
    .I0(IO_sdram_dq_in[6]),
    .I1(IO_sdram_dq_in[22]),
    .I2(ff_address[1]) 
);
defparam n823_s0.INIT=8'hCA;
  LUT3 n824_s0 (
    .F(n824_3),
    .I0(IO_sdram_dq_in[5]),
    .I1(IO_sdram_dq_in[21]),
    .I2(ff_address[1]) 
);
defparam n824_s0.INIT=8'hCA;
  LUT3 n825_s0 (
    .F(n825_3),
    .I0(IO_sdram_dq_in[4]),
    .I1(IO_sdram_dq_in[20]),
    .I2(ff_address[1]) 
);
defparam n825_s0.INIT=8'hCA;
  LUT3 n826_s0 (
    .F(n826_3),
    .I0(IO_sdram_dq_in[3]),
    .I1(IO_sdram_dq_in[19]),
    .I2(ff_address[1]) 
);
defparam n826_s0.INIT=8'hCA;
  LUT3 n827_s0 (
    .F(n827_3),
    .I0(IO_sdram_dq_in[2]),
    .I1(IO_sdram_dq_in[18]),
    .I2(ff_address[1]) 
);
defparam n827_s0.INIT=8'hCA;
  LUT3 n828_s0 (
    .F(n828_3),
    .I0(IO_sdram_dq_in[1]),
    .I1(IO_sdram_dq_in[17]),
    .I2(ff_address[1]) 
);
defparam n828_s0.INIT=8'hCA;
  LUT3 n829_s0 (
    .F(n829_3),
    .I0(IO_sdram_dq_in[0]),
    .I1(IO_sdram_dq_in[16]),
    .I2(ff_address[1]) 
);
defparam n829_s0.INIT=8'hCA;
  LUT4 n493_s20 (
    .F(n493_24),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n493_25) 
);
defparam n493_s20.INIT=16'h6000;
  LUT3 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer_12_7),
    .I2(ff_main_timer_12_10) 
);
defparam ff_main_timer_12_s2.INIT=8'hBF;
  LUT3 ff_write_s3 (
    .F(ff_write_8),
    .I0(n10_5),
    .I1(ff_main_state[3]),
    .I2(ff_write_9) 
);
defparam ff_write_s3.INIT=8'h0B;
  LUT3 n229_s5 (
    .F(n229_9),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[0]),
    .I2(ff_write_9) 
);
defparam n229_s5.INIT=8'h0D;
  LUT4 n217_s8 (
    .F(n217_12),
    .I0(n217_13),
    .I1(n217_16),
    .I2(ff_main_state[3]),
    .I3(ff_write_9) 
);
defparam n217_s8.INIT=16'h78FF;
  LUT2 n220_s8 (
    .F(n220_12),
    .I0(n493_24),
    .I1(n220_13) 
);
defparam n220_s8.INIT=4'hE;
  LUT4 n223_s7 (
    .F(n223_11),
    .I0(ff_main_state[0]),
    .I1(ff_write_9),
    .I2(n217_13),
    .I3(ff_main_state[1]) 
);
defparam n223_s7.INIT=16'h5DB3;
  LUT4 n226_s8 (
    .F(n226_12),
    .I0(n226_13),
    .I1(n217_13),
    .I2(ff_main_state[0]),
    .I3(ff_write_9) 
);
defparam n226_s8.INIT=16'h7D55;
  LUT3 n337_s6 (
    .F(n337_11),
    .I0(ff_main_timer[0]),
    .I1(n315_6),
    .I2(ff_main_timer_12_6) 
);
defparam n337_s6.INIT=8'h10;
  LUT2 n499_s5 (
    .F(n499_9),
    .I0(ff_address[9]),
    .I1(n552_3) 
);
defparam n499_s5.INIT=4'h8;
  LUT2 n500_s5 (
    .F(n500_9),
    .I0(ff_address[8]),
    .I1(n552_3) 
);
defparam n500_s5.INIT=4'h8;
  LUT2 n502_s5 (
    .F(n502_9),
    .I0(ff_address[6]),
    .I1(n552_3) 
);
defparam n502_s5.INIT=4'h8;
  LUT3 n214_s8 (
    .F(n214_13),
    .I0(ff_write_9),
    .I1(n214_14),
    .I2(ff_main_state[4]) 
);
defparam n214_s8.INIT=8'h2C;
  LUT2 n411_s5 (
    .F(n411_10),
    .I0(n334_3),
    .I1(n552_3) 
);
defparam n411_s5.INIT=4'h1;
  LUT3 n414_s5 (
    .F(n414_10),
    .I0(n552_3),
    .I1(ff_write),
    .I2(n414_11) 
);
defparam n414_s5.INIT=8'h07;
  LUT2 n417_s5 (
    .F(n417_10),
    .I0(n417_14),
    .I1(n417_12) 
);
defparam n417_s5.INIT=4'h1;
  LUT2 n420_s5 (
    .F(n420_10),
    .I0(n417_14),
    .I1(n420_11) 
);
defparam n420_s5.INIT=4'h1;
  LUT2 n423_s5 (
    .F(n423_10),
    .I0(n417_14),
    .I1(n423_11) 
);
defparam n423_s5.INIT=4'h1;
  LUT2 n426_s5 (
    .F(n426_10),
    .I0(n417_14),
    .I1(n426_11) 
);
defparam n426_s5.INIT=4'h1;
  LUT4 n503_s6 (
    .F(n503_11),
    .I0(ff_address[13]),
    .I1(n503_14),
    .I2(ff_address[5]),
    .I3(n552_3) 
);
defparam n503_s6.INIT=16'hF888;
  LUT4 n504_s6 (
    .F(n504_11),
    .I0(ff_address[12]),
    .I1(n503_14),
    .I2(ff_address[4]),
    .I3(n552_3) 
);
defparam n504_s6.INIT=16'hF888;
  LUT4 n505_s6 (
    .F(n505_11),
    .I0(ff_address[11]),
    .I1(n503_14),
    .I2(ff_address[3]),
    .I3(n552_3) 
);
defparam n505_s6.INIT=16'hF888;
  LUT4 n506_s6 (
    .F(n506_11),
    .I0(ff_address[10]),
    .I1(n503_14),
    .I2(ff_address[2]),
    .I3(n552_3) 
);
defparam n506_s6.INIT=16'hF888;
  LUT2 n54_s1 (
    .F(n54_6),
    .I0(w_dram_write),
    .I1(n10_7) 
);
defparam n54_s1.INIT=4'h8;
  LUT3 n409_s1 (
    .F(n409_6),
    .I0(n334_3),
    .I1(n503_14),
    .I2(n409_7) 
);
defparam n409_s1.INIT=8'h01;
  LUT3 n265_s4 (
    .F(n265_10),
    .I0(ff_main_timer[4]),
    .I1(n265_11),
    .I2(ff_main_timer[5]) 
);
defparam n265_s4.INIT=8'hB4;
  LUT4 n264_s4 (
    .F(n264_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n265_11),
    .I3(ff_main_timer[6]) 
);
defparam n264_s4.INIT=16'hEF10;
  LUT3 n262_s4 (
    .F(n262_10),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer_12_7),
    .I2(ff_main_timer[8]) 
);
defparam n262_s4.INIT=8'hB4;
  LUT3 n260_s4 (
    .F(n260_10),
    .I0(ff_main_timer_12_7),
    .I1(n260_11),
    .I2(ff_main_timer[10]) 
);
defparam n260_s4.INIT=8'h78;
  LUT4 n258_s4 (
    .F(n258_10),
    .I0(ff_main_timer_12_7),
    .I1(n260_11),
    .I2(n258_11),
    .I3(ff_main_timer[12]) 
);
defparam n258_s4.INIT=16'h7F80;
  LUT3 n496_s10 (
    .F(n496_17),
    .I0(ff_sdr_ready),
    .I1(n409_7),
    .I2(n552_3) 
);
defparam n496_s10.INIT=8'hF4;
  LUT3 n501_s10 (
    .F(n501_17),
    .I0(n552_3),
    .I1(ff_address[7]),
    .I2(n497_22) 
);
defparam n501_s10.INIT=8'hF8;
  LUT3 n300_s1 (
    .F(n300_6),
    .I0(n315_6),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n300_s1.INIT=8'h41;
  LUT4 n298_s1 (
    .F(n298_6),
    .I0(ff_main_timer[2]),
    .I1(n299_7),
    .I2(n315_6),
    .I3(ff_main_timer[3]) 
);
defparam n298_s1.INIT=16'h0B04;
  LUT3 n297_s1 (
    .F(n297_6),
    .I0(n315_6),
    .I1(ff_main_timer[4]),
    .I2(n265_11) 
);
defparam n297_s1.INIT=8'h14;
  LUT3 n294_s1 (
    .F(n294_6),
    .I0(n315_6),
    .I1(ff_main_timer[7]),
    .I2(ff_main_timer_12_7) 
);
defparam n294_s1.INIT=8'h14;
  LUT4 n292_s1 (
    .F(n292_6),
    .I0(ff_main_timer_12_7),
    .I1(n292_7),
    .I2(n315_6),
    .I3(ff_main_timer[9]) 
);
defparam n292_s1.INIT=16'h0708;
  LUT3 n290_s1 (
    .F(n290_6),
    .I0(n315_6),
    .I1(ff_main_timer[11]),
    .I2(n290_7) 
);
defparam n290_s1.INIT=8'h14;
  LUT3 n10_s2 (
    .F(n10_5),
    .I0(ff_main_state[0]),
    .I1(w_dram_valid),
    .I2(ff_main_state[1]) 
);
defparam n10_s2.INIT=8'h40;
  LUT4 n813_s3 (
    .F(n813_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n813_s3.INIT=16'h03C5;
  LUT2 n200_s4 (
    .F(n200_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n200_s4.INIT=4'h8;
  LUT2 n215_s1 (
    .F(n215_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[4]) 
);
defparam n215_s1.INIT=4'h1;
  LUT3 n552_s1 (
    .F(n552_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n552_s1.INIT=8'h40;
  LUT2 n493_s21 (
    .F(n493_25),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]) 
);
defparam n493_s21.INIT=4'h4;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(n265_11) 
);
defparam ff_main_timer_12_s3.INIT=16'h0100;
  LUT4 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(n813_6),
    .I3(ff_main_state[2]) 
);
defparam ff_write_s4.INIT=16'hFE1F;
  LUT3 n217_s9 (
    .F(n217_13),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n217_s9.INIT=8'hC5;
  LUT4 n220_s9 (
    .F(n220_13),
    .I0(n217_13),
    .I1(n200_7),
    .I2(ff_main_state[2]),
    .I3(ff_write_9) 
);
defparam n220_s9.INIT=16'h7800;
  LUT2 n226_s9 (
    .F(n226_13),
    .I0(n315_6),
    .I1(n226_14) 
);
defparam n226_s9.INIT=4'h1;
  LUT3 n214_s9 (
    .F(n214_14),
    .I0(n217_13),
    .I1(ff_main_state[3]),
    .I2(n217_16) 
);
defparam n214_s9.INIT=8'h80;
  LUT4 n414_s6 (
    .F(n414_11),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[3]),
    .I3(n215_4) 
);
defparam n414_s6.INIT=16'h1400;
  LUT4 n417_s7 (
    .F(n417_12),
    .I0(ff_address[1]),
    .I1(ff_address[0]),
    .I2(ff_write),
    .I3(n552_3) 
);
defparam n417_s7.INIT=16'h8F00;
  LUT4 n420_s6 (
    .F(n420_11),
    .I0(ff_address[0]),
    .I1(ff_address[1]),
    .I2(ff_write),
    .I3(n552_3) 
);
defparam n420_s6.INIT=16'h4F00;
  LUT4 n423_s6 (
    .F(n423_11),
    .I0(ff_address[1]),
    .I1(ff_address[0]),
    .I2(ff_write),
    .I3(n552_3) 
);
defparam n423_s6.INIT=16'h4F00;
  LUT4 n426_s6 (
    .F(n426_11),
    .I0(ff_address[1]),
    .I1(ff_address[0]),
    .I2(ff_write),
    .I3(n552_3) 
);
defparam n426_s6.INIT=16'h1F00;
  LUT3 n409_s2 (
    .F(n409_7),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n215_6) 
);
defparam n409_s2.INIT=8'h40;
  LUT4 n265_s5 (
    .F(n265_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n265_s5.INIT=16'h0001;
  LUT3 n260_s5 (
    .F(n260_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]) 
);
defparam n260_s5.INIT=8'h01;
  LUT2 n258_s5 (
    .F(n258_11),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]) 
);
defparam n258_s5.INIT=4'h1;
  LUT2 n299_s2 (
    .F(n299_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]) 
);
defparam n299_s2.INIT=4'h1;
  LUT2 n292_s2 (
    .F(n292_7),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]) 
);
defparam n292_s2.INIT=4'h1;
  LUT3 n290_s2 (
    .F(n290_7),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer_12_7),
    .I2(n260_11) 
);
defparam n290_s2.INIT=8'h40;
  LUT4 n226_s10 (
    .F(n226_14),
    .I0(ff_main_state[2]),
    .I1(w_dram_valid),
    .I2(ff_main_state[1]),
    .I3(n215_4) 
);
defparam n226_s10.INIT=16'hE000;
  LUT4 n10_s3 (
    .F(n10_7),
    .I0(n10_9),
    .I1(ff_main_state[0]),
    .I2(w_dram_valid),
    .I3(ff_main_state[1]) 
);
defparam n10_s3.INIT=16'h2000;
  LUT4 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_10),
    .I0(ff_main_timer[12]),
    .I1(n260_11),
    .I2(ff_main_timer[10]),
    .I3(ff_main_timer[11]) 
);
defparam ff_main_timer_12_s5.INIT=16'h0004;
  LUT4 n299_s3 (
    .F(n299_9),
    .I0(n315_6),
    .I1(ff_main_timer[2]),
    .I2(ff_main_timer[0]),
    .I3(ff_main_timer[1]) 
);
defparam n299_s3.INIT=16'h4441;
  LUT3 n10_s4 (
    .F(n10_9),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]) 
);
defparam n10_s4.INIT=8'h10;
  LUT3 n217_s11 (
    .F(n217_16),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n217_s11.INIT=8'h80;
  LUT3 n200_s5 (
    .F(n200_9),
    .I0(n10_9),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n200_s5.INIT=8'h80;
  LUT4 n315_s2 (
    .F(n315_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(n215_4) 
);
defparam n315_s2.INIT=16'h1F00;
  LUT3 n302_s1 (
    .F(n302_5),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n215_6) 
);
defparam n302_s1.INIT=8'h10;
  LUT4 n813_s5 (
    .F(n813_9),
    .I0(ff_main_state[0]),
    .I1(n813_6),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam n813_s5.INIT=16'h0008;
  LUT3 n215_s2 (
    .F(n215_6),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]) 
);
defparam n215_s2.INIT=8'h01;
  LUT2 ff_sdr_address_5_s3 (
    .F(ff_sdr_address_5_7),
    .I0(n493_24),
    .I1(ff_sdr_ready) 
);
defparam ff_sdr_address_5_s3.INIT=4'hB;
  LUT2 n288_s3 (
    .F(n288_9),
    .I0(n288_11),
    .I1(ff_main_timer_13_17) 
);
defparam n288_s3.INIT=4'h8;
  LUT4 n288_s4 (
    .F(n288_11),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer_12_10),
    .I2(n315_6),
    .I3(ff_main_timer[13]) 
);
defparam n288_s4.INIT=16'h0708;
  LUT4 ff_main_timer_13_s8 (
    .F(ff_main_timer_13_17),
    .I0(ff_main_timer[13]),
    .I1(n315_6),
    .I2(ff_main_timer_12_10),
    .I3(ff_main_timer_12_7) 
);
defparam ff_main_timer_13_s8.INIT=16'hEFFF;
  LUT4 n503_s8 (
    .F(n503_14),
    .I0(ff_sdr_ready),
    .I1(n10_9),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n503_s8.INIT=16'h8000;
  LUT4 n497_s11 (
    .F(n497_20),
    .I0(n493_24),
    .I1(ff_sdr_ready),
    .I2(O_sdram_addr_d_9),
    .I3(n497_22) 
);
defparam n497_s11.INIT=16'hFF40;
  LUT4 n497_s12 (
    .F(n497_22),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n215_6) 
);
defparam n497_s12.INIT=16'h4555;
  LUT4 n417_s8 (
    .F(n417_14),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[4]) 
);
defparam n417_s8.INIT=16'h0002;
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_dram_wdata_Z[7]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_dram_wdata_Z[6]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_dram_wdata_Z[5]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_dram_wdata_Z[4]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_dram_wdata_Z[3]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_dram_wdata_Z[2]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_dram_wdata_Z[1]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_dram_wdata_Z[0]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_13_s0 (
    .Q(ff_address[13]),
    .D(w_dram_address_Z[13]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_12_s0 (
    .Q(ff_address[12]),
    .D(w_dram_address_Z[12]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_11_s0 (
    .Q(ff_address[11]),
    .D(w_dram_address_Z[11]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_10_s0 (
    .Q(ff_address[10]),
    .D(w_dram_address_Z[10]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(w_dram_address_Z[9]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(w_dram_address_Z[8]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_dram_address_Z[7]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_dram_address_Z[6]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_dram_address_Z[5]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_dram_address_Z[4]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_dram_address_Z[3]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_dram_address_Z[2]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_dram_address_Z[1]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n36_6) 
);
  DFFRE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_dram_address_Z[0]),
    .CLK(O_sdram_clk_d),
    .CE(n10_7),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n214_13),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n217_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n220_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n223_11),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n226_12),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(O_sdram_clk_d),
    .CE(n249_3),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n258_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_6),
    .RESET(n315_6) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n260_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_6),
    .RESET(n315_6) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n262_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_6),
    .RESET(n315_6) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n264_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_6),
    .RESET(n315_6) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n265_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_6),
    .RESET(n315_6) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n409_6),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_2_s0.INIT=1'b1;
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n411_10),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_1_s0.INIT=1'b1;
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n414_10),
    .CLK(O_sdram_clk_d),
    .SET(n36_6) 
);
defparam ff_sdr_command_0_s0.INIT=1'b1;
  DFFR n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[7]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[6]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[5]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[4]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[3]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[2]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[1]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[0]),
    .CLK(O_sdram_clk_d),
    .RESET(slot_wait_d_4) 
);
  DFFR n683_s0 (
    .Q(n683_4),
    .D(n552_3),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_dram_rdata[15]),
    .D(n814_3),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_dram_rdata[14]),
    .D(n815_3),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_dram_rdata[13]),
    .D(n816_3),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_dram_rdata[12]),
    .D(n817_3),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_dram_rdata[11]),
    .D(n818_3),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_dram_rdata[10]),
    .D(n819_3),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_dram_rdata[9]),
    .D(n820_3),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_dram_rdata[8]),
    .D(n821_3),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_dram_rdata[7]),
    .D(n822_3),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_dram_rdata[6]),
    .D(n823_3),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_dram_rdata[5]),
    .D(n824_3),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_dram_rdata[4]),
    .D(n825_3),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_dram_rdata[3]),
    .D(n826_3),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_dram_rdata[2]),
    .D(n827_3),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_dram_rdata[1]),
    .D(n828_3),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_dram_rdata[0]),
    .D(n829_3),
    .CLK(O_sdram_clk_d),
    .CE(n813_9),
    .RESET(n36_6) 
);
  DFFSE ff_sdr_dq_mask_0_s1 (
    .Q(O_sdram_dqm_d[0]),
    .D(n426_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_0_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_1_s1 (
    .Q(O_sdram_dqm_d[1]),
    .D(n423_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_1_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_2_s1 (
    .Q(O_sdram_dqm_d[2]),
    .D(n420_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_2_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_3_s1 (
    .Q(O_sdram_dqm_d[3]),
    .D(n417_10),
    .CLK(O_sdram_clk_d),
    .CE(slot_reset_n_d),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_3_s1.INIT=1'b1;
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n54_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n200_9),
    .CLK(O_sdram_clk_d),
    .CE(n229_9),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n499_9),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1234_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n500_9),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1234_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n502_9),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1234_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n503_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1234_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n504_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1234_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n505_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1234_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n506_11),
    .CLK(O_sdram_clk_d),
    .CE(n493_24),
    .RESET(n1234_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n337_11),
    .CLK(O_sdram_clk_d),
    .SET(n215_6) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n496_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_5_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_5_s1 (
    .Q(O_sdram_addr_d_5),
    .D(n501_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_5_7),
    .RESET(n36_6) 
);
defparam ff_sdr_address_5_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n290_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_17),
    .SET(n302_5) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n292_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_17),
    .SET(n302_5) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n294_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_17),
    .SET(n302_5) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_4_s3 (
    .Q(ff_main_timer[4]),
    .D(n297_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_17),
    .SET(n302_5) 
);
defparam ff_main_timer_4_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n298_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_17),
    .SET(n328_3) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n299_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_17),
    .SET(n215_6) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n300_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_17),
    .SET(n334_3) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFR ff_sdr_address_9_s3 (
    .Q(O_sdram_addr_d_9),
    .D(n497_20),
    .CLK(O_sdram_clk_d),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s3.INIT=1'b0;
  DFFS ff_main_timer_13_s7 (
    .Q(ff_main_timer[13]),
    .D(n288_9),
    .CLK(O_sdram_clk_d),
    .SET(n302_5) 
);
defparam ff_main_timer_13_s7.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire busdir_d;
wire busdir_d_5;
wire IO_sdram_dq_31_101;
wire clk215m;
wire pll_lock;
wire O_sdram_clk_d;
wire w_video_clk;
wire w_bus_valid;
wire w_iorq_rd;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d_4;
wire w_bus_gpio_rdata_en;
wire w_led_wr;
wire ws2812_led_d;
wire w_dram_write;
wire w_dram_valid;
wire w_vdp_enable;
wire w_write_5;
wire p_vdp_r_5_4;
wire w_bus_vdp_rdata_en;
wire w_video_hs;
wire w_video_de;
wire w_video_vs;
wire n36_6;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n683_4;
wire slot_wait_d_4;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_rdata;
wire [7:0] w_bus_address;
wire [7:0] w_bus_wdata;
wire [7:0] ff_rdata;
wire [7:0] w_led_red;
wire [7:0] w_led_green;
wire [7:0] w_led_blue;
wire [7:0] w_bus_gpio_rdata;
wire [13:0] w_dram_address_Z;
wire [7:0] w_dram_wdata_Z;
wire [10:1] w_vdp_hcounter;
wire [1:0] w_vdp_vcounter;
wire [5:0] w_video_r_vdp;
wire [5:0] w_video_g_vdp;
wire [5:0] w_video_b_vdp;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [15:0] w_dram_rdata;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(w_bus_write) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d_4) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(busdir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(VCC) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  LUT4 busdir_d_s (
    .F(busdir_d),
    .I0(slot_a_d[2]),
    .I1(slot_a_d[3]),
    .I2(w_iorq_rd),
    .I3(busdir_d_5) 
);
defparam busdir_d_s.INIT=16'h1000;
  LUT4 busdir_d_s0 (
    .F(busdir_d_5),
    .I0(slot_a_d[5]),
    .I1(slot_a_d[6]),
    .I2(slot_a_d[7]),
    .I3(slot_a_d[4]) 
);
defparam busdir_d_s0.INIT=16'h0100;
  LUT3 w_bus_rdata_7_s4 (
    .F(w_bus_rdata[7]),
    .I0(w_bus_gpio_rdata[7]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_7_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_6_s4 (
    .F(w_bus_rdata[6]),
    .I0(w_bus_gpio_rdata[6]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_6_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_5_s4 (
    .F(w_bus_rdata[5]),
    .I0(w_bus_gpio_rdata[5]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_5_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_4_s4 (
    .F(w_bus_rdata[4]),
    .I0(w_bus_gpio_rdata[4]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_4_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_3_s4 (
    .F(w_bus_rdata[3]),
    .I0(w_bus_gpio_rdata[3]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_3_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_2_s4 (
    .F(w_bus_rdata[2]),
    .I0(w_bus_gpio_rdata[2]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_2_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_1_s4 (
    .F(w_bus_rdata[1]),
    .I0(w_bus_gpio_rdata[1]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_1_s4.INIT=8'hAB;
  LUT3 w_bus_rdata_0_s5 (
    .F(w_bus_rdata[0]),
    .I0(w_bus_gpio_rdata[0]),
    .I1(w_bus_vdp_rdata_en),
    .I2(w_bus_gpio_rdata_en) 
);
defparam w_bus_rdata_0_s5.INIT=8'hAB;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n683_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m),
    .pll_lock(pll_lock)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .O_sdram_clk_d(O_sdram_clk_d)
);
  Gowin_CLKDIV u_clkdiv (
    .clk215m(clk215m),
    .pll_lock(pll_lock),
    .w_video_clk(w_video_clk)
);
  msx_slot u_msx_slot (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_bus_gpio_rdata_en(w_bus_gpio_rdata_en),
    .slot_iorq_n_d(slot_iorq_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_rdata(w_bus_rdata[7:0]),
    .w_bus_valid(w_bus_valid),
    .w_iorq_rd(w_iorq_rd),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d_4(slot_data_dir_d_4),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .ff_rdata(ff_rdata[7:0])
);
  ip_gpio u_gpio (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_valid(w_bus_valid),
    .w_write_5(w_write_5),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address_0(w_bus_address[0]),
    .w_bus_address_1(w_bus_address[1]),
    .w_bus_address_3(w_bus_address[3]),
    .w_bus_address_4(w_bus_address[4]),
    .w_bus_address_7(w_bus_address[7]),
    .w_bus_gpio_rdata_en(w_bus_gpio_rdata_en),
    .w_led_wr(w_led_wr),
    .w_led_red(w_led_red[7:0]),
    .w_led_green(w_led_green[7:0]),
    .w_led_blue(w_led_blue[7:0]),
    .w_bus_gpio_rdata(w_bus_gpio_rdata[7:0])
);
  ip_ws2812_led u_fullcolor_led (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .w_led_wr(w_led_wr),
    .w_led_blue(w_led_blue[7:0]),
    .w_led_red(w_led_red[7:0]),
    .w_led_green(w_led_green[7:0]),
    .ws2812_led_d(ws2812_led_d)
);
  vdp_inst u_v9958 (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .ff_sdr_ready(ff_sdr_ready),
    .slot_reset_n_d(slot_reset_n_d),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .w_bus_address_0(w_bus_address[0]),
    .w_bus_address_1(w_bus_address[1]),
    .w_bus_address_2(w_bus_address[2]),
    .w_bus_address_3(w_bus_address[3]),
    .w_bus_address_5(w_bus_address[5]),
    .w_bus_address_6(w_bus_address[6]),
    .w_bus_address_7(w_bus_address[7]),
    .w_dram_rdata(w_dram_rdata[15:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_dram_write(w_dram_write),
    .w_dram_valid(w_dram_valid),
    .w_vdp_enable(w_vdp_enable),
    .w_write_5(w_write_5),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .w_dram_address_Z(w_dram_address_Z[13:0]),
    .w_dram_wdata_Z(w_dram_wdata_Z[7:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0])
);
  video_out u_video_out (
    .w_video_clk(w_video_clk),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .p_vdp_r_5_4(p_vdp_r_5_4),
    .w_vdp_enable(w_vdp_enable),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1:0]),
    .w_video_r_vdp(w_video_r_vdp[5:0]),
    .w_video_g_vdp(w_video_g_vdp[5:0]),
    .w_video_b_vdp(w_video_b_vdp[5:0]),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .w_video_clk(w_video_clk),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_vram (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n36_6(n36_6),
    .slot_reset_n_d(slot_reset_n_d),
    .w_dram_write(w_dram_write),
    .w_dram_valid(w_dram_valid),
    .w_dram_wdata_Z(w_dram_wdata_Z[7:0]),
    .w_dram_address_Z(w_dram_address_Z[13:0]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n683_4(n683_4),
    .slot_wait_d_4(slot_wait_d_4),
    .w_dram_rdata(w_dram_rdata[15:0]),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
