RPT_INFO:Input Ports  
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:10 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rid_s3[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s3/U_R_DW_axi_irs/full_plb1_r_reg_134_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rid_s3[3] (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s3/U_R_DW_axi_irs/full_plb1_r_reg_134_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s3/U_R_DW_axi_irs/full_plb1_r_reg_134_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:10 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rready_m1 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/cpl_tx_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rready_m1 (in)                                          0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/cpl_tx_r_reg/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/cpl_tx_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:10 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rlast_s7 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s7/U_R_DW_axi_irs/full_plb1_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rlast_s7 (in)                                           0.00       0.80 r
  ...
  U_DW_axi_sp_s7/U_R_DW_axi_irs/full_plb1_r_reg_0_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s7/U_R_DW_axi_irs/full_plb1_r_reg_0_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:10 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rlast_s6 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s6/U_R_DW_axi_irs/full_plb1_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rlast_s6 (in)                                           0.00       0.80 r
  ...
  U_DW_axi_sp_s6/U_R_DW_axi_irs/full_plb1_r_reg_0_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s6/U_R_DW_axi_irs/full_plb1_r_reg_0_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:10 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rlast_s5 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s5/U_R_DW_axi_irs/full_plb1_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rlast_s5 (in)                                           0.00       0.80 r
  ...
  U_DW_axi_sp_s5/U_R_DW_axi_irs/full_plb1_r_reg_0_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s5/U_R_DW_axi_irs/full_plb1_r_reg_0_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:10 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rlast_s4 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s4/U_R_DW_axi_irs/full_plb1_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rlast_s4 (in)                                           0.00       0.80 r
  ...
  U_DW_axi_sp_s4/U_R_DW_axi_irs/full_plb1_r_reg_0_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s4/U_R_DW_axi_irs/full_plb1_r_reg_0_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:10 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rlast_s3 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s3/U_R_DW_axi_irs/full_plb1_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rlast_s3 (in)                                           0.00       0.80 r
  ...
  U_DW_axi_sp_s3/U_R_DW_axi_irs/full_plb1_r_reg_0_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s3/U_R_DW_axi_irs/full_plb1_r_reg_0_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:10 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rlast_s2 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s2/U_R_DW_axi_irs/full_plb1_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rlast_s2 (in)                                           0.00       0.80 r
  ...
  U_DW_axi_sp_s2/U_R_DW_axi_irs/full_plb1_r_reg_0_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s2/U_R_DW_axi_irs/full_plb1_r_reg_0_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:10 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rlast_s1 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s1/U_R_DW_axi_irs/full_plb1_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rlast_s1 (in)                                           0.00       0.80 r
  ...
  U_DW_axi_sp_s1/U_R_DW_axi_irs/full_plb1_r_reg_0_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s1/U_R_DW_axi_irs/full_plb1_r_reg_0_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:10 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rid_s7[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s7/U_R_DW_axi_irs/full_plb1_r_reg_134_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rid_s7[3] (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s7/U_R_DW_axi_irs/full_plb1_r_reg_134_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s7/U_R_DW_axi_irs/full_plb1_r_reg_134_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:10 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rid_s6[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s6/U_R_DW_axi_irs/full_plb1_r_reg_134_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rid_s6[3] (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s6/U_R_DW_axi_irs/full_plb1_r_reg_134_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s6/U_R_DW_axi_irs/full_plb1_r_reg_134_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:10 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rid_s5[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s5/U_R_DW_axi_irs/full_plb1_r_reg_134_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rid_s5[3] (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s5/U_R_DW_axi_irs/full_plb1_r_reg_134_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s5/U_R_DW_axi_irs/full_plb1_r_reg_134_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:10 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rid_s4[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s4/U_R_DW_axi_irs/full_plb1_r_reg_134_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rid_s4[3] (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s4/U_R_DW_axi_irs/full_plb1_r_reg_134_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s4/U_R_DW_axi_irs/full_plb1_r_reg_134_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:10 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rresp_s1[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s1/U_R_DW_axi_irs/full_plb1_r_reg_2_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rresp_s1[1] (in)                                        0.00       0.80 r
  ...
  U_DW_axi_sp_s1/U_R_DW_axi_irs/full_plb1_r_reg_2_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s1/U_R_DW_axi_irs/full_plb1_r_reg_2_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:10 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rid_s2[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s2/U_R_DW_axi_irs/full_plb1_r_reg_134_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rid_s2[3] (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s2/U_R_DW_axi_irs/full_plb1_r_reg_134_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s2/U_R_DW_axi_irs/full_plb1_r_reg_134_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:10 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rid_s1[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s1/U_R_DW_axi_irs/full_plb1_r_reg_134_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rid_s1[3] (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s1/U_R_DW_axi_irs/full_plb1_r_reg_134_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s1/U_R_DW_axi_irs/full_plb1_r_reg_134_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:10 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: remap_n (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/tx_in_shrd_ddctd_pipe_mask_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  remap_n (in)                                            0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/tx_in_shrd_ddctd_pipe_mask_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/tx_in_shrd_ddctd_pipe_mask_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rdata_s7[127]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s7/U_R_DW_axi_irs/full_plb1_r_reg_130_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rdata_s7[127] (in)                                      0.00       0.80 r
  ...
  U_DW_axi_sp_s7/U_R_DW_axi_irs/full_plb1_r_reg_130_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s7/U_R_DW_axi_irs/full_plb1_r_reg_130_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rdata_s6[127]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s6/U_R_DW_axi_irs/full_plb1_r_reg_130_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rdata_s6[127] (in)                                      0.00       0.80 r
  ...
  U_DW_axi_sp_s6/U_R_DW_axi_irs/full_plb1_r_reg_130_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s6/U_R_DW_axi_irs/full_plb1_r_reg_130_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rdata_s5[127]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s5/U_R_DW_axi_irs/full_plb1_r_reg_130_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rdata_s5[127] (in)                                      0.00       0.80 r
  ...
  U_DW_axi_sp_s5/U_R_DW_axi_irs/full_plb1_r_reg_130_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s5/U_R_DW_axi_irs/full_plb1_r_reg_130_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rdata_s4[127]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s4/U_R_DW_axi_irs/full_plb1_r_reg_130_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rdata_s4[127] (in)                                      0.00       0.80 r
  ...
  U_DW_axi_sp_s4/U_R_DW_axi_irs/full_plb1_r_reg_130_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s4/U_R_DW_axi_irs/full_plb1_r_reg_130_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rdata_s3[127]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s3/U_R_DW_axi_irs/full_plb1_r_reg_130_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rdata_s3[127] (in)                                      0.00       0.80 r
  ...
  U_DW_axi_sp_s3/U_R_DW_axi_irs/full_plb1_r_reg_130_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s3/U_R_DW_axi_irs/full_plb1_r_reg_130_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rdata_s2[127]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s2/U_R_DW_axi_irs/full_plb1_r_reg_130_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rdata_s2[127] (in)                                      0.00       0.80 r
  ...
  U_DW_axi_sp_s2/U_R_DW_axi_irs/full_plb1_r_reg_130_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s2/U_R_DW_axi_irs/full_plb1_r_reg_130_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rdata_s1[127]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s1/U_R_DW_axi_irs/full_plb1_r_reg_130_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rdata_s1[127] (in)                                      0.00       0.80 r
  ...
  U_DW_axi_sp_s1/U_R_DW_axi_irs/full_plb1_r_reg_130_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s1/U_R_DW_axi_irs/full_plb1_r_reg_130_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bvalid_s7 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s7/U_B_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  bvalid_s7 (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s7/U_B_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s7/U_B_DW_axi_irs/set_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bvalid_s6 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s6/U_B_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  bvalid_s6 (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s6/U_B_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s6/U_B_DW_axi_irs/set_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rvalid_s7 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s7/U_R_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rvalid_s7 (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s7/U_R_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s7/U_R_DW_axi_irs/set_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: wvalid_m1 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  wvalid_m1 (in)                                          0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_W_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_W_DW_axi_irs/set_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: wstrb_m1[15]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/full_plb1_r_reg_16_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  wstrb_m1[15] (in)                                       0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_W_DW_axi_irs/full_plb1_r_reg_16_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_W_DW_axi_irs/full_plb1_r_reg_16_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: wready_s7 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  wready_s7 (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: wready_s6 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  wready_s6 (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: wready_s5 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  wready_s5 (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: wready_s4 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  wready_s4 (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: wready_s3 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  wready_s3 (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: wready_s2 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  wready_s2 (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: wready_s1 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  wready_s1 (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/gen_sp_wdatach_w_not_shared_U_DW_axi_sp_wrorder/bus_slot_mst_r_reg_0_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: wlast_m1 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/full_plb1_r_reg_0_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  wlast_m1 (in)                                           0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_W_DW_axi_irs/full_plb1_r_reg_0_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_W_DW_axi_irs/full_plb1_r_reg_0_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: wid_m1[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/full_bus_valid1_r_reg_7_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  wid_m1[3] (in)                                          0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_W_DW_axi_irs/full_bus_valid1_r_reg_7_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_W_DW_axi_irs/full_bus_valid1_r_reg_7_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: wdata_m1[127]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/full_plb1_r_reg_144_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  wdata_m1[127] (in)                                      0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_W_DW_axi_irs/full_plb1_r_reg_144_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_W_DW_axi_irs/full_plb1_r_reg_144_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bvalid_s5 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s5/U_B_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  bvalid_s5 (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s5/U_B_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s5/U_B_DW_axi_irs/set_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rvalid_s6 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s6/U_R_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rvalid_s6 (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s6/U_R_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s6/U_R_DW_axi_irs/set_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rvalid_s5 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s5/U_R_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rvalid_s5 (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s5/U_R_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s5/U_R_DW_axi_irs/set_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rvalid_s4 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s4/U_R_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rvalid_s4 (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s4/U_R_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s4/U_R_DW_axi_irs/set_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rvalid_s3 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s3/U_R_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rvalid_s3 (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s3/U_R_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s3/U_R_DW_axi_irs/set_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rvalid_s2 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s2/U_R_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rvalid_s2 (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s2/U_R_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s2/U_R_DW_axi_irs/set_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rvalid_s1 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s1/U_R_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rvalid_s1 (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s1/U_R_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s1/U_R_DW_axi_irs/set_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rresp_s7[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s7/U_R_DW_axi_irs/full_plb1_r_reg_2_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rresp_s7[1] (in)                                        0.00       0.80 r
  ...
  U_DW_axi_sp_s7/U_R_DW_axi_irs/full_plb1_r_reg_2_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s7/U_R_DW_axi_irs/full_plb1_r_reg_2_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rresp_s6[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s6/U_R_DW_axi_irs/full_plb1_r_reg_2_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rresp_s6[1] (in)                                        0.00       0.80 r
  ...
  U_DW_axi_sp_s6/U_R_DW_axi_irs/full_plb1_r_reg_2_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s6/U_R_DW_axi_irs/full_plb1_r_reg_2_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rresp_s5[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s5/U_R_DW_axi_irs/full_plb1_r_reg_2_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rresp_s5[1] (in)                                        0.00       0.80 r
  ...
  U_DW_axi_sp_s5/U_R_DW_axi_irs/full_plb1_r_reg_2_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s5/U_R_DW_axi_irs/full_plb1_r_reg_2_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rresp_s4[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s4/U_R_DW_axi_irs/full_plb1_r_reg_2_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rresp_s4[1] (in)                                        0.00       0.80 r
  ...
  U_DW_axi_sp_s4/U_R_DW_axi_irs/full_plb1_r_reg_2_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s4/U_R_DW_axi_irs/full_plb1_r_reg_2_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rresp_s3[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s3/U_R_DW_axi_irs/full_plb1_r_reg_2_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rresp_s3[1] (in)                                        0.00       0.80 r
  ...
  U_DW_axi_sp_s3/U_R_DW_axi_irs/full_plb1_r_reg_2_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s3/U_R_DW_axi_irs/full_plb1_r_reg_2_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: rresp_s2[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s2/U_R_DW_axi_irs/full_plb1_r_reg_2_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  rresp_s2[1] (in)                                        0.00       0.80 r
  ...
  U_DW_axi_sp_s2/U_R_DW_axi_irs/full_plb1_r_reg_2_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s2/U_R_DW_axi_irs/full_plb1_r_reg_2_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arready_s7 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  arready_s7 (in)                                         0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awready_s3 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  awready_s3 (in)                                         0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awready_s2 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  awready_s2 (in)                                         0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awready_s1 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  awready_s1 (in)                                         0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awprot_m1[2]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_2_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  awprot_m1[2] (in)                                       0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_2_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_2_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awlock_m1[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_8_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  awlock_m1[1] (in)                                       0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_8_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_8_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awlen_m1[3]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_17_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  awlen_m1[3] (in)                                        0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_17_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_17_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awid_m1[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/act_ids_r_reg_19_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  awid_m1[3] (in)                                         0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/act_ids_r_reg_19_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/act_ids_r_reg_19_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awcache_m1[3]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_6_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  awcache_m1[3] (in)                                      0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_6_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_6_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awburst_m1[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_10_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  awburst_m1[1] (in)                                      0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_10_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_10_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awaddr_m1[31]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/tx_in_shrd_ddctd_pipe_mask_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  awaddr_m1[31] (in)                                      0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/tx_in_shrd_ddctd_pipe_mask_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/tx_in_shrd_ddctd_pipe_mask_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arvalid_m1 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/tx_in_shrd_ddctd_pipe_mask_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  arvalid_m1 (in)                                         0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/tx_in_shrd_ddctd_pipe_mask_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/tx_in_shrd_ddctd_pipe_mask_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arsize_m1[2]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_13_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  arsize_m1[2] (in)                                       0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_13_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_13_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awready_s4 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  awready_s4 (in)                                         0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arready_s6 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  arready_s6 (in)                                         0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arready_s5 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  arready_s5 (in)                                         0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arready_s4 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  arready_s4 (in)                                         0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arready_s3 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  arready_s3 (in)                                         0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arready_s2 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  arready_s2 (in)                                         0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arready_s1 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  arready_s1 (in)                                         0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arprot_m1[2]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_2_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  arprot_m1[2] (in)                                       0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_2_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_2_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arlock_m1[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_8_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  arlock_m1[1] (in)                                       0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_8_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_8_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arlen_m1[3]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_17_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  arlen_m1[3] (in)                                        0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_17_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_17_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arid_m1[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/act_ids_r_reg_19_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  arid_m1[3] (in)                                         0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/act_ids_r_reg_19_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/act_ids_r_reg_19_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arcache_m1[3]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_6_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  arcache_m1[3] (in)                                      0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_6_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_6_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: arburst_m1[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_10_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  arburst_m1[1] (in)                                      0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_10_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_plb1_r_reg_10_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bid_s7[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s7/U_B_DW_axi_irs/full_plb1_r_reg_5_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  bid_s7[3] (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s7/U_B_DW_axi_irs/full_plb1_r_reg_5_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s7/U_B_DW_axi_irs/full_plb1_r_reg_5_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bvalid_s4 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s4/U_B_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  bvalid_s4 (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s4/U_B_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s4/U_B_DW_axi_irs/set_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bvalid_s3 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s3/U_B_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  bvalid_s3 (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s3/U_B_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s3/U_B_DW_axi_irs/set_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bvalid_s2 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s2/U_B_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  bvalid_s2 (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s2/U_B_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s2/U_B_DW_axi_irs/set_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bvalid_s1 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s1/U_B_DW_axi_irs/set_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  bvalid_s1 (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s1/U_B_DW_axi_irs/set_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s1/U_B_DW_axi_irs/set_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bresp_s7[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s7/U_B_DW_axi_irs/full_plb1_r_reg_1_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  bresp_s7[1] (in)                                        0.00       0.80 r
  ...
  U_DW_axi_sp_s7/U_B_DW_axi_irs/full_plb1_r_reg_1_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s7/U_B_DW_axi_irs/full_plb1_r_reg_1_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bresp_s6[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s6/U_B_DW_axi_irs/full_plb1_r_reg_1_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  bresp_s6[1] (in)                                        0.00       0.80 r
  ...
  U_DW_axi_sp_s6/U_B_DW_axi_irs/full_plb1_r_reg_1_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s6/U_B_DW_axi_irs/full_plb1_r_reg_1_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bresp_s5[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s5/U_B_DW_axi_irs/full_plb1_r_reg_1_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  bresp_s5[1] (in)                                        0.00       0.80 r
  ...
  U_DW_axi_sp_s5/U_B_DW_axi_irs/full_plb1_r_reg_1_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s5/U_B_DW_axi_irs/full_plb1_r_reg_1_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bresp_s4[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s4/U_B_DW_axi_irs/full_plb1_r_reg_1_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  bresp_s4[1] (in)                                        0.00       0.80 r
  ...
  U_DW_axi_sp_s4/U_B_DW_axi_irs/full_plb1_r_reg_1_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s4/U_B_DW_axi_irs/full_plb1_r_reg_1_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bresp_s3[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s3/U_B_DW_axi_irs/full_plb1_r_reg_1_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  bresp_s3[1] (in)                                        0.00       0.80 r
  ...
  U_DW_axi_sp_s3/U_B_DW_axi_irs/full_plb1_r_reg_1_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s3/U_B_DW_axi_irs/full_plb1_r_reg_1_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bresp_s2[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s2/U_B_DW_axi_irs/full_plb1_r_reg_1_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  bresp_s2[1] (in)                                        0.00       0.80 r
  ...
  U_DW_axi_sp_s2/U_B_DW_axi_irs/full_plb1_r_reg_1_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s2/U_B_DW_axi_irs/full_plb1_r_reg_1_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bresp_s1[1]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s1/U_B_DW_axi_irs/full_plb1_r_reg_1_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  bresp_s1[1] (in)                                        0.00       0.80 r
  ...
  U_DW_axi_sp_s1/U_B_DW_axi_irs/full_plb1_r_reg_1_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s1/U_B_DW_axi_irs/full_plb1_r_reg_1_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bready_m1 (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s0/U_B_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  bready_m1 (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s0/U_B_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s0/U_B_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: araddr_m1[31]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/tx_in_shrd_ddctd_pipe_mask_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  araddr_m1[31] (in)                                      0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/tx_in_shrd_ddctd_pipe_mask_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AR_DW_axi_mp_addrch/U_DW_axi_mp_idmask/tx_in_shrd_ddctd_pipe_mask_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bid_s6[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s6/U_B_DW_axi_irs/full_plb1_r_reg_5_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  bid_s6[3] (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s6/U_B_DW_axi_irs/full_plb1_r_reg_5_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s6/U_B_DW_axi_irs/full_plb1_r_reg_5_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bid_s5[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s5/U_B_DW_axi_irs/full_plb1_r_reg_5_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  bid_s5[3] (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s5/U_B_DW_axi_irs/full_plb1_r_reg_5_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s5/U_B_DW_axi_irs/full_plb1_r_reg_5_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bid_s4[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s4/U_B_DW_axi_irs/full_plb1_r_reg_5_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  bid_s4[3] (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s4/U_B_DW_axi_irs/full_plb1_r_reg_5_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s4/U_B_DW_axi_irs/full_plb1_r_reg_5_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bid_s3[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s3/U_B_DW_axi_irs/full_plb1_r_reg_5_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  bid_s3[3] (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s3/U_B_DW_axi_irs/full_plb1_r_reg_5_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s3/U_B_DW_axi_irs/full_plb1_r_reg_5_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bid_s2[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s2/U_B_DW_axi_irs/full_plb1_r_reg_5_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  bid_s2[3] (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s2/U_B_DW_axi_irs/full_plb1_r_reg_5_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s2/U_B_DW_axi_irs/full_plb1_r_reg_5_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: bid_s1[3] (input port clocked by aclk)
  Endpoint: U_DW_axi_sp_s1/U_B_DW_axi_irs/full_plb1_r_reg_5_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  bid_s1[3] (in)                                          0.00       0.80 r
  ...
  U_DW_axi_sp_s1/U_B_DW_axi_irs/full_plb1_r_reg_5_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_sp_s1/U_B_DW_axi_irs/full_plb1_r_reg_5_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awvalid_m1 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/tx_in_shrd_ddctd_pipe_mask_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  awvalid_m1 (in)                                         0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/tx_in_shrd_ddctd_pipe_mask_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AW_DW_axi_mp_addrch/U_DW_axi_mp_idmask/tx_in_shrd_ddctd_pipe_mask_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awsize_m1[2]
              (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_13_
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  awsize_m1[2] (in)                                       0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_13_/next_state (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_plb1_r_reg_13_/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awready_s7 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  awready_s7 (in)                                         0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awready_s6 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  awready_s6 (in)                                         0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: awready_s5 (input port clocked by aclk)
  Endpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
            (rising edge-triggered flip-flop clocked by aclk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  awready_s5 (in)                                         0.00       0.80 r
  ...
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/synch_enable (**SEQGEN**)     0.00     0.80 r
  data arrival time                                                  0.80

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00     4.00 r
  library setup time                                      0.00       4.00
  data required time                                                 4.00
  --------------------------------------------------------------------------
  data required time                                                 4.00
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


RPT_INFO:Output Ports  
 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_awlock_s0[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  dbg_awlock_s0[1] (out)                                  0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_arcache_s0[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  dbg_arcache_s0[3] (out)                                 0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_arid_s0[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  dbg_arid_s0[3] (out)                                    0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_arlen_s0[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  dbg_arlen_s0[3] (out)                                   0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_arlock_s0[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  dbg_arlock_s0[1] (out)                                  0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_arprot_s0[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  dbg_arprot_s0[2] (out)                                  0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_dfltslv/rvalid_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_arready_s0
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_dfltslv/rvalid_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_dfltslv/rvalid_r_reg/Q (**SEQGEN**)            0.00       0.00 f
  ...
  dbg_arready_s0 (out)                                    0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_arsize_s0[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  dbg_arsize_s0[2] (out)                                  0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_arvalid_s0
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  dbg_arvalid_s0 (out)                                    0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_awaddr_s0[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  dbg_awaddr_s0[31] (out)                                 0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_awburst_s0[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  dbg_awburst_s0[1] (out)                                 0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_awcache_s0[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  dbg_awcache_s0[3] (out)                                 0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_awid_s0[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  dbg_awid_s0[3] (out)                                    0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_awlen_s0[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  dbg_awlen_s0[3] (out)                                   0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_arburst_s0[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  dbg_arburst_s0[1] (out)                                 0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_awprot_s0[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  dbg_awprot_s0[2] (out)                                  0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top
No paths.

 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_awsize_s0[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  dbg_awsize_s0[2] (out)                                  0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_awvalid_s0
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  dbg_awvalid_s0 (out)                                    0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_dfltslv/wid_r_reg_3_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_bid_s0[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_dfltslv/wid_r_reg_3_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_dfltslv/wid_r_reg_3_/Q (**SEQGEN**)            0.00       0.00 r
  ...
  dbg_bid_s0[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_bready_s0
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s0/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  ...
  dbg_bready_s0 (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top
No paths.

 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_dfltslv/wlast_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_bvalid_s0
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_dfltslv/wlast_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_dfltslv/wlast_r_reg/Q (**SEQGEN**)             0.00       0.00 r
  ...
  dbg_bvalid_s0 (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top
No paths.

 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_dfltslv/rid_r_reg_3_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_rid_s0[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_dfltslv/rid_r_reg_3_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_dfltslv/rid_r_reg_3_/Q (**SEQGEN**)            0.00       0.00 r
  ...
  dbg_rid_s0[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_dfltslv/rvalid_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_rlast_s0
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_dfltslv/rvalid_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_dfltslv/rvalid_r_reg/Q (**SEQGEN**)            0.00       0.00 r
  ...
  dbg_rlast_s0 (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_rready_s0
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s0/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  ...
  dbg_rready_s0 (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top
No paths.

 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awvalid_s5 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awvalid_s5 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awprot_s7[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awprot_s7[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_mask_valid2_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awready_m1 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_mask_valid2_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/full_mask_valid2_r_reg/Q (**SEQGEN**)     0.00     0.00 f
  ...
  awready_m1 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awsize_s1[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awsize_s1[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awsize_s2[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awsize_s2[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awsize_s3[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awsize_s3[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awsize_s4[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awsize_s4[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awsize_s5[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awsize_s5[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awsize_s6[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awsize_s6[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awsize_s7[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awsize_s7[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awvalid_s1 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awvalid_s1 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awvalid_s2 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awvalid_s2 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awvalid_s3 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awvalid_s3 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awvalid_s4 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awvalid_s4 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_dfltslv/rvalid_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_rvalid_s0
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_dfltslv/rvalid_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_dfltslv/rvalid_r_reg/Q (**SEQGEN**)            0.00       0.00 r
  ...
  dbg_rvalid_s0 (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awvalid_s6 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awvalid_s6 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awvalid_s7 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AW_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awvalid_s7 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: bid_m1[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  bid_m1[3] (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: bready_s1 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s1/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  ...
  bready_s1 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: bready_s2 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s2/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  ...
  bready_s2 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: bready_s3 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s3/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  ...
  bready_s3 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: bready_s4 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s4/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  ...
  bready_s4 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: bready_s5 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s5/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  ...
  bready_s5 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: bready_s6 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s6/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  ...
  bready_s6 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: bready_s7 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s7/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/U_B_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  ...
  bready_s7 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: bresp_m1[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/gen_b_drespch_U_B_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  bresp_m1[1] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/U_B_DW_axi_irs/full_bus_valid2_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: bvalid_m1 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s0/U_B_DW_axi_irs/full_bus_valid2_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/U_B_DW_axi_irs/full_bus_valid2_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 r
  ...
  bvalid_m1 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_araddr_s0[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  dbg_araddr_s0[31] (out)                                 0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wstrb_s1[15]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wstrb_s1[15] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wid_s3[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wid_s3[3] (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wid_s4[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wid_s4[3] (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wid_s5[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wid_s5[3] (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wid_s6[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wid_s6[3] (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wid_s7[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wid_s7[3] (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wlast_s1 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wlast_s1 (out)                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wlast_s2 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wlast_s2 (out)                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wlast_s3 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wlast_s3 (out)                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wlast_s4 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wlast_s4 (out)                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wlast_s5 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wlast_s5 (out)                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wlast_s6 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wlast_s6 (out)                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wlast_s7 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wlast_s7 (out)                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/full_mask_valid2_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wready_m1 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/U_W_DW_axi_irs/full_mask_valid2_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/full_mask_valid2_r_reg/Q (**SEQGEN**)     0.00     0.00 f
  ...
  wready_m1 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wid_s2[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wid_s2[3] (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wstrb_s2[15]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wstrb_s2[15] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wstrb_s3[15]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wstrb_s3[15] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wstrb_s4[15]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wstrb_s4[15] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wstrb_s5[15]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wstrb_s5[15] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wstrb_s6[15]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wstrb_s6[15] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wstrb_s7[15]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wstrb_s7[15] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wvalid_s1 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wvalid_s1 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wvalid_s2 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wvalid_s2 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wvalid_s3 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wvalid_s3 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wvalid_s4 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wvalid_s4 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wvalid_s5 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wvalid_s5 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wvalid_s6 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wvalid_s6 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wvalid_s7 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wvalid_s7 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: rready_s5 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s5/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  ...
  rready_s5 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_wdata_s0[127]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  dbg_wdata_s0[127] (out)                                 0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_wid_s0[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  dbg_wid_s0[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_wlast_s0
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  dbg_wlast_s0 (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_dfltslv/wlast_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_wready_s0
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_dfltslv/wlast_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_dfltslv/wlast_r_reg/Q (**SEQGEN**)             0.00       0.00 f
  ...
  dbg_wready_s0 (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_wstrb_s0[15]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  dbg_wstrb_s0[15] (out)                                  0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: dbg_wvalid_s0
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_W_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  dbg_wvalid_s0 (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.40       3.60
  data required time                                                 3.60
  --------------------------------------------------------------------------
  data required time                                                 3.60
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.60


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: rdata_m1[127]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  rdata_m1[127] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: rid_m1[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  rid_m1[3] (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: rlast_m1 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  rlast_m1 (out)                                          0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: rready_s1 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s1/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  ...
  rready_s1 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: rready_s2 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s2/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  ...
  rready_s2 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: rready_s3 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s3/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  ...
  rready_s3 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: rready_s4 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s4/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  ...
  rready_s4 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awprot_s6[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awprot_s6[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: rready_s6 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s6/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  ...
  rready_s6 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: rready_s7 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s7/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/U_R_DW_axi_irs/full_bus_valid1_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 f
  ...
  rready_s7 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: rresp_m1[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/gen_r_drespch_U_R_DW_axi_mp_drespch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  rresp_m1[1] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s0/U_R_DW_axi_irs/full_bus_valid2_r_reg_0_
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: rvalid_m1 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s0/U_R_DW_axi_irs/full_bus_valid2_r_reg_0_/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s0/U_R_DW_axi_irs/full_bus_valid2_r_reg_0_/Q (**SEQGEN**)     0.00     0.00 r
  ...
  rvalid_m1 (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wdata_s1[127]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wdata_s1[127] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wdata_s2[127]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wdata_s2[127] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wdata_s3[127]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wdata_s3[127] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wdata_s4[127]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wdata_s4[127] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wdata_s5[127]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wdata_s5[127] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wdata_s6[127]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wdata_s6[127] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wdata_s7[127]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wdata_s7[127] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: wid_s1[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_w_datach_U_W_DW_axi_sp_wdatach/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  wid_s1[3] (out)                                         0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arprot_s1[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arprot_s1[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlen_s2[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arlen_s2[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlen_s3[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arlen_s3[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlen_s4[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arlen_s4[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlen_s5[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arlen_s5[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlen_s6[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arlen_s6[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlen_s7[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arlen_s7[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlock_s1[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arlock_s1[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlock_s2[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arlock_s2[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlock_s3[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arlock_s3[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlock_s4[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arlock_s4[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlock_s5[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arlock_s5[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlock_s6[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arlock_s6[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlock_s7[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arlock_s7[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arlen_s1[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arlen_s1[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arprot_s2[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arprot_s2[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arprot_s3[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arprot_s3[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arprot_s4[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arprot_s4[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arprot_s5[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arprot_s5[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arprot_s6[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arprot_s6[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arprot_s7[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arprot_s7[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_mask_valid2_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arready_m1 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_mask_valid2_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/full_mask_valid2_r_reg/Q (**SEQGEN**)     0.00     0.00 f
  ...
  arready_m1 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arsize_s1[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arsize_s1[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arsize_s2[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arsize_s2[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arsize_s3[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arsize_s3[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arsize_s4[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arsize_s4[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arsize_s5[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arsize_s5[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arsize_s6[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arsize_s6[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arcache_s1[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arcache_s1[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: araddr_s2[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  araddr_s2[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: araddr_s3[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  araddr_s3[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: araddr_s4[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  araddr_s4[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: araddr_s5[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  araddr_s5[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: araddr_s6[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  araddr_s6[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: araddr_s7[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  araddr_s7[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arburst_s1[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arburst_s1[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arburst_s2[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arburst_s2[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arburst_s3[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arburst_s3[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arburst_s4[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arburst_s4[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arburst_s5[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arburst_s5[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arburst_s6[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arburst_s6[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arburst_s7[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arburst_s7[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arsize_s7[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arsize_s7[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arcache_s2[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arcache_s2[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arcache_s3[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arcache_s3[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arcache_s4[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arcache_s4[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arcache_s5[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arcache_s5[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arcache_s6[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arcache_s6[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arcache_s7[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arcache_s7[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arid_s1[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arid_s1[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arid_s2[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arid_s2[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arid_s3[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arid_s3[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arid_s4[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arid_s4[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arid_s5[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arid_s5[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arid_s6[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arid_s6[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arid_s7[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arid_s7[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlen_s6[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awlen_s6[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awcache_s7[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awcache_s7[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awid_s1[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awid_s1[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awid_s2[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awid_s2[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awid_s3[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awid_s3[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awid_s4[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awid_s4[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awid_s5[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awid_s5[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awid_s6[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awid_s6[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awid_s7[3] (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awid_s7[3] (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlen_s1[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awlen_s1[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlen_s2[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awlen_s2[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlen_s3[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awlen_s3[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlen_s4[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awlen_s4[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlen_s5[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awlen_s5[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awcache_s6[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awcache_s6[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlen_s7[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awlen_s7[3] (out)                                       0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlock_s1[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awlock_s1[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlock_s2[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awlock_s2[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlock_s3[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awlock_s3[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlock_s4[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awlock_s4[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlock_s5[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awlock_s5[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlock_s6[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awlock_s6[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awlock_s7[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awlock_s7[1] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awprot_s1[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awprot_s1[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awprot_s2[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awprot_s2[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awprot_s3[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awprot_s3[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awprot_s4[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awprot_s4[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awprot_s5[2]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awprot_s5[2] (out)                                      0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awaddr_s7[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awaddr_s7[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arvalid_s1 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arvalid_s1 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arvalid_s2 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arvalid_s2 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arvalid_s3 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arvalid_s3 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arvalid_s4 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arvalid_s4 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arvalid_s5 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arvalid_s5 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arvalid_s6 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arvalid_s6 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: arvalid_s7 (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_mp_m1/U_AR_DW_axi_irs/clr_plb_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  arvalid_s7 (out)                                        0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awaddr_s1[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awaddr_s1[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awaddr_s2[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awaddr_s2[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awaddr_s3[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awaddr_s3[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awaddr_s4[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awaddr_s4[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awaddr_s5[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awaddr_s5[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awaddr_s6[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awaddr_s6[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: araddr_s1[31]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_ar_addrch_U_AR_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  araddr_s1[31] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awburst_s1[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awburst_s1[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awburst_s2[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awburst_s2[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awburst_s3[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awburst_s3[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awburst_s4[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awburst_s4[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awburst_s5[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awburst_s5[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awburst_s6[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s6/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awburst_s6[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awburst_s7[1]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s7/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awburst_s7[1] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awcache_s1[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s1/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awcache_s1[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awcache_s2[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s2/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awcache_s2[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awcache_s3[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s3/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awcache_s3[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awcache_s4[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s4/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awcache_s4[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


 
****************************************
Report : timing
        -path short
        -delay max
        -max_paths 1
Design : DW_axi
Version: K-2015.06
Date   : Mon Aug  6 11:22:11 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_pvt   Library: dw_foundation.sldb
Wire Load Model Mode: top

  Startpoint: U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg
              (rising edge-triggered flip-flop clocked by aclk)
  Endpoint: awcache_s5[3]
            (output port clocked by aclk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock aclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/clocked_on (**SEQGEN**)     0.00 #     0.00 r
  U_DW_axi_sp_s5/gen_aw_addrch_U_AW_DW_axi_sp_addrch/any_valid_irs_arbpl_r_reg/Q (**SEQGEN**)     0.00     0.00 r
  ...
  awcache_s5[3] (out)                                     0.00       0.00 r
  data arrival time                                                  0.00

  clock aclk (rise edge)                                  4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  output external delay                                  -0.80       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        3.20


1
