#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Feb 26 11:08:38 2020
# Process ID: 2868
# Current directory: D:/Bo/Bo/A_NUS Undergraduate/Year_1_Sem_2/EE2026/LAB3_Assignment
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15692 D:\Bo\Bo\A_NUS Undergraduate\Year_1_Sem_2\EE2026\LAB3_Assignment\LAB3_Assignment.xpr
# Log file: D:/Bo/Bo/A_NUS Undergraduate/Year_1_Sem_2/EE2026/LAB3_Assignment/vivado.log
# Journal file: D:/Bo/Bo/A_NUS Undergraduate/Year_1_Sem_2/EE2026/LAB3_Assignment\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Bo/Bo/A_NUS Undergraduate/Year_1_Sem_2/EE2026/LAB3_Assignment/LAB3_Assignment.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Bo/Bo/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 802.137 ; gain = 79.719
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: main
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 891.840 ; gain = 88.469
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [D:/Bo/Bo/A_NUS Undergraduate/Year_1_Sem_2/EE2026/LAB3_Assignment/LAB3_Assignment.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'blinking_boundary' [D:/Bo/Bo/A_NUS Undergraduate/Year_1_Sem_2/EE2026/LAB3_Assignment/LAB3_Assignment.srcs/sources_1/new/blinking_boundary.v:23]
INFO: [Synth 8-6155] done synthesizing module 'blinking_boundary' (1#1) [D:/Bo/Bo/A_NUS Undergraduate/Year_1_Sem_2/EE2026/LAB3_Assignment/LAB3_Assignment.srcs/sources_1/new/blinking_boundary.v:23]
WARNING: [Synth 8-324] index 7 out of range [D:/Bo/Bo/A_NUS Undergraduate/Year_1_Sem_2/EE2026/LAB3_Assignment/LAB3_Assignment.srcs/sources_1/new/main.v:35]
INFO: [Synth 8-6157] synthesizing module 'speed_selection' [D:/Bo/Bo/A_NUS Undergraduate/Year_1_Sem_2/EE2026/LAB3_Assignment/LAB3_Assignment.srcs/sources_1/new/speed_selection.v:23]
INFO: [Synth 8-6157] synthesizing module 'gen_freq' [D:/Bo/Bo/A_NUS Undergraduate/Year_1_Sem_2/EE2026/LAB3_Assignment/LAB3_Assignment.srcs/sources_1/new/gen_freq.v:23]
INFO: [Synth 8-6155] done synthesizing module 'gen_freq' (2#1) [D:/Bo/Bo/A_NUS Undergraduate/Year_1_Sem_2/EE2026/LAB3_Assignment/LAB3_Assignment.srcs/sources_1/new/gen_freq.v:23]
INFO: [Synth 8-6155] done synthesizing module 'speed_selection' (3#1) [D:/Bo/Bo/A_NUS Undergraduate/Year_1_Sem_2/EE2026/LAB3_Assignment/LAB3_Assignment.srcs/sources_1/new/speed_selection.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main' (4#1) [D:/Bo/Bo/A_NUS Undergraduate/Year_1_Sem_2/EE2026/LAB3_Assignment/LAB3_Assignment.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3917] design main has port AN[3] driven by constant 0
WARNING: [Synth 8-3917] design main has port AN[2] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN[1] driven by constant 1
WARNING: [Synth 8-3917] design main has port AN[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 927.910 ; gain = 124.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 927.910 ; gain = 124.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 927.910 ; gain = 124.539
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Bo/Bo/A_NUS Undergraduate/Year_1_Sem_2/EE2026/LAB3_Assignment/LAB3_Assignment.srcs/constrs_1/new/constrain.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [D:/Bo/Bo/A_NUS Undergraduate/Year_1_Sem_2/EE2026/LAB3_Assignment/LAB3_Assignment.srcs/constrs_1/new/constrain.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Bo/Bo/A_NUS Undergraduate/Year_1_Sem_2/EE2026/LAB3_Assignment/LAB3_Assignment.srcs/constrs_1/new/constrain.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [D:/Bo/Bo/A_NUS Undergraduate/Year_1_Sem_2/EE2026/LAB3_Assignment/LAB3_Assignment.srcs/constrs_1/new/constrain.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Bo/Bo/A_NUS Undergraduate/Year_1_Sem_2/EE2026/LAB3_Assignment/LAB3_Assignment.srcs/constrs_1/new/constrain.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Bo/Bo/A_NUS Undergraduate/Year_1_Sem_2/EE2026/LAB3_Assignment/LAB3_Assignment.srcs/constrs_1/new/constrain.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1277.254 ; gain = 473.883
13 Infos, 7 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 1277.254 ; gain = 473.883
archive_project {D:/Bo/Bo/A_NUS Undergraduate/Year_1_Sem_2/EE2026/LAB SUbmission/LAB3_Assignment.xpr.zip} -temp_dir {D:/Bo/Bo/A_NUS Undergraduate/Year_1_Sem_2/EE2026/LAB3_Assignment/.Xil/Vivado-2868-DESKTOP-0MCSPLH} -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'D:/Bo/Bo/A_NUS Undergraduate/Year_1_Sem_2/EE2026/LAB3_Assignment/.Xil/Vivado-2868-DESKTOP-0MCSPLH' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'D:/Bo/Bo/A_NUS Undergraduate/Year_1_Sem_2/EE2026/LAB3_Assignment/.Xil/Vivado-2868-DESKTOP-0MCSPLH/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
