#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Sep 21 23:01:53 2021
# Process ID: 28892
# Current directory: C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24492 C:\Users\bobog\Desktop\School\ELEC 4200\lab5\Extra\Lab5\Lab5.xpr
# Log file: C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/vivado.log
# Journal file: C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/Lab5.xpr}
INFO: [Project 1-313] Project file moved from 'D:/Christobel/Classes/Digital System Design/Lab5/Lab5' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/Lab5.gen/sources_1', nor could it be found using path 'D:/Christobel/Classes/Digital System Design/Lab5/Lab5/Lab5.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1133.906 ; gain = 0.000
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  {{C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/Lab5.srcs/sim_1/new/task1sim.v}}]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'task1sim'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'task1sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/Lab5.sim/sim_1/behav/xsim/task3ROM.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/Lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj task1sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/Lab5.srcs/sources_1/new/task1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/Lab5.srcs/sim_1/new/task1sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module task1sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/Lab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/Lab5.sim/sim_1/behav/xsim'
"xelab -wto 9d83237feaa84a19a58f572b70e86efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot task1sim_behav xil_defaultlib.task1sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 9d83237feaa84a19a58f572b70e86efd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot task1sim_behav xil_defaultlib.task1sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.task1
Compiling module xil_defaultlib.task1sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot task1sim_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/bobog/Desktop/School/ELEC -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/bobog/Desktop/School/ELEC" line 1)
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 21 23:20:41 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1133.906 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/Lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "task1sim_behav -key {Behavioral:sim_1:Functional:task1sim} -tclbatch {task1sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source task1sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'task1sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1133.906 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 21 23:33:49 2021] Launched impl_1...
Run output will be captured here: C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/Lab5.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/Lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Sep 21 23:36:28 2021] Launched synth_1...
Run output will be captured here: C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/Lab5.runs/synth_1/runme.log
[Tue Sep 21 23:36:28 2021] Launched impl_1...
Run output will be captured here: C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/Lab5.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/Lab5.runs/synth_1

launch_runs impl_1 -jobs 6
[Tue Sep 21 23:38:25 2021] Launched synth_1...
Run output will be captured here: C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/Lab5.runs/synth_1/runme.log
[Tue Sep 21 23:38:25 2021] Launched impl_1...
Run output will be captured here: C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/Lab5.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/Lab5.runs/synth_1

launch_runs impl_1 -jobs 6
[Tue Sep 21 23:40:25 2021] Launched synth_1...
Run output will be captured here: C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/Lab5.runs/synth_1/runme.log
[Tue Sep 21 23:40:25 2021] Launched impl_1...
Run output will be captured here: C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/Lab5.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/Lab5.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Sep 22 00:09:37 2021] Launched synth_1...
Run output will be captured here: C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/Lab5.runs/synth_1/runme.log
[Wed Sep 22 00:09:37 2021] Launched impl_1...
Run output will be captured here: C:/Users/bobog/Desktop/School/ELEC 4200/lab5/Extra/Lab5/Lab5.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 22 01:20:27 2021...
