// Seed: 893536840
module module_0 (
    output wor   id_0,
    output uwire id_1,
    output tri0  id_2,
    output tri1  id_3
);
  assign id_0 = ~id_5 == 1;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    input uwire id_2,
    input tri0 id_3,
    input wor id_4,
    input tri id_5,
    output tri1 id_6,
    output tri1 id_7,
    output tri0 id_8,
    input wor id_9
    , id_13,
    input wire id_10,
    output tri0 id_11
);
  module_0(
      id_11, id_11, id_8, id_7
  );
  tri1 id_14 = 1;
endmodule
