Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun 25 22:55:36 2023
| Host         : Euler0525-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file scan_top_control_sets_placed.rpt
| Design       : scan_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      5 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             102 |           27 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------+---------------------------------------------+------------------+----------------+
|     Clock Signal     | Enable Signal |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+----------------------+---------------+---------------------------------------------+------------------+----------------+
|  u_scan_display/clk0 |               | u_scan_display/FSM_onehot_select[4]_i_1_n_0 |                2 |              5 |
|  clk_IBUF_BUFG       |               | u_scan_display/FSM_onehot_select[4]_i_1_n_0 |               25 |             97 |
+----------------------+---------------+---------------------------------------------+------------------+----------------+


