<dec f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='872' type='llvm::SDValue llvm::SelectionDAG::getZeroExtendInReg(llvm::SDValue Op, const llvm::SDLoc &amp; DL, llvm::EVT VT)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAG.h' l='870'>/// Return the expression required to zero extend the Op
  /// value assuming it was the smaller SrcTy value.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='1272' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner18ZExtPromoteOperandEN4llvm7SDValueENS1_3EVTE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='10855' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner16visitZERO_EXTENDEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='10867' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner16visitZERO_EXTENDEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='10996' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner16visitZERO_EXTENDEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='11006' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner16visitZERO_EXTENDEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='11573' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner22visitSIGN_EXTEND_INREGEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='21970' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner16SimplifySelectCCERKN4llvm5SDLocENS1_7SDValueES5_S5_S5_NS1_3ISD8CondCodeEb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='560' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize16LegalizeStoreOpsEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='941' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize15LegalizeLoadOpsEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='3052' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize10ExpandNodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='3056' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize10ExpandNodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='3057' u='c' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize10ExpandNodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeTypes.h' l='275' u='c' c='_ZN4llvm16DAGTypeLegalizer19ZExtPromotedIntegerENS_7SDValueE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeTypes.h' l='289' u='c' c='_ZN4llvm16DAGTypeLegalizer25SExtOrZExtPromotedIntegerENS_7SDValueE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp' l='648' u='c' c='_ZN4llvm16DAGTypeLegalizer24PromoteIntRes_INT_EXTENDEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp' l='1182' u='c' c='_ZN4llvm16DAGTypeLegalizer25PromoteIntRes_FunnelShiftEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp' l='1278' u='c' c='_ZN4llvm16DAGTypeLegalizer22PromoteIntRes_UADDSUBOEPNS_6SDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp' l='1925' u='c' c='_ZN4llvm16DAGTypeLegalizer24PromoteIntOp_ZERO_EXTENDEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp' l='4091' u='c' c='_ZN4llvm16DAGTypeLegalizer24ExpandIntRes_ZERO_EXTENDEPNS_6SDNodeERNS_7SDValueES4_'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='1274' ll='1290' type='llvm::SDValue llvm::SelectionDAG::getZeroExtendInReg(llvm::SDValue Op, const llvm::SDLoc &amp; DL, llvm::EVT VT)'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='1301' u='c' c='_ZN4llvm12SelectionDAG17getPtrExtendInRegENS_7SDValueERKNS_5SDLocENS_3EVTE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='1827' u='c' c='_ZNK4llvm14TargetLowering20SimplifyDemandedBitsENS_7SDValueERKNS_5APIntES4_RNS_9KnownBitsERNS0_17TargetLoweringOptEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4040' u='c' c='_ZNK4llvm20AMDGPUTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1174' u='c' c='_ZNK4llvm18R600TargetLowering22lowerPrivateTruncStoreEPNS_11StoreSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='1407' u='c' c='_ZNK4llvm18R600TargetLowering19lowerPrivateExtLoadENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7867' u='c' c='_ZNK4llvm16SITargetLowering9widenLoadEPNS_10LoadSDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2393' u='c' c='_ZNK4llvm21HexagonTargetLowering13buildVector32ENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocENS_3MVTERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2547' u='c' c='_ZNK4llvm21HexagonTargetLowering13extractVectorENS_7SDValueES1_RKNS_5SDLocENS_3MVTES5_RNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='979' u='c' c='_ZNK4llvm20MSP430TargetLowering11LowerShiftsENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='989' u='c' c='_ZNK4llvm20MSP430TargetLowering11LowerShiftsENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='24164' u='c' c='_ZL10LowerStoreN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43744' u='c' c='_ZL21PromoteMaskArithmeticPN4llvm6SDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='45381' u='c' c='_ZL12combineStorePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='47426' u='c' c='_ZL15combineExtSetccPN4llvm6SDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
