==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.465 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.438 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.398 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.465 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.465 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.531 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.414 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.434 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.414 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 177.312 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Pooling/sources/pooling.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.19 seconds; current allocated memory: 178.746 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 356 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 280 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 162 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 178 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 203 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_36_2> at HLS_Pooling/sources/pooling.c:36:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_51_4> at HLS_Pooling/sources/pooling.c:51:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_62_6> at HLS_Pooling/sources/pooling.c:62:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_77_8> at HLS_Pooling/sources/pooling.c:77:26 
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:37:32)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:41:24)
INFO: [HLS 214-115] Multiple burst writes of length 2 and bit width 16 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:55:10)
INFO: [HLS 214-115] Multiple burst writes of length 2 and bit width 16 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:51:73)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:63:32)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:67:24)
INFO: [HLS 214-115] Multiple burst writes of length 2 and bit width 16 has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:81:11)
INFO: [HLS 214-115] Multiple burst writes of length 2 and bit width 16 has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:77:73)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.038 seconds; current allocated memory: 181.508 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 181.508 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 185.930 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 187.625 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 209.219 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_35_1'(HLS_Pooling/sources/pooling.c:35:22) and 'VITIS_LOOP_36_2'(HLS_Pooling/sources/pooling.c:36:26) in function 'Pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_50_3'(HLS_Pooling/sources/pooling.c:50:22) and 'VITIS_LOOP_51_4'(HLS_Pooling/sources/pooling.c:51:26) in function 'Pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_61_5'(HLS_Pooling/sources/pooling.c:61:22) and 'VITIS_LOOP_62_6'(HLS_Pooling/sources/pooling.c:62:26) in function 'Pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_76_7'(HLS_Pooling/sources/pooling.c:76:22) and 'VITIS_LOOP_77_8'(HLS_Pooling/sources/pooling.c:77:26) in function 'Pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (HLS_Pooling/sources/pooling.c:35:22) in function 'Pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_3' (HLS_Pooling/sources/pooling.c:50:22) in function 'Pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_5' (HLS_Pooling/sources/pooling.c:61:22) in function 'Pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_7' (HLS_Pooling/sources/pooling.c:76:22) in function 'Pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 238.742 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'.
WARNING: [HLS 200-880] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' (loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', HLS_Pooling/sources/pooling.c:37) on port 'gmem' (HLS_Pooling/sources/pooling.c:37) and bus read operation ('gmem_addr_read', HLS_Pooling/sources/pooling.c:37) on port 'gmem' (HLS_Pooling/sources/pooling.c:37).
WARNING: [HLS 200-880] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' (loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_52', HLS_Pooling/sources/pooling.c:41) on port 'gmem' (HLS_Pooling/sources/pooling.c:41) and bus request operation ('empty', HLS_Pooling/sources/pooling.c:37) on port 'gmem' (HLS_Pooling/sources/pooling.c:37).
WARNING: [HLS 200-885] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' (loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'): Unable to schedule bus read operation ('gmem_addr_1_read_1', HLS_Pooling/sources/pooling.c:41) on port 'gmem' (HLS_Pooling/sources/pooling.c:41) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 17, loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 242.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 244.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_3_VITIS_LOOP_51_4'.
WARNING: [HLS 200-880] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4' (loop 'VITIS_LOOP_50_3_VITIS_LOOP_51_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem1_addr_write_ln55', HLS_Pooling/sources/pooling.c:55) on port 'gmem1' (HLS_Pooling/sources/pooling.c:55) and bus write operation ('gmem1_addr_write_ln55', HLS_Pooling/sources/pooling.c:55) on port 'gmem1' (HLS_Pooling/sources/pooling.c:55).
WARNING: [HLS 200-885] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4' (loop 'VITIS_LOOP_50_3_VITIS_LOOP_51_4'): Unable to schedule bus write operation ('gmem1_addr_1_write_ln51', HLS_Pooling/sources/pooling.c:51) on port 'gmem1' (HLS_Pooling/sources/pooling.c:51) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4' (loop 'VITIS_LOOP_50_3_VITIS_LOOP_51_4'): Unable to schedule bus write operation ('gmem1_addr_1_write_ln51', HLS_Pooling/sources/pooling.c:51) on port 'gmem1' (HLS_Pooling/sources/pooling.c:51) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 13, loop 'VITIS_LOOP_50_3_VITIS_LOOP_51_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 244.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 244.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_5_VITIS_LOOP_62_6'.
WARNING: [HLS 200-880] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6' (loop 'VITIS_LOOP_61_5_VITIS_LOOP_62_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', HLS_Pooling/sources/pooling.c:63) on port 'gmem' (HLS_Pooling/sources/pooling.c:63) and bus read operation ('gmem_addr_read', HLS_Pooling/sources/pooling.c:63) on port 'gmem' (HLS_Pooling/sources/pooling.c:63).
WARNING: [HLS 200-880] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6' (loop 'VITIS_LOOP_61_5_VITIS_LOOP_62_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_46', HLS_Pooling/sources/pooling.c:67) on port 'gmem' (HLS_Pooling/sources/pooling.c:67) and bus request operation ('empty', HLS_Pooling/sources/pooling.c:63) on port 'gmem' (HLS_Pooling/sources/pooling.c:63).
WARNING: [HLS 200-885] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6' (loop 'VITIS_LOOP_61_5_VITIS_LOOP_62_6'): Unable to schedule bus read operation ('gmem_addr_1_read_1', HLS_Pooling/sources/pooling.c:67) on port 'gmem' (HLS_Pooling/sources/pooling.c:67) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 17, loop 'VITIS_LOOP_61_5_VITIS_LOOP_62_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 244.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 244.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_7_VITIS_LOOP_77_8'.
WARNING: [HLS 200-880] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8' (loop 'VITIS_LOOP_76_7_VITIS_LOOP_77_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem2_addr_write_ln81', HLS_Pooling/sources/pooling.c:81) on port 'gmem2' (HLS_Pooling/sources/pooling.c:81) and bus write operation ('gmem2_addr_write_ln81', HLS_Pooling/sources/pooling.c:81) on port 'gmem2' (HLS_Pooling/sources/pooling.c:81).
WARNING: [HLS 200-885] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8' (loop 'VITIS_LOOP_76_7_VITIS_LOOP_77_8'): Unable to schedule bus write operation ('gmem2_addr_1_write_ln77', HLS_Pooling/sources/pooling.c:77) on port 'gmem2' (HLS_Pooling/sources/pooling.c:77) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8' (loop 'VITIS_LOOP_76_7_VITIS_LOOP_77_8'): Unable to schedule bus write operation ('gmem2_addr_1_write_ln77', HLS_Pooling/sources/pooling.c:77) on port 'gmem2' (HLS_Pooling/sources/pooling.c:77) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 13, loop 'VITIS_LOOP_76_7_VITIS_LOOP_77_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 245.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 245.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 245.984 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 246.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' pipeline 'VITIS_LOOP_35_1_VITIS_LOOP_36_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 248.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4' pipeline 'VITIS_LOOP_50_3_VITIS_LOOP_51_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 251.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6' pipeline 'VITIS_LOOP_61_5_VITIS_LOOP_62_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 253.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8' pipeline 'VITIS_LOOP_76_7_VITIS_LOOP_77_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 255.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/in_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/max_pool_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/min_pool_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_image', 'max_pool_image', 'min_pool_image' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling'.
INFO: [RTMG 210-278] Implementing memory 'Pooling_max_pool_image_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 259.148 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 263.051 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.162 seconds; current allocated memory: 273.871 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for Pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:13; Allocated memory: 96.680 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 177.160 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Pooling/sources/pooling.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.676 seconds; current allocated memory: 178.543 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 356 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 280 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 162 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 138 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 141 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 145 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 178 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 203 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_36_2> at HLS_Pooling/sources/pooling.c:36:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_51_4> at HLS_Pooling/sources/pooling.c:51:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_62_6> at HLS_Pooling/sources/pooling.c:62:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_77_8> at HLS_Pooling/sources/pooling.c:77:26 
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:37:32)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:41:24)
INFO: [HLS 214-115] Multiple burst writes of length 2 and bit width 16 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:55:10)
INFO: [HLS 214-115] Multiple burst writes of length 2 and bit width 16 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:51:73)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:63:32)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:67:24)
INFO: [HLS 214-115] Multiple burst writes of length 2 and bit width 16 has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:81:11)
INFO: [HLS 214-115] Multiple burst writes of length 2 and bit width 16 has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:77:73)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.646 seconds; current allocated memory: 181.355 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 181.363 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 185.707 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 187.652 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 209.508 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_35_1'(HLS_Pooling/sources/pooling.c:35:22) and 'VITIS_LOOP_36_2'(HLS_Pooling/sources/pooling.c:36:26) in function 'Pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_50_3'(HLS_Pooling/sources/pooling.c:50:22) and 'VITIS_LOOP_51_4'(HLS_Pooling/sources/pooling.c:51:26) in function 'Pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_61_5'(HLS_Pooling/sources/pooling.c:61:22) and 'VITIS_LOOP_62_6'(HLS_Pooling/sources/pooling.c:62:26) in function 'Pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_76_7'(HLS_Pooling/sources/pooling.c:76:22) and 'VITIS_LOOP_77_8'(HLS_Pooling/sources/pooling.c:77:26) in function 'Pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (HLS_Pooling/sources/pooling.c:35:22) in function 'Pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_3' (HLS_Pooling/sources/pooling.c:50:22) in function 'Pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_61_5' (HLS_Pooling/sources/pooling.c:61:22) in function 'Pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_7' (HLS_Pooling/sources/pooling.c:76:22) in function 'Pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 238.625 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'.
WARNING: [HLS 200-880] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' (loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', HLS_Pooling/sources/pooling.c:37) on port 'gmem' (HLS_Pooling/sources/pooling.c:37) and bus read operation ('gmem_addr_read', HLS_Pooling/sources/pooling.c:37) on port 'gmem' (HLS_Pooling/sources/pooling.c:37).
WARNING: [HLS 200-880] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' (loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_52', HLS_Pooling/sources/pooling.c:41) on port 'gmem' (HLS_Pooling/sources/pooling.c:41) and bus request operation ('empty', HLS_Pooling/sources/pooling.c:37) on port 'gmem' (HLS_Pooling/sources/pooling.c:37).
WARNING: [HLS 200-885] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' (loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'): Unable to schedule bus read operation ('gmem_addr_1_read_1', HLS_Pooling/sources/pooling.c:41) on port 'gmem' (HLS_Pooling/sources/pooling.c:41) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 17, loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 242.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 243.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_50_3_VITIS_LOOP_51_4'.
WARNING: [HLS 200-880] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4' (loop 'VITIS_LOOP_50_3_VITIS_LOOP_51_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem1_addr_write_ln55', HLS_Pooling/sources/pooling.c:55) on port 'gmem1' (HLS_Pooling/sources/pooling.c:55) and bus write operation ('gmem1_addr_write_ln55', HLS_Pooling/sources/pooling.c:55) on port 'gmem1' (HLS_Pooling/sources/pooling.c:55).
WARNING: [HLS 200-885] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4' (loop 'VITIS_LOOP_50_3_VITIS_LOOP_51_4'): Unable to schedule bus write operation ('gmem1_addr_1_write_ln51', HLS_Pooling/sources/pooling.c:51) on port 'gmem1' (HLS_Pooling/sources/pooling.c:51) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4' (loop 'VITIS_LOOP_50_3_VITIS_LOOP_51_4'): Unable to schedule bus write operation ('gmem1_addr_1_write_ln51', HLS_Pooling/sources/pooling.c:51) on port 'gmem1' (HLS_Pooling/sources/pooling.c:51) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 13, loop 'VITIS_LOOP_50_3_VITIS_LOOP_51_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 243.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 244.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_5_VITIS_LOOP_62_6'.
WARNING: [HLS 200-880] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6' (loop 'VITIS_LOOP_61_5_VITIS_LOOP_62_6'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', HLS_Pooling/sources/pooling.c:63) on port 'gmem' (HLS_Pooling/sources/pooling.c:63) and bus read operation ('gmem_addr_read', HLS_Pooling/sources/pooling.c:63) on port 'gmem' (HLS_Pooling/sources/pooling.c:63).
WARNING: [HLS 200-880] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6' (loop 'VITIS_LOOP_61_5_VITIS_LOOP_62_6'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_46', HLS_Pooling/sources/pooling.c:67) on port 'gmem' (HLS_Pooling/sources/pooling.c:67) and bus request operation ('empty', HLS_Pooling/sources/pooling.c:63) on port 'gmem' (HLS_Pooling/sources/pooling.c:63).
WARNING: [HLS 200-885] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6' (loop 'VITIS_LOOP_61_5_VITIS_LOOP_62_6'): Unable to schedule bus read operation ('gmem_addr_1_read_1', HLS_Pooling/sources/pooling.c:67) on port 'gmem' (HLS_Pooling/sources/pooling.c:67) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 17, loop 'VITIS_LOOP_61_5_VITIS_LOOP_62_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 244.348 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 244.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_7_VITIS_LOOP_77_8'.
WARNING: [HLS 200-880] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8' (loop 'VITIS_LOOP_76_7_VITIS_LOOP_77_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation ('gmem2_addr_write_ln81', HLS_Pooling/sources/pooling.c:81) on port 'gmem2' (HLS_Pooling/sources/pooling.c:81) and bus write operation ('gmem2_addr_write_ln81', HLS_Pooling/sources/pooling.c:81) on port 'gmem2' (HLS_Pooling/sources/pooling.c:81).
WARNING: [HLS 200-885] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8' (loop 'VITIS_LOOP_76_7_VITIS_LOOP_77_8'): Unable to schedule bus write operation ('gmem2_addr_1_write_ln77', HLS_Pooling/sources/pooling.c:77) on port 'gmem2' (HLS_Pooling/sources/pooling.c:77) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8' (loop 'VITIS_LOOP_76_7_VITIS_LOOP_77_8'): Unable to schedule bus write operation ('gmem2_addr_1_write_ln77', HLS_Pooling/sources/pooling.c:77) on port 'gmem2' (HLS_Pooling/sources/pooling.c:77) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 13, loop 'VITIS_LOOP_76_7_VITIS_LOOP_77_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 245.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 245.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 245.680 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 245.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2' pipeline 'VITIS_LOOP_35_1_VITIS_LOOP_36_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 248.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4' pipeline 'VITIS_LOOP_50_3_VITIS_LOOP_51_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling_Pipeline_VITIS_LOOP_50_3_VITIS_LOOP_51_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 250.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6' pipeline 'VITIS_LOOP_61_5_VITIS_LOOP_62_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling_Pipeline_VITIS_LOOP_61_5_VITIS_LOOP_62_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 253.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8' pipeline 'VITIS_LOOP_76_7_VITIS_LOOP_77_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 254.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/in_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/max_pool_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/min_pool_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_image', 'max_pool_image', 'min_pool_image' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling'.
INFO: [RTMG 210-278] Implementing memory 'Pooling_max_pool_image_temp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 259.121 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 262.445 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.299 seconds; current allocated memory: 273.117 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for Pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:15; Allocated memory: 96.090 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1510] Running: config_export -output C:/DevWorks_HLS/Convolution_Project/rtl 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file rtl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:12; Allocated memory: 7.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.527 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.457 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.402 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.469 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/rtl
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/rtl -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 177.043 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Pooling/sources/pooling.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.614 seconds; current allocated memory: 178.555 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 166 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 100 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 88 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 91 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 105 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 105 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 105 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 105 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 105 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 122 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 129 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_24_2> at HLS_Pooling/sources/pooling.c:24:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_39_4> at HLS_Pooling/sources/pooling.c:39:26 
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 16 in loop 'VITIS_LOOP_23_1'(HLS_Pooling/sources/pooling.c:23:19) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:23:19)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:25:32)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:29:24)
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 16 in loop 'VITIS_LOOP_38_3'(HLS_Pooling/sources/pooling.c:38:22) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:38:22)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:40:32)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:44:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.22 seconds; current allocated memory: 180.977 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 180.977 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 185.387 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 186.969 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 208.617 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_23_1'(HLS_Pooling/sources/pooling.c:23:19) and 'VITIS_LOOP_24_2'(HLS_Pooling/sources/pooling.c:24:26) in function 'Pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_38_3'(HLS_Pooling/sources/pooling.c:38:22) and 'VITIS_LOOP_39_4'(HLS_Pooling/sources/pooling.c:39:26) in function 'Pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_23_1' (HLS_Pooling/sources/pooling.c:23:19) in function 'Pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_3' (HLS_Pooling/sources/pooling.c:38:22) in function 'Pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 220.070 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_23_1_VITIS_LOOP_24_2'.
WARNING: [HLS 200-880] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2' (loop 'VITIS_LOOP_23_1_VITIS_LOOP_24_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', HLS_Pooling/sources/pooling.c:25) on port 'gmem' (HLS_Pooling/sources/pooling.c:25) and bus read operation ('gmem_addr_read', HLS_Pooling/sources/pooling.c:25) on port 'gmem' (HLS_Pooling/sources/pooling.c:25).
WARNING: [HLS 200-880] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2' (loop 'VITIS_LOOP_23_1_VITIS_LOOP_24_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_32', HLS_Pooling/sources/pooling.c:29) on port 'gmem' (HLS_Pooling/sources/pooling.c:29) and bus request operation ('empty_31', HLS_Pooling/sources/pooling.c:25) on port 'gmem' (HLS_Pooling/sources/pooling.c:25).
WARNING: [HLS 200-885] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2' (loop 'VITIS_LOOP_23_1_VITIS_LOOP_24_2'): Unable to schedule bus read operation ('gmem_addr_1_read_1', HLS_Pooling/sources/pooling.c:29) on port 'gmem' (HLS_Pooling/sources/pooling.c:29) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 17, loop 'VITIS_LOOP_23_1_VITIS_LOOP_24_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 224.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 225.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_38_3_VITIS_LOOP_39_4'.
WARNING: [HLS 200-880] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4' (loop 'VITIS_LOOP_38_3_VITIS_LOOP_39_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', HLS_Pooling/sources/pooling.c:40) on port 'gmem' (HLS_Pooling/sources/pooling.c:40) and bus read operation ('gmem_addr_read', HLS_Pooling/sources/pooling.c:40) on port 'gmem' (HLS_Pooling/sources/pooling.c:40).
WARNING: [HLS 200-880] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4' (loop 'VITIS_LOOP_38_3_VITIS_LOOP_39_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_30', HLS_Pooling/sources/pooling.c:44) on port 'gmem' (HLS_Pooling/sources/pooling.c:44) and bus request operation ('empty_29', HLS_Pooling/sources/pooling.c:40) on port 'gmem' (HLS_Pooling/sources/pooling.c:40).
WARNING: [HLS 200-885] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4' (loop 'VITIS_LOOP_38_3_VITIS_LOOP_39_4'): Unable to schedule bus read operation ('gmem_addr_1_read_1', HLS_Pooling/sources/pooling.c:44) on port 'gmem' (HLS_Pooling/sources/pooling.c:44) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 17, loop 'VITIS_LOOP_38_3_VITIS_LOOP_39_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 225.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 225.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 225.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 225.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2' pipeline 'VITIS_LOOP_23_1_VITIS_LOOP_24_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 228.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4' pipeline 'VITIS_LOOP_38_3_VITIS_LOOP_39_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 231.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/in_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/max_pool_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/min_pool_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_image', 'max_pool_image', 'min_pool_image' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 235.410 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 239.129 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.088 seconds; current allocated memory: 249.102 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for Pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:13; Allocated memory: 72.164 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file RTL_POOL/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:12; Allocated memory: 8.016 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.559 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.504 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.566 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.559 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.477 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.418 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [HLS 200-2035] Skipping execution of C Simulation due to 'setup' option
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.504 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.434 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.453 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.438 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.539 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.520 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.621 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.504 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.590 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.586 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.621 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.617 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.516 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.574 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.609 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'Picture10.bmp'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'smiley_128x128.bmp'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'test1.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 177.051 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Pooling/sources/pooling.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.521 seconds; current allocated memory: 178.805 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 204 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 146 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 100 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_25_2> at HLS_Pooling/sources/pooling.c:25:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_40_4> at HLS_Pooling/sources/pooling.c:40:26 
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 8 in loop 'VITIS_LOOP_24_1'(HLS_Pooling/sources/pooling.c:24:19) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:24:19)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:26:31)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:30:24)
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 8 in loop 'VITIS_LOOP_39_3'(HLS_Pooling/sources/pooling.c:39:22) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:39:22)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:41:31)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:45:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.16 seconds; current allocated memory: 181.383 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 181.383 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 185.621 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 187.242 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 208.742 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_24_1'(HLS_Pooling/sources/pooling.c:24:19) and 'VITIS_LOOP_25_2'(HLS_Pooling/sources/pooling.c:25:26) in function 'Pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_39_3'(HLS_Pooling/sources/pooling.c:39:22) and 'VITIS_LOOP_40_4'(HLS_Pooling/sources/pooling.c:40:26) in function 'Pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_1' (HLS_Pooling/sources/pooling.c:24:19) in function 'Pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_3' (HLS_Pooling/sources/pooling.c:39:22) in function 'Pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 220.215 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'.
WARNING: [HLS 200-880] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2' (loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', HLS_Pooling/sources/pooling.c:26) on port 'gmem' (HLS_Pooling/sources/pooling.c:26) and bus read operation ('max_val', HLS_Pooling/sources/pooling.c:26) on port 'gmem' (HLS_Pooling/sources/pooling.c:26).
WARNING: [HLS 200-880] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2' (loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_29', HLS_Pooling/sources/pooling.c:30) on port 'gmem' (HLS_Pooling/sources/pooling.c:30) and bus request operation ('empty_28', HLS_Pooling/sources/pooling.c:26) on port 'gmem' (HLS_Pooling/sources/pooling.c:26).
WARNING: [HLS 200-885] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2' (loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'): Unable to schedule bus read operation ('gmem_addr_1_read_1', HLS_Pooling/sources/pooling.c:30) on port 'gmem' (HLS_Pooling/sources/pooling.c:30) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 17, loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 224.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 225.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_3_VITIS_LOOP_40_4'.
WARNING: [HLS 200-880] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4' (loop 'VITIS_LOOP_39_3_VITIS_LOOP_40_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', HLS_Pooling/sources/pooling.c:41) on port 'gmem' (HLS_Pooling/sources/pooling.c:41) and bus read operation ('min_val', HLS_Pooling/sources/pooling.c:41) on port 'gmem' (HLS_Pooling/sources/pooling.c:41).
WARNING: [HLS 200-880] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4' (loop 'VITIS_LOOP_39_3_VITIS_LOOP_40_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_27', HLS_Pooling/sources/pooling.c:45) on port 'gmem' (HLS_Pooling/sources/pooling.c:45) and bus request operation ('empty_26', HLS_Pooling/sources/pooling.c:41) on port 'gmem' (HLS_Pooling/sources/pooling.c:41).
WARNING: [HLS 200-885] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4' (loop 'VITIS_LOOP_39_3_VITIS_LOOP_40_4'): Unable to schedule bus read operation ('gmem_addr_1_read_1', HLS_Pooling/sources/pooling.c:45) on port 'gmem' (HLS_Pooling/sources/pooling.c:45) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 17, loop 'VITIS_LOOP_39_3_VITIS_LOOP_40_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 225.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 225.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 225.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 225.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2' pipeline 'VITIS_LOOP_24_1_VITIS_LOOP_25_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 228.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4' pipeline 'VITIS_LOOP_39_3_VITIS_LOOP_40_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 231.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/in_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/max_pool_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/min_pool_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_image', 'max_pool_image', 'min_pool_image' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 235.930 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 239.430 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.064 seconds; current allocated memory: 249.500 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for Pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:13; Allocated memory: 72.688 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file RTL_POOL/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:12; Allocated memory: 7.301 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'Picture10.bmp'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'smiley_128x128.bmp'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'test1.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 187.348 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Pooling/sources/pooling.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.635 seconds; current allocated memory: 188.918 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 204 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 146 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 80 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 68 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 71 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 100 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_25_2> at HLS_Pooling/sources/pooling.c:25:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_40_4> at HLS_Pooling/sources/pooling.c:40:26 
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 8 in loop 'VITIS_LOOP_24_1'(HLS_Pooling/sources/pooling.c:24:19) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:24:19)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:26:31)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:30:24)
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 8 in loop 'VITIS_LOOP_39_3'(HLS_Pooling/sources/pooling.c:39:22) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:39:22)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:41:31)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:45:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.234 seconds; current allocated memory: 191.430 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 191.445 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 195.941 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 197.762 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 219.195 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_24_1'(HLS_Pooling/sources/pooling.c:24:19) and 'VITIS_LOOP_25_2'(HLS_Pooling/sources/pooling.c:25:26) in function 'Pooling' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_39_3'(HLS_Pooling/sources/pooling.c:39:22) and 'VITIS_LOOP_40_4'(HLS_Pooling/sources/pooling.c:40:26) in function 'Pooling' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_1' (HLS_Pooling/sources/pooling.c:24:19) in function 'Pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_3' (HLS_Pooling/sources/pooling.c:39:22) in function 'Pooling'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 230.535 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'.
WARNING: [HLS 200-880] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2' (loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', HLS_Pooling/sources/pooling.c:26) on port 'gmem' (HLS_Pooling/sources/pooling.c:26) and bus read operation ('max_val', HLS_Pooling/sources/pooling.c:26) on port 'gmem' (HLS_Pooling/sources/pooling.c:26).
WARNING: [HLS 200-880] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2' (loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_29', HLS_Pooling/sources/pooling.c:30) on port 'gmem' (HLS_Pooling/sources/pooling.c:30) and bus request operation ('empty_28', HLS_Pooling/sources/pooling.c:26) on port 'gmem' (HLS_Pooling/sources/pooling.c:26).
WARNING: [HLS 200-885] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2' (loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'): Unable to schedule bus read operation ('gmem_addr_1_read_1', HLS_Pooling/sources/pooling.c:30) on port 'gmem' (HLS_Pooling/sources/pooling.c:30) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 17, loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 234.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 235.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_3_VITIS_LOOP_40_4'.
WARNING: [HLS 200-880] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4' (loop 'VITIS_LOOP_39_3_VITIS_LOOP_40_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', HLS_Pooling/sources/pooling.c:41) on port 'gmem' (HLS_Pooling/sources/pooling.c:41) and bus read operation ('min_val', HLS_Pooling/sources/pooling.c:41) on port 'gmem' (HLS_Pooling/sources/pooling.c:41).
WARNING: [HLS 200-880] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4' (loop 'VITIS_LOOP_39_3_VITIS_LOOP_40_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_27', HLS_Pooling/sources/pooling.c:45) on port 'gmem' (HLS_Pooling/sources/pooling.c:45) and bus request operation ('empty_26', HLS_Pooling/sources/pooling.c:41) on port 'gmem' (HLS_Pooling/sources/pooling.c:41).
WARNING: [HLS 200-885] The II Violation in module 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4' (loop 'VITIS_LOOP_39_3_VITIS_LOOP_40_4'): Unable to schedule bus read operation ('gmem_addr_1_read_1', HLS_Pooling/sources/pooling.c:45) on port 'gmem' (HLS_Pooling/sources/pooling.c:45) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 17, loop 'VITIS_LOOP_39_3_VITIS_LOOP_40_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 235.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 235.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 236.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 236.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2' pipeline 'VITIS_LOOP_24_1_VITIS_LOOP_25_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling_Pipeline_VITIS_LOOP_24_1_VITIS_LOOP_25_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 238.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4' pipeline 'VITIS_LOOP_39_3_VITIS_LOOP_40_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling_Pipeline_VITIS_LOOP_39_3_VITIS_LOOP_40_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 241.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/in_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/max_pool_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/min_pool_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_image', 'max_pool_image', 'min_pool_image' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 245.969 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 249.887 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.054 seconds; current allocated memory: 259.887 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for Pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:13; Allocated memory: 72.695 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:02; Allocated memory: 0.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.441 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.504 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.562 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.609 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'Picture10.bmp'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'smiley_128x128.bmp'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'test1.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 177.273 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Pooling/sources/pooling.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.176 seconds; current allocated memory: 178.223 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,010 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,554 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,551 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,551 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,554 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,554 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,554 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,554 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,499 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,497 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,497 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,497 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,497 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,500 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,184 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'Loop_col_1' is marked as complete unroll implied by the pipeline pragma (HLS_Pooling/sources/pooling.c:28:14)
INFO: [HLS 214-186] Unrolling loop 'Loop_col_1' (HLS_Pooling/sources/pooling.c:28:14) in function 'Pooling' completely with a factor of 64 (HLS_Pooling/sources/pooling.c:14:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'Loop_col_1' (HLS_Pooling/sources/pooling.c:28:14) in function 'Pooling' has been removed because the loop is unrolled completely (HLS_Pooling/sources/pooling.c:14:0)
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 8 in loop 'Loop_row_1'(HLS_Pooling/sources/pooling.c:24:14) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:24:14)
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 8 in loop 'Loop_row_1'(HLS_Pooling/sources/pooling.c:24:14) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:24:14)
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 8 in loop 'Loop_row_1'(HLS_Pooling/sources/pooling.c:24:14) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:24:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.374 seconds; current allocated memory: 183.199 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 183.211 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 189.027 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 191.055 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 216.406 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 216.414 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_row_1'.
WARNING: [HLS 200-880] The II Violation in module 'Pooling' (loop 'Loop_row_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_255', HLS_Pooling/sources/pooling.c:31) on port 'gmem' (HLS_Pooling/sources/pooling.c:31) and bus read operation ('max_val', HLS_Pooling/sources/pooling.c:31) on port 'gmem' (HLS_Pooling/sources/pooling.c:31).
WARNING: [HLS 200-880] The II Violation in module 'Pooling' (loop 'Loop_row_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_255', HLS_Pooling/sources/pooling.c:31) on port 'gmem' (HLS_Pooling/sources/pooling.c:31) and bus read operation ('max_val', HLS_Pooling/sources/pooling.c:31) on port 'gmem' (HLS_Pooling/sources/pooling.c:31).
WARNING: [HLS 200-880] The II Violation in module 'Pooling' (loop 'Loop_row_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_255', HLS_Pooling/sources/pooling.c:31) on port 'gmem' (HLS_Pooling/sources/pooling.c:31) and bus read operation ('max_val', HLS_Pooling/sources/pooling.c:31) on port 'gmem' (HLS_Pooling/sources/pooling.c:31).
WARNING: [HLS 200-880] The II Violation in module 'Pooling' (loop 'Loop_row_1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_255', HLS_Pooling/sources/pooling.c:31) on port 'gmem' (HLS_Pooling/sources/pooling.c:31) and bus read operation ('max_val', HLS_Pooling/sources/pooling.c:31) on port 'gmem' (HLS_Pooling/sources/pooling.c:31).
WARNING: [HLS 200-880] The II Violation in module 'Pooling' (loop 'Loop_row_1'): Unable to enforce a carried dependence constraint (II = 131, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_255', HLS_Pooling/sources/pooling.c:31) on port 'gmem' (HLS_Pooling/sources/pooling.c:31) and bus read operation ('max_val', HLS_Pooling/sources/pooling.c:31) on port 'gmem' (HLS_Pooling/sources/pooling.c:31).
WARNING: [HLS 200-880] The II Violation in module 'Pooling' (loop 'Loop_row_1'): Unable to enforce a carried dependence constraint (II = 194, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_255', HLS_Pooling/sources/pooling.c:31) on port 'gmem' (HLS_Pooling/sources/pooling.c:31) and bus read operation ('max_val', HLS_Pooling/sources/pooling.c:31) on port 'gmem' (HLS_Pooling/sources/pooling.c:31).
WARNING: [HLS 200-880] The II Violation in module 'Pooling' (loop 'Loop_row_1'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_255', HLS_Pooling/sources/pooling.c:31) on port 'gmem' (HLS_Pooling/sources/pooling.c:31) and bus read operation ('max_val', HLS_Pooling/sources/pooling.c:31) on port 'gmem' (HLS_Pooling/sources/pooling.c:31).
WARNING: [HLS 200-880] The II Violation in module 'Pooling' (loop 'Loop_row_1'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_255', HLS_Pooling/sources/pooling.c:31) on port 'gmem' (HLS_Pooling/sources/pooling.c:31) and bus read operation ('max_val', HLS_Pooling/sources/pooling.c:31) on port 'gmem' (HLS_Pooling/sources/pooling.c:31).
WARNING: [HLS 200-880] The II Violation in module 'Pooling' (loop 'Loop_row_1'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_255', HLS_Pooling/sources/pooling.c:31) on port 'gmem' (HLS_Pooling/sources/pooling.c:31) and bus read operation ('max_val', HLS_Pooling/sources/pooling.c:31) on port 'gmem' (HLS_Pooling/sources/pooling.c:31).
WARNING: [HLS 200-880] The II Violation in module 'Pooling' (loop 'Loop_row_1'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_255', HLS_Pooling/sources/pooling.c:31) on port 'gmem' (HLS_Pooling/sources/pooling.c:31) and bus read operation ('max_val', HLS_Pooling/sources/pooling.c:31) on port 'gmem' (HLS_Pooling/sources/pooling.c:31).
WARNING: [HLS 200-880] The II Violation in module 'Pooling' (loop 'Loop_row_1'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_255', HLS_Pooling/sources/pooling.c:31) on port 'gmem' (HLS_Pooling/sources/pooling.c:31) and bus read operation ('max_val', HLS_Pooling/sources/pooling.c:31) on port 'gmem' (HLS_Pooling/sources/pooling.c:31).
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 256, Depth = 272, loop 'Loop_row_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.271 seconds; current allocated memory: 234.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 235.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/in_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/max_pool_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/min_pool_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pooling' pipeline 'Loop_row_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'in_image', 'max_pool_image', 'min_pool_image' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 254.652 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.705 seconds; current allocated memory: 284.402 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.512 seconds; current allocated memory: 310.789 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for Pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:19; Allocated memory: 133.754 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'Picture10.bmp'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'smiley_128x128.bmp'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'test1.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 176.617 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Pooling/sources/pooling.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.147 seconds; current allocated memory: 177.578 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,010 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,554 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,551 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,551 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,554 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,554 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,554 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,554 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,499 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,497 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,497 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,497 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,497 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,500 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,184 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'Loop_col_1' is marked as complete unroll implied by the pipeline pragma (HLS_Pooling/sources/pooling.c:28:14)
INFO: [HLS 214-186] Unrolling loop 'Loop_col_1' (HLS_Pooling/sources/pooling.c:28:14) in function 'Pooling' completely with a factor of 64 (HLS_Pooling/sources/pooling.c:14:0)
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 8 in loop 'Loop_row_1'(HLS_Pooling/sources/pooling.c:24:14) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:24:14)
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 8 in loop 'Loop_row_1'(HLS_Pooling/sources/pooling.c:24:14) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:24:14)
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 8 in loop 'Loop_row_1'(HLS_Pooling/sources/pooling.c:24:14) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:24:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.233 seconds; current allocated memory: 183.098 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 183.109 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 188.828 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 190.867 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 216.344 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 216.355 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_row_1'.
WARNING: [HLS 200-880] The II Violation in module 'Pooling' (loop 'Loop_row_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_255', HLS_Pooling/sources/pooling.c:30) on port 'gmem' (HLS_Pooling/sources/pooling.c:30) and bus read operation ('max_val', HLS_Pooling/sources/pooling.c:30) on port 'gmem' (HLS_Pooling/sources/pooling.c:30).
WARNING: [HLS 200-880] The II Violation in module 'Pooling' (loop 'Loop_row_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_255', HLS_Pooling/sources/pooling.c:30) on port 'gmem' (HLS_Pooling/sources/pooling.c:30) and bus read operation ('max_val', HLS_Pooling/sources/pooling.c:30) on port 'gmem' (HLS_Pooling/sources/pooling.c:30).
WARNING: [HLS 200-880] The II Violation in module 'Pooling' (loop 'Loop_row_1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_255', HLS_Pooling/sources/pooling.c:30) on port 'gmem' (HLS_Pooling/sources/pooling.c:30) and bus read operation ('max_val', HLS_Pooling/sources/pooling.c:30) on port 'gmem' (HLS_Pooling/sources/pooling.c:30).
WARNING: [HLS 200-880] The II Violation in module 'Pooling' (loop 'Loop_row_1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_255', HLS_Pooling/sources/pooling.c:30) on port 'gmem' (HLS_Pooling/sources/pooling.c:30) and bus read operation ('max_val', HLS_Pooling/sources/pooling.c:30) on port 'gmem' (HLS_Pooling/sources/pooling.c:30).
WARNING: [HLS 200-880] The II Violation in module 'Pooling' (loop 'Loop_row_1'): Unable to enforce a carried dependence constraint (II = 131, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_255', HLS_Pooling/sources/pooling.c:30) on port 'gmem' (HLS_Pooling/sources/pooling.c:30) and bus read operation ('max_val', HLS_Pooling/sources/pooling.c:30) on port 'gmem' (HLS_Pooling/sources/pooling.c:30).
WARNING: [HLS 200-880] The II Violation in module 'Pooling' (loop 'Loop_row_1'): Unable to enforce a carried dependence constraint (II = 194, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_255', HLS_Pooling/sources/pooling.c:30) on port 'gmem' (HLS_Pooling/sources/pooling.c:30) and bus read operation ('max_val', HLS_Pooling/sources/pooling.c:30) on port 'gmem' (HLS_Pooling/sources/pooling.c:30).
WARNING: [HLS 200-880] The II Violation in module 'Pooling' (loop 'Loop_row_1'): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_255', HLS_Pooling/sources/pooling.c:30) on port 'gmem' (HLS_Pooling/sources/pooling.c:30) and bus read operation ('max_val', HLS_Pooling/sources/pooling.c:30) on port 'gmem' (HLS_Pooling/sources/pooling.c:30).
WARNING: [HLS 200-880] The II Violation in module 'Pooling' (loop 'Loop_row_1'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_255', HLS_Pooling/sources/pooling.c:30) on port 'gmem' (HLS_Pooling/sources/pooling.c:30) and bus read operation ('max_val', HLS_Pooling/sources/pooling.c:30) on port 'gmem' (HLS_Pooling/sources/pooling.c:30).
WARNING: [HLS 200-880] The II Violation in module 'Pooling' (loop 'Loop_row_1'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_255', HLS_Pooling/sources/pooling.c:30) on port 'gmem' (HLS_Pooling/sources/pooling.c:30) and bus read operation ('max_val', HLS_Pooling/sources/pooling.c:30) on port 'gmem' (HLS_Pooling/sources/pooling.c:30).
WARNING: [HLS 200-880] The II Violation in module 'Pooling' (loop 'Loop_row_1'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_255', HLS_Pooling/sources/pooling.c:30) on port 'gmem' (HLS_Pooling/sources/pooling.c:30) and bus read operation ('max_val', HLS_Pooling/sources/pooling.c:30) on port 'gmem' (HLS_Pooling/sources/pooling.c:30).
WARNING: [HLS 200-880] The II Violation in module 'Pooling' (loop 'Loop_row_1'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_255', HLS_Pooling/sources/pooling.c:30) on port 'gmem' (HLS_Pooling/sources/pooling.c:30) and bus read operation ('max_val', HLS_Pooling/sources/pooling.c:30) on port 'gmem' (HLS_Pooling/sources/pooling.c:30).
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 256, Depth = 272, loop 'Loop_row_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.27 seconds; current allocated memory: 233.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 234.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/in_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/max_pool_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/min_pool_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Pooling' pipeline 'Loop_row_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Bundling port 'in_image', 'max_pool_image', 'min_pool_image' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.845 seconds; current allocated memory: 253.719 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.704 seconds; current allocated memory: 283.301 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.527 seconds; current allocated memory: 309.676 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for Pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:18; Allocated memory: 133.262 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'Picture10.bmp'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'smiley_128x128.bmp'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'test1.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 177.191 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Pooling/sources/pooling.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.14 seconds; current allocated memory: 178.363 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 134 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 8 in loop 'Loop_row_1'(HLS_Pooling/sources/pooling.c:24:14) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:24:14)
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 8 in loop 'Loop_row_1'(HLS_Pooling/sources/pooling.c:24:14) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:24:14)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:31:20)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:36:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.813 seconds; current allocated memory: 180.969 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 180.973 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 185.477 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 186.945 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 207.672 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 207.742 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 207.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 207.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/in_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/max_pool_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/min_pool_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_image', 'max_pool_image', 'min_pool_image' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 210.109 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 215.359 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.982 seconds; current allocated memory: 224.555 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for Pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:11; Allocated memory: 47.531 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.520 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'Picture10.bmp'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'smiley_128x128.bmp'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'test1.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 177.285 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Pooling/sources/pooling.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.259 seconds; current allocated memory: 178.773 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 158 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
ERROR: [HLS 214-274] In 'Loop_col_1', Pragma conflict happens on 'UNROLL' and 'PIPELINE' pragmas: Complete unroll will break the target of other loop pragmas (HLS_Pooling/sources/pooling.c:36:18)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:09; Allocated memory: 2.641 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'Picture10.bmp'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'smiley_128x128.bmp'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'test1.png'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 177.371 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Pooling/sources/pooling.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.216 seconds; current allocated memory: 178.492 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 134 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 8 in loop 'Loop_row_1'(HLS_Pooling/sources/pooling.c:24:14) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:24:14)
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 8 in loop 'Loop_row_1'(HLS_Pooling/sources/pooling.c:24:14) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:24:14)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:31:20)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:36:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.343 seconds; current allocated memory: 181.168 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 181.168 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 185.418 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 186.770 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 208.160 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 208.168 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 208.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 208.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/in_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/max_pool_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/min_pool_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_image', 'max_pool_image', 'min_pool_image' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 209.820 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 215.082 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.084 seconds; current allocated memory: 224.430 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for Pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:11; Allocated memory: 47.328 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.824 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.547 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file smiley_128x128.bmp; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 176.938 MB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Pooling/sources/pooling.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.164 seconds; current allocated memory: 178.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 186 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 134 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 52 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 46 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 49 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 58 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 67 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 72 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/DevWorks_HLS/Convolution_Project/HLS/HLS_Pooling/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 8 in loop 'Loop_row_1'(HLS_Pooling/sources/pooling.c:24:14) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:24:14)
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 8 in loop 'Loop_row_1'(HLS_Pooling/sources/pooling.c:24:14) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:24:14)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:31:20)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (HLS_Pooling/sources/pooling.c:36:24)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.917 seconds; current allocated memory: 180.832 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 180.836 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 184.988 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 186.441 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 207.953 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 207.969 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Pooling' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 207.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 207.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/in_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/max_pool_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Pooling/min_pool_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Pooling' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_image', 'max_pool_image', 'min_pool_image' and 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 209.684 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 214.719 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.977 seconds; current allocated memory: 223.961 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Pooling.
INFO: [VLOG 209-307] Generating Verilog RTL for Pooling.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.23 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:11; Allocated memory: 47.160 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.535 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
Tool Version Limit: 2024.05
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/DevWorks_HLS/Convolution_Project/RTL_POOL
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/DevWorks_HLS/Convolution_Project/RTL_POOL -rtl verilog 
INFO: [HLS 200-1510] Running: source ./HLS_Pooling/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Pooling Pooling 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.512 MB.
