/* Generated by Yosys 0.9 (git sha1 1979e0b1, gcc 8.3.0-6 -fPIC -Os) */

(* src = "LGSynth91/i1_orig.v:2" *)
(* top =  1  *)
module i1(\IN-V27_0 , V7_1, V7_2, V7_3, V7_4, V7_5, V7_6, V7_7, V8_0, V9_0, V10_0, V11_0, V12_0, V13_0, V14_0, V15_0, V16_0, V17_0, V18_0, \IN-V29_0 , \IN-V27_3 , V22_2, V22_3, V22_4, V22_5, V27_0, V27_1, V27_2, V27_3, V27_4, V28_0, V29_0, V30_0, V31_0, V32_0, V33_0, V34_0, V35_0, V36_0, V37_0, V38_0);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input \IN-V27_0 ;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input \IN-V27_3 ;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input \IN-V29_0 ;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V10_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V11_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V12_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V13_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V14_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V15_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V16_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V17_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V18_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V22_2;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V22_3;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V22_4;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V22_5;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V27_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V27_1;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V27_2;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V27_3;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V27_4;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V28_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V29_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V30_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V31_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V32_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V33_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V34_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V35_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V36_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V37_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V38_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V7_1;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V7_2;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V7_3;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V7_4;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V7_5;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V7_6;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V7_7;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V8_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V9_0;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[10] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[11] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[12] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[13] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[14] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[15] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[1] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[2] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[4] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[5] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[7] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[8] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[9] ;
  assign _05_ = _00_ & _03_;
  assign _06_ = _01_ & _04_;
  assign V30_0 = V22_5 & V18_0;
  assign V32_0 = V22_5 & V11_0;
  assign V37_0 = _02_ & V16_0;
  assign V38_0 = ~1'h0;
  assign _00_ = ~1'h0;
  assign _03_ = ~1'h0;
  assign V27_1 = ~_05_;
  assign _01_ = ~V22_2;
  assign _04_ = ~\IN-V27_3 ;
  assign V27_4 = ~_06_;
  assign _02_ = ~V22_5;
  assign V27_0 = \IN-V27_0 ;
  assign V27_2 = 1'h0;
  assign V27_3 = \IN-V27_3 ;
  assign V28_0 = V10_0;
  assign V29_0 = \IN-V29_0 ;
  assign V31_0 = V11_0;
  assign V33_0 = 1'h0;
  assign V34_0 = 1'h0;
  assign V35_0 = 1'h0;
  assign V36_0 = 1'h0;
  assign \[10]  = 1'h0;
  assign \[11]  = 1'h0;
  assign \[12]  = 1'h0;
  assign \[13]  = 1'h0;
  assign \[14]  = V37_0;
  assign \[15]  = V38_0;
  assign \[1]  = V27_1;
  assign \[2]  = 1'h0;
  assign \[4]  = V27_4;
  assign \[5]  = V10_0;
  assign \[7]  = V30_0;
  assign \[8]  = V11_0;
  assign \[9]  = V32_0;
endmodule
