/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_1z;
  reg [27:0] celloutsig_0_2z;
  reg [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [14:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [14:0] celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [16:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_0z[8] ? celloutsig_1_2z[2] : celloutsig_1_1z[3];
  assign celloutsig_1_7z = celloutsig_1_4z ^ celloutsig_1_5z[1];
  assign celloutsig_1_19z = in_data[156:145] / { 1'h1, celloutsig_1_6z[14:4] };
  assign celloutsig_0_4z = { in_data[37], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z } && in_data[22:9];
  assign celloutsig_0_0z = ! in_data[89:77];
  assign celloutsig_1_12z = ! { celloutsig_1_9z[4:2], celloutsig_1_7z };
  assign celloutsig_1_2z = celloutsig_1_0z[8:2] % { 1'h1, celloutsig_1_1z };
  assign celloutsig_0_6z = { celloutsig_0_2z[23:18], celloutsig_0_0z, celloutsig_0_3z[4:1] } != { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_4z = | { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, in_data[142:134] };
  assign celloutsig_1_18z = ~^ { celloutsig_1_5z[12:1], celloutsig_1_12z };
  assign celloutsig_0_5z = in_data[34:20] << { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_1z = { in_data[53:51], celloutsig_0_0z } << { in_data[91:90], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_0z } >> { celloutsig_1_0z[4:3], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_1z = in_data[175:170] >>> celloutsig_1_0z[7:2];
  assign celloutsig_1_9z = { celloutsig_1_5z[13:3], celloutsig_1_1z } >>> { in_data[144:135], celloutsig_1_2z };
  assign celloutsig_0_7z = celloutsig_0_2z[24:20] ^ celloutsig_0_5z[14:10];
  assign celloutsig_1_0z = in_data[163:155] ^ in_data[179:171];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_3z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_3z = in_data[47:43];
  always_latch
    if (!clkin_data[128]) celloutsig_1_5z = 15'h0000;
    else if (!clkin_data[64]) celloutsig_1_5z = { in_data[140:135], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_2z = 28'h0000000;
    else if (clkin_data[32]) celloutsig_0_2z = { in_data[56:31], celloutsig_0_0z, celloutsig_0_0z };
  assign { out_data[128], out_data[107:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
