red.v,verilog,xil_defaultlib,../../../../final_project.srcs/sources_1/ip/red/sim/red.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
