Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/ASHISH KUMAR/Desktop/DD LAB/EXP 1/gates/gates_tb_isim_beh.exe -prj C:/Users/ASHISH KUMAR/Desktop/DD LAB/EXP 1/gates/gates_tb_beh.prj work.gates_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/ASHISH KUMAR/Desktop/DD LAB/EXP 1/gates/gates.vhd" into library work
Parsing VHDL file "C:/Users/ASHISH KUMAR/Desktop/DD LAB/EXP 1/gates/gates_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture arch of entity gates [gates_default]
Compiling architecture tb of entity gates_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/Users/ASHISH KUMAR/Desktop/DD LAB/EXP 1/gates/gates_tb_isim_beh.exe
Fuse Memory Usage: 29436 KB
Fuse CPU Usage: 796 ms
