CAYMAN_RING_TYPE_CP1_INDEX,VAR_0
CAYMAN_RING_TYPE_CP2_INDEX,VAR_1
CAYMAN_RING_TYPE_DMA1_INDEX,VAR_2
CNTX_BUSY_INT_ENABLE,VAR_3
CNTX_EMPTY_INT_ENABLE,VAR_4
CP_INT_CNTL_RING0,VAR_5
CP_ME1_PIPE0_INT_CNTL,VAR_6
CP_ME1_PIPE1_INT_CNTL,VAR_7
CP_ME1_PIPE2_INT_CNTL,VAR_8
CP_ME1_PIPE3_INT_CNTL,VAR_9
CP_ME2_PIPE0_INT_CNTL,VAR_10
CP_ME2_PIPE1_INT_CNTL,VAR_11
CP_ME2_PIPE2_INT_CNTL,VAR_12
CP_ME2_PIPE3_INT_CNTL,VAR_13
DC_HPD1_INT_CONTROL,VAR_14
DC_HPD2_INT_CONTROL,VAR_15
DC_HPD3_INT_CONTROL,VAR_16
DC_HPD4_INT_CONTROL,VAR_17
DC_HPD5_INT_CONTROL,VAR_18
DC_HPD6_INT_CONTROL,VAR_19
DC_HPDx_INT_EN,VAR_20
DC_HPDx_RX_INT_EN,VAR_21
DRM_DEBUG,FUNC_0
EINVAL,VAR_22
EVERGREEN_CRTC0_REGISTER_OFFSET,VAR_23
EVERGREEN_CRTC1_REGISTER_OFFSET,VAR_24
EVERGREEN_CRTC2_REGISTER_OFFSET,VAR_25
EVERGREEN_CRTC3_REGISTER_OFFSET,VAR_26
EVERGREEN_CRTC4_REGISTER_OFFSET,VAR_27
EVERGREEN_CRTC5_REGISTER_OFFSET,VAR_28
GRBM_INT_CNTL,VAR_29
GRPH_INT_CONTROL,VAR_30
GRPH_PFLIP_INT_MASK,VAR_31
LB_INTERRUPT_MASK,VAR_32
PRIV_INSTR_INT_ENABLE,VAR_33
PRIV_REG_INT_ENABLE,VAR_34
R600_RING_TYPE_DMA_INDEX,VAR_35
RADEON_RING_TYPE_GFX_INDEX,VAR_36
RREG32,FUNC_1
SDMA0_CNTL,VAR_37
SDMA0_REGISTER_OFFSET,VAR_38
SDMA1_REGISTER_OFFSET,VAR_39
SRBM_STATUS,VAR_40
TIME_STAMP_INT_ENABLE,VAR_41
TRAP_ENABLE,VAR_42
VBLANK_INTERRUPT_MASK,VAR_43
WARN,FUNC_2
WREG32,FUNC_3
atomic_read,FUNC_4
cik_disable_interrupt_state,FUNC_5
cik_disable_interrupts,FUNC_6
cik_irq_set,FUNC_7
rdev,VAR_44
cp_int_cntl,VAR_45
cp_m1p0,VAR_46
cp_m1p1,VAR_47
cp_m1p2,VAR_48
cp_m1p3,VAR_49
cp_m2p0,VAR_50
cp_m2p1,VAR_51
cp_m2p2,VAR_52
cp_m2p3,VAR_53
crtc1,VAR_54
crtc2,VAR_55
crtc3,VAR_56
crtc4,VAR_57
crtc5,VAR_58
crtc6,VAR_59
hpd1,VAR_60
hpd2,VAR_61
hpd3,VAR_62
hpd4,VAR_63
hpd5,VAR_64
hpd6,VAR_65
grbm_int_cntl,VAR_66
dma_cntl,VAR_67
dma_cntl1,VAR_68
ring,VAR_69
ring,VAR_70
