Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Oct  4 19:47:07 2022
| Host         : BCC4 running 64-bit major release  (build 9200)
| Command      : report_methodology -file LogisimToplevelShell_methodology_drc_routed.rpt -pb LogisimToplevelShell_methodology_drc_routed.pb -rpx LogisimToplevelShell_methodology_drc_routed.rpx
| Design       : LogisimToplevelShell
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 81
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 3          |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 1          |
| SYNTH-10  | Warning          | Wide multiplier               | 3          |
| TIMING-16 | Warning          | Large setup violation         | 64         |
| TIMING-18 | Warning          | Missing input or output delay | 10         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin single_cycle_riscv_0/FPGADigit_1/u_counter/out_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin single_cycle_riscv_0/FPGADigit_1/u_counter/out_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin single_cycle_riscv_0/FPGADigit_1/u_counter/out_reg[2]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) single_cycle_riscv_0/REGISTER_FILE_3/s_state_reg_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

SYNTH-10#1 Warning
Wide multiplier  
Detected multiplier at single_cycle_riscv_0/ALU_1/Muler/Result of size 16x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#2 Warning
Wide multiplier  
Detected multiplier at single_cycle_riscv_0/ALU_1/Muler/Result__0 of size 18x18, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

SYNTH-10#3 Warning
Wide multiplier  
Detected multiplier at single_cycle_riscv_0/ALU_1/Muler/Result__1 of size 18x16, it is decomposed from a wide multipler into 4 DSP blocks.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.470 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.547 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.574 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.584 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.674 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.685 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.688 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_12_17/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.712 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.714 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_12_17/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.742 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.755 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.782 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.806 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.813 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.816 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.878 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.887 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_6_11/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.907 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.917 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.964 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -2.039 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -2.044 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -2.065 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_6_11/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -2.120 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -2.132 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -2.175 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -2.259 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_0_5/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -2.273 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_12_17/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -2.276 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -2.287 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -2.291 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_12_17/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -2.398 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_0_5/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -3.155 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_12_17/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -3.218 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -3.481 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_12_17/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -3.774 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_12_17/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -3.828 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -3.859 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -3.860 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_18_23/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -3.959 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -3.969 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_18_23/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -3.989 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -3.990 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -3.997 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_18_23/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -3.999 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -4.014 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -4.067 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -4.080 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_30_31/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -4.095 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_18_23/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -4.096 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_18_23/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -4.098 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -4.101 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -4.101 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_18_23/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -4.124 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -4.126 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/RAMA/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -4.129 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMB/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -4.147 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -4.154 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_18_23/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -4.236 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMC_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -4.252 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_24_29/RAMC/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -4.266 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMB_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -4.289 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_24_29/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -4.408 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r2_0_31_30_31/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -4.441 ns between single_cycle_riscv_0/REGISTER_FILE_1/s_state_reg_reg[12]/C (clocked by sys_clk_pin) and single_cycle_riscv_0/regfile0/rf_reg_r1_0_31_30_31/RAMA_D1/I (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on FPGA_INPUT_PIN_0 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on FPGA_INPUT_PIN_1 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on FPGA_OUTPUT_PIN_0[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on FPGA_OUTPUT_PIN_0[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on FPGA_OUTPUT_PIN_0[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on FPGA_OUTPUT_PIN_0[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on FPGA_OUTPUT_PIN_0[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on FPGA_OUTPUT_PIN_0[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on FPGA_OUTPUT_PIN_0[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on FPGA_OUTPUT_PIN_0[7] relative to clock(s) sys_clk_pin
Related violations: <none>


