{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744933225233 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744933225244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 17 19:40:25 2025 " "Processing started: Thu Apr 17 19:40:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744933225244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744933225244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sls_SSRM_vhdl -c sls_SSRM_vhdl " "Command: quartus_map --read_settings_files=on --write_settings_files=off sls_SSRM_vhdl -c sls_SSRM_vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744933225244 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744933225734 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744933225734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_xor2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_xor2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_xor2-func " "Found design unit 1: sls_xor2-func" {  } { { "sls_xor2.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_xor2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744933233215 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_xor2 " "Found entity 1: sls_xor2" {  } { { "sls_xor2.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_xor2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744933233215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744933233215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_not.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_not.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_not-func " "Found design unit 1: sls_not-func" {  } { { "sls_not.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_not.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744933233220 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_not " "Found entity 1: sls_not" {  } { { "sls_not.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_not.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744933233220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744933233220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbitsfr_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbitsfr_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nBitSFR_vhdl-beh " "Found design unit 1: sls_nBitSFR_vhdl-beh" {  } { { "sls_nbitSFR_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744933233224 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nBitSFR_vhdl " "Found entity 1: sls_nBitSFR_vhdl" {  } { { "sls_nbitSFR_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744933233224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744933233224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_mux2to1_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_mux2to1_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_mux2to1_vhdl-mux2to1_func " "Found design unit 1: sls_nbit_mux2to1_vhdl-mux2to1_func" {  } { { "sls_nbit_mux2to1_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744933233229 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_mux2to1_vhdl " "Found entity 1: sls_nbit_mux2to1_vhdl" {  } { { "sls_nbit_mux2to1_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_mux2to1_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744933233229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744933233229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_add_sub_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_add_sub_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_add_sub_vhdl-func " "Found design unit 1: sls_nbit_add_sub_vhdl-func" {  } { { "sls_nbit_add_sub_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744933233233 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_add_sub_vhdl " "Found entity 1: sls_nbit_add_sub_vhdl" {  } { { "sls_nbit_add_sub_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_add_sub_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744933233233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744933233233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_dff_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_dff_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_dff_vhdl-beh " "Found design unit 1: sls_dff_vhdl-beh" {  } { { "sls_dff_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744933233237 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_dff_vhdl " "Found entity 1: sls_dff_vhdl" {  } { { "sls_dff_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_dff_vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744933233237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744933233237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_and2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_and2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_and2-func " "Found design unit 1: sls_and2-func" {  } { { "sls_and2.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_and2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744933233242 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_and2 " "Found entity 1: sls_and2" {  } { { "sls_and2.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_and2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744933233242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744933233242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_2sc_out_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_2sc_out_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_2sc_out_vhdl-beh " "Found design unit 1: sls_nbit_2sc_out_vhdl-beh" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744933233247 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_2sc_out_vhdl " "Found entity 1: sls_nbit_2sc_out_vhdl" {  } { { "sls_nbit_2sc_out_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_out_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744933233247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744933233247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_nbit_2sc_in_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_nbit_2sc_in_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_nbit_2sc_in_vhdl-struc " "Found design unit 1: sls_nbit_2sc_in_vhdl-struc" {  } { { "sls_nbit_2sc_in_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744933233251 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_nbit_2sc_in_vhdl " "Found entity 1: sls_nbit_2sc_in_vhdl" {  } { { "sls_nbit_2sc_in_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744933233251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744933233251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_ssrm_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_ssrm_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_SSRM_vhdl-mixed " "Found design unit 1: sls_SSRM_vhdl-mixed" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744933233256 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_SSRM_vhdl " "Found entity 1: sls_SSRM_vhdl" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744933233256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744933233256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_ssrm_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sls_ssrm_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_SSRM_package " "Found design unit 1: sls_SSRM_package" {  } { { "sls_SSRM_package.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744933233260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744933233260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_ssrm_vhdl_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sls_ssrm_vhdl_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sls_SSRM_vhdl_tb-behavior " "Found design unit 1: sls_SSRM_vhdl_tb-behavior" {  } { { "sls_SSRM_vhdl_tb.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744933233264 ""} { "Info" "ISGN_ENTITY_NAME" "1 sls_SSRM_vhdl_tb " "Found entity 1: sls_SSRM_vhdl_tb" {  } { { "sls_SSRM_vhdl_tb.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744933233264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744933233264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sls_SSRM_vhdl " "Elaborating entity \"sls_SSRM_vhdl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744933233307 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M_outR sls_SSRM_vhdl.vhd(14) " "Verilog HDL or VHDL warning at sls_SSRM_vhdl.vhd(14): object \"M_outR\" assigned a value but never read" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744933233308 "|sls_SSRM_vhdl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "M_outL sls_SSRM_vhdl.vhd(14) " "Verilog HDL or VHDL warning at sls_SSRM_vhdl.vhd(14): object \"M_outL\" assigned a value but never read" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744933233308 "|sls_SSRM_vhdl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adder_v sls_SSRM_vhdl.vhd(14) " "Verilog HDL or VHDL warning at sls_SSRM_vhdl.vhd(14): object \"adder_v\" assigned a value but never read" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744933233308 "|sls_SSRM_vhdl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mpl_dff_out sls_SSRM_vhdl.vhd(14) " "Verilog HDL or VHDL warning at sls_SSRM_vhdl.vhd(14): object \"mpl_dff_out\" assigned a value but never read" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744933233308 "|sls_SSRM_vhdl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shl_out_ph sls_SSRM_vhdl.vhd(15) " "Verilog HDL or VHDL warning at sls_SSRM_vhdl.vhd(15): object \"shl_out_ph\" assigned a value but never read" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744933233308 "|sls_SSRM_vhdl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shl_out_mpl sls_SSRM_vhdl.vhd(15) " "Verilog HDL or VHDL warning at sls_SSRM_vhdl.vhd(15): object \"shl_out_mpl\" assigned a value but never read" {  } { { "sls_SSRM_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1744933233308 "|sls_SSRM_vhdl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_2sc_in_vhdl sls_nbit_2sc_in_vhdl:M_2sc " "Elaborating entity \"sls_nbit_2sc_in_vhdl\" for hierarchy \"sls_nbit_2sc_in_vhdl:M_2sc\"" {  } { { "sls_SSRM_vhdl.vhd" "M_2sc" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744933233318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_not sls_nbit_2sc_in_vhdl:M_2sc\|sls_not:\\twosc:0:stage0 " "Elaborating entity \"sls_not\" for hierarchy \"sls_nbit_2sc_in_vhdl:M_2sc\|sls_not:\\twosc:0:stage0\"" {  } { { "sls_nbit_2sc_in_vhdl.vhd" "\\twosc:0:stage0" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744933233325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_xor2 sls_nbit_2sc_in_vhdl:M_2sc\|sls_xor2:\\twosc:0:stage1 " "Elaborating entity \"sls_xor2\" for hierarchy \"sls_nbit_2sc_in_vhdl:M_2sc\|sls_xor2:\\twosc:0:stage1\"" {  } { { "sls_nbit_2sc_in_vhdl.vhd" "\\twosc:0:stage1" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744933233330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_and2 sls_nbit_2sc_in_vhdl:M_2sc\|sls_and2:\\twosc:0:stage2 " "Elaborating entity \"sls_and2\" for hierarchy \"sls_nbit_2sc_in_vhdl:M_2sc\|sls_and2:\\twosc:0:stage2\"" {  } { { "sls_nbit_2sc_in_vhdl.vhd" "\\twosc:0:stage2" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744933233336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_mux2to1_vhdl sls_nbit_2sc_in_vhdl:M_2sc\|sls_nbit_mux2to1_vhdl:mux " "Elaborating entity \"sls_nbit_mux2to1_vhdl\" for hierarchy \"sls_nbit_2sc_in_vhdl:M_2sc\|sls_nbit_mux2to1_vhdl:mux\"" {  } { { "sls_nbit_2sc_in_vhdl.vhd" "mux" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbit_2sc_in_vhdl.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744933233352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nBitSFR_vhdl sls_nBitSFR_vhdl:M_Reg " "Elaborating entity \"sls_nBitSFR_vhdl\" for hierarchy \"sls_nBitSFR_vhdl:M_Reg\"" {  } { { "sls_SSRM_vhdl.vhd" "M_Reg" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744933233373 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dout sls_nbitSFR_vhdl.vhd(25) " "VHDL Process Statement warning at sls_nbitSFR_vhdl.vhd(25): signal \"Dout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_nbitSFR_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744933233374 "|sls_SSRM_vhdl|sls_nBitSFR_vhdl:M_Reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SDoutR sls_nbitSFR_vhdl.vhd(25) " "VHDL Process Statement warning at sls_nbitSFR_vhdl.vhd(25): signal \"SDoutR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_nbitSFR_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744933233374 "|sls_SSRM_vhdl|sls_nBitSFR_vhdl:M_Reg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SDoutL sls_nbitSFR_vhdl.vhd(25) " "VHDL Process Statement warning at sls_nbitSFR_vhdl.vhd(25): signal \"SDoutL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sls_nbitSFR_vhdl.vhd" "" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_nbitSFR_vhdl.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1744933233374 "|sls_SSRM_vhdl|sls_nBitSFR_vhdl:M_Reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_add_sub_vhdl sls_nbit_add_sub_vhdl:adder " "Elaborating entity \"sls_nbit_add_sub_vhdl\" for hierarchy \"sls_nbit_add_sub_vhdl:adder\"" {  } { { "sls_SSRM_vhdl.vhd" "adder" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744933233381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_dff_vhdl sls_dff_vhdl:c_dff " "Elaborating entity \"sls_dff_vhdl\" for hierarchy \"sls_dff_vhdl:c_dff\"" {  } { { "sls_SSRM_vhdl.vhd" "c_dff" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744933233387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_nbit_2sc_out_vhdl sls_nbit_2sc_out_vhdl:FP_2sc " "Elaborating entity \"sls_nbit_2sc_out_vhdl\" for hierarchy \"sls_nbit_2sc_out_vhdl:FP_2sc\"" {  } { { "sls_SSRM_vhdl.vhd" "FP_2sc" { Text "C:/Users/sls3445/Documents/DS2_labs/Lab11/sls_SSRM_vhdl/sls_SSRM_vhdl.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744933233394 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744933233814 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744933234159 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744933234159 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "121 " "Implemented 121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744933234196 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744933234196 ""} { "Info" "ICUT_CUT_TM_LCELLS" "86 " "Implemented 86 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744933234196 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744933234196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744933234207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 17 19:40:34 2025 " "Processing ended: Thu Apr 17 19:40:34 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744933234207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744933234207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744933234207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744933234207 ""}
