CAPI=1
[main]
description = Micron 256Mb SDRAM Verilog model 

[verilog]
src_files =
 mt48lc16m16a2.v
 mt48lc16m16a2_wrapper.v

[provider]
name = url
url = http://www.micron.com/~/media/Documents/Products/Sim%%20Model/DRAM/DRAM/4012mt48lc16m16a2.zip
filetype = zip

[icarus]
depend = elf-loader wiredelay

[modelsim]
depend = elf-loader wiredelay
