{
  "Top": "fast_protocol",
  "RtlTop": "fast_protocol",
  "RtlPrefix": "",
  "RtlSubPrefix": "fast_protocol_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "lbRxDataIn": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<axiWord, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "lbRxDataIn",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "lbRxMetadataIn": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<metadata, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "lbRxMetadataIn",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "lbRequestPortOpenOut": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<ap_uint<16>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "lbRequestPortOpenOut",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "lbPortOpenReplyIn": {
      "index": "3",
      "direction": "in",
      "srcType": "stream<bool, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "lbPortOpenReplyIn",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "lbTxDataOut": {
      "index": "4",
      "direction": "out",
      "srcType": "stream<axiWord, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "lbTxDataOut",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "lbTxMetadataOut": {
      "index": "5",
      "direction": "out",
      "srcType": "stream<metadata, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "lbTxMetadataOut",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "lbTxLengthOut": {
      "index": "6",
      "direction": "out",
      "srcType": "stream<ap_uint<16>, 0>&",
      "srcSize": "16",
      "hwRefs": [{
          "type": "interface",
          "interface": "lbTxLengthOut",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "tagsIn": {
      "index": "7",
      "direction": "in",
      "srcType": "stream<ap_uint<64>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "tagsIn",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "tagsOut": {
      "index": "8",
      "direction": "out",
      "srcType": "stream<ap_uint<64>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "tagsOut",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "metadata_to_book": {
      "index": "9",
      "direction": "out",
      "srcType": "stream<metadata, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "metadata_to_book",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "metadata_from_book": {
      "index": "10",
      "direction": "in",
      "srcType": "stream<metadata, 0>&",
      "srcSize": "128",
      "hwRefs": [{
          "type": "interface",
          "interface": "metadata_from_book",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "time_to_book": {
      "index": "11",
      "direction": "out",
      "srcType": "stream<ap_uint<64>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "time_to_book",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "time_from_book": {
      "index": "12",
      "direction": "in",
      "srcType": "stream<ap_uint<64>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "time_from_book",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "order_to_book": {
      "index": "13",
      "direction": "out",
      "srcType": "stream<order, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "order_to_book",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "order_from_book": {
      "index": "14",
      "direction": "in",
      "srcType": "stream<order, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "order_from_book",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "fast_protocol"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "4",
    "Latency": "5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fast_protocol",
    "Version": "1.0",
    "DisplayName": "Fast_protocol",
    "Revision": "2114118671",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_fast_protocol_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/fast_src\/fast_decoder.cpp",
      "..\/..\/fast_src\/fast_decoder.h",
      "..\/..\/fast_src\/fast_encoder.cpp",
      "..\/..\/fast_src\/fast_encoder.h",
      "..\/..\/fast_src\/fast_protocol.cpp",
      "..\/..\/fast_src\/fast_protocol.h"
    ],
    "TestBench": [
      "..\/..\/fast_src\/in.dat",
      "..\/..\/fast_src\/out.dat",
      "..\/..\/fast_src\/test_bench.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/fast_protocol_mul_16s_9ns_16_1_1.vhd",
      "impl\/vhdl\/fast_protocol_regslice_both.vhd",
      "impl\/vhdl\/fast_protocol_rxPath.vhd",
      "impl\/vhdl\/fast_protocol_rxPath_POW10_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/fast_protocol_sparsemux_7_3_7_1_1.vhd",
      "impl\/vhdl\/fast_protocol_sparsemux_7_3_8_1_1.vhd",
      "impl\/vhdl\/fast_protocol_sparsemux_9_3_4_1_1.vhd",
      "impl\/vhdl\/fast_protocol_sparsemux_9_3_7_1_1.vhd",
      "impl\/vhdl\/fast_protocol_sparsemux_9_3_8_1_1.vhd",
      "impl\/vhdl\/fast_protocol_sparsemux_11_4_4_1_1.vhd",
      "impl\/vhdl\/fast_protocol_sparsemux_11_4_4_1_1_x.vhd",
      "impl\/vhdl\/fast_protocol_sparsemux_11_4_25_1_1.vhd",
      "impl\/vhdl\/fast_protocol_sparsemux_11_32_8_1_1.vhd",
      "impl\/vhdl\/fast_protocol_sparsemux_13_5_4_1_1.vhd",
      "impl\/vhdl\/fast_protocol_sparsemux_17_4_3_1_1.vhd",
      "impl\/vhdl\/fast_protocol_sparsemux_17_4_7_1_1.vhd",
      "impl\/vhdl\/fast_protocol_txPath.vhd",
      "impl\/vhdl\/fast_protocol.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fast_protocol_mul_16s_9ns_16_1_1.v",
      "impl\/verilog\/fast_protocol_regslice_both.v",
      "impl\/verilog\/fast_protocol_rxPath.v",
      "impl\/verilog\/fast_protocol_rxPath_POW10_ROM_AUTO_1R.dat",
      "impl\/verilog\/fast_protocol_rxPath_POW10_ROM_AUTO_1R.v",
      "impl\/verilog\/fast_protocol_sparsemux_7_3_7_1_1.v",
      "impl\/verilog\/fast_protocol_sparsemux_7_3_8_1_1.v",
      "impl\/verilog\/fast_protocol_sparsemux_9_3_4_1_1.v",
      "impl\/verilog\/fast_protocol_sparsemux_9_3_7_1_1.v",
      "impl\/verilog\/fast_protocol_sparsemux_9_3_8_1_1.v",
      "impl\/verilog\/fast_protocol_sparsemux_11_4_4_1_1.v",
      "impl\/verilog\/fast_protocol_sparsemux_11_4_4_1_1_x.v",
      "impl\/verilog\/fast_protocol_sparsemux_11_4_25_1_1.v",
      "impl\/verilog\/fast_protocol_sparsemux_11_32_8_1_1.v",
      "impl\/verilog\/fast_protocol_sparsemux_13_5_4_1_1.v",
      "impl\/verilog\/fast_protocol_sparsemux_17_4_3_1_1.v",
      "impl\/verilog\/fast_protocol_sparsemux_17_4_7_1_1.v",
      "impl\/verilog\/fast_protocol_txPath.v",
      "impl\/verilog\/fast_protocol.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/fast_protocol.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "lbRxDataIn": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "128",
      "portPrefix": "lbRxDataIn_",
      "ports": [
        "lbRxDataIn_TDATA",
        "lbRxDataIn_TREADY",
        "lbRxDataIn_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "lbRxDataIn"
        }]
    },
    "lbRxMetadataIn": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "96",
      "portPrefix": "lbRxMetadataIn_",
      "ports": [
        "lbRxMetadataIn_TDATA",
        "lbRxMetadataIn_TREADY",
        "lbRxMetadataIn_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "lbRxMetadataIn"
        }]
    },
    "lbRequestPortOpenOut": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "lbRequestPortOpenOut_",
      "ports": [
        "lbRequestPortOpenOut_TDATA",
        "lbRequestPortOpenOut_TREADY",
        "lbRequestPortOpenOut_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "lbRequestPortOpenOut"
        }]
    },
    "lbPortOpenReplyIn": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "8",
      "portPrefix": "lbPortOpenReplyIn_",
      "ports": [
        "lbPortOpenReplyIn_TDATA",
        "lbPortOpenReplyIn_TREADY",
        "lbPortOpenReplyIn_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "lbPortOpenReplyIn"
        }]
    },
    "lbTxDataOut": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "128",
      "portPrefix": "lbTxDataOut_",
      "ports": [
        "lbTxDataOut_TDATA",
        "lbTxDataOut_TREADY",
        "lbTxDataOut_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "lbTxDataOut"
        }]
    },
    "lbTxMetadataOut": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "96",
      "portPrefix": "lbTxMetadataOut_",
      "ports": [
        "lbTxMetadataOut_TDATA",
        "lbTxMetadataOut_TREADY",
        "lbTxMetadataOut_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "lbTxMetadataOut"
        }]
    },
    "lbTxLengthOut": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "16",
      "portPrefix": "lbTxLengthOut_",
      "ports": [
        "lbTxLengthOut_TDATA",
        "lbTxLengthOut_TREADY",
        "lbTxLengthOut_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "lbTxLengthOut"
        }]
    },
    "tagsIn": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "64",
      "portPrefix": "tagsIn_",
      "ports": [
        "tagsIn_TDATA",
        "tagsIn_TREADY",
        "tagsIn_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "tagsIn"
        }]
    },
    "tagsOut": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "64",
      "portPrefix": "tagsOut_",
      "ports": [
        "tagsOut_TDATA",
        "tagsOut_TREADY",
        "tagsOut_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "tagsOut"
        }]
    },
    "metadata_to_book": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "128",
      "portPrefix": "metadata_to_book_",
      "ports": [
        "metadata_to_book_TDATA",
        "metadata_to_book_TREADY",
        "metadata_to_book_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "metadata_to_book"
        }]
    },
    "metadata_from_book": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "128",
      "portPrefix": "metadata_from_book_",
      "ports": [
        "metadata_from_book_TDATA",
        "metadata_from_book_TREADY",
        "metadata_from_book_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "metadata_from_book"
        }]
    },
    "time_to_book": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "64",
      "portPrefix": "time_to_book_",
      "ports": [
        "time_to_book_TDATA",
        "time_to_book_TREADY",
        "time_to_book_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "time_to_book"
        }]
    },
    "time_from_book": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "64",
      "portPrefix": "time_from_book_",
      "ports": [
        "time_from_book_TDATA",
        "time_from_book_TREADY",
        "time_from_book_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "time_from_book"
        }]
    },
    "order_to_book": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "direction": "out",
      "dataWidth": "64",
      "portPrefix": "order_to_book_",
      "ports": [
        "order_to_book_TDATA",
        "order_to_book_TREADY",
        "order_to_book_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "order_to_book"
        }]
    },
    "order_from_book": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "64",
      "portPrefix": "order_from_book_",
      "ports": [
        "order_from_book_TDATA",
        "order_from_book_TREADY",
        "order_from_book_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "order_from_book"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "lbRxDataIn:lbRxMetadataIn:lbRequestPortOpenOut:lbPortOpenReplyIn:lbTxDataOut:lbTxMetadataOut:lbTxLengthOut:tagsIn:tagsOut:metadata_to_book:metadata_from_book:time_to_book:time_from_book:order_to_book:order_from_book",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    }
  },
  "RtlPorts": {
    "lbRxDataIn_TDATA": {
      "dir": "in",
      "width": "128"
    },
    "lbRxDataIn_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "lbRxDataIn_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "lbRxMetadataIn_TDATA": {
      "dir": "in",
      "width": "96"
    },
    "lbRxMetadataIn_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "lbRxMetadataIn_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "lbRequestPortOpenOut_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "lbRequestPortOpenOut_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "lbRequestPortOpenOut_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "lbPortOpenReplyIn_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "lbPortOpenReplyIn_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "lbPortOpenReplyIn_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "lbTxDataOut_TDATA": {
      "dir": "out",
      "width": "128"
    },
    "lbTxDataOut_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "lbTxDataOut_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "lbTxMetadataOut_TDATA": {
      "dir": "out",
      "width": "96"
    },
    "lbTxMetadataOut_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "lbTxMetadataOut_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "lbTxLengthOut_TDATA": {
      "dir": "out",
      "width": "16"
    },
    "lbTxLengthOut_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "lbTxLengthOut_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "tagsIn_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "tagsIn_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "tagsIn_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "tagsOut_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "tagsOut_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "tagsOut_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "metadata_to_book_TDATA": {
      "dir": "out",
      "width": "128"
    },
    "metadata_to_book_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "metadata_to_book_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "metadata_from_book_TDATA": {
      "dir": "in",
      "width": "128"
    },
    "metadata_from_book_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "metadata_from_book_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "time_to_book_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "time_to_book_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "time_to_book_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "time_from_book_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "time_from_book_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "time_from_book_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "order_to_book_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "order_to_book_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "order_to_book_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "order_from_book_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "order_from_book_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "order_from_book_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "fast_protocol",
      "Instances": [
        {
          "ModuleName": "rxPath",
          "InstanceName": "rxPath_U0",
          "BindInstances": "decoded_mantissa_2_fu_890_p3 message_offset_14_fu_731_p3 grp_fu_459_p3 message_offset_15_fu_739_p3 or_ln275_fu_913_p2 tmp_24_fu_755_p8 sparsemux_7_3_7_1_1_U3 empty_31_fu_954_p3 grp_fu_712_p2 mul_16s_9ns_16_1_1_U23 sparsemux_7_3_8_1_1_U1 xor_ln295_fu_787_p2 size_buff_2_fu_793_p2 select_ln295_fu_961_p3 message_offset_16_fu_968_p2 message_offset_22_fu_1380_p2 sparsemux_9_3_7_1_1_U4 sparsemux_9_3_8_1_1_U5 message_offset_22_fu_1380_p4 sparsemux_9_3_8_1_1_U6 message_offset_22_fu_1380_p6 or_ln317_fu_1100_p2 sparsemux_9_3_8_1_1_U7 message_offset_22_fu_1380_p8 or_ln317_1_fu_1182_p2 sparsemux_9_3_8_1_1_U8 message_offset_22_fu_1380_p10 or_ln317_2_fu_1256_p2 xor_ln312_fu_1284_p2 and_ln312_fu_1290_p2 or_ln312_fu_1296_p2 xor_ln312_2_fu_1310_p2 and_ln312_1_fu_1316_p2 xor_ln312_1_fu_1322_p2 and_ln312_2_fu_1328_p2 and_ln312_3_fu_1334_p2 sparsemux_11_4_25_1_1_U9 sparsemux_11_4_4_1_1_U10 sparsemux_17_4_7_1_1_U19 sparsemux_17_4_3_1_1_U20 decoded_mantissa_fu_1418_p3 message_offset_fu_805_p3 grp_fu_459_p3 message_offset_5_fu_813_p3 or_ln154_fu_1441_p2 tmp_16_fu_829_p8 sparsemux_7_3_7_1_1_U11 empty_fu_1482_p3 grp_fu_712_p2 mul_16s_9ns_16_1_1_U24 sparsemux_7_3_8_1_1_U2 xor_ln177_fu_861_p2 size_buff_fu_867_p2 select_ln177_fu_1489_p3 message_offset_6_fu_1496_p2 message_offset_13_fu_1908_p2 sparsemux_9_3_7_1_1_U12 sparsemux_9_3_8_1_1_U13 message_offset_13_fu_1908_p4 sparsemux_9_3_8_1_1_U14 message_offset_13_fu_1908_p6 or_ln199_fu_1628_p2 sparsemux_9_3_8_1_1_U15 message_offset_13_fu_1908_p8 or_ln199_1_fu_1710_p2 sparsemux_9_3_8_1_1_U16 message_offset_13_fu_1908_p10 or_ln199_2_fu_1784_p2 xor_ln194_fu_1812_p2 and_ln194_fu_1818_p2 or_ln194_fu_1824_p2 xor_ln194_2_fu_1838_p2 and_ln194_1_fu_1844_p2 xor_ln194_1_fu_1850_p2 and_ln194_2_fu_1856_p2 and_ln194_3_fu_1862_p2 sparsemux_11_4_25_1_1_U17 sparsemux_11_4_4_1_1_U18 sparsemux_17_4_7_1_1_U21 sparsemux_17_4_3_1_1_U22 select_ln100_fu_2225_p3 icmp_ln59_fu_2255_p2 and_ln59_fu_2261_p2 add_ln66_fu_2267_p2 POW10_U"
        },
        {
          "ModuleName": "txPath",
          "InstanceName": "txPath_U0",
          "BindInstances": "lbTxLengthOut_TDATA_int_regslice select_ln400_fu_741_p3 select_ln400_1_fu_748_p3 message_offset_fu_387_p3 icmp_ln415_fu_405_p2 select_ln417_2_fu_411_p3 select_ln417_fu_758_p3 select_ln417_1_fu_765_p3 empty_fu_771_p3 empty_16_fu_778_p3 message_offset_1_fu_419_p3 triggered_fu_427_p2 icmp_ln415_1_fu_443_p2 triggered_1_fu_449_p2 icmp_ln417_fu_455_p2 icmp_ln417_1_fu_461_p2 xor_ln415_fu_579_p2 and_ln415_fu_584_p2 or_ln417_fu_792_p2 or_ln417_1_fu_796_p2 empty_17_fu_801_p3 and_ln417_fu_589_p2 empty_18_fu_809_p3 and_ln417_1_fu_593_p2 empty_19_fu_815_p3 sparsemux_9_3_4_1_1_U51 icmp_ln415_2_fu_631_p2 triggered_2_fu_636_p2 icmp_ln417_2_fu_641_p2 and_ln417_2_fu_647_p2 empty_20_fu_824_p3 icmp_ln417_3_fu_653_p2 icmp_ln417_4_fu_659_p2 xor_ln415_1_fu_665_p2 or_ln417_2_fu_830_p2 or_ln417_3_fu_834_p2 or_ln417_4_fu_838_p2 empty_21_fu_844_p3 and_ln417_3_fu_671_p2 empty_22_fu_852_p3 and_ln417_4_fu_677_p2 empty_23_fu_858_p3 sparsemux_11_4_4_1_1_x_U52 icmp_ln415_3_fu_723_p2 or_ln415_fu_728_p2 icmp_ln417_5_fu_867_p2 and_ln417_5_fu_872_p2 empty_24_fu_877_p3 icmp_ln417_6_fu_884_p2 and_ln417_6_fu_889_p2 empty_25_fu_894_p3 icmp_ln417_7_fu_901_p2 icmp_ln417_8_fu_906_p2 xor_ln415_2_fu_911_p2 or_ln417_5_fu_916_p2 or_ln417_6_fu_922_p2 or_ln417_7_fu_928_p2 or_ln417_8_fu_934_p2 empty_26_fu_940_p3 and_ln417_7_fu_948_p2 empty_27_fu_953_p3 and_ln417_8_fu_960_p2 empty_28_fu_965_p3 sparsemux_13_5_4_1_1_U53 sparsemux_11_32_8_1_1_U54 sparsemux_11_32_8_1_1_U55 sparsemux_11_32_8_1_1_U56 sparsemux_11_32_8_1_1_U57 sparsemux_11_32_8_1_1_U58 icmp_ln425_fu_1195_p2 empty_29_fu_1201_p3 icmp_ln425_1_fu_1209_p2 icmp_ln425_2_fu_1215_p2 icmp_ln425_3_fu_1221_p2 icmp_ln425_4_fu_1227_p2 or_ln425_fu_1233_p2 or_ln425_1_fu_1239_p2 or_ln425_2_fu_1245_p2 or_ln425_3_fu_1251_p2 empty_30_fu_1257_p3"
        }
      ]
    },
    "Info": {
      "rxPath": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "txPath": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fast_protocol": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "rxPath": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "3",
          "PipelineDepth": "6",
          "PipelineType": "yes(flp)"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.271"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "608",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1181",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "txPath": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "4",
          "PipelineDepth": "6",
          "PipelineType": "yes(flp)"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.718"
        },
        "Area": {
          "FF": "247",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "830",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "fast_protocol": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "8.718"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "2",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "~0",
          "FF": "855",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "2011",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-06-08 10:11:33 -0700",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
