

================================================================
== Vivado HLS Report for 'dense_latency_0_0_0_0_0_0_0_0_0'
================================================================
* Date:           Tue Oct 25 22:21:44 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.198|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     31|       0|   2421|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     72|    -|
|Register         |        -|      -|    1008|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     31|    1008|   2493|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      8|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_160_fu_167_p2  |     *    |      1|  0|  23|          22|          12|
    |mul_ln1118_161_fu_172_p2  |     *    |      1|  0|  23|          22|          15|
    |mul_ln1118_162_fu_165_p2  |     *    |      1|  0|  23|          22|          13|
    |mul_ln1118_163_fu_178_p2  |     *    |      1|  0|  23|          22|          15|
    |mul_ln1118_164_fu_189_p2  |     *    |      1|  0|  23|          22|          14|
    |mul_ln1118_165_fu_170_p2  |     *    |      1|  0|  23|          22|          14|
    |mul_ln1118_166_fu_169_p2  |     *    |      1|  0|  23|          22|          15|
    |mul_ln1118_167_fu_193_p2  |     *    |      1|  0|  23|          22|          14|
    |mul_ln1118_168_fu_180_p2  |     *    |      1|  0|  23|          22|          14|
    |mul_ln1118_169_fu_183_p2  |     *    |      1|  0|  23|          22|          15|
    |mul_ln1118_170_fu_166_p2  |     *    |      1|  0|  23|          22|          14|
    |mul_ln1118_171_fu_182_p2  |     *    |      1|  0|  23|          22|          15|
    |mul_ln1118_172_fu_171_p2  |     *    |      1|  0|  23|          22|          10|
    |mul_ln1118_173_fu_164_p2  |     *    |      1|  0|  23|          22|          13|
    |mul_ln1118_fu_175_p2      |     *    |      1|  0|  23|          22|          14|
    |mul_ln728_278_fu_191_p2   |     *    |      1|  0|  23|          22|          10|
    |mul_ln728_279_fu_179_p2   |     *    |      1|  0|  23|          22|          13|
    |mul_ln728_280_fu_177_p2   |     *    |      1|  0|  23|          22|          11|
    |mul_ln728_281_fu_184_p2   |     *    |      1|  0|  23|          22|          13|
    |mul_ln728_282_fu_187_p2   |     *    |      1|  0|  23|          22|           9|
    |mul_ln728_283_fu_162_p2   |     *    |      1|  0|  23|          22|          14|
    |mul_ln728_284_fu_186_p2   |     *    |      1|  0|  23|          22|          13|
    |mul_ln728_285_fu_174_p2   |     *    |      1|  0|  23|          22|          14|
    |mul_ln728_286_fu_176_p2   |     *    |      1|  0|  23|          22|          14|
    |mul_ln728_287_fu_168_p2   |     *    |      1|  0|  23|          22|          14|
    |mul_ln728_288_fu_188_p2   |     *    |      1|  0|  23|          22|          11|
    |mul_ln728_289_fu_190_p2   |     *    |      1|  0|  23|          22|          14|
    |mul_ln728_290_fu_185_p2   |     *    |      1|  0|  23|          22|          14|
    |mul_ln728_291_fu_192_p2   |     *    |      1|  0|  23|          22|          14|
    |mul_ln728_292_fu_181_p2   |     *    |      1|  0|  23|          22|          13|
    |mul_ln728_fu_163_p2       |     *    |      1|  0|  23|          22|          12|
    |acc_1_V_fu_4131_p2        |     +    |      0|  0|  50|          52|          52|
    |acc_2_V_fu_4159_p2        |     +    |      0|  0|  50|          52|          52|
    |acc_3_V_fu_4187_p2        |     +    |      0|  0|  50|          52|          52|
    |acc_4_V_fu_4219_p2        |     +    |      0|  0|  50|          52|          52|
    |acc_5_V_fu_4241_p2        |     +    |      0|  0|  50|          52|          52|
    |acc_6_V_fu_4269_p2        |     +    |      0|  0|  50|          52|          52|
    |acc_7_V_fu_4297_p2        |     +    |      0|  0|  50|          52|          52|
    |add_ln703_413_fu_4091_p2  |     +    |      0|  0|  59|          52|          46|
    |add_ln703_414_fu_4097_p2  |     +    |      0|  0|  50|          52|          52|
    |add_ln703_416_fu_4109_p2  |     +    |      0|  0|  59|          52|          52|
    |add_ln703_417_fu_4115_p2  |     +    |      0|  0|  58|          51|          46|
    |add_ln703_418_fu_4125_p2  |     +    |      0|  0|  50|          52|          52|
    |add_ln703_420_fu_4137_p2  |     +    |      0|  0|  58|          51|          51|
    |add_ln703_421_fu_4147_p2  |     +    |      0|  0|  59|          52|          46|
    |add_ln703_422_fu_4153_p2  |     +    |      0|  0|  50|          52|          52|
    |add_ln703_424_fu_4165_p2  |     +    |      0|  0|  58|          51|          51|
    |add_ln703_425_fu_4175_p2  |     +    |      0|  0|  59|          52|          46|
    |add_ln703_426_fu_4181_p2  |     +    |      0|  0|  50|          52|          52|
    |add_ln703_428_fu_4193_p2  |     +    |      0|  0|  50|          52|          52|
    |add_ln703_429_fu_4199_p2  |     +    |      0|  0|  55|          48|          46|
    |add_ln703_430_fu_4209_p2  |     +    |      0|  0|  56|          49|          49|
    |add_ln703_432_fu_4225_p2  |     +    |      0|  0|  57|          50|          50|
    |add_ln703_433_fu_4235_p2  |     +    |      0|  0|  50|          52|          52|
    |add_ln703_435_fu_4247_p2  |     +    |      0|  0|  59|          52|          52|
    |add_ln703_436_fu_4253_p2  |     +    |      0|  0|  58|          51|          44|
    |add_ln703_437_fu_4263_p2  |     +    |      0|  0|  50|          52|          52|
    |add_ln703_439_fu_4275_p2  |     +    |      0|  0|  59|          52|          52|
    |add_ln703_440_fu_4281_p2  |     +    |      0|  0|  58|          51|          44|
    |add_ln703_441_fu_4291_p2  |     +    |      0|  0|  50|          52|          52|
    |add_ln703_fu_4081_p2      |     +    |      0|  0|  57|          50|          50|
    |p_Val2_s_fu_4103_p2       |     +    |      0|  0|  50|          52|          52|
    |sub_ln1118_fu_3850_p2     |     -    |      0|  0|  39|          32|          32|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |     31|  0|2421|        2310|        1999|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |   9|          2|   23|         46|
    |ap_return_1  |   9|          2|   23|         46|
    |ap_return_2  |   9|          2|   23|         46|
    |ap_return_3  |   9|          2|   23|         46|
    |ap_return_4  |   9|          2|   23|         46|
    |ap_return_5  |   9|          2|   23|         46|
    |ap_return_6  |   9|          2|   23|         46|
    |ap_return_7  |   9|          2|   23|         46|
    +-------------+----+-----------+-----+-----------+
    |Total        |  72|         16|  184|        368|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_ce_reg                  |   1|   0|    1|          0|
    |ap_return_0_int_reg        |  23|   0|   23|          0|
    |ap_return_1_int_reg        |  23|   0|   23|          0|
    |ap_return_2_int_reg        |  23|   0|   23|          0|
    |ap_return_3_int_reg        |  23|   0|   23|          0|
    |ap_return_4_int_reg        |  23|   0|   23|          0|
    |ap_return_5_int_reg        |  23|   0|   23|          0|
    |ap_return_6_int_reg        |  23|   0|   23|          0|
    |ap_return_7_int_reg        |  23|   0|   23|          0|
    |data_1_V_read_19_reg_4437  |  22|   0|   22|          0|
    |data_2_V_read_19_reg_4431  |  22|   0|   22|          0|
    |mul_ln1118_160_reg_3106    |  34|   0|   34|          0|
    |mul_ln1118_161_reg_3118    |  36|   0|   37|          1|
    |mul_ln1118_162_reg_3142    |  35|   0|   35|          0|
    |mul_ln1118_163_reg_3150    |  36|   0|   37|          1|
    |mul_ln1118_169_reg_3158    |  37|   0|   37|          0|
    |mul_ln1118_170_reg_3162    |  32|   0|   36|          4|
    |mul_ln1118_171_reg_3170    |  35|   0|   37|          2|
    |mul_ln1118_172_reg_3174    |  32|   0|   32|          0|
    |mul_ln1118_reg_3102        |  36|   0|   36|          0|
    |mul_ln728_278_reg_3110     |  32|   0|   32|          0|
    |mul_ln728_280_reg_3114     |  32|   0|   33|          1|
    |mul_ln728_281_reg_3122     |  29|   0|   35|          6|
    |mul_ln728_282_reg_3126     |  28|   0|   31|          3|
    |mul_ln728_283_reg_3130     |  33|   0|   36|          3|
    |mul_ln728_284_reg_3134     |  33|   0|   35|          2|
    |mul_ln728_285_reg_3138     |  36|   0|   36|          0|
    |mul_ln728_286_reg_3146     |  34|   0|   36|          2|
    |mul_ln728_288_reg_3154     |  29|   0|   33|          4|
    |mul_ln728_290_reg_3166     |  34|   0|   36|          2|
    |mul_ln728_291_reg_3178     |  35|   0|   36|          1|
    |mul_ln728_292_reg_3182     |  33|   0|   35|          2|
    |mul_ln728_reg_3098         |  34|   0|   34|          0|
    |zext_ln1118_220_reg_4443   |  22|   0|   35|         13|
    |zext_ln1118_230_reg_4448   |  22|   0|   35|         13|
    +---------------------------+----+----+-----+-----------+
    |Total                      |1008|   0| 1068|         60|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0 | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_0    | out |   23| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_1    | out |   23| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_2    | out |   23| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_3    | out |   23| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_4    | out |   23| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_5    | out |   23| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_6    | out |   23| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_7    | out |   23| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0 | return value |
|ap_ce          |  in |    1| ap_ctrl_hs | dense_latency.0.0.0.0.0.0.0.0.0 | return value |
|data_0_V_read  |  in |   22|   ap_none  |          data_0_V_read          |    scalar    |
|data_1_V_read  |  in |   22|   ap_none  |          data_1_V_read          |    scalar    |
|data_2_V_read  |  in |   22|   ap_none  |          data_2_V_read          |    scalar    |
|data_3_V_read  |  in |   22|   ap_none  |          data_3_V_read          |    scalar    |
+---------------+-----+-----+------------+---------------------------------+--------------+

