

================================================================
== Vitis HLS Report for 'backprop_Pipeline_soft_max_loop1'
================================================================
* Date:           Fri May 30 21:43:15 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.531 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.176 us|  0.176 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- soft_max_loop1  |       20|       20|        15|          3|          1|     3|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      85|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        0|      14|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      83|    -|
|Register             |        -|     -|      271|      32|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      271|     214|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_3_2_64_1_1_U79  |mux_3_2_64_1_1  |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  14|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln22_fu_105_p2  |         +|   0|  0|   9|           2|           1|
    |icmp_ln22_fu_99_p2  |      icmp|   0|  0|   9|           2|           2|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    |xor_ln24_fu_131_p2  |       xor|   0|  0|  65|          64|          65|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  85|          69|          70|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  20|          4|    1|          4|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i         |   9|          2|    2|          4|
    |ap_sig_allocacmp_sum_load  |   9|          2|   64|        128|
    |i_18_fu_48                 |   9|          2|    2|          4|
    |sum_fu_44                  |   9|          2|   64|        128|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  83|         18|  136|        274|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_18_fu_48                        |   2|   0|    2|          0|
    |icmp_ln22_reg_170                 |   1|   0|    1|          0|
    |sum_fu_44                         |  64|   0|   64|          0|
    |tmp_3_reg_184                     |  64|   0|   64|          0|
    |tmp_6_reg_174                     |  64|   0|   64|          0|
    |icmp_ln22_reg_170                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 271|  32|  208|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop1|  return value|
|grp_fu_986_p_din0        |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop1|  return value|
|grp_fu_986_p_din1        |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop1|  return value|
|grp_fu_986_p_opcode      |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop1|  return value|
|grp_fu_986_p_dout0       |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop1|  return value|
|grp_fu_986_p_ce          |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop1|  return value|
|grp_fu_1002_p_din0       |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop1|  return value|
|grp_fu_1002_p_din1       |  out|   64|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop1|  return value|
|grp_fu_1002_p_dout0      |   in|   64|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop1|  return value|
|grp_fu_1002_p_ce         |  out|    1|  ap_ctrl_hs|  backprop_Pipeline_soft_max_loop1|  return value|
|activations3_0_4_reload  |   in|   64|     ap_none|           activations3_0_4_reload|        scalar|
|activations3_1_4_reload  |   in|   64|     ap_none|           activations3_1_4_reload|        scalar|
|activations3_2_4_reload  |   in|   64|     ap_none|           activations3_2_4_reload|        scalar|
|sum_out                  |  out|   64|      ap_vld|                           sum_out|       pointer|
|sum_out_ap_vld           |  out|    1|      ap_vld|                           sum_out|       pointer|
+-------------------------+-----+-----+------------+----------------------------------+--------------+

