#ifndef __SOC_ACPU_CORESIGHT_BASEADDR_INTERFACE_H__
#define __SOC_ACPU_CORESIGHT_BASEADDR_INTERFACE_H__ 
#ifdef __cplusplus
    #if __cplusplus
        extern "C" {
    #endif
#endif
#define SOC_ACPU_Coresight_Enyo1_ETM_BASE_ADDR (0xFDF40000)
#define SOC_ACPU_Coresight_Enyo1_PMU_BASE_ADDR (0xFDF30000)
#define SOC_ACPU_Coresight_Enyo1_CTI_BASE_ADDR (0xFDF20000)
#define SOC_ACPU_Coresight_Enyo1_DBG_BASE_ADDR (0xFDF10000)
#define SOC_ACPU_Coresight_Enyo0_ETM_BASE_ADDR (0xFDE40000)
#define SOC_ACPU_Coresight_Enyo0_PMU_BASE_ADDR (0xFDE30000)
#define SOC_ACPU_Coresight_Enyo0_CTI_BASE_ADDR (0xFDE20000)
#define SOC_ACPU_Coresight_Enyo0_DBG_BASE_ADDR (0xFDE10000)
#define SOC_ACPU_Coresight_Ananke5_ETM_BASE_ADDR (0xFDD40000)
#define SOC_ACPU_Coresight_Ananke5_PMU_BASE_ADDR (0xFDD30000)
#define SOC_ACPU_Coresight_Ananke5_CTI_BASE_ADDR (0xFDD20000)
#define SOC_ACPU_Coresight_Ananke5_DBG_BASE_ADDR (0xFDD10000)
#define SOC_ACPU_Coresight_Ananke4_ETM_BASE_ADDR (0xFDC40000)
#define SOC_ACPU_Coresight_Ananke4_PMU_BASE_ADDR (0xFDC30000)
#define SOC_ACPU_Coresight_Ananke4_CTI_BASE_ADDR (0xFDC20000)
#define SOC_ACPU_Coresight_Ananke4_DBG_BASE_ADDR (0xFDC10000)
#define SOC_ACPU_Coresight_Ananke3_ETM_BASE_ADDR (0xFDB40000)
#define SOC_ACPU_Coresight_Ananke3_PMU_BASE_ADDR (0xFDB30000)
#define SOC_ACPU_Coresight_Ananke3_CTI_BASE_ADDR (0xFDB20000)
#define SOC_ACPU_Coresight_Ananke3_DBG_BASE_ADDR (0xFDB10000)
#define SOC_ACPU_Coresight_Ananke2_ETM_BASE_ADDR (0xFDA40000)
#define SOC_ACPU_Coresight_Ananke2_PMU_BASE_ADDR (0xFDA30000)
#define SOC_ACPU_Coresight_Ananke2_CTI_BASE_ADDR (0xFDA20000)
#define SOC_ACPU_Coresight_Ananke2_DBG_BASE_ADDR (0xFDA10000)
#define SOC_ACPU_Coresight_Ananke1_ETM_BASE_ADDR (0xFD940000)
#define SOC_ACPU_Coresight_Ananke1_PMU_BASE_ADDR (0xFD930000)
#define SOC_ACPU_Coresight_Ananke1_CTI_BASE_ADDR (0xFD920000)
#define SOC_ACPU_Coresight_Ananke1_DBG_BASE_ADDR (0xFD910000)
#define SOC_ACPU_Coresight_Ananke0_ETM_BASE_ADDR (0xFD840000)
#define SOC_ACPU_Coresight_Ananke0_PMU_BASE_ADDR (0xFD830000)
#define SOC_ACPU_Coresight_Ananke0_CTI_BASE_ADDR (0xFD820000)
#define SOC_ACPU_Coresight_Ananke0_DBG_BASE_ADDR (0xFD810000)
#define SOC_ACPU_Coresight_FCM_ROMTABLE_BASE_ADDR (0xFD800000)
#define SOC_ACPU_Coresight_CPU_CTI_BASE_ADDR (0xFD003000)
#define SOC_ACPU_Coresight_CPU_ETF_BASE_ADDR (0xFD002000)
#define SOC_ACPU_Coresight_CPU_Funnel_BASE_ADDR (0xFD001000)
#define SOC_ACPU_Coresight_CPU_ROMTABLE_BASE_ADDR (0xFD000000)
#define SOC_ACPU_Coresight_DSS3_t2_CTI_BASE_ADDR (0xFCF32000)
#define SOC_ACPU_Coresight_DSS3_t2_OCD_BASE_ADDR (0xFCF31000)
#define SOC_ACPU_Coresight_DSS3_t0_CTI_BASE_ADDR (0xFCF22000)
#define SOC_ACPU_Coresight_DSS3_t0_OCD_BASE_ADDR (0xFCF21000)
#define SOC_ACPU_Coresight_DSS2_t2_CTI_BASE_ADDR (0xFCEF2000)
#define SOC_ACPU_Coresight_DSS2_t2_OCD_BASE_ADDR (0xFCEF1000)
#define SOC_ACPU_Coresight_DSS2_t0_CTI_BASE_ADDR (0xFCEE2000)
#define SOC_ACPU_Coresight_DSS2_t0_OCD_BASE_ADDR (0xFCEE1000)
#define SOC_ACPU_Coresight_DSS1_t2_CTI_BASE_ADDR (0xFCEB2000)
#define SOC_ACPU_Coresight_DSS1_t2_OCD_BASE_ADDR (0xFCEB1000)
#define SOC_ACPU_Coresight_DSS1_t0_CTI_BASE_ADDR (0xFCEA2000)
#define SOC_ACPU_Coresight_DSS1_t0_OCD_BASE_ADDR (0xFCEA1000)
#define SOC_ACPU_Coresight_DSS0_t2_CTI_BASE_ADDR (0xFCE72000)
#define SOC_ACPU_Coresight_DSS0_t2_OCD_BASE_ADDR (0xFCE71000)
#define SOC_ACPU_Coresight_DSS0_t0_CTI_BASE_ADDR (0xFCE62000)
#define SOC_ACPU_Coresight_DSS0_t0_OCD_BASE_ADDR (0xFCE61000)
#define SOC_ACPU_Coresight_TSP_ETF_BASE_ADDR (0xFCC02000)
#define SOC_ACPU_Coresight_TSP_CTI_BASE_ADDR (0xFCC01000)
#define SOC_ACPU_Coresight_TSP_ROMTABLE_BASE_ADDR (0xFCC00000)
#define SOC_ACPU_Coresight_TVP_DSS0_CTI_BASE_ADDR (0xFCB13000)
#define SOC_ACPU_Coresight_TVP_DSS0_OCD_BASE_ADDR (0xFCB12000)
#define SOC_ACPU_Coresight_TVP_ETF_BASE_ADDR (0xFCA02000)
#define SOC_ACPU_Coresight_TVP_CTI_BASE_ADDR (0xFCA01000)
#define SOC_ACPU_Coresight_TVP_ROMTABLE_BASE_ADDR (0xFCA00000)
#define SOC_ACPU_Coresight_MDM_Funel_BASE_ADDR (0xFC801000)
#define SOC_ACPU_Coresight_MDM_ROMTABLE_BASE_ADDR (0xFC800000)
#define SOC_ACPU_Coresight_NPU_TSCPU_ETM_BASE_ADDR (0xFC240000)
#define SOC_ACPU_Coresight_NPU_TSCPU_PMU_BASE_ADDR (0xFC230000)
#define SOC_ACPU_Coresight_NPU_TSCPU_CTI_BASE_ADDR (0xFC220000)
#define SOC_ACPU_Coresight_NPU_TSCPU_DBG_BASE_ADDR (0xFC210000)
#define SOC_ACPU_Coresight_NPUCPU_ROMTABLE_BASE_ADDR (0xFC200000)
#define SOC_ACPU_Coresight_ISPR8_CPU0_ETM_BASE_ADDR (0xFC07C000)
#define SOC_ACPU_Coresight_ISPR8_CPU0_CTI_BASE_ADDR (0xFC078000)
#define SOC_ACPU_Coresight_ISPR8_CPU0_PMU_BASE_ADDR (0xFC071000)
#define SOC_ACPU_Coresight_ISPR8_CPU0_DBG_BASE_ADDR (0xFC070000)
#define SOC_ACPU_Coresight_ISPR8_ROMTALBE_BASE_ADDR (0xFC060000)
#define SOC_ACPU_Coresight_MEDIA1_ROMTABLE_BASE_ADDR (0xFC040000)
#define SOC_ACPU_Coresight_Tsgen_RO_BASE_ADDR (0xFC038000)
#define SOC_ACPU_Coresight_Tsgen_BASE_ADDR (0xFC037000)
#define SOC_ACPU_Coresight_TOP_ETF_BASE_ADDR (0xFC036000)
#define SOC_ACPU_Coresight_TOP_CTI_BASE_ADDR (0xFC034000)
#define SOC_ACPU_Coresight_TOP_ETR_BASE_ADDR (0xFC033000)
#define SOC_ACPU_Coresight_TOP_Funnel_BASE_ADDR (0xFC031000)
#define SOC_ACPU_Coresight_CSSYS_ROMTABLE_BASE_ADDR (0xFC030000)
#define SOC_ACPU_Coresight_MEDIA2_ROMTABLE_BASE_ADDR (0xFC020000)
#define SOC_ACPU_Coresight_TOP_ROMTALBE_BASE_ADDR (0xFC000000)
#ifdef __cplusplus
    #if __cplusplus
        }
    #endif
#endif
#endif
