/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ds_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 8:07p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:11:06 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_ds_0.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 8:07p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_DS_0_H__
#define BCHP_DS_0_H__

/***************************************************************************
 *DS_0 - Downstream Receiver Registers 0
 ***************************************************************************/
#define BCHP_DS_0_GBL                            0x04c20000 /* Global Core Control Register */
#define BCHP_DS_0_AFECLK                         0x04c20004 /* AFE Clock Phase Alignment Control */
#define BCHP_DS_0_PD                             0x04c20010 /* Global Power Down Register */
#define BCHP_DS_0_IRQSTS1                        0x04c20040 /* Interrupt Status Register 1 */
#define BCHP_DS_0_IRQSET1                        0x04c20044 /* Set Interrupt Status Register 1 */
#define BCHP_DS_0_IRQCLR1                        0x04c20048 /* Clear Interrupt Status Register 1 */
#define BCHP_DS_0_IRQMSK1                        0x04c2004c /* Interrupt Mask Register 1 */
#define BCHP_DS_0_IRQMSET1                       0x04c20050 /* Set Interrupt Mask Register 1 */
#define BCHP_DS_0_IRQMCLR1                       0x04c20054 /* Clear Interrupt Mask Register 1 */
#define BCHP_DS_0_IRQSTS2                        0x04c20058 /* Interrupt Status Register 2 */
#define BCHP_DS_0_IRQSET2                        0x04c2005c /* Set Interrupt Status Register 2 */
#define BCHP_DS_0_IRQCLR2                        0x04c20060 /* Clear Interrupt Status Register 2 */
#define BCHP_DS_0_IRQMSK2                        0x04c20064 /* Interrupt Mask Register 2 */
#define BCHP_DS_0_IRQMSET2                       0x04c20068 /* Set Interrupt Mask Register 2 */
#define BCHP_DS_0_IRQMCLR2                       0x04c2006c /* Clear Interrupt Mask Register 2 */
#define BCHP_DS_0_STAT                           0x04c200fc /* Receiver Status Register */
#define BCHP_DS_0_RST                            0x04c20100 /* Global Reset Register */
#define BCHP_DS_0_FRZ                            0x04c20104 /* Global Freeze Register */
#define BCHP_DS_0_REVID                          0x04c20108 /* Revision ID Register */
#define BCHP_DS_0_STS                            0x04c2010c /* Loop Status Control Register */
#define BCHP_DS_0_BURST_FRZ                      0x04c20110 /* Global Burst noise detector Freeze  Register */
#define BCHP_DS_0_CLK                            0x04c20184 /* Clock Generation Control Register */
#define BCHP_DS_0_NCOU                           0x04c20190 /* NCO Instantaneous Value (Upper) */
#define BCHP_DS_0_NCOL                           0x04c20194 /* NCO Instantaneous Value (Lower) */
#define BCHP_DS_0_FECIN_NCON                     0x04c20198 /* FEC Clock Counter Numerator Value */
#define BCHP_DS_0_FECIN_NCODL                    0x04c2019c /* FEC Clock Counter Delta Value */
#define BCHP_DS_0_FECOUT_NCON                    0x04c201a0 /* OI PLL Clock Rate Numerator */
#define BCHP_DS_0_FECOUT_NCODL                   0x04c201a4 /* OI PLL Clock Rate Delta */
#define BCHP_DS_0_US_FCW_DWELL                   0x04c201a8 /* Upstream Frequency Control Word Dwell-count register */
#define BCHP_DS_0_SGCG                           0x04c201ac /* Clockgen Signature Analyzer */
#define BCHP_DS_0_ICB_CTL                        0x04c20200 /* Internal Configuration Bus Control and Status */
#define BCHP_DS_0_MBOX_CSR_P                     0x04c20204 /* Mail Box Command and Status for processor */
#define BCHP_DS_0_MBOX_DATA_P                    0x04c20208 /* Mail Box Data for processor */
#define BCHP_DS_0_HI_TST                         0x04c20214 /* Test configuration for down steam core's bus interface */
#define BCHP_DS_0_MBOX_CSR_S                     0x04c20218 /* Mail Box Command and Status for serial test interface. */
#define BCHP_DS_0_MBOX_DATA_S                    0x04c2021c /* Mail Box Data for serial test interface */
#define BCHP_DS_0_FE                             0x04c20280 /* Digital Front End Control Register */
#define BCHP_DS_0_SGFE                           0x04c20284 /* Front end Signature Analyzer */
#define BCHP_DS_0_BR                             0x04c20300 /* Baud Receiver Control Register */
#define BCHP_DS_0_BBDCI                          0x04c20304 /* Baseband DC Canceller Integrator Value */
#define BCHP_DS_0_NCH1                           0x04c20308 /* Notch Filter Control Register 1 */
#define BCHP_DS_0_NCH2                           0x04c2030c /* Notch Filter Control Register 2 (Notch 0) */
#define BCHP_DS_0_NCH3                           0x04c20310 /* Notch Filter Control Register 3 (Notch 1) */
#define BCHP_DS_0_NCH4                           0x04c20314 /* Notch Filter Control Register 4 (Notch 2) */
#define BCHP_DS_0_NCH5                           0x04c20318 /* Notch Filter Control Register 5 */
#define BCHP_DS_0_NCH0I                          0x04c2031c /* Notch 0 Integrator Value */
#define BCHP_DS_0_NCH1I                          0x04c20320 /* Notch 1 Integrator Value */
#define BCHP_DS_0_NCH2I                          0x04c20324 /* Notch 2 Integrator Value */
#define BCHP_DS_0_NSWP1                          0x04c20328 /* Notch Filter Sweep Control Register 1 */
#define BCHP_DS_0_NSWP2                          0x04c2032c /* Notch Filter Sweep Control Register 2 */
#define BCHP_DS_0_NSWP3                          0x04c20330 /* Notch Filter Sweep Control Register 3 */
#define BCHP_DS_0_NSWP0I                         0x04c20334 /* Notch Filter Sweep Status Register 0 */
#define BCHP_DS_0_NSWP1I                         0x04c20338 /* Notch Filter Sweep Status Register 1 */
#define BCHP_DS_0_NSWP2I                         0x04c2033c /* Notch Filter Sweep Status Register 2 */
#define BCHP_DS_0_NSWP3I                         0x04c20340 /* Notch Filter Sweep Status Register 3 */
#define BCHP_DS_0_NSWP4I                         0x04c20344 /* Notch Filter Sweep Status Register 4 */
#define BCHP_DS_0_NSWP5I                         0x04c20348 /* Notch Filter Sweep Status Register 5 */
#define BCHP_DS_0_AGCB                           0x04c2034c /* Digital AGCB Control Register */
#define BCHP_DS_0_AGCBI                          0x04c20350 /* Digital AGCB Integrator Value */
#define BCHP_DS_0_AGCBLI                         0x04c20354 /* Digital AGCB Leaky Integrator Value */
#define BCHP_DS_0_SGBR                           0x04c20358 /* Baud Receiver Signature Analyzer */
#define BCHP_DS_0_THLD_CNT                       0x04c2035c /* threshold counter for NTSC power level */
#define BCHP_DS_0_HI_THLD                        0x04c20360 /* hi threshold for NTSC notch power */
#define BCHP_DS_0_LO_THLD                        0x04c20364 /* lo threshold for NTSC notch power */
#define BCHP_DS_0_AGCB_IR                        0x04c20368 /* Digital AGCB Control Register for IMC path */
#define BCHP_DS_0_AGCBI_IR                       0x04c2036c /* Digital AGCB Integrator Value for IMC path */
#define BCHP_DS_0_AGCBLI_IR                      0x04c20370 /* Digital AGCB Leaky Integrator Value for IMC path */
#define BCHP_DS_0_QMLPS                          0x04c20400 /* QAM Loop Control */
#define BCHP_DS_0_CFL                            0x04c20410 /* Carrier Frequency Loop Control Register */
#define BCHP_DS_0_CFLC                           0x04c20414 /* Carrier Frequency Loop Coefficient Control Register */
#define BCHP_DS_0_CFLI                           0x04c20418 /* Carrier Frequency Loop Integrator Value */
#define BCHP_DS_0_CFLSP                          0x04c2041c /* Carrier Frequency Loop Sweep Control Register */
#define BCHP_DS_0_CFLPA                          0x04c20460 /* Carrier Frequency Loop Phase Accumulator Value */
#define BCHP_DS_0_CFLFOS                         0x04c20480 /* Carrier Frequency Loop Frequency Offset Control Register */
#define BCHP_DS_0_CFLFO                          0x04c20488 /* Carrier Frequency Loop Filter Output Value */
#define BCHP_DS_0_TL                             0x04c20494 /* Timing Loop Control Register */
#define BCHP_DS_0_TLC                            0x04c20498 /* Timing Loop Coefficient Control Register */
#define BCHP_DS_0_TLI                            0x04c2049c /* Timing Loop Integrator Value */
#define BCHP_DS_0_TLSWP                          0x04c204a0 /* Timing Loop Sweep Control Value */
#define BCHP_DS_0_TLTHRS                         0x04c204a4 /* Timing Loop Integrator Threshold Register */
#define BCHP_DS_0_TLFOS                          0x04c204a8 /* Timing Loop Phase Offset Control Register */
#define BCHP_DS_0_TLFO                           0x04c204ac /* Timing Loop Filter Output Value */
#define BCHP_DS_0_TLAGC                          0x04c20504 /* Timing Loop AGC Control Register */
#define BCHP_DS_0_TLAGCI                         0x04c20508 /* Timing Loop AGC Integrator Value */
#define BCHP_DS_0_TLAGCL                         0x04c2050c /* Timing Loop AGC Leaky Integrator Value */
#define BCHP_DS_0_PERF                           0x04c20510 /* Performance Monitoring Control/Status Register */
#define BCHP_DS_0_TLDHT                          0x04c20514 /* Timing Lock Detector High Threshold Control Register */
#define BCHP_DS_0_TLDLT                          0x04c20518 /* Timing Lock Detector Low Threshold Control Register */
#define BCHP_DS_0_TLDA                           0x04c2051c /* Timing Lock Detector Accumulator Value */
#define BCHP_DS_0_TLDC                           0x04c20520 /* Timing Lock Detector Maximum Count Control Register */
#define BCHP_DS_0_TLDCI                          0x04c20524 /* Timing Lock Detector Counter Value */
#define BCHP_DS_0_US_IFC                         0x04c20530 /* Upstream/Downstream interface control register */
#define BCHP_DS_0_US_FCW_HI                      0x04c20534 /* Upper-part of the Upstream Frequency Control Word register */
#define BCHP_DS_0_US_FCW_LO                      0x04c20538 /* Lower-part of the Upstream Frequency Control Word register */
#define BCHP_DS_0_US_TL_OFFSET                   0x04c2053c /* Upstream Timing Offset register */
#define BCHP_DS_0_US_DSBCLK                      0x04c20540 /* Upstream baud clock register */
#define BCHP_DS_0_SGCFL                          0x04c20560 /* Carrier Frequency Loop Signature Analyzer */
#define BCHP_DS_0_SGPHS                          0x04c20564 /* Baud phase detector signals Signature Analyzer */
#define BCHP_DS_0_SGMSC                          0x04c20568 /* Miscellaneous signals Signature Analyzer */
#define BCHP_DS_0_FEC                            0x04c20600 /* FEC Control / Status Register */
#define BCHP_DS_0_FEC_TM                         0x04c20604 /* FEC SRAM Test Mode Control */
#define BCHP_DS_0_FECU                           0x04c20610 /* FEC Initialization Register (Upper) */
#define BCHP_DS_0_FECM                           0x04c20614 /* FEC Initialization Register (Middle) */
#define BCHP_DS_0_FECL                           0x04c20618 /* FEC Initialization Register (Lower) */
#define BCHP_DS_0_SGFEC                          0x04c20620 /* FEC Signature Analyzer */
#define BCHP_DS_0_FEC_MAC_OR                     0x04c20624 /* FEC Mac output override */
#define BCHP_DS_0_OI_VCO                         0x04c20640 /* OI VCO Control */
#define BCHP_DS_0_OI_CTL                         0x04c20680 /* OI Control */
#define BCHP_DS_0_OI_OUT                         0x04c20684 /* OI PS Output Control */
#define BCHP_DS_0_OI_ERR                         0x04c2069c /* OI Frame Error Count */
#define BCHP_DS_0_OI_SG                          0x04c206a0 /* Output Interface Signature Analyzer (Test) */
#define BCHP_DS_0_OI_BER_CTL                     0x04c206a4 /* OI BER Estimation Control Register */
#define BCHP_DS_0_OI_BER                         0x04c206a8 /* OI BER Estimation Error Counter Value */
#define BCHP_DS_0_BER                            0x04c20700 /* Pre-FEC BER Estimation Control Register */
#define BCHP_DS_0_BERI                           0x04c20704 /* Pre-FEC BER Estimation Error Counter Value */
#define BCHP_DS_0_CERC1                          0x04c20710 /* FEC RS Corrected Bit Counter */
#define BCHP_DS_0_UERC1                          0x04c20714 /* FEC Uncorrectable RS-Block Counter */
#define BCHP_DS_0_NBERC1                         0x04c20718 /* FEC Clean RS-Block Counter */
#define BCHP_DS_0_CBERC1                         0x04c2071c /* FEC Corrected RS-Block Counter */
#define BCHP_DS_0_BMPG1                          0x04c20720 /* FEC Bad MPEG-Packet Counter */
#define BCHP_DS_0_CERC2                          0x04c20724 /* FEC RS Corrected Bit Counter */
#define BCHP_DS_0_UERC2                          0x04c20728 /* FEC Uncorrectable RS-Block Counter */
#define BCHP_DS_0_NBERC2                         0x04c2072c /* FEC Clean RS-Block Counter */
#define BCHP_DS_0_CBERC2                         0x04c20730 /* FEC Corrected RS-Block Counter */
#define BCHP_DS_0_BMPG2                          0x04c20734 /* FEC Bad MPEG-Packet Counter */
#define BCHP_DS_0_TPFEC                          0x04c20738 /* Testport Control Register for FEC */
#define BCHP_DS_0_EUSEDC1                        0x04c2073c /* FEC Erasure used RS-Block Counter */
#define BCHP_DS_0_EDISCARDC1                     0x04c20740 /* FEC Erasure discarded RS-Block Counter */
#define BCHP_DS_0_EUSEDC2                        0x04c20744 /* FEC Erasure used RS-Block Counter */
#define BCHP_DS_0_EDISCARDC2                     0x04c20748 /* FEC Erasure discarded RS-Block Counter */
#define BCHP_DS_0_TP                             0x04c20780 /* Testport Control Register */
#define BCHP_DS_0_TPOUT                          0x04c20784 /* Testport Output */
#define BCHP_DS_0_FSCNT1                         0x04c20790 /* Sample Rate Counter 1 */
#define BCHP_DS_0_FSCNT2                         0x04c20794 /* Sample Rate Counter 2 */
#define BCHP_DS_0_FBCNT1                         0x04c207c0 /* Baud Rate Counter 1 */
#define BCHP_DS_0_FBCNT2                         0x04c207c4 /* Baud Rate Counter 2 */
#define BCHP_DS_0_SPARE                          0x04c207fc /* Reserved for Future Expansion */
#define BCHP_DS_0_BND                            0x04c20b00 /* BND Control Register */
#define BCHP_DS_0_BND_THR                        0x04c20b04 /* BND threshold value Register */
#define BCHP_DS_0_BND_FRZ                        0x04c20b08 /* BND Freeze Control Register */
#define BCHP_DS_0_BND_THRFRZ                     0x04c20b0c /* BND threshold value Register */

/***************************************************************************
 *GBL - Global Core Control Register
 ***************************************************************************/
/* DS_0 :: GBL :: reserved0 [31:27] */
#define BCHP_DS_0_GBL_reserved0_MASK                               0xf8000000
#define BCHP_DS_0_GBL_reserved0_SHIFT                              27

/* DS_0 :: GBL :: MAX_CLK_PLL_OI [26:26] */
#define BCHP_DS_0_GBL_MAX_CLK_PLL_OI_MASK                          0x04000000
#define BCHP_DS_0_GBL_MAX_CLK_PLL_OI_SHIFT                         26

/* DS_0 :: GBL :: MAX_CLK_FEC [25:25] */
#define BCHP_DS_0_GBL_MAX_CLK_FEC_MASK                             0x02000000
#define BCHP_DS_0_GBL_MAX_CLK_FEC_SHIFT                            25

/* DS_0 :: GBL :: MAX_CLK_FB_FEQ [24:24] */
#define BCHP_DS_0_GBL_MAX_CLK_FB_FEQ_MASK                          0x01000000
#define BCHP_DS_0_GBL_MAX_CLK_FB_FEQ_SHIFT                         24

/* DS_0 :: GBL :: reserved_for_eco1 [23:21] */
#define BCHP_DS_0_GBL_reserved_for_eco1_MASK                       0x00e00000
#define BCHP_DS_0_GBL_reserved_for_eco1_SHIFT                      21

/* DS_0 :: GBL :: EN_ARF [20:20] */
#define BCHP_DS_0_GBL_EN_ARF_MASK                                  0x00100000
#define BCHP_DS_0_GBL_EN_ARF_SHIFT                                 20

/* DS_0 :: GBL :: reserved_for_eco2 [19:18] */
#define BCHP_DS_0_GBL_reserved_for_eco2_MASK                       0x000c0000
#define BCHP_DS_0_GBL_reserved_for_eco2_SHIFT                      18

/* DS_0 :: GBL :: SEL_RAM_EXT_FECB [17:17] */
#define BCHP_DS_0_GBL_SEL_RAM_EXT_FECB_MASK                        0x00020000
#define BCHP_DS_0_GBL_SEL_RAM_EXT_FECB_SHIFT                       17

/* DS_0 :: GBL :: VSB_QAMB [16:16] */
#define BCHP_DS_0_GBL_VSB_QAMB_MASK                                0x00010000
#define BCHP_DS_0_GBL_VSB_QAMB_SHIFT                               16

/* DS_0 :: GBL :: reserved_for_eco3 [15:03] */
#define BCHP_DS_0_GBL_reserved_for_eco3_MASK                       0x0000fff8
#define BCHP_DS_0_GBL_reserved_for_eco3_SHIFT                      3

/* DS_0 :: GBL :: SFTCGRST [02:02] */
#define BCHP_DS_0_GBL_SFTCGRST_MASK                                0x00000004
#define BCHP_DS_0_GBL_SFTCGRST_SHIFT                               2

/* DS_0 :: GBL :: DATARST [01:01] */
#define BCHP_DS_0_GBL_DATARST_MASK                                 0x00000002
#define BCHP_DS_0_GBL_DATARST_SHIFT                                1

/* DS_0 :: GBL :: SFTRST [00:00] */
#define BCHP_DS_0_GBL_SFTRST_MASK                                  0x00000001
#define BCHP_DS_0_GBL_SFTRST_SHIFT                                 0

/***************************************************************************
 *AFECLK - AFE Clock Phase Alignment Control
 ***************************************************************************/
/* DS_0 :: AFECLK :: reserved0 [31:28] */
#define BCHP_DS_0_AFECLK_reserved0_MASK                            0xf0000000
#define BCHP_DS_0_AFECLK_reserved0_SHIFT                           28

/* DS_0 :: AFECLK :: ALIGN_PHASE_ADJ [27:24] */
#define BCHP_DS_0_AFECLK_ALIGN_PHASE_ADJ_MASK                      0x0f000000
#define BCHP_DS_0_AFECLK_ALIGN_PHASE_ADJ_SHIFT                     24

/* DS_0 :: AFECLK :: reserved_for_eco1 [23:20] */
#define BCHP_DS_0_AFECLK_reserved_for_eco1_MASK                    0x00f00000
#define BCHP_DS_0_AFECLK_reserved_for_eco1_SHIFT                   20

/* DS_0 :: AFECLK :: ALIGN_PHASE_XTAL [19:16] */
#define BCHP_DS_0_AFECLK_ALIGN_PHASE_XTAL_MASK                     0x000f0000
#define BCHP_DS_0_AFECLK_ALIGN_PHASE_XTAL_SHIFT                    16

/* DS_0 :: AFECLK :: reserved_for_eco2 [15:05] */
#define BCHP_DS_0_AFECLK_reserved_for_eco2_MASK                    0x0000ffe0
#define BCHP_DS_0_AFECLK_reserved_for_eco2_SHIFT                   5

/* DS_0 :: AFECLK :: CLKPLL_INV_SEL [04:04] */
#define BCHP_DS_0_AFECLK_CLKPLL_INV_SEL_MASK                       0x00000010
#define BCHP_DS_0_AFECLK_CLKPLL_INV_SEL_SHIFT                      4

/* DS_0 :: AFECLK :: CLKPLL_DELAY_CTL [03:00] */
#define BCHP_DS_0_AFECLK_CLKPLL_DELAY_CTL_MASK                     0x0000000f
#define BCHP_DS_0_AFECLK_CLKPLL_DELAY_CTL_SHIFT                    0

/***************************************************************************
 *PD - Global Power Down Register
 ***************************************************************************/
/* DS_0 :: PD :: reserved0 [31:29] */
#define BCHP_DS_0_PD_reserved0_MASK                                0xe0000000
#define BCHP_DS_0_PD_reserved0_SHIFT                               29

/* DS_0 :: PD :: PD_CLK_FEC_IN_BIT [28:28] */
#define BCHP_DS_0_PD_PD_CLK_FEC_IN_BIT_MASK                        0x10000000
#define BCHP_DS_0_PD_PD_CLK_FEC_IN_BIT_SHIFT                       28

/* DS_0 :: PD :: PD_CLK_F8B [27:27] */
#define BCHP_DS_0_PD_PD_CLK_F8B_MASK                               0x08000000
#define BCHP_DS_0_PD_PD_CLK_F8B_SHIFT                              27

/* DS_0 :: PD :: PD_CLK_F4B [26:26] */
#define BCHP_DS_0_PD_PD_CLK_F4B_MASK                               0x04000000
#define BCHP_DS_0_PD_PD_CLK_F4B_SHIFT                              26

/* DS_0 :: PD :: PD_CLK_F2B [25:25] */
#define BCHP_DS_0_PD_PD_CLK_F2B_MASK                               0x02000000
#define BCHP_DS_0_PD_PD_CLK_F2B_SHIFT                              25

/* DS_0 :: PD :: PD_CLK_F1B [24:24] */
#define BCHP_DS_0_PD_PD_CLK_F1B_MASK                               0x01000000
#define BCHP_DS_0_PD_PD_CLK_F1B_SHIFT                              24

/* DS_0 :: PD :: reserved1 [23:23] */
#define BCHP_DS_0_PD_reserved1_MASK                                0x00800000
#define BCHP_DS_0_PD_reserved1_SHIFT                               23

/* DS_0 :: PD :: PD_CLK_F3AGF [22:22] */
#define BCHP_DS_0_PD_PD_CLK_F3AGF_MASK                             0x00400000
#define BCHP_DS_0_PD_PD_CLK_F3AGF_SHIFT                            22

/* DS_0 :: PD :: PD_CLK_F2AGF [21:21] */
#define BCHP_DS_0_PD_PD_CLK_F2AGF_MASK                             0x00200000
#define BCHP_DS_0_PD_PD_CLK_F2AGF_SHIFT                            21

/* DS_0 :: PD :: PD_CLK_F1AGF [20:20] */
#define BCHP_DS_0_PD_PD_CLK_F1AGF_MASK                             0x00100000
#define BCHP_DS_0_PD_PD_CLK_F1AGF_SHIFT                            20

/* DS_0 :: PD :: PD_CLK_F2FE [19:19] */
#define BCHP_DS_0_PD_PD_CLK_F2FE_MASK                              0x00080000
#define BCHP_DS_0_PD_PD_CLK_F2FE_SHIFT                             19

/* DS_0 :: PD :: PD_CLK_DS_AI [18:18] */
#define BCHP_DS_0_PD_PD_CLK_DS_AI_MASK                             0x00040000
#define BCHP_DS_0_PD_PD_CLK_DS_AI_SHIFT                            18

/* DS_0 :: PD :: reserved2 [17:06] */
#define BCHP_DS_0_PD_reserved2_MASK                                0x0003ffc0
#define BCHP_DS_0_PD_reserved2_SHIFT                               6

/* DS_0 :: PD :: PD_FEC [05:05] */
#define BCHP_DS_0_PD_PD_FEC_MASK                                   0x00000020
#define BCHP_DS_0_PD_PD_FEC_SHIFT                                  5

/* DS_0 :: PD :: reserved3 [04:02] */
#define BCHP_DS_0_PD_reserved3_MASK                                0x0000001c
#define BCHP_DS_0_PD_reserved3_SHIFT                               2

/* DS_0 :: PD :: PD_BCLK [01:01] */
#define BCHP_DS_0_PD_PD_BCLK_MASK                                  0x00000002
#define BCHP_DS_0_PD_PD_BCLK_SHIFT                                 1

/* DS_0 :: PD :: PD_SCLK [00:00] */
#define BCHP_DS_0_PD_PD_SCLK_MASK                                  0x00000001
#define BCHP_DS_0_PD_PD_SCLK_SHIFT                                 0

/***************************************************************************
 *IRQSTS1 - Interrupt Status Register 1
 ***************************************************************************/
/* DS_0 :: IRQSTS1 :: P_MBOX_IS [31:31] */
#define BCHP_DS_0_IRQSTS1_P_MBOX_IS_MASK                           0x80000000
#define BCHP_DS_0_IRQSTS1_P_MBOX_IS_SHIFT                          31

/* DS_0 :: IRQSTS1 :: XFR_ABORT_IS [30:30] */
#define BCHP_DS_0_IRQSTS1_XFR_ABORT_IS_MASK                        0x40000000
#define BCHP_DS_0_IRQSTS1_XFR_ABORT_IS_SHIFT                       30

/* DS_0 :: IRQSTS1 :: XFR_ERR_IS [29:29] */
#define BCHP_DS_0_IRQSTS1_XFR_ERR_IS_MASK                          0x20000000
#define BCHP_DS_0_IRQSTS1_XFR_ERR_IS_SHIFT                         29

/* DS_0 :: IRQSTS1 :: XFR_TO_IS [28:28] */
#define BCHP_DS_0_IRQSTS1_XFR_TO_IS_MASK                           0x10000000
#define BCHP_DS_0_IRQSTS1_XFR_TO_IS_SHIFT                          28

/* DS_0 :: IRQSTS1 :: EUSED_IS [27:27] */
#define BCHP_DS_0_IRQSTS1_EUSED_IS_MASK                            0x08000000
#define BCHP_DS_0_IRQSTS1_EUSED_IS_SHIFT                           27

/* DS_0 :: IRQSTS1 :: OIFUN_IS [26:26] */
#define BCHP_DS_0_IRQSTS1_OIFUN_IS_MASK                            0x04000000
#define BCHP_DS_0_IRQSTS1_OIFUN_IS_SHIFT                           26

/* DS_0 :: IRQSTS1 :: OIFOV_IS [25:25] */
#define BCHP_DS_0_IRQSTS1_OIFOV_IS_MASK                            0x02000000
#define BCHP_DS_0_IRQSTS1_OIFOV_IS_SHIFT                           25

/* DS_0 :: IRQSTS1 :: BMPG_IS [24:24] */
#define BCHP_DS_0_IRQSTS1_BMPG_IS_MASK                             0x01000000
#define BCHP_DS_0_IRQSTS1_BMPG_IS_SHIFT                            24

/* DS_0 :: IRQSTS1 :: ERC_IS [23:23] */
#define BCHP_DS_0_IRQSTS1_ERC_IS_MASK                              0x00800000
#define BCHP_DS_0_IRQSTS1_ERC_IS_SHIFT                             23

/* DS_0 :: IRQSTS1 :: ERN_IS [22:22] */
#define BCHP_DS_0_IRQSTS1_ERN_IS_MASK                              0x00400000
#define BCHP_DS_0_IRQSTS1_ERN_IS_SHIFT                             22

/* DS_0 :: IRQSTS1 :: UOV_IS [21:21] */
#define BCHP_DS_0_IRQSTS1_UOV_IS_MASK                              0x00200000
#define BCHP_DS_0_IRQSTS1_UOV_IS_SHIFT                             21

/* DS_0 :: IRQSTS1 :: COV_IS [20:20] */
#define BCHP_DS_0_IRQSTS1_COV_IS_MASK                              0x00100000
#define BCHP_DS_0_IRQSTS1_COV_IS_SHIFT                             20

/* DS_0 :: IRQSTS1 :: FFOV_IS [19:19] */
#define BCHP_DS_0_IRQSTS1_FFOV_IS_MASK                             0x00080000
#define BCHP_DS_0_IRQSTS1_FFOV_IS_SHIFT                            19

/* DS_0 :: IRQSTS1 :: FFE_IS [18:18] */
#define BCHP_DS_0_IRQSTS1_FFE_IS_MASK                              0x00040000
#define BCHP_DS_0_IRQSTS1_FFE_IS_SHIFT                             18

/* DS_0 :: IRQSTS1 :: AGCB_IS_IR [17:17] */
#define BCHP_DS_0_IRQSTS1_AGCB_IS_IR_MASK                          0x00020000
#define BCHP_DS_0_IRQSTS1_AGCB_IS_IR_SHIFT                         17

/* DS_0 :: IRQSTS1 :: AGCB_IS [16:16] */
#define BCHP_DS_0_IRQSTS1_AGCB_IS_MASK                             0x00010000
#define BCHP_DS_0_IRQSTS1_AGCB_IS_SHIFT                            16

/* DS_0 :: IRQSTS1 :: NTSC_MAX_THLD_IS [15:15] */
#define BCHP_DS_0_IRQSTS1_NTSC_MAX_THLD_IS_MASK                    0x00008000
#define BCHP_DS_0_IRQSTS1_NTSC_MAX_THLD_IS_SHIFT                   15

/* DS_0 :: IRQSTS1 :: NTSC_MIN_THLD_IS [14:14] */
#define BCHP_DS_0_IRQSTS1_NTSC_MIN_THLD_IS_MASK                    0x00004000
#define BCHP_DS_0_IRQSTS1_NTSC_MIN_THLD_IS_SHIFT                   14

/* DS_0 :: IRQSTS1 :: NTSC_IS [13:13] */
#define BCHP_DS_0_IRQSTS1_NTSC_IS_MASK                             0x00002000
#define BCHP_DS_0_IRQSTS1_NTSC_IS_SHIFT                            13

/* DS_0 :: IRQSTS1 :: AGF_IS [12:12] */
#define BCHP_DS_0_IRQSTS1_AGF_IS_MASK                              0x00001000
#define BCHP_DS_0_IRQSTS1_AGF_IS_SHIFT                             12

/* DS_0 :: IRQSTS1 :: EDISCARD_IS [11:11] */
#define BCHP_DS_0_IRQSTS1_EDISCARD_IS_MASK                         0x00000800
#define BCHP_DS_0_IRQSTS1_EDISCARD_IS_SHIFT                        11

/* DS_0 :: IRQSTS1 :: TLAGC_IS [10:10] */
#define BCHP_DS_0_IRQSTS1_TLAGC_IS_MASK                            0x00000400
#define BCHP_DS_0_IRQSTS1_TLAGC_IS_SHIFT                           10

/* DS_0 :: IRQSTS1 :: TL_THRS2_IS [09:09] */
#define BCHP_DS_0_IRQSTS1_TL_THRS2_IS_MASK                         0x00000200
#define BCHP_DS_0_IRQSTS1_TL_THRS2_IS_SHIFT                        9

/* DS_0 :: IRQSTS1 :: TL_THRS1_IS [08:08] */
#define BCHP_DS_0_IRQSTS1_TL_THRS1_IS_MASK                         0x00000100
#define BCHP_DS_0_IRQSTS1_TL_THRS1_IS_SHIFT                        8

/* DS_0 :: IRQSTS1 :: TL_LOCK_LOS_IS [07:07] */
#define BCHP_DS_0_IRQSTS1_TL_LOCK_LOS_IS_MASK                      0x00000080
#define BCHP_DS_0_IRQSTS1_TL_LOCK_LOS_IS_SHIFT                     7

/* DS_0 :: IRQSTS1 :: TL_LOCK_DET_IS [06:06] */
#define BCHP_DS_0_IRQSTS1_TL_LOCK_DET_IS_MASK                      0x00000040
#define BCHP_DS_0_IRQSTS1_TL_LOCK_DET_IS_SHIFT                     6

/* DS_0 :: IRQSTS1 :: CPL_LOCK_LOS_IS [05:05] */
#define BCHP_DS_0_IRQSTS1_CPL_LOCK_LOS_IS_MASK                     0x00000020
#define BCHP_DS_0_IRQSTS1_CPL_LOCK_LOS_IS_SHIFT                    5

/* DS_0 :: IRQSTS1 :: CPL_LOCK_DET_IS [04:04] */
#define BCHP_DS_0_IRQSTS1_CPL_LOCK_DET_IS_MASK                     0x00000010
#define BCHP_DS_0_IRQSTS1_CPL_LOCK_DET_IS_SHIFT                    4

/* DS_0 :: IRQSTS1 :: FEC_LOCK_LOS_IS [03:03] */
#define BCHP_DS_0_IRQSTS1_FEC_LOCK_LOS_IS_MASK                     0x00000008
#define BCHP_DS_0_IRQSTS1_FEC_LOCK_LOS_IS_SHIFT                    3

/* DS_0 :: IRQSTS1 :: FEC_LOCK_DET_IS [02:02] */
#define BCHP_DS_0_IRQSTS1_FEC_LOCK_DET_IS_MASK                     0x00000004
#define BCHP_DS_0_IRQSTS1_FEC_LOCK_DET_IS_SHIFT                    2

/* DS_0 :: IRQSTS1 :: SNR_LOCK_LOS_IS [01:01] */
#define BCHP_DS_0_IRQSTS1_SNR_LOCK_LOS_IS_MASK                     0x00000002
#define BCHP_DS_0_IRQSTS1_SNR_LOCK_LOS_IS_SHIFT                    1

/* DS_0 :: IRQSTS1 :: SNR_LOCK_DET_IS [00:00] */
#define BCHP_DS_0_IRQSTS1_SNR_LOCK_DET_IS_MASK                     0x00000001
#define BCHP_DS_0_IRQSTS1_SNR_LOCK_DET_IS_SHIFT                    0

/***************************************************************************
 *IRQSET1 - Set Interrupt Status Register 1
 ***************************************************************************/
/* DS_0 :: IRQSET1 :: P_MBOX_ISET [31:31] */
#define BCHP_DS_0_IRQSET1_P_MBOX_ISET_MASK                         0x80000000
#define BCHP_DS_0_IRQSET1_P_MBOX_ISET_SHIFT                        31

/* DS_0 :: IRQSET1 :: XFR_ABORT_ISET [30:30] */
#define BCHP_DS_0_IRQSET1_XFR_ABORT_ISET_MASK                      0x40000000
#define BCHP_DS_0_IRQSET1_XFR_ABORT_ISET_SHIFT                     30

/* DS_0 :: IRQSET1 :: XFR_ERR_ISET [29:29] */
#define BCHP_DS_0_IRQSET1_XFR_ERR_ISET_MASK                        0x20000000
#define BCHP_DS_0_IRQSET1_XFR_ERR_ISET_SHIFT                       29

/* DS_0 :: IRQSET1 :: XFR_TO_ISET [28:28] */
#define BCHP_DS_0_IRQSET1_XFR_TO_ISET_MASK                         0x10000000
#define BCHP_DS_0_IRQSET1_XFR_TO_ISET_SHIFT                        28

/* DS_0 :: IRQSET1 :: EUSED_ISET [27:27] */
#define BCHP_DS_0_IRQSET1_EUSED_ISET_MASK                          0x08000000
#define BCHP_DS_0_IRQSET1_EUSED_ISET_SHIFT                         27

/* DS_0 :: IRQSET1 :: OIFUN_ISET [26:26] */
#define BCHP_DS_0_IRQSET1_OIFUN_ISET_MASK                          0x04000000
#define BCHP_DS_0_IRQSET1_OIFUN_ISET_SHIFT                         26

/* DS_0 :: IRQSET1 :: OIFOV_ISET [25:25] */
#define BCHP_DS_0_IRQSET1_OIFOV_ISET_MASK                          0x02000000
#define BCHP_DS_0_IRQSET1_OIFOV_ISET_SHIFT                         25

/* DS_0 :: IRQSET1 :: BMPG_ISET [24:24] */
#define BCHP_DS_0_IRQSET1_BMPG_ISET_MASK                           0x01000000
#define BCHP_DS_0_IRQSET1_BMPG_ISET_SHIFT                          24

/* DS_0 :: IRQSET1 :: ERC_ISET [23:23] */
#define BCHP_DS_0_IRQSET1_ERC_ISET_MASK                            0x00800000
#define BCHP_DS_0_IRQSET1_ERC_ISET_SHIFT                           23

/* DS_0 :: IRQSET1 :: ERN_ISET [22:22] */
#define BCHP_DS_0_IRQSET1_ERN_ISET_MASK                            0x00400000
#define BCHP_DS_0_IRQSET1_ERN_ISET_SHIFT                           22

/* DS_0 :: IRQSET1 :: UOV_ISET [21:21] */
#define BCHP_DS_0_IRQSET1_UOV_ISET_MASK                            0x00200000
#define BCHP_DS_0_IRQSET1_UOV_ISET_SHIFT                           21

/* DS_0 :: IRQSET1 :: COV_ISET [20:20] */
#define BCHP_DS_0_IRQSET1_COV_ISET_MASK                            0x00100000
#define BCHP_DS_0_IRQSET1_COV_ISET_SHIFT                           20

/* DS_0 :: IRQSET1 :: FFOV_ISET [19:19] */
#define BCHP_DS_0_IRQSET1_FFOV_ISET_MASK                           0x00080000
#define BCHP_DS_0_IRQSET1_FFOV_ISET_SHIFT                          19

/* DS_0 :: IRQSET1 :: FFE_ISET [18:18] */
#define BCHP_DS_0_IRQSET1_FFE_ISET_MASK                            0x00040000
#define BCHP_DS_0_IRQSET1_FFE_ISET_SHIFT                           18

/* DS_0 :: IRQSET1 :: AGCB_ISET_IR [17:17] */
#define BCHP_DS_0_IRQSET1_AGCB_ISET_IR_MASK                        0x00020000
#define BCHP_DS_0_IRQSET1_AGCB_ISET_IR_SHIFT                       17

/* DS_0 :: IRQSET1 :: AGCB_ISET [16:16] */
#define BCHP_DS_0_IRQSET1_AGCB_ISET_MASK                           0x00010000
#define BCHP_DS_0_IRQSET1_AGCB_ISET_SHIFT                          16

/* DS_0 :: IRQSET1 :: NTSC_MAX_THLD_ISET [15:15] */
#define BCHP_DS_0_IRQSET1_NTSC_MAX_THLD_ISET_MASK                  0x00008000
#define BCHP_DS_0_IRQSET1_NTSC_MAX_THLD_ISET_SHIFT                 15

/* DS_0 :: IRQSET1 :: NTSC_MIN_THLD_ISET [14:14] */
#define BCHP_DS_0_IRQSET1_NTSC_MIN_THLD_ISET_MASK                  0x00004000
#define BCHP_DS_0_IRQSET1_NTSC_MIN_THLD_ISET_SHIFT                 14

/* DS_0 :: IRQSET1 :: NTSC_ISET [13:13] */
#define BCHP_DS_0_IRQSET1_NTSC_ISET_MASK                           0x00002000
#define BCHP_DS_0_IRQSET1_NTSC_ISET_SHIFT                          13

/* DS_0 :: IRQSET1 :: AGF_ISET [12:12] */
#define BCHP_DS_0_IRQSET1_AGF_ISET_MASK                            0x00001000
#define BCHP_DS_0_IRQSET1_AGF_ISET_SHIFT                           12

/* DS_0 :: IRQSET1 :: EDISCARD_ISET [11:11] */
#define BCHP_DS_0_IRQSET1_EDISCARD_ISET_MASK                       0x00000800
#define BCHP_DS_0_IRQSET1_EDISCARD_ISET_SHIFT                      11

/* DS_0 :: IRQSET1 :: TLAGC_ISET [10:10] */
#define BCHP_DS_0_IRQSET1_TLAGC_ISET_MASK                          0x00000400
#define BCHP_DS_0_IRQSET1_TLAGC_ISET_SHIFT                         10

/* DS_0 :: IRQSET1 :: TL_THRS2_ISET [09:09] */
#define BCHP_DS_0_IRQSET1_TL_THRS2_ISET_MASK                       0x00000200
#define BCHP_DS_0_IRQSET1_TL_THRS2_ISET_SHIFT                      9

/* DS_0 :: IRQSET1 :: TL_THRS1_ISET [08:08] */
#define BCHP_DS_0_IRQSET1_TL_THRS1_ISET_MASK                       0x00000100
#define BCHP_DS_0_IRQSET1_TL_THRS1_ISET_SHIFT                      8

/* DS_0 :: IRQSET1 :: TL_LOCK_LOS_ISET [07:07] */
#define BCHP_DS_0_IRQSET1_TL_LOCK_LOS_ISET_MASK                    0x00000080
#define BCHP_DS_0_IRQSET1_TL_LOCK_LOS_ISET_SHIFT                   7

/* DS_0 :: IRQSET1 :: TL_LOCK_DET_ISET [06:06] */
#define BCHP_DS_0_IRQSET1_TL_LOCK_DET_ISET_MASK                    0x00000040
#define BCHP_DS_0_IRQSET1_TL_LOCK_DET_ISET_SHIFT                   6

/* DS_0 :: IRQSET1 :: CPL_LOCK_LOS_ISET [05:05] */
#define BCHP_DS_0_IRQSET1_CPL_LOCK_LOS_ISET_MASK                   0x00000020
#define BCHP_DS_0_IRQSET1_CPL_LOCK_LOS_ISET_SHIFT                  5

/* DS_0 :: IRQSET1 :: CPL_LOCK_DET_ISET [04:04] */
#define BCHP_DS_0_IRQSET1_CPL_LOCK_DET_ISET_MASK                   0x00000010
#define BCHP_DS_0_IRQSET1_CPL_LOCK_DET_ISET_SHIFT                  4

/* DS_0 :: IRQSET1 :: FEC_LOCK_LOS_ISET [03:03] */
#define BCHP_DS_0_IRQSET1_FEC_LOCK_LOS_ISET_MASK                   0x00000008
#define BCHP_DS_0_IRQSET1_FEC_LOCK_LOS_ISET_SHIFT                  3

/* DS_0 :: IRQSET1 :: FEC_LOCK_DET_ISET [02:02] */
#define BCHP_DS_0_IRQSET1_FEC_LOCK_DET_ISET_MASK                   0x00000004
#define BCHP_DS_0_IRQSET1_FEC_LOCK_DET_ISET_SHIFT                  2

/* DS_0 :: IRQSET1 :: SNR_LOCK_LOS_ISET [01:01] */
#define BCHP_DS_0_IRQSET1_SNR_LOCK_LOS_ISET_MASK                   0x00000002
#define BCHP_DS_0_IRQSET1_SNR_LOCK_LOS_ISET_SHIFT                  1

/* DS_0 :: IRQSET1 :: SNR_LOCK_DET_ISET [00:00] */
#define BCHP_DS_0_IRQSET1_SNR_LOCK_DET_ISET_MASK                   0x00000001
#define BCHP_DS_0_IRQSET1_SNR_LOCK_DET_ISET_SHIFT                  0

/***************************************************************************
 *IRQCLR1 - Clear Interrupt Status Register 1
 ***************************************************************************/
/* DS_0 :: IRQCLR1 :: P_MBOX_ICLR [31:31] */
#define BCHP_DS_0_IRQCLR1_P_MBOX_ICLR_MASK                         0x80000000
#define BCHP_DS_0_IRQCLR1_P_MBOX_ICLR_SHIFT                        31

/* DS_0 :: IRQCLR1 :: XFR_ABORT_ICLR [30:30] */
#define BCHP_DS_0_IRQCLR1_XFR_ABORT_ICLR_MASK                      0x40000000
#define BCHP_DS_0_IRQCLR1_XFR_ABORT_ICLR_SHIFT                     30

/* DS_0 :: IRQCLR1 :: XFR_ERR_ICLR [29:29] */
#define BCHP_DS_0_IRQCLR1_XFR_ERR_ICLR_MASK                        0x20000000
#define BCHP_DS_0_IRQCLR1_XFR_ERR_ICLR_SHIFT                       29

/* DS_0 :: IRQCLR1 :: XFR_TO_ICLR [28:28] */
#define BCHP_DS_0_IRQCLR1_XFR_TO_ICLR_MASK                         0x10000000
#define BCHP_DS_0_IRQCLR1_XFR_TO_ICLR_SHIFT                        28

/* DS_0 :: IRQCLR1 :: EUSED_ICLR [27:27] */
#define BCHP_DS_0_IRQCLR1_EUSED_ICLR_MASK                          0x08000000
#define BCHP_DS_0_IRQCLR1_EUSED_ICLR_SHIFT                         27

/* DS_0 :: IRQCLR1 :: OIFUN_ICLR [26:26] */
#define BCHP_DS_0_IRQCLR1_OIFUN_ICLR_MASK                          0x04000000
#define BCHP_DS_0_IRQCLR1_OIFUN_ICLR_SHIFT                         26

/* DS_0 :: IRQCLR1 :: OIFOV_ICLR [25:25] */
#define BCHP_DS_0_IRQCLR1_OIFOV_ICLR_MASK                          0x02000000
#define BCHP_DS_0_IRQCLR1_OIFOV_ICLR_SHIFT                         25

/* DS_0 :: IRQCLR1 :: BMPG_ICLR [24:24] */
#define BCHP_DS_0_IRQCLR1_BMPG_ICLR_MASK                           0x01000000
#define BCHP_DS_0_IRQCLR1_BMPG_ICLR_SHIFT                          24

/* DS_0 :: IRQCLR1 :: ERC_ICLR [23:23] */
#define BCHP_DS_0_IRQCLR1_ERC_ICLR_MASK                            0x00800000
#define BCHP_DS_0_IRQCLR1_ERC_ICLR_SHIFT                           23

/* DS_0 :: IRQCLR1 :: ERN_ICLR [22:22] */
#define BCHP_DS_0_IRQCLR1_ERN_ICLR_MASK                            0x00400000
#define BCHP_DS_0_IRQCLR1_ERN_ICLR_SHIFT                           22

/* DS_0 :: IRQCLR1 :: UOV_ICLR [21:21] */
#define BCHP_DS_0_IRQCLR1_UOV_ICLR_MASK                            0x00200000
#define BCHP_DS_0_IRQCLR1_UOV_ICLR_SHIFT                           21

/* DS_0 :: IRQCLR1 :: COV_ICLR [20:20] */
#define BCHP_DS_0_IRQCLR1_COV_ICLR_MASK                            0x00100000
#define BCHP_DS_0_IRQCLR1_COV_ICLR_SHIFT                           20

/* DS_0 :: IRQCLR1 :: FFOV_ICLR [19:19] */
#define BCHP_DS_0_IRQCLR1_FFOV_ICLR_MASK                           0x00080000
#define BCHP_DS_0_IRQCLR1_FFOV_ICLR_SHIFT                          19

/* DS_0 :: IRQCLR1 :: FFE_ICLR [18:18] */
#define BCHP_DS_0_IRQCLR1_FFE_ICLR_MASK                            0x00040000
#define BCHP_DS_0_IRQCLR1_FFE_ICLR_SHIFT                           18

/* DS_0 :: IRQCLR1 :: AGCB_ICLR_IR [17:17] */
#define BCHP_DS_0_IRQCLR1_AGCB_ICLR_IR_MASK                        0x00020000
#define BCHP_DS_0_IRQCLR1_AGCB_ICLR_IR_SHIFT                       17

/* DS_0 :: IRQCLR1 :: AGCB_ICLR [16:16] */
#define BCHP_DS_0_IRQCLR1_AGCB_ICLR_MASK                           0x00010000
#define BCHP_DS_0_IRQCLR1_AGCB_ICLR_SHIFT                          16

/* DS_0 :: IRQCLR1 :: NTSC_MAX_THLD_ICLR [15:15] */
#define BCHP_DS_0_IRQCLR1_NTSC_MAX_THLD_ICLR_MASK                  0x00008000
#define BCHP_DS_0_IRQCLR1_NTSC_MAX_THLD_ICLR_SHIFT                 15

/* DS_0 :: IRQCLR1 :: NTSC_MIN_THLD_ICLR [14:14] */
#define BCHP_DS_0_IRQCLR1_NTSC_MIN_THLD_ICLR_MASK                  0x00004000
#define BCHP_DS_0_IRQCLR1_NTSC_MIN_THLD_ICLR_SHIFT                 14

/* DS_0 :: IRQCLR1 :: NTSC_ICLR [13:13] */
#define BCHP_DS_0_IRQCLR1_NTSC_ICLR_MASK                           0x00002000
#define BCHP_DS_0_IRQCLR1_NTSC_ICLR_SHIFT                          13

/* DS_0 :: IRQCLR1 :: AGF_ICLR [12:12] */
#define BCHP_DS_0_IRQCLR1_AGF_ICLR_MASK                            0x00001000
#define BCHP_DS_0_IRQCLR1_AGF_ICLR_SHIFT                           12

/* DS_0 :: IRQCLR1 :: EDISCARD_ICLR [11:11] */
#define BCHP_DS_0_IRQCLR1_EDISCARD_ICLR_MASK                       0x00000800
#define BCHP_DS_0_IRQCLR1_EDISCARD_ICLR_SHIFT                      11

/* DS_0 :: IRQCLR1 :: TLAGC_ICLR [10:10] */
#define BCHP_DS_0_IRQCLR1_TLAGC_ICLR_MASK                          0x00000400
#define BCHP_DS_0_IRQCLR1_TLAGC_ICLR_SHIFT                         10

/* DS_0 :: IRQCLR1 :: TL_THRS2_ICLR [09:09] */
#define BCHP_DS_0_IRQCLR1_TL_THRS2_ICLR_MASK                       0x00000200
#define BCHP_DS_0_IRQCLR1_TL_THRS2_ICLR_SHIFT                      9

/* DS_0 :: IRQCLR1 :: TL_THRS1_ICLR [08:08] */
#define BCHP_DS_0_IRQCLR1_TL_THRS1_ICLR_MASK                       0x00000100
#define BCHP_DS_0_IRQCLR1_TL_THRS1_ICLR_SHIFT                      8

/* DS_0 :: IRQCLR1 :: TL_LOCK_LOS_ICLR [07:07] */
#define BCHP_DS_0_IRQCLR1_TL_LOCK_LOS_ICLR_MASK                    0x00000080
#define BCHP_DS_0_IRQCLR1_TL_LOCK_LOS_ICLR_SHIFT                   7

/* DS_0 :: IRQCLR1 :: TL_LOCK_DET_ICLR [06:06] */
#define BCHP_DS_0_IRQCLR1_TL_LOCK_DET_ICLR_MASK                    0x00000040
#define BCHP_DS_0_IRQCLR1_TL_LOCK_DET_ICLR_SHIFT                   6

/* DS_0 :: IRQCLR1 :: CPL_LOCK_LOS_ICLR [05:05] */
#define BCHP_DS_0_IRQCLR1_CPL_LOCK_LOS_ICLR_MASK                   0x00000020
#define BCHP_DS_0_IRQCLR1_CPL_LOCK_LOS_ICLR_SHIFT                  5

/* DS_0 :: IRQCLR1 :: CPL_LOCK_DET_ICLR [04:04] */
#define BCHP_DS_0_IRQCLR1_CPL_LOCK_DET_ICLR_MASK                   0x00000010
#define BCHP_DS_0_IRQCLR1_CPL_LOCK_DET_ICLR_SHIFT                  4

/* DS_0 :: IRQCLR1 :: FEC_LOCK_LOS_ICLR [03:03] */
#define BCHP_DS_0_IRQCLR1_FEC_LOCK_LOS_ICLR_MASK                   0x00000008
#define BCHP_DS_0_IRQCLR1_FEC_LOCK_LOS_ICLR_SHIFT                  3

/* DS_0 :: IRQCLR1 :: FEC_LOCK_DET_ICLR [02:02] */
#define BCHP_DS_0_IRQCLR1_FEC_LOCK_DET_ICLR_MASK                   0x00000004
#define BCHP_DS_0_IRQCLR1_FEC_LOCK_DET_ICLR_SHIFT                  2

/* DS_0 :: IRQCLR1 :: SNR_LOCK_LOS_ICLR [01:01] */
#define BCHP_DS_0_IRQCLR1_SNR_LOCK_LOS_ICLR_MASK                   0x00000002
#define BCHP_DS_0_IRQCLR1_SNR_LOCK_LOS_ICLR_SHIFT                  1

/* DS_0 :: IRQCLR1 :: SNR_LOCK_DET_ICLR [00:00] */
#define BCHP_DS_0_IRQCLR1_SNR_LOCK_DET_ICLR_MASK                   0x00000001
#define BCHP_DS_0_IRQCLR1_SNR_LOCK_DET_ICLR_SHIFT                  0

/***************************************************************************
 *IRQMSK1 - Interrupt Mask Register 1
 ***************************************************************************/
/* DS_0 :: IRQMSK1 :: P_MBOX_IMSK [31:31] */
#define BCHP_DS_0_IRQMSK1_P_MBOX_IMSK_MASK                         0x80000000
#define BCHP_DS_0_IRQMSK1_P_MBOX_IMSK_SHIFT                        31

/* DS_0 :: IRQMSK1 :: XFR_ABORT_IMSK [30:30] */
#define BCHP_DS_0_IRQMSK1_XFR_ABORT_IMSK_MASK                      0x40000000
#define BCHP_DS_0_IRQMSK1_XFR_ABORT_IMSK_SHIFT                     30

/* DS_0 :: IRQMSK1 :: XFR_ERR_IMSK [29:29] */
#define BCHP_DS_0_IRQMSK1_XFR_ERR_IMSK_MASK                        0x20000000
#define BCHP_DS_0_IRQMSK1_XFR_ERR_IMSK_SHIFT                       29

/* DS_0 :: IRQMSK1 :: XFR_TO_IMSK [28:28] */
#define BCHP_DS_0_IRQMSK1_XFR_TO_IMSK_MASK                         0x10000000
#define BCHP_DS_0_IRQMSK1_XFR_TO_IMSK_SHIFT                        28

/* DS_0 :: IRQMSK1 :: EUSED_IMSK [27:27] */
#define BCHP_DS_0_IRQMSK1_EUSED_IMSK_MASK                          0x08000000
#define BCHP_DS_0_IRQMSK1_EUSED_IMSK_SHIFT                         27

/* DS_0 :: IRQMSK1 :: OIFUN_IMSK [26:26] */
#define BCHP_DS_0_IRQMSK1_OIFUN_IMSK_MASK                          0x04000000
#define BCHP_DS_0_IRQMSK1_OIFUN_IMSK_SHIFT                         26

/* DS_0 :: IRQMSK1 :: OIFOV_IMSK [25:25] */
#define BCHP_DS_0_IRQMSK1_OIFOV_IMSK_MASK                          0x02000000
#define BCHP_DS_0_IRQMSK1_OIFOV_IMSK_SHIFT                         25

/* DS_0 :: IRQMSK1 :: BMPG_IMSK [24:24] */
#define BCHP_DS_0_IRQMSK1_BMPG_IMSK_MASK                           0x01000000
#define BCHP_DS_0_IRQMSK1_BMPG_IMSK_SHIFT                          24

/* DS_0 :: IRQMSK1 :: ERC_IMSK [23:23] */
#define BCHP_DS_0_IRQMSK1_ERC_IMSK_MASK                            0x00800000
#define BCHP_DS_0_IRQMSK1_ERC_IMSK_SHIFT                           23

/* DS_0 :: IRQMSK1 :: ERN_IMSK [22:22] */
#define BCHP_DS_0_IRQMSK1_ERN_IMSK_MASK                            0x00400000
#define BCHP_DS_0_IRQMSK1_ERN_IMSK_SHIFT                           22

/* DS_0 :: IRQMSK1 :: UOV_IMSK [21:21] */
#define BCHP_DS_0_IRQMSK1_UOV_IMSK_MASK                            0x00200000
#define BCHP_DS_0_IRQMSK1_UOV_IMSK_SHIFT                           21

/* DS_0 :: IRQMSK1 :: COV_IMSK [20:20] */
#define BCHP_DS_0_IRQMSK1_COV_IMSK_MASK                            0x00100000
#define BCHP_DS_0_IRQMSK1_COV_IMSK_SHIFT                           20

/* DS_0 :: IRQMSK1 :: FFOV_IMSK [19:19] */
#define BCHP_DS_0_IRQMSK1_FFOV_IMSK_MASK                           0x00080000
#define BCHP_DS_0_IRQMSK1_FFOV_IMSK_SHIFT                          19

/* DS_0 :: IRQMSK1 :: FFE_IMSK [18:18] */
#define BCHP_DS_0_IRQMSK1_FFE_IMSK_MASK                            0x00040000
#define BCHP_DS_0_IRQMSK1_FFE_IMSK_SHIFT                           18

/* DS_0 :: IRQMSK1 :: AGCB_IMSK_IR [17:17] */
#define BCHP_DS_0_IRQMSK1_AGCB_IMSK_IR_MASK                        0x00020000
#define BCHP_DS_0_IRQMSK1_AGCB_IMSK_IR_SHIFT                       17

/* DS_0 :: IRQMSK1 :: AGCB_IMSK [16:16] */
#define BCHP_DS_0_IRQMSK1_AGCB_IMSK_MASK                           0x00010000
#define BCHP_DS_0_IRQMSK1_AGCB_IMSK_SHIFT                          16

/* DS_0 :: IRQMSK1 :: NTSC_MAX_THLD_IMSK [15:15] */
#define BCHP_DS_0_IRQMSK1_NTSC_MAX_THLD_IMSK_MASK                  0x00008000
#define BCHP_DS_0_IRQMSK1_NTSC_MAX_THLD_IMSK_SHIFT                 15

/* DS_0 :: IRQMSK1 :: NTSC_MIN_THLD_IMSK [14:14] */
#define BCHP_DS_0_IRQMSK1_NTSC_MIN_THLD_IMSK_MASK                  0x00004000
#define BCHP_DS_0_IRQMSK1_NTSC_MIN_THLD_IMSK_SHIFT                 14

/* DS_0 :: IRQMSK1 :: NTSC_IMSK [13:13] */
#define BCHP_DS_0_IRQMSK1_NTSC_IMSK_MASK                           0x00002000
#define BCHP_DS_0_IRQMSK1_NTSC_IMSK_SHIFT                          13

/* DS_0 :: IRQMSK1 :: AGF_IMSK [12:12] */
#define BCHP_DS_0_IRQMSK1_AGF_IMSK_MASK                            0x00001000
#define BCHP_DS_0_IRQMSK1_AGF_IMSK_SHIFT                           12

/* DS_0 :: IRQMSK1 :: EDISCARD_IMSK [11:11] */
#define BCHP_DS_0_IRQMSK1_EDISCARD_IMSK_MASK                       0x00000800
#define BCHP_DS_0_IRQMSK1_EDISCARD_IMSK_SHIFT                      11

/* DS_0 :: IRQMSK1 :: TLAGC_IMSK [10:10] */
#define BCHP_DS_0_IRQMSK1_TLAGC_IMSK_MASK                          0x00000400
#define BCHP_DS_0_IRQMSK1_TLAGC_IMSK_SHIFT                         10

/* DS_0 :: IRQMSK1 :: TL_THRS2_IMSK [09:09] */
#define BCHP_DS_0_IRQMSK1_TL_THRS2_IMSK_MASK                       0x00000200
#define BCHP_DS_0_IRQMSK1_TL_THRS2_IMSK_SHIFT                      9

/* DS_0 :: IRQMSK1 :: TL_THRS1_IMSK [08:08] */
#define BCHP_DS_0_IRQMSK1_TL_THRS1_IMSK_MASK                       0x00000100
#define BCHP_DS_0_IRQMSK1_TL_THRS1_IMSK_SHIFT                      8

/* DS_0 :: IRQMSK1 :: TL_LOCK_LOS_IMSK [07:07] */
#define BCHP_DS_0_IRQMSK1_TL_LOCK_LOS_IMSK_MASK                    0x00000080
#define BCHP_DS_0_IRQMSK1_TL_LOCK_LOS_IMSK_SHIFT                   7

/* DS_0 :: IRQMSK1 :: TL_LOCK_DET_IMSK [06:06] */
#define BCHP_DS_0_IRQMSK1_TL_LOCK_DET_IMSK_MASK                    0x00000040
#define BCHP_DS_0_IRQMSK1_TL_LOCK_DET_IMSK_SHIFT                   6

/* DS_0 :: IRQMSK1 :: CPL_LOCK_LOS_IMSK [05:05] */
#define BCHP_DS_0_IRQMSK1_CPL_LOCK_LOS_IMSK_MASK                   0x00000020
#define BCHP_DS_0_IRQMSK1_CPL_LOCK_LOS_IMSK_SHIFT                  5

/* DS_0 :: IRQMSK1 :: CPL_LOCK_DET_IMSK [04:04] */
#define BCHP_DS_0_IRQMSK1_CPL_LOCK_DET_IMSK_MASK                   0x00000010
#define BCHP_DS_0_IRQMSK1_CPL_LOCK_DET_IMSK_SHIFT                  4

/* DS_0 :: IRQMSK1 :: FEC_LOCK_LOS_IMSK [03:03] */
#define BCHP_DS_0_IRQMSK1_FEC_LOCK_LOS_IMSK_MASK                   0x00000008
#define BCHP_DS_0_IRQMSK1_FEC_LOCK_LOS_IMSK_SHIFT                  3

/* DS_0 :: IRQMSK1 :: FEC_LOCK_DET_IMSK [02:02] */
#define BCHP_DS_0_IRQMSK1_FEC_LOCK_DET_IMSK_MASK                   0x00000004
#define BCHP_DS_0_IRQMSK1_FEC_LOCK_DET_IMSK_SHIFT                  2

/* DS_0 :: IRQMSK1 :: SNR_LOCK_LOS_IMSK [01:01] */
#define BCHP_DS_0_IRQMSK1_SNR_LOCK_LOS_IMSK_MASK                   0x00000002
#define BCHP_DS_0_IRQMSK1_SNR_LOCK_LOS_IMSK_SHIFT                  1

/* DS_0 :: IRQMSK1 :: SNR_LOCK_DET_IMSK [00:00] */
#define BCHP_DS_0_IRQMSK1_SNR_LOCK_DET_IMSK_MASK                   0x00000001
#define BCHP_DS_0_IRQMSK1_SNR_LOCK_DET_IMSK_SHIFT                  0

/***************************************************************************
 *IRQMSET1 - Set Interrupt Mask Register 1
 ***************************************************************************/
/* DS_0 :: IRQMSET1 :: P_MBOX_IMSET [31:31] */
#define BCHP_DS_0_IRQMSET1_P_MBOX_IMSET_MASK                       0x80000000
#define BCHP_DS_0_IRQMSET1_P_MBOX_IMSET_SHIFT                      31

/* DS_0 :: IRQMSET1 :: XFR_ABORT_IMSET [30:30] */
#define BCHP_DS_0_IRQMSET1_XFR_ABORT_IMSET_MASK                    0x40000000
#define BCHP_DS_0_IRQMSET1_XFR_ABORT_IMSET_SHIFT                   30

/* DS_0 :: IRQMSET1 :: XFR_ERR_IMSET [29:29] */
#define BCHP_DS_0_IRQMSET1_XFR_ERR_IMSET_MASK                      0x20000000
#define BCHP_DS_0_IRQMSET1_XFR_ERR_IMSET_SHIFT                     29

/* DS_0 :: IRQMSET1 :: XFR_TO_IMSET [28:28] */
#define BCHP_DS_0_IRQMSET1_XFR_TO_IMSET_MASK                       0x10000000
#define BCHP_DS_0_IRQMSET1_XFR_TO_IMSET_SHIFT                      28

/* DS_0 :: IRQMSET1 :: EUSED_IMSET [27:27] */
#define BCHP_DS_0_IRQMSET1_EUSED_IMSET_MASK                        0x08000000
#define BCHP_DS_0_IRQMSET1_EUSED_IMSET_SHIFT                       27

/* DS_0 :: IRQMSET1 :: OIFUN_IMSET [26:26] */
#define BCHP_DS_0_IRQMSET1_OIFUN_IMSET_MASK                        0x04000000
#define BCHP_DS_0_IRQMSET1_OIFUN_IMSET_SHIFT                       26

/* DS_0 :: IRQMSET1 :: OIFOV_IMSET [25:25] */
#define BCHP_DS_0_IRQMSET1_OIFOV_IMSET_MASK                        0x02000000
#define BCHP_DS_0_IRQMSET1_OIFOV_IMSET_SHIFT                       25

/* DS_0 :: IRQMSET1 :: BMPG_IMSET [24:24] */
#define BCHP_DS_0_IRQMSET1_BMPG_IMSET_MASK                         0x01000000
#define BCHP_DS_0_IRQMSET1_BMPG_IMSET_SHIFT                        24

/* DS_0 :: IRQMSET1 :: ERC_IMSET [23:23] */
#define BCHP_DS_0_IRQMSET1_ERC_IMSET_MASK                          0x00800000
#define BCHP_DS_0_IRQMSET1_ERC_IMSET_SHIFT                         23

/* DS_0 :: IRQMSET1 :: ERN_IMSET [22:22] */
#define BCHP_DS_0_IRQMSET1_ERN_IMSET_MASK                          0x00400000
#define BCHP_DS_0_IRQMSET1_ERN_IMSET_SHIFT                         22

/* DS_0 :: IRQMSET1 :: UOV_IMSET [21:21] */
#define BCHP_DS_0_IRQMSET1_UOV_IMSET_MASK                          0x00200000
#define BCHP_DS_0_IRQMSET1_UOV_IMSET_SHIFT                         21

/* DS_0 :: IRQMSET1 :: COV_IMSET [20:20] */
#define BCHP_DS_0_IRQMSET1_COV_IMSET_MASK                          0x00100000
#define BCHP_DS_0_IRQMSET1_COV_IMSET_SHIFT                         20

/* DS_0 :: IRQMSET1 :: FFOV_IMSET [19:19] */
#define BCHP_DS_0_IRQMSET1_FFOV_IMSET_MASK                         0x00080000
#define BCHP_DS_0_IRQMSET1_FFOV_IMSET_SHIFT                        19

/* DS_0 :: IRQMSET1 :: FFE_IMSET [18:18] */
#define BCHP_DS_0_IRQMSET1_FFE_IMSET_MASK                          0x00040000
#define BCHP_DS_0_IRQMSET1_FFE_IMSET_SHIFT                         18

/* DS_0 :: IRQMSET1 :: AGCB_IMSET_IR [17:17] */
#define BCHP_DS_0_IRQMSET1_AGCB_IMSET_IR_MASK                      0x00020000
#define BCHP_DS_0_IRQMSET1_AGCB_IMSET_IR_SHIFT                     17

/* DS_0 :: IRQMSET1 :: AGCB_IMSET [16:16] */
#define BCHP_DS_0_IRQMSET1_AGCB_IMSET_MASK                         0x00010000
#define BCHP_DS_0_IRQMSET1_AGCB_IMSET_SHIFT                        16

/* DS_0 :: IRQMSET1 :: NTSC_MAX_THLD_IMSET [15:15] */
#define BCHP_DS_0_IRQMSET1_NTSC_MAX_THLD_IMSET_MASK                0x00008000
#define BCHP_DS_0_IRQMSET1_NTSC_MAX_THLD_IMSET_SHIFT               15

/* DS_0 :: IRQMSET1 :: NTSC_MIN_THLD_IMSET [14:14] */
#define BCHP_DS_0_IRQMSET1_NTSC_MIN_THLD_IMSET_MASK                0x00004000
#define BCHP_DS_0_IRQMSET1_NTSC_MIN_THLD_IMSET_SHIFT               14

/* DS_0 :: IRQMSET1 :: NTSC_IMSET [13:13] */
#define BCHP_DS_0_IRQMSET1_NTSC_IMSET_MASK                         0x00002000
#define BCHP_DS_0_IRQMSET1_NTSC_IMSET_SHIFT                        13

/* DS_0 :: IRQMSET1 :: AGF_IMSET [12:12] */
#define BCHP_DS_0_IRQMSET1_AGF_IMSET_MASK                          0x00001000
#define BCHP_DS_0_IRQMSET1_AGF_IMSET_SHIFT                         12

/* DS_0 :: IRQMSET1 :: EDISCARD_IMSET [11:11] */
#define BCHP_DS_0_IRQMSET1_EDISCARD_IMSET_MASK                     0x00000800
#define BCHP_DS_0_IRQMSET1_EDISCARD_IMSET_SHIFT                    11

/* DS_0 :: IRQMSET1 :: TLAGC_IMSET [10:10] */
#define BCHP_DS_0_IRQMSET1_TLAGC_IMSET_MASK                        0x00000400
#define BCHP_DS_0_IRQMSET1_TLAGC_IMSET_SHIFT                       10

/* DS_0 :: IRQMSET1 :: TL_THRS2_IMSET [09:09] */
#define BCHP_DS_0_IRQMSET1_TL_THRS2_IMSET_MASK                     0x00000200
#define BCHP_DS_0_IRQMSET1_TL_THRS2_IMSET_SHIFT                    9

/* DS_0 :: IRQMSET1 :: TL_THRS1_IMSET [08:08] */
#define BCHP_DS_0_IRQMSET1_TL_THRS1_IMSET_MASK                     0x00000100
#define BCHP_DS_0_IRQMSET1_TL_THRS1_IMSET_SHIFT                    8

/* DS_0 :: IRQMSET1 :: TL_LOCK_LOS_IMSET [07:07] */
#define BCHP_DS_0_IRQMSET1_TL_LOCK_LOS_IMSET_MASK                  0x00000080
#define BCHP_DS_0_IRQMSET1_TL_LOCK_LOS_IMSET_SHIFT                 7

/* DS_0 :: IRQMSET1 :: TL_LOCK_DET_IMSET [06:06] */
#define BCHP_DS_0_IRQMSET1_TL_LOCK_DET_IMSET_MASK                  0x00000040
#define BCHP_DS_0_IRQMSET1_TL_LOCK_DET_IMSET_SHIFT                 6

/* DS_0 :: IRQMSET1 :: CPL_LOCK_LOS_IMSET [05:05] */
#define BCHP_DS_0_IRQMSET1_CPL_LOCK_LOS_IMSET_MASK                 0x00000020
#define BCHP_DS_0_IRQMSET1_CPL_LOCK_LOS_IMSET_SHIFT                5

/* DS_0 :: IRQMSET1 :: CPL_LOCK_DET_IMSET [04:04] */
#define BCHP_DS_0_IRQMSET1_CPL_LOCK_DET_IMSET_MASK                 0x00000010
#define BCHP_DS_0_IRQMSET1_CPL_LOCK_DET_IMSET_SHIFT                4

/* DS_0 :: IRQMSET1 :: FEC_LOCK_LOS_IMSET [03:03] */
#define BCHP_DS_0_IRQMSET1_FEC_LOCK_LOS_IMSET_MASK                 0x00000008
#define BCHP_DS_0_IRQMSET1_FEC_LOCK_LOS_IMSET_SHIFT                3

/* DS_0 :: IRQMSET1 :: FEC_LOCK_DET_IMSET [02:02] */
#define BCHP_DS_0_IRQMSET1_FEC_LOCK_DET_IMSET_MASK                 0x00000004
#define BCHP_DS_0_IRQMSET1_FEC_LOCK_DET_IMSET_SHIFT                2

/* DS_0 :: IRQMSET1 :: SNR_LOCK_LOS_IMSET [01:01] */
#define BCHP_DS_0_IRQMSET1_SNR_LOCK_LOS_IMSET_MASK                 0x00000002
#define BCHP_DS_0_IRQMSET1_SNR_LOCK_LOS_IMSET_SHIFT                1

/* DS_0 :: IRQMSET1 :: SNR_LOCK_DET_IMSET [00:00] */
#define BCHP_DS_0_IRQMSET1_SNR_LOCK_DET_IMSET_MASK                 0x00000001
#define BCHP_DS_0_IRQMSET1_SNR_LOCK_DET_IMSET_SHIFT                0

/***************************************************************************
 *IRQMCLR1 - Clear Interrupt Mask Register 1
 ***************************************************************************/
/* DS_0 :: IRQMCLR1 :: P_MBOX_IMCLR [31:31] */
#define BCHP_DS_0_IRQMCLR1_P_MBOX_IMCLR_MASK                       0x80000000
#define BCHP_DS_0_IRQMCLR1_P_MBOX_IMCLR_SHIFT                      31

/* DS_0 :: IRQMCLR1 :: XFR_ABORT_IMCLR [30:30] */
#define BCHP_DS_0_IRQMCLR1_XFR_ABORT_IMCLR_MASK                    0x40000000
#define BCHP_DS_0_IRQMCLR1_XFR_ABORT_IMCLR_SHIFT                   30

/* DS_0 :: IRQMCLR1 :: XFR_ERR_IMCLR [29:29] */
#define BCHP_DS_0_IRQMCLR1_XFR_ERR_IMCLR_MASK                      0x20000000
#define BCHP_DS_0_IRQMCLR1_XFR_ERR_IMCLR_SHIFT                     29

/* DS_0 :: IRQMCLR1 :: XFR_TO_IMCLR [28:28] */
#define BCHP_DS_0_IRQMCLR1_XFR_TO_IMCLR_MASK                       0x10000000
#define BCHP_DS_0_IRQMCLR1_XFR_TO_IMCLR_SHIFT                      28

/* DS_0 :: IRQMCLR1 :: EUSED_IMCLR [27:27] */
#define BCHP_DS_0_IRQMCLR1_EUSED_IMCLR_MASK                        0x08000000
#define BCHP_DS_0_IRQMCLR1_EUSED_IMCLR_SHIFT                       27

/* DS_0 :: IRQMCLR1 :: OIFUN_IMCLR [26:26] */
#define BCHP_DS_0_IRQMCLR1_OIFUN_IMCLR_MASK                        0x04000000
#define BCHP_DS_0_IRQMCLR1_OIFUN_IMCLR_SHIFT                       26

/* DS_0 :: IRQMCLR1 :: OIFOV_IMCLR [25:25] */
#define BCHP_DS_0_IRQMCLR1_OIFOV_IMCLR_MASK                        0x02000000
#define BCHP_DS_0_IRQMCLR1_OIFOV_IMCLR_SHIFT                       25

/* DS_0 :: IRQMCLR1 :: BMPG_IMCLR [24:24] */
#define BCHP_DS_0_IRQMCLR1_BMPG_IMCLR_MASK                         0x01000000
#define BCHP_DS_0_IRQMCLR1_BMPG_IMCLR_SHIFT                        24

/* DS_0 :: IRQMCLR1 :: ERC_IMCLR [23:23] */
#define BCHP_DS_0_IRQMCLR1_ERC_IMCLR_MASK                          0x00800000
#define BCHP_DS_0_IRQMCLR1_ERC_IMCLR_SHIFT                         23

/* DS_0 :: IRQMCLR1 :: ERN_IMCLR [22:22] */
#define BCHP_DS_0_IRQMCLR1_ERN_IMCLR_MASK                          0x00400000
#define BCHP_DS_0_IRQMCLR1_ERN_IMCLR_SHIFT                         22

/* DS_0 :: IRQMCLR1 :: UOV_IMCLR [21:21] */
#define BCHP_DS_0_IRQMCLR1_UOV_IMCLR_MASK                          0x00200000
#define BCHP_DS_0_IRQMCLR1_UOV_IMCLR_SHIFT                         21

/* DS_0 :: IRQMCLR1 :: COV_IMCLR [20:20] */
#define BCHP_DS_0_IRQMCLR1_COV_IMCLR_MASK                          0x00100000
#define BCHP_DS_0_IRQMCLR1_COV_IMCLR_SHIFT                         20

/* DS_0 :: IRQMCLR1 :: FFOV_IMCLR [19:19] */
#define BCHP_DS_0_IRQMCLR1_FFOV_IMCLR_MASK                         0x00080000
#define BCHP_DS_0_IRQMCLR1_FFOV_IMCLR_SHIFT                        19

/* DS_0 :: IRQMCLR1 :: FFE_IMCLR [18:18] */
#define BCHP_DS_0_IRQMCLR1_FFE_IMCLR_MASK                          0x00040000
#define BCHP_DS_0_IRQMCLR1_FFE_IMCLR_SHIFT                         18

/* DS_0 :: IRQMCLR1 :: AGCB_IMCLR_IR [17:17] */
#define BCHP_DS_0_IRQMCLR1_AGCB_IMCLR_IR_MASK                      0x00020000
#define BCHP_DS_0_IRQMCLR1_AGCB_IMCLR_IR_SHIFT                     17

/* DS_0 :: IRQMCLR1 :: AGCB_IMCLR [16:16] */
#define BCHP_DS_0_IRQMCLR1_AGCB_IMCLR_MASK                         0x00010000
#define BCHP_DS_0_IRQMCLR1_AGCB_IMCLR_SHIFT                        16

/* DS_0 :: IRQMCLR1 :: NTSC_MAX_THLD_IMCLR [15:15] */
#define BCHP_DS_0_IRQMCLR1_NTSC_MAX_THLD_IMCLR_MASK                0x00008000
#define BCHP_DS_0_IRQMCLR1_NTSC_MAX_THLD_IMCLR_SHIFT               15

/* DS_0 :: IRQMCLR1 :: NTSC_MIN_THLD_IMCLR [14:14] */
#define BCHP_DS_0_IRQMCLR1_NTSC_MIN_THLD_IMCLR_MASK                0x00004000
#define BCHP_DS_0_IRQMCLR1_NTSC_MIN_THLD_IMCLR_SHIFT               14

/* DS_0 :: IRQMCLR1 :: NTSC_IMCLR [13:13] */
#define BCHP_DS_0_IRQMCLR1_NTSC_IMCLR_MASK                         0x00002000
#define BCHP_DS_0_IRQMCLR1_NTSC_IMCLR_SHIFT                        13

/* DS_0 :: IRQMCLR1 :: AGF_IMCLR [12:12] */
#define BCHP_DS_0_IRQMCLR1_AGF_IMCLR_MASK                          0x00001000
#define BCHP_DS_0_IRQMCLR1_AGF_IMCLR_SHIFT                         12

/* DS_0 :: IRQMCLR1 :: EDISCARD_IMCLR [11:11] */
#define BCHP_DS_0_IRQMCLR1_EDISCARD_IMCLR_MASK                     0x00000800
#define BCHP_DS_0_IRQMCLR1_EDISCARD_IMCLR_SHIFT                    11

/* DS_0 :: IRQMCLR1 :: TLAGC_IMCLR [10:10] */
#define BCHP_DS_0_IRQMCLR1_TLAGC_IMCLR_MASK                        0x00000400
#define BCHP_DS_0_IRQMCLR1_TLAGC_IMCLR_SHIFT                       10

/* DS_0 :: IRQMCLR1 :: TL_THRS2_IMCLR [09:09] */
#define BCHP_DS_0_IRQMCLR1_TL_THRS2_IMCLR_MASK                     0x00000200
#define BCHP_DS_0_IRQMCLR1_TL_THRS2_IMCLR_SHIFT                    9

/* DS_0 :: IRQMCLR1 :: TL_THRS1_IMCLR [08:08] */
#define BCHP_DS_0_IRQMCLR1_TL_THRS1_IMCLR_MASK                     0x00000100
#define BCHP_DS_0_IRQMCLR1_TL_THRS1_IMCLR_SHIFT                    8

/* DS_0 :: IRQMCLR1 :: TL_LOCK_LOS_IMCLR [07:07] */
#define BCHP_DS_0_IRQMCLR1_TL_LOCK_LOS_IMCLR_MASK                  0x00000080
#define BCHP_DS_0_IRQMCLR1_TL_LOCK_LOS_IMCLR_SHIFT                 7

/* DS_0 :: IRQMCLR1 :: TL_LOCK_DET_IMCLR [06:06] */
#define BCHP_DS_0_IRQMCLR1_TL_LOCK_DET_IMCLR_MASK                  0x00000040
#define BCHP_DS_0_IRQMCLR1_TL_LOCK_DET_IMCLR_SHIFT                 6

/* DS_0 :: IRQMCLR1 :: CPL_LOCK_LOS_IMCLR [05:05] */
#define BCHP_DS_0_IRQMCLR1_CPL_LOCK_LOS_IMCLR_MASK                 0x00000020
#define BCHP_DS_0_IRQMCLR1_CPL_LOCK_LOS_IMCLR_SHIFT                5

/* DS_0 :: IRQMCLR1 :: CPL_LOCK_DET_IMCLR [04:04] */
#define BCHP_DS_0_IRQMCLR1_CPL_LOCK_DET_IMCLR_MASK                 0x00000010
#define BCHP_DS_0_IRQMCLR1_CPL_LOCK_DET_IMCLR_SHIFT                4

/* DS_0 :: IRQMCLR1 :: FEC_LOCK_LOS_IMCLR [03:03] */
#define BCHP_DS_0_IRQMCLR1_FEC_LOCK_LOS_IMCLR_MASK                 0x00000008
#define BCHP_DS_0_IRQMCLR1_FEC_LOCK_LOS_IMCLR_SHIFT                3

/* DS_0 :: IRQMCLR1 :: FEC_LOCK_DET_IMCLR [02:02] */
#define BCHP_DS_0_IRQMCLR1_FEC_LOCK_DET_IMCLR_MASK                 0x00000004
#define BCHP_DS_0_IRQMCLR1_FEC_LOCK_DET_IMCLR_SHIFT                2

/* DS_0 :: IRQMCLR1 :: SNR_LOCK_LOS_IMCLR [01:01] */
#define BCHP_DS_0_IRQMCLR1_SNR_LOCK_LOS_IMCLR_MASK                 0x00000002
#define BCHP_DS_0_IRQMCLR1_SNR_LOCK_LOS_IMCLR_SHIFT                1

/* DS_0 :: IRQMCLR1 :: SNR_LOCK_DET_IMCLR [00:00] */
#define BCHP_DS_0_IRQMCLR1_SNR_LOCK_DET_IMCLR_MASK                 0x00000001
#define BCHP_DS_0_IRQMCLR1_SNR_LOCK_DET_IMCLR_SHIFT                0

/***************************************************************************
 *IRQSTS2 - Interrupt Status Register 2
 ***************************************************************************/
/* DS_0 :: IRQSTS2 :: FSCNT1_IS [31:31] */
#define BCHP_DS_0_IRQSTS2_FSCNT1_IS_MASK                           0x80000000
#define BCHP_DS_0_IRQSTS2_FSCNT1_IS_SHIFT                          31

/* DS_0 :: IRQSTS2 :: FSCNT2_IS [30:30] */
#define BCHP_DS_0_IRQSTS2_FSCNT2_IS_MASK                           0x40000000
#define BCHP_DS_0_IRQSTS2_FSCNT2_IS_SHIFT                          30

/* DS_0 :: IRQSTS2 :: FBCNT1_IS [29:29] */
#define BCHP_DS_0_IRQSTS2_FBCNT1_IS_MASK                           0x20000000
#define BCHP_DS_0_IRQSTS2_FBCNT1_IS_SHIFT                          29

/* DS_0 :: IRQSTS2 :: FBCNT2_IS [28:28] */
#define BCHP_DS_0_IRQSTS2_FBCNT2_IS_MASK                           0x10000000
#define BCHP_DS_0_IRQSTS2_FBCNT2_IS_SHIFT                          28

/* DS_0 :: IRQSTS2 :: reserved0 [27:06] */
#define BCHP_DS_0_IRQSTS2_reserved0_MASK                           0x0fffffc0
#define BCHP_DS_0_IRQSTS2_reserved0_SHIFT                          6

/* DS_0 :: IRQSTS2 :: FEC_NODE_LOCK_IS [05:05] */
#define BCHP_DS_0_IRQSTS2_FEC_NODE_LOCK_IS_MASK                    0x00000020
#define BCHP_DS_0_IRQSTS2_FEC_NODE_LOCK_IS_SHIFT                   5

/* DS_0 :: IRQSTS2 :: FEC_FRAME_LOCK_IS [04:04] */
#define BCHP_DS_0_IRQSTS2_FEC_FRAME_LOCK_IS_MASK                   0x00000010
#define BCHP_DS_0_IRQSTS2_FEC_FRAME_LOCK_IS_SHIFT                  4

/* DS_0 :: IRQSTS2 :: FEC_MPEG_LOCK_IS [03:03] */
#define BCHP_DS_0_IRQSTS2_FEC_MPEG_LOCK_IS_MASK                    0x00000008
#define BCHP_DS_0_IRQSTS2_FEC_MPEG_LOCK_IS_SHIFT                   3

/* DS_0 :: IRQSTS2 :: reserved1 [02:02] */
#define BCHP_DS_0_IRQSTS2_reserved1_MASK                           0x00000004
#define BCHP_DS_0_IRQSTS2_reserved1_SHIFT                          2

/* DS_0 :: IRQSTS2 :: ADCIF_IRQ [01:01] */
#define BCHP_DS_0_IRQSTS2_ADCIF_IRQ_MASK                           0x00000002
#define BCHP_DS_0_IRQSTS2_ADCIF_IRQ_SHIFT                          1

/* DS_0 :: IRQSTS2 :: CLPDTR_IRQ [00:00] */
#define BCHP_DS_0_IRQSTS2_CLPDTR_IRQ_MASK                          0x00000001
#define BCHP_DS_0_IRQSTS2_CLPDTR_IRQ_SHIFT                         0

/***************************************************************************
 *IRQSET2 - Set Interrupt Status Register 2
 ***************************************************************************/
/* DS_0 :: IRQSET2 :: FSCNT1_ISET [31:31] */
#define BCHP_DS_0_IRQSET2_FSCNT1_ISET_MASK                         0x80000000
#define BCHP_DS_0_IRQSET2_FSCNT1_ISET_SHIFT                        31

/* DS_0 :: IRQSET2 :: FSCNT2_ISET [30:30] */
#define BCHP_DS_0_IRQSET2_FSCNT2_ISET_MASK                         0x40000000
#define BCHP_DS_0_IRQSET2_FSCNT2_ISET_SHIFT                        30

/* DS_0 :: IRQSET2 :: FBCNT1_ISET [29:29] */
#define BCHP_DS_0_IRQSET2_FBCNT1_ISET_MASK                         0x20000000
#define BCHP_DS_0_IRQSET2_FBCNT1_ISET_SHIFT                        29

/* DS_0 :: IRQSET2 :: FBCNT2_ISET [28:28] */
#define BCHP_DS_0_IRQSET2_FBCNT2_ISET_MASK                         0x10000000
#define BCHP_DS_0_IRQSET2_FBCNT2_ISET_SHIFT                        28

/* DS_0 :: IRQSET2 :: reserved0 [27:10] */
#define BCHP_DS_0_IRQSET2_reserved0_MASK                           0x0ffffc00
#define BCHP_DS_0_IRQSET2_reserved0_SHIFT                          10

/* DS_0 :: IRQSET2 :: ALIGN_XTAL_ISET [09:09] */
#define BCHP_DS_0_IRQSET2_ALIGN_XTAL_ISET_MASK                     0x00000200
#define BCHP_DS_0_IRQSET2_ALIGN_XTAL_ISET_SHIFT                    9

/* DS_0 :: IRQSET2 :: ALIGN_AFE_ISET [08:08] */
#define BCHP_DS_0_IRQSET2_ALIGN_AFE_ISET_MASK                      0x00000100
#define BCHP_DS_0_IRQSET2_ALIGN_AFE_ISET_SHIFT                     8

/* DS_0 :: IRQSET2 :: reserved1 [07:06] */
#define BCHP_DS_0_IRQSET2_reserved1_MASK                           0x000000c0
#define BCHP_DS_0_IRQSET2_reserved1_SHIFT                          6

/* DS_0 :: IRQSET2 :: FEC_NODE_LOCK_ISET [05:05] */
#define BCHP_DS_0_IRQSET2_FEC_NODE_LOCK_ISET_MASK                  0x00000020
#define BCHP_DS_0_IRQSET2_FEC_NODE_LOCK_ISET_SHIFT                 5

/* DS_0 :: IRQSET2 :: FEC_FRAME_LOCK_ISET [04:04] */
#define BCHP_DS_0_IRQSET2_FEC_FRAME_LOCK_ISET_MASK                 0x00000010
#define BCHP_DS_0_IRQSET2_FEC_FRAME_LOCK_ISET_SHIFT                4

/* DS_0 :: IRQSET2 :: FEC_MPEG_LOCK_ISET [03:03] */
#define BCHP_DS_0_IRQSET2_FEC_MPEG_LOCK_ISET_MASK                  0x00000008
#define BCHP_DS_0_IRQSET2_FEC_MPEG_LOCK_ISET_SHIFT                 3

/* DS_0 :: IRQSET2 :: reserved2 [02:02] */
#define BCHP_DS_0_IRQSET2_reserved2_MASK                           0x00000004
#define BCHP_DS_0_IRQSET2_reserved2_SHIFT                          2

/* DS_0 :: IRQSET2 :: ADCIF_ISET [01:01] */
#define BCHP_DS_0_IRQSET2_ADCIF_ISET_MASK                          0x00000002
#define BCHP_DS_0_IRQSET2_ADCIF_ISET_SHIFT                         1

/* DS_0 :: IRQSET2 :: CLPDTR_ISET [00:00] */
#define BCHP_DS_0_IRQSET2_CLPDTR_ISET_MASK                         0x00000001
#define BCHP_DS_0_IRQSET2_CLPDTR_ISET_SHIFT                        0

/***************************************************************************
 *IRQCLR2 - Clear Interrupt Status Register 2
 ***************************************************************************/
/* DS_0 :: IRQCLR2 :: FSCNT1_ICLR [31:31] */
#define BCHP_DS_0_IRQCLR2_FSCNT1_ICLR_MASK                         0x80000000
#define BCHP_DS_0_IRQCLR2_FSCNT1_ICLR_SHIFT                        31

/* DS_0 :: IRQCLR2 :: FSCNT2_ICLR [30:30] */
#define BCHP_DS_0_IRQCLR2_FSCNT2_ICLR_MASK                         0x40000000
#define BCHP_DS_0_IRQCLR2_FSCNT2_ICLR_SHIFT                        30

/* DS_0 :: IRQCLR2 :: FBCNT1_ICLR [29:29] */
#define BCHP_DS_0_IRQCLR2_FBCNT1_ICLR_MASK                         0x20000000
#define BCHP_DS_0_IRQCLR2_FBCNT1_ICLR_SHIFT                        29

/* DS_0 :: IRQCLR2 :: FBCNT2_ICLR [28:28] */
#define BCHP_DS_0_IRQCLR2_FBCNT2_ICLR_MASK                         0x10000000
#define BCHP_DS_0_IRQCLR2_FBCNT2_ICLR_SHIFT                        28

/* DS_0 :: IRQCLR2 :: reserved0 [27:10] */
#define BCHP_DS_0_IRQCLR2_reserved0_MASK                           0x0ffffc00
#define BCHP_DS_0_IRQCLR2_reserved0_SHIFT                          10

/* DS_0 :: IRQCLR2 :: ALIGN_XTAL_ICLR [09:09] */
#define BCHP_DS_0_IRQCLR2_ALIGN_XTAL_ICLR_MASK                     0x00000200
#define BCHP_DS_0_IRQCLR2_ALIGN_XTAL_ICLR_SHIFT                    9

/* DS_0 :: IRQCLR2 :: ALIGN_AFE_ICLR [08:08] */
#define BCHP_DS_0_IRQCLR2_ALIGN_AFE_ICLR_MASK                      0x00000100
#define BCHP_DS_0_IRQCLR2_ALIGN_AFE_ICLR_SHIFT                     8

/* DS_0 :: IRQCLR2 :: reserved1 [07:06] */
#define BCHP_DS_0_IRQCLR2_reserved1_MASK                           0x000000c0
#define BCHP_DS_0_IRQCLR2_reserved1_SHIFT                          6

/* DS_0 :: IRQCLR2 :: FEC_NODE_LOCK_ICLR [05:05] */
#define BCHP_DS_0_IRQCLR2_FEC_NODE_LOCK_ICLR_MASK                  0x00000020
#define BCHP_DS_0_IRQCLR2_FEC_NODE_LOCK_ICLR_SHIFT                 5

/* DS_0 :: IRQCLR2 :: FEC_FRAME_LOCK_ICLR [04:04] */
#define BCHP_DS_0_IRQCLR2_FEC_FRAME_LOCK_ICLR_MASK                 0x00000010
#define BCHP_DS_0_IRQCLR2_FEC_FRAME_LOCK_ICLR_SHIFT                4

/* DS_0 :: IRQCLR2 :: FEC_MPEG_LOCK_ICLR [03:03] */
#define BCHP_DS_0_IRQCLR2_FEC_MPEG_LOCK_ICLR_MASK                  0x00000008
#define BCHP_DS_0_IRQCLR2_FEC_MPEG_LOCK_ICLR_SHIFT                 3

/* DS_0 :: IRQCLR2 :: reserved2 [02:02] */
#define BCHP_DS_0_IRQCLR2_reserved2_MASK                           0x00000004
#define BCHP_DS_0_IRQCLR2_reserved2_SHIFT                          2

/* DS_0 :: IRQCLR2 :: ADCIF_ICLR [01:01] */
#define BCHP_DS_0_IRQCLR2_ADCIF_ICLR_MASK                          0x00000002
#define BCHP_DS_0_IRQCLR2_ADCIF_ICLR_SHIFT                         1

/* DS_0 :: IRQCLR2 :: CLPDTR_ICLR [00:00] */
#define BCHP_DS_0_IRQCLR2_CLPDTR_ICLR_MASK                         0x00000001
#define BCHP_DS_0_IRQCLR2_CLPDTR_ICLR_SHIFT                        0

/***************************************************************************
 *IRQMSK2 - Interrupt Mask Register 2
 ***************************************************************************/
/* DS_0 :: IRQMSK2 :: FSCNT1_IMSK [31:31] */
#define BCHP_DS_0_IRQMSK2_FSCNT1_IMSK_MASK                         0x80000000
#define BCHP_DS_0_IRQMSK2_FSCNT1_IMSK_SHIFT                        31

/* DS_0 :: IRQMSK2 :: FSCNT2_IMSK [30:30] */
#define BCHP_DS_0_IRQMSK2_FSCNT2_IMSK_MASK                         0x40000000
#define BCHP_DS_0_IRQMSK2_FSCNT2_IMSK_SHIFT                        30

/* DS_0 :: IRQMSK2 :: FBCNT1_IMSK [29:29] */
#define BCHP_DS_0_IRQMSK2_FBCNT1_IMSK_MASK                         0x20000000
#define BCHP_DS_0_IRQMSK2_FBCNT1_IMSK_SHIFT                        29

/* DS_0 :: IRQMSK2 :: FBCNT2_IMSK [28:28] */
#define BCHP_DS_0_IRQMSK2_FBCNT2_IMSK_MASK                         0x10000000
#define BCHP_DS_0_IRQMSK2_FBCNT2_IMSK_SHIFT                        28

/* DS_0 :: IRQMSK2 :: reserved0 [27:10] */
#define BCHP_DS_0_IRQMSK2_reserved0_MASK                           0x0ffffc00
#define BCHP_DS_0_IRQMSK2_reserved0_SHIFT                          10

/* DS_0 :: IRQMSK2 :: ALIGN_XTAL_IMSK [09:09] */
#define BCHP_DS_0_IRQMSK2_ALIGN_XTAL_IMSK_MASK                     0x00000200
#define BCHP_DS_0_IRQMSK2_ALIGN_XTAL_IMSK_SHIFT                    9

/* DS_0 :: IRQMSK2 :: ALIGN_AFE_IMSK [08:08] */
#define BCHP_DS_0_IRQMSK2_ALIGN_AFE_IMSK_MASK                      0x00000100
#define BCHP_DS_0_IRQMSK2_ALIGN_AFE_IMSK_SHIFT                     8

/* DS_0 :: IRQMSK2 :: reserved1 [07:06] */
#define BCHP_DS_0_IRQMSK2_reserved1_MASK                           0x000000c0
#define BCHP_DS_0_IRQMSK2_reserved1_SHIFT                          6

/* DS_0 :: IRQMSK2 :: FEC_NODE_LOCK_IMSK [05:05] */
#define BCHP_DS_0_IRQMSK2_FEC_NODE_LOCK_IMSK_MASK                  0x00000020
#define BCHP_DS_0_IRQMSK2_FEC_NODE_LOCK_IMSK_SHIFT                 5

/* DS_0 :: IRQMSK2 :: FEC_FRAME_LOCK_IMSK [04:04] */
#define BCHP_DS_0_IRQMSK2_FEC_FRAME_LOCK_IMSK_MASK                 0x00000010
#define BCHP_DS_0_IRQMSK2_FEC_FRAME_LOCK_IMSK_SHIFT                4

/* DS_0 :: IRQMSK2 :: FEC_MPEG_LOCK_IMSK [03:03] */
#define BCHP_DS_0_IRQMSK2_FEC_MPEG_LOCK_IMSK_MASK                  0x00000008
#define BCHP_DS_0_IRQMSK2_FEC_MPEG_LOCK_IMSK_SHIFT                 3

/* DS_0 :: IRQMSK2 :: reserved2 [02:02] */
#define BCHP_DS_0_IRQMSK2_reserved2_MASK                           0x00000004
#define BCHP_DS_0_IRQMSK2_reserved2_SHIFT                          2

/* DS_0 :: IRQMSK2 :: ADCIF_IMSK [01:01] */
#define BCHP_DS_0_IRQMSK2_ADCIF_IMSK_MASK                          0x00000002
#define BCHP_DS_0_IRQMSK2_ADCIF_IMSK_SHIFT                         1

/* DS_0 :: IRQMSK2 :: CLPDTR_IMSK [00:00] */
#define BCHP_DS_0_IRQMSK2_CLPDTR_IMSK_MASK                         0x00000001
#define BCHP_DS_0_IRQMSK2_CLPDTR_IMSK_SHIFT                        0

/***************************************************************************
 *IRQMSET2 - Set Interrupt Mask Register 2
 ***************************************************************************/
/* DS_0 :: IRQMSET2 :: FSCNT1_IMSET [31:31] */
#define BCHP_DS_0_IRQMSET2_FSCNT1_IMSET_MASK                       0x80000000
#define BCHP_DS_0_IRQMSET2_FSCNT1_IMSET_SHIFT                      31

/* DS_0 :: IRQMSET2 :: FSCNT2_IMSET [30:30] */
#define BCHP_DS_0_IRQMSET2_FSCNT2_IMSET_MASK                       0x40000000
#define BCHP_DS_0_IRQMSET2_FSCNT2_IMSET_SHIFT                      30

/* DS_0 :: IRQMSET2 :: FBCNT1_IMSET [29:29] */
#define BCHP_DS_0_IRQMSET2_FBCNT1_IMSET_MASK                       0x20000000
#define BCHP_DS_0_IRQMSET2_FBCNT1_IMSET_SHIFT                      29

/* DS_0 :: IRQMSET2 :: FBCNT2_IMSET [28:28] */
#define BCHP_DS_0_IRQMSET2_FBCNT2_IMSET_MASK                       0x10000000
#define BCHP_DS_0_IRQMSET2_FBCNT2_IMSET_SHIFT                      28

/* DS_0 :: IRQMSET2 :: reserved0 [27:10] */
#define BCHP_DS_0_IRQMSET2_reserved0_MASK                          0x0ffffc00
#define BCHP_DS_0_IRQMSET2_reserved0_SHIFT                         10

/* DS_0 :: IRQMSET2 :: ALIGN_XTAL_IMSET [09:09] */
#define BCHP_DS_0_IRQMSET2_ALIGN_XTAL_IMSET_MASK                   0x00000200
#define BCHP_DS_0_IRQMSET2_ALIGN_XTAL_IMSET_SHIFT                  9

/* DS_0 :: IRQMSET2 :: ALIGN_AFE_IMSET [08:08] */
#define BCHP_DS_0_IRQMSET2_ALIGN_AFE_IMSET_MASK                    0x00000100
#define BCHP_DS_0_IRQMSET2_ALIGN_AFE_IMSET_SHIFT                   8

/* DS_0 :: IRQMSET2 :: reserved1 [07:06] */
#define BCHP_DS_0_IRQMSET2_reserved1_MASK                          0x000000c0
#define BCHP_DS_0_IRQMSET2_reserved1_SHIFT                         6

/* DS_0 :: IRQMSET2 :: FEC_NODE_LOCK_IMSET [05:05] */
#define BCHP_DS_0_IRQMSET2_FEC_NODE_LOCK_IMSET_MASK                0x00000020
#define BCHP_DS_0_IRQMSET2_FEC_NODE_LOCK_IMSET_SHIFT               5

/* DS_0 :: IRQMSET2 :: FEC_FRAME_LOCK_IMSET [04:04] */
#define BCHP_DS_0_IRQMSET2_FEC_FRAME_LOCK_IMSET_MASK               0x00000010
#define BCHP_DS_0_IRQMSET2_FEC_FRAME_LOCK_IMSET_SHIFT              4

/* DS_0 :: IRQMSET2 :: FEC_MPEG_LOCK_IMSET [03:03] */
#define BCHP_DS_0_IRQMSET2_FEC_MPEG_LOCK_IMSET_MASK                0x00000008
#define BCHP_DS_0_IRQMSET2_FEC_MPEG_LOCK_IMSET_SHIFT               3

/* DS_0 :: IRQMSET2 :: reserved2 [02:02] */
#define BCHP_DS_0_IRQMSET2_reserved2_MASK                          0x00000004
#define BCHP_DS_0_IRQMSET2_reserved2_SHIFT                         2

/* DS_0 :: IRQMSET2 :: ADCIF_IMSET [01:01] */
#define BCHP_DS_0_IRQMSET2_ADCIF_IMSET_MASK                        0x00000002
#define BCHP_DS_0_IRQMSET2_ADCIF_IMSET_SHIFT                       1

/* DS_0 :: IRQMSET2 :: CLPDTR_IMSET [00:00] */
#define BCHP_DS_0_IRQMSET2_CLPDTR_IMSET_MASK                       0x00000001
#define BCHP_DS_0_IRQMSET2_CLPDTR_IMSET_SHIFT                      0

/***************************************************************************
 *IRQMCLR2 - Clear Interrupt Mask Register 2
 ***************************************************************************/
/* DS_0 :: IRQMCLR2 :: FSCNT1_IMCLR [31:31] */
#define BCHP_DS_0_IRQMCLR2_FSCNT1_IMCLR_MASK                       0x80000000
#define BCHP_DS_0_IRQMCLR2_FSCNT1_IMCLR_SHIFT                      31

/* DS_0 :: IRQMCLR2 :: FSCNT2_IMCLR [30:30] */
#define BCHP_DS_0_IRQMCLR2_FSCNT2_IMCLR_MASK                       0x40000000
#define BCHP_DS_0_IRQMCLR2_FSCNT2_IMCLR_SHIFT                      30

/* DS_0 :: IRQMCLR2 :: FBCNT1_IMCLR [29:29] */
#define BCHP_DS_0_IRQMCLR2_FBCNT1_IMCLR_MASK                       0x20000000
#define BCHP_DS_0_IRQMCLR2_FBCNT1_IMCLR_SHIFT                      29

/* DS_0 :: IRQMCLR2 :: FBCNT2_IMCLR [28:28] */
#define BCHP_DS_0_IRQMCLR2_FBCNT2_IMCLR_MASK                       0x10000000
#define BCHP_DS_0_IRQMCLR2_FBCNT2_IMCLR_SHIFT                      28

/* DS_0 :: IRQMCLR2 :: reserved0 [27:10] */
#define BCHP_DS_0_IRQMCLR2_reserved0_MASK                          0x0ffffc00
#define BCHP_DS_0_IRQMCLR2_reserved0_SHIFT                         10

/* DS_0 :: IRQMCLR2 :: ALIGN_XTAL_IMCLR [09:09] */
#define BCHP_DS_0_IRQMCLR2_ALIGN_XTAL_IMCLR_MASK                   0x00000200
#define BCHP_DS_0_IRQMCLR2_ALIGN_XTAL_IMCLR_SHIFT                  9

/* DS_0 :: IRQMCLR2 :: ALIGN_AFE_IMCLR [08:08] */
#define BCHP_DS_0_IRQMCLR2_ALIGN_AFE_IMCLR_MASK                    0x00000100
#define BCHP_DS_0_IRQMCLR2_ALIGN_AFE_IMCLR_SHIFT                   8

/* DS_0 :: IRQMCLR2 :: reserved1 [07:06] */
#define BCHP_DS_0_IRQMCLR2_reserved1_MASK                          0x000000c0
#define BCHP_DS_0_IRQMCLR2_reserved1_SHIFT                         6

/* DS_0 :: IRQMCLR2 :: FEC_NODE_LOCK_IMCLR [05:05] */
#define BCHP_DS_0_IRQMCLR2_FEC_NODE_LOCK_IMCLR_MASK                0x00000020
#define BCHP_DS_0_IRQMCLR2_FEC_NODE_LOCK_IMCLR_SHIFT               5

/* DS_0 :: IRQMCLR2 :: FEC_FRAME_LOCK_IMCLR [04:04] */
#define BCHP_DS_0_IRQMCLR2_FEC_FRAME_LOCK_IMCLR_MASK               0x00000010
#define BCHP_DS_0_IRQMCLR2_FEC_FRAME_LOCK_IMCLR_SHIFT              4

/* DS_0 :: IRQMCLR2 :: FEC_MPEG_LOCK_IMCLR [03:03] */
#define BCHP_DS_0_IRQMCLR2_FEC_MPEG_LOCK_IMCLR_MASK                0x00000008
#define BCHP_DS_0_IRQMCLR2_FEC_MPEG_LOCK_IMCLR_SHIFT               3

/* DS_0 :: IRQMCLR2 :: reserved2 [02:02] */
#define BCHP_DS_0_IRQMCLR2_reserved2_MASK                          0x00000004
#define BCHP_DS_0_IRQMCLR2_reserved2_SHIFT                         2

/* DS_0 :: IRQMCLR2 :: ADCIF_IMCLR [01:01] */
#define BCHP_DS_0_IRQMCLR2_ADCIF_IMCLR_MASK                        0x00000002
#define BCHP_DS_0_IRQMCLR2_ADCIF_IMCLR_SHIFT                       1

/* DS_0 :: IRQMCLR2 :: CLPDTR_IMCLR [00:00] */
#define BCHP_DS_0_IRQMCLR2_CLPDTR_IMCLR_MASK                       0x00000001
#define BCHP_DS_0_IRQMCLR2_CLPDTR_IMCLR_SHIFT                      0

/***************************************************************************
 *STAT - Receiver Status Register
 ***************************************************************************/
/* DS_0 :: STAT :: reserved0 [31:15] */
#define BCHP_DS_0_STAT_reserved0_MASK                              0xffff8000
#define BCHP_DS_0_STAT_reserved0_SHIFT                             15

/* DS_0 :: STAT :: FEC_Node_LOCK [14:14] */
#define BCHP_DS_0_STAT_FEC_Node_LOCK_MASK                          0x00004000
#define BCHP_DS_0_STAT_FEC_Node_LOCK_SHIFT                         14

/* DS_0 :: STAT :: FEC_FRAME_LOCK [13:13] */
#define BCHP_DS_0_STAT_FEC_FRAME_LOCK_MASK                         0x00002000
#define BCHP_DS_0_STAT_FEC_FRAME_LOCK_SHIFT                        13

/* DS_0 :: STAT :: FEC_MPEGLOCK [12:12] */
#define BCHP_DS_0_STAT_FEC_MPEGLOCK_MASK                           0x00001000
#define BCHP_DS_0_STAT_FEC_MPEGLOCK_SHIFT                          12

/* DS_0 :: STAT :: RST_FEC_N [11:11] */
#define BCHP_DS_0_STAT_RST_FEC_N_MASK                              0x00000800
#define BCHP_DS_0_STAT_RST_FEC_N_SHIFT                             11

/* DS_0 :: STAT :: RST_DATA_N [10:10] */
#define BCHP_DS_0_STAT_RST_DATA_N_MASK                             0x00000400
#define BCHP_DS_0_STAT_RST_DATA_N_SHIFT                            10

/* DS_0 :: STAT :: RST_CNTL_N [09:09] */
#define BCHP_DS_0_STAT_RST_CNTL_N_MASK                             0x00000200
#define BCHP_DS_0_STAT_RST_CNTL_N_SHIFT                            9

/* DS_0 :: STAT :: PLL_LOCK [08:08] */
#define BCHP_DS_0_STAT_PLL_LOCK_MASK                               0x00000100
#define BCHP_DS_0_STAT_PLL_LOCK_SHIFT                              8

/* DS_0 :: STAT :: PSVALID [07:07] */
#define BCHP_DS_0_STAT_PSVALID_MASK                                0x00000080
#define BCHP_DS_0_STAT_PSVALID_SHIFT                               7

/* DS_0 :: STAT :: PSERR [06:06] */
#define BCHP_DS_0_STAT_PSERR_MASK                                  0x00000040
#define BCHP_DS_0_STAT_PSERR_SHIFT                                 6

/* DS_0 :: STAT :: MAC_PSVALID [05:05] */
#define BCHP_DS_0_STAT_MAC_PSVALID_MASK                            0x00000020
#define BCHP_DS_0_STAT_MAC_PSVALID_SHIFT                           5

/* DS_0 :: STAT :: MAC_PSERR [04:04] */
#define BCHP_DS_0_STAT_MAC_PSERR_MASK                              0x00000010
#define BCHP_DS_0_STAT_MAC_PSERR_SHIFT                             4

/* DS_0 :: STAT :: TIMING_LOOP_LOCK [03:03] */
#define BCHP_DS_0_STAT_TIMING_LOOP_LOCK_MASK                       0x00000008
#define BCHP_DS_0_STAT_TIMING_LOOP_LOCK_SHIFT                      3

/* DS_0 :: STAT :: CARRIER_PHASE_LOCK [02:02] */
#define BCHP_DS_0_STAT_CARRIER_PHASE_LOCK_MASK                     0x00000004
#define BCHP_DS_0_STAT_CARRIER_PHASE_LOCK_SHIFT                    2

/* DS_0 :: STAT :: FEC_LOCK [01:01] */
#define BCHP_DS_0_STAT_FEC_LOCK_MASK                               0x00000002
#define BCHP_DS_0_STAT_FEC_LOCK_SHIFT                              1

/* DS_0 :: STAT :: SNR_LOCK [00:00] */
#define BCHP_DS_0_STAT_SNR_LOCK_MASK                               0x00000001
#define BCHP_DS_0_STAT_SNR_LOCK_SHIFT                              0

/***************************************************************************
 *RST - Global Reset Register
 ***************************************************************************/
/* DS_0 :: RST :: reserved0 [31:22] */
#define BCHP_DS_0_RST_reserved0_MASK                               0xffc00000
#define BCHP_DS_0_RST_reserved0_SHIFT                              22

/* DS_0 :: RST :: DPMDCK2RST [21:21] */
#define BCHP_DS_0_RST_DPMDCK2RST_MASK                              0x00200000
#define BCHP_DS_0_RST_DPMDCK2RST_SHIFT                             21

/* DS_0 :: RST :: AGBRST_IR [20:20] */
#define BCHP_DS_0_RST_AGBRST_IR_MASK                               0x00100000
#define BCHP_DS_0_RST_AGBRST_IR_SHIFT                              20

/* DS_0 :: RST :: DPMDCRST [19:19] */
#define BCHP_DS_0_RST_DPMDCRST_MASK                                0x00080000
#define BCHP_DS_0_RST_DPMDCRST_SHIFT                               19

/* DS_0 :: RST :: AGBRST [18:18] */
#define BCHP_DS_0_RST_AGBRST_MASK                                  0x00040000
#define BCHP_DS_0_RST_AGBRST_SHIFT                                 18

/* DS_0 :: RST :: DDAGCRST [17:17] */
#define BCHP_DS_0_RST_DDAGCRST_MASK                                0x00020000
#define BCHP_DS_0_RST_DDAGCRST_SHIFT                               17

/* DS_0 :: RST :: IMCRST [16:16] */
#define BCHP_DS_0_RST_IMCRST_MASK                                  0x00010000
#define BCHP_DS_0_RST_IMCRST_SHIFT                                 16

/* DS_0 :: RST :: FECRST [15:15] */
#define BCHP_DS_0_RST_FECRST_MASK                                  0x00008000
#define BCHP_DS_0_RST_FECRST_SHIFT                                 15

/* DS_0 :: RST :: reserved_for_eco1 [14:14] */
#define BCHP_DS_0_RST_reserved_for_eco1_MASK                       0x00004000
#define BCHP_DS_0_RST_reserved_for_eco1_SHIFT                      14

/* DS_0 :: RST :: FFERST [13:13] */
#define BCHP_DS_0_RST_FFERST_MASK                                  0x00002000
#define BCHP_DS_0_RST_FFERST_SHIFT                                 13

/* DS_0 :: RST :: FBERST [12:12] */
#define BCHP_DS_0_RST_FBERST_MASK                                  0x00001000
#define BCHP_DS_0_RST_FBERST_SHIFT                                 12

/* DS_0 :: RST :: NTCRST [11:11] */
#define BCHP_DS_0_RST_NTCRST_MASK                                  0x00000800
#define BCHP_DS_0_RST_NTCRST_SHIFT                                 11

/* DS_0 :: RST :: SNRRST [10:10] */
#define BCHP_DS_0_RST_SNRRST_MASK                                  0x00000400
#define BCHP_DS_0_RST_SNRRST_SHIFT                                 10

/* DS_0 :: RST :: LDRRST [09:09] */
#define BCHP_DS_0_RST_LDRRST_MASK                                  0x00000200
#define BCHP_DS_0_RST_LDRRST_SHIFT                                 9

/* DS_0 :: RST :: BDCRST [08:08] */
#define BCHP_DS_0_RST_BDCRST_MASK                                  0x00000100
#define BCHP_DS_0_RST_BDCRST_SHIFT                                 8

/* DS_0 :: RST :: IDCRST [07:07] */
#define BCHP_DS_0_RST_IDCRST_MASK                                  0x00000080
#define BCHP_DS_0_RST_IDCRST_SHIFT                                 7

/* DS_0 :: RST :: CFLRST [06:06] */
#define BCHP_DS_0_RST_CFLRST_MASK                                  0x00000040
#define BCHP_DS_0_RST_CFLRST_SHIFT                                 6

/* DS_0 :: RST :: CPLRST [05:05] */
#define BCHP_DS_0_RST_CPLRST_MASK                                  0x00000020
#define BCHP_DS_0_RST_CPLRST_SHIFT                                 5

/* DS_0 :: RST :: TLRST [04:04] */
#define BCHP_DS_0_RST_TLRST_MASK                                   0x00000010
#define BCHP_DS_0_RST_TLRST_SHIFT                                  4

/* DS_0 :: RST :: TLAGCRST [03:03] */
#define BCHP_DS_0_RST_TLAGCRST_MASK                                0x00000008
#define BCHP_DS_0_RST_TLAGCRST_SHIFT                               3

/* DS_0 :: RST :: reserved_for_eco2 [02:01] */
#define BCHP_DS_0_RST_reserved_for_eco2_MASK                       0x00000006
#define BCHP_DS_0_RST_reserved_for_eco2_SHIFT                      1

/* DS_0 :: RST :: AGFRST [00:00] */
#define BCHP_DS_0_RST_AGFRST_MASK                                  0x00000001
#define BCHP_DS_0_RST_AGFRST_SHIFT                                 0

/***************************************************************************
 *FRZ - Global Freeze Register
 ***************************************************************************/
/* DS_0 :: FRZ :: reserved0 [31:29] */
#define BCHP_DS_0_FRZ_reserved0_MASK                               0xe0000000
#define BCHP_DS_0_FRZ_reserved0_SHIFT                              29

/* DS_0 :: FRZ :: DPMK2DCFRZ [28:28] */
#define BCHP_DS_0_FRZ_DPMK2DCFRZ_MASK                              0x10000000
#define BCHP_DS_0_FRZ_DPMK2DCFRZ_SHIFT                             28

/* DS_0 :: FRZ :: AGCBFRZ_IR [27:27] */
#define BCHP_DS_0_FRZ_AGCBFRZ_IR_MASK                              0x08000000
#define BCHP_DS_0_FRZ_AGCBFRZ_IR_SHIFT                             27

/* DS_0 :: FRZ :: DPMDCFRZ [26:26] */
#define BCHP_DS_0_FRZ_DPMDCFRZ_MASK                                0x04000000
#define BCHP_DS_0_FRZ_DPMDCFRZ_SHIFT                               26

/* DS_0 :: FRZ :: DDAGCFRZ [25:25] */
#define BCHP_DS_0_FRZ_DDAGCFRZ_MASK                                0x02000000
#define BCHP_DS_0_FRZ_DDAGCFRZ_SHIFT                               25

/* DS_0 :: FRZ :: IMCFRZ [24:24] */
#define BCHP_DS_0_FRZ_IMCFRZ_MASK                                  0x01000000
#define BCHP_DS_0_FRZ_IMCFRZ_SHIFT                                 24

/* DS_0 :: FRZ :: reserved1 [23:23] */
#define BCHP_DS_0_FRZ_reserved1_MASK                               0x00800000
#define BCHP_DS_0_FRZ_reserved1_SHIFT                              23

/* DS_0 :: FRZ :: AGCBFRZ [22:22] */
#define BCHP_DS_0_FRZ_AGCBFRZ_MASK                                 0x00400000
#define BCHP_DS_0_FRZ_AGCBFRZ_SHIFT                                22

/* DS_0 :: FRZ :: DFEFRZ31_36 [21:21] */
#define BCHP_DS_0_FRZ_DFEFRZ31_36_MASK                             0x00200000
#define BCHP_DS_0_FRZ_DFEFRZ31_36_SHIFT                            21

/* DS_0 :: FRZ :: DFEFRZ25_30 [20:20] */
#define BCHP_DS_0_FRZ_DFEFRZ25_30_MASK                             0x00100000
#define BCHP_DS_0_FRZ_DFEFRZ25_30_SHIFT                            20

/* DS_0 :: FRZ :: DFEFRZ19_24 [19:19] */
#define BCHP_DS_0_FRZ_DFEFRZ19_24_MASK                             0x00080000
#define BCHP_DS_0_FRZ_DFEFRZ19_24_SHIFT                            19

/* DS_0 :: FRZ :: DFEFRZ13_18 [18:18] */
#define BCHP_DS_0_FRZ_DFEFRZ13_18_MASK                             0x00040000
#define BCHP_DS_0_FRZ_DFEFRZ13_18_SHIFT                            18

/* DS_0 :: FRZ :: DFEFRZ7_12 [17:17] */
#define BCHP_DS_0_FRZ_DFEFRZ7_12_MASK                              0x00020000
#define BCHP_DS_0_FRZ_DFEFRZ7_12_SHIFT                             17

/* DS_0 :: FRZ :: DFEFRZ1_6 [16:16] */
#define BCHP_DS_0_FRZ_DFEFRZ1_6_MASK                               0x00010000
#define BCHP_DS_0_FRZ_DFEFRZ1_6_SHIFT                              16

/* DS_0 :: FRZ :: FFEFRZ [15:15] */
#define BCHP_DS_0_FRZ_FFEFRZ_MASK                                  0x00008000
#define BCHP_DS_0_FRZ_FFEFRZ_SHIFT                                 15

/* DS_0 :: FRZ :: FFRZMI [14:14] */
#define BCHP_DS_0_FRZ_FFRZMI_MASK                                  0x00004000
#define BCHP_DS_0_FRZ_FFRZMI_SHIFT                                 14

/* DS_0 :: FRZ :: FFRZMR [13:13] */
#define BCHP_DS_0_FRZ_FFRZMR_MASK                                  0x00002000
#define BCHP_DS_0_FRZ_FFRZMR_SHIFT                                 13

/* DS_0 :: FRZ :: reserved2 [12:11] */
#define BCHP_DS_0_FRZ_reserved2_MASK                               0x00001800
#define BCHP_DS_0_FRZ_reserved2_SHIFT                              11

/* DS_0 :: FRZ :: CFLFRZ [10:10] */
#define BCHP_DS_0_FRZ_CFLFRZ_MASK                                  0x00000400
#define BCHP_DS_0_FRZ_CFLFRZ_SHIFT                                 10

/* DS_0 :: FRZ :: CPLFRZ [09:09] */
#define BCHP_DS_0_FRZ_CPLFRZ_MASK                                  0x00000200
#define BCHP_DS_0_FRZ_CPLFRZ_SHIFT                                 9

/* DS_0 :: FRZ :: TLFRZ [08:08] */
#define BCHP_DS_0_FRZ_TLFRZ_MASK                                   0x00000100
#define BCHP_DS_0_FRZ_TLFRZ_SHIFT                                  8

/* DS_0 :: FRZ :: TLAGCFRZ [07:07] */
#define BCHP_DS_0_FRZ_TLAGCFRZ_MASK                                0x00000080
#define BCHP_DS_0_FRZ_TLAGCFRZ_SHIFT                               7

/* DS_0 :: FRZ :: NCHFRZ2 [06:06] */
#define BCHP_DS_0_FRZ_NCHFRZ2_MASK                                 0x00000040
#define BCHP_DS_0_FRZ_NCHFRZ2_SHIFT                                6

/* DS_0 :: FRZ :: NCHFRZ1 [05:05] */
#define BCHP_DS_0_FRZ_NCHFRZ1_MASK                                 0x00000020
#define BCHP_DS_0_FRZ_NCHFRZ1_SHIFT                                5

/* DS_0 :: FRZ :: NCHFRZ0 [04:04] */
#define BCHP_DS_0_FRZ_NCHFRZ0_MASK                                 0x00000010
#define BCHP_DS_0_FRZ_NCHFRZ0_SHIFT                                4

/* DS_0 :: FRZ :: DDFSFRZ [03:03] */
#define BCHP_DS_0_FRZ_DDFSFRZ_MASK                                 0x00000008
#define BCHP_DS_0_FRZ_DDFSFRZ_SHIFT                                3

/* DS_0 :: FRZ :: BDCFRZ [02:02] */
#define BCHP_DS_0_FRZ_BDCFRZ_MASK                                  0x00000004
#define BCHP_DS_0_FRZ_BDCFRZ_SHIFT                                 2

/* DS_0 :: FRZ :: AGFFRZ [01:01] */
#define BCHP_DS_0_FRZ_AGFFRZ_MASK                                  0x00000002
#define BCHP_DS_0_FRZ_AGFFRZ_SHIFT                                 1

/* DS_0 :: FRZ :: IFDCFRZ [00:00] */
#define BCHP_DS_0_FRZ_IFDCFRZ_MASK                                 0x00000001
#define BCHP_DS_0_FRZ_IFDCFRZ_SHIFT                                0

/***************************************************************************
 *REVID - Revision ID Register
 ***************************************************************************/
/* DS_0 :: REVID :: reserved0 [31:12] */
#define BCHP_DS_0_REVID_reserved0_MASK                             0xfffff000
#define BCHP_DS_0_REVID_reserved0_SHIFT                            12

/* DS_0 :: REVID :: REVID [11:00] */
#define BCHP_DS_0_REVID_REVID_MASK                                 0x00000fff
#define BCHP_DS_0_REVID_REVID_SHIFT                                0

/***************************************************************************
 *STS - Loop Status Control Register
 ***************************************************************************/
/* DS_0 :: STS :: TL_USE [31:31] */
#define BCHP_DS_0_STS_TL_USE_MASK                                  0x80000000
#define BCHP_DS_0_STS_TL_USE_SHIFT                                 31

/* DS_0 :: STS :: CDL_USE [30:30] */
#define BCHP_DS_0_STS_CDL_USE_MASK                                 0x40000000
#define BCHP_DS_0_STS_CDL_USE_SHIFT                                30

/* DS_0 :: STS :: CFL_USE [29:29] */
#define BCHP_DS_0_STS_CFL_USE_MASK                                 0x20000000
#define BCHP_DS_0_STS_CFL_USE_SHIFT                                29

/* DS_0 :: STS :: AGCSNR_USE [28:28] */
#define BCHP_DS_0_STS_AGCSNR_USE_MASK                              0x10000000
#define BCHP_DS_0_STS_AGCSNR_USE_SHIFT                             28

/* DS_0 :: STS :: TLAGC_USE [27:27] */
#define BCHP_DS_0_STS_TLAGC_USE_MASK                               0x08000000
#define BCHP_DS_0_STS_TLAGC_USE_SHIFT                              27

/* DS_0 :: STS :: MU_USE [26:26] */
#define BCHP_DS_0_STS_MU_USE_MASK                                  0x04000000
#define BCHP_DS_0_STS_MU_USE_SHIFT                                 26

/* DS_0 :: STS :: AGC_DIS [25:25] */
#define BCHP_DS_0_STS_AGC_DIS_MASK                                 0x02000000
#define BCHP_DS_0_STS_AGC_DIS_SHIFT                                25

/* DS_0 :: STS :: MU [24:15] */
#define BCHP_DS_0_STS_MU_MASK                                      0x01ff8000
#define BCHP_DS_0_STS_MU_SHIFT                                     15

/* DS_0 :: STS :: reserved0 [14:14] */
#define BCHP_DS_0_STS_reserved0_MASK                               0x00004000
#define BCHP_DS_0_STS_reserved0_SHIFT                              14

/* DS_0 :: STS :: DDAGC_USE [13:13] */
#define BCHP_DS_0_STS_DDAGC_USE_MASK                               0x00002000
#define BCHP_DS_0_STS_DDAGC_USE_SHIFT                              13

/* DS_0 :: STS :: CLD_USE [12:12] */
#define BCHP_DS_0_STS_CLD_USE_MASK                                 0x00001000
#define BCHP_DS_0_STS_CLD_USE_SHIFT                                12

/* DS_0 :: STS :: STATUS [11:00] */
#define BCHP_DS_0_STS_STATUS_MASK                                  0x00000fff
#define BCHP_DS_0_STS_STATUS_SHIFT                                 0

/***************************************************************************
 *BURST_FRZ - Global Burst noise detector Freeze  Register
 ***************************************************************************/
/* DS_0 :: BURST_FRZ :: reserved0 [31:29] */
#define BCHP_DS_0_BURST_FRZ_reserved0_MASK                         0xe0000000
#define BCHP_DS_0_BURST_FRZ_reserved0_SHIFT                        29

/* DS_0 :: BURST_FRZ :: BURST_DPMK2DCFRZ [28:28] */
#define BCHP_DS_0_BURST_FRZ_BURST_DPMK2DCFRZ_MASK                  0x10000000
#define BCHP_DS_0_BURST_FRZ_BURST_DPMK2DCFRZ_SHIFT                 28

/* DS_0 :: BURST_FRZ :: BURST_AGCBFRZ_IR [27:27] */
#define BCHP_DS_0_BURST_FRZ_BURST_AGCBFRZ_IR_MASK                  0x08000000
#define BCHP_DS_0_BURST_FRZ_BURST_AGCBFRZ_IR_SHIFT                 27

/* DS_0 :: BURST_FRZ :: BURST_DPMDCFRZ [26:26] */
#define BCHP_DS_0_BURST_FRZ_BURST_DPMDCFRZ_MASK                    0x04000000
#define BCHP_DS_0_BURST_FRZ_BURST_DPMDCFRZ_SHIFT                   26

/* DS_0 :: BURST_FRZ :: BURST_DDAGCFRZ [25:25] */
#define BCHP_DS_0_BURST_FRZ_BURST_DDAGCFRZ_MASK                    0x02000000
#define BCHP_DS_0_BURST_FRZ_BURST_DDAGCFRZ_SHIFT                   25

/* DS_0 :: BURST_FRZ :: BURST_IMCFRZ [24:24] */
#define BCHP_DS_0_BURST_FRZ_BURST_IMCFRZ_MASK                      0x01000000
#define BCHP_DS_0_BURST_FRZ_BURST_IMCFRZ_SHIFT                     24

/* DS_0 :: BURST_FRZ :: reserved1 [23:23] */
#define BCHP_DS_0_BURST_FRZ_reserved1_MASK                         0x00800000
#define BCHP_DS_0_BURST_FRZ_reserved1_SHIFT                        23

/* DS_0 :: BURST_FRZ :: BURST_AGCBFRZ [22:22] */
#define BCHP_DS_0_BURST_FRZ_BURST_AGCBFRZ_MASK                     0x00400000
#define BCHP_DS_0_BURST_FRZ_BURST_AGCBFRZ_SHIFT                    22

/* DS_0 :: BURST_FRZ :: BURST_DFEFRZ31_36 [21:21] */
#define BCHP_DS_0_BURST_FRZ_BURST_DFEFRZ31_36_MASK                 0x00200000
#define BCHP_DS_0_BURST_FRZ_BURST_DFEFRZ31_36_SHIFT                21

/* DS_0 :: BURST_FRZ :: BURST_DFEFRZ25_30 [20:20] */
#define BCHP_DS_0_BURST_FRZ_BURST_DFEFRZ25_30_MASK                 0x00100000
#define BCHP_DS_0_BURST_FRZ_BURST_DFEFRZ25_30_SHIFT                20

/* DS_0 :: BURST_FRZ :: BURST_DFEFRZ19_24 [19:19] */
#define BCHP_DS_0_BURST_FRZ_BURST_DFEFRZ19_24_MASK                 0x00080000
#define BCHP_DS_0_BURST_FRZ_BURST_DFEFRZ19_24_SHIFT                19

/* DS_0 :: BURST_FRZ :: BURST_DFEFRZ13_18 [18:18] */
#define BCHP_DS_0_BURST_FRZ_BURST_DFEFRZ13_18_MASK                 0x00040000
#define BCHP_DS_0_BURST_FRZ_BURST_DFEFRZ13_18_SHIFT                18

/* DS_0 :: BURST_FRZ :: BURST_DFEFRZ7_12 [17:17] */
#define BCHP_DS_0_BURST_FRZ_BURST_DFEFRZ7_12_MASK                  0x00020000
#define BCHP_DS_0_BURST_FRZ_BURST_DFEFRZ7_12_SHIFT                 17

/* DS_0 :: BURST_FRZ :: BURST_DFEFRZ1_6 [16:16] */
#define BCHP_DS_0_BURST_FRZ_BURST_DFEFRZ1_6_MASK                   0x00010000
#define BCHP_DS_0_BURST_FRZ_BURST_DFEFRZ1_6_SHIFT                  16

/* DS_0 :: BURST_FRZ :: BURST_FFEFRZ [15:15] */
#define BCHP_DS_0_BURST_FRZ_BURST_FFEFRZ_MASK                      0x00008000
#define BCHP_DS_0_BURST_FRZ_BURST_FFEFRZ_SHIFT                     15

/* DS_0 :: BURST_FRZ :: BURST_FFRZMI [14:14] */
#define BCHP_DS_0_BURST_FRZ_BURST_FFRZMI_MASK                      0x00004000
#define BCHP_DS_0_BURST_FRZ_BURST_FFRZMI_SHIFT                     14

/* DS_0 :: BURST_FRZ :: BURST_FFRZMR [13:13] */
#define BCHP_DS_0_BURST_FRZ_BURST_FFRZMR_MASK                      0x00002000
#define BCHP_DS_0_BURST_FRZ_BURST_FFRZMR_SHIFT                     13

/* DS_0 :: BURST_FRZ :: reserved2 [12:11] */
#define BCHP_DS_0_BURST_FRZ_reserved2_MASK                         0x00001800
#define BCHP_DS_0_BURST_FRZ_reserved2_SHIFT                        11

/* DS_0 :: BURST_FRZ :: BURST_CFLFRZ [10:10] */
#define BCHP_DS_0_BURST_FRZ_BURST_CFLFRZ_MASK                      0x00000400
#define BCHP_DS_0_BURST_FRZ_BURST_CFLFRZ_SHIFT                     10

/* DS_0 :: BURST_FRZ :: BURST_CPLFRZ [09:09] */
#define BCHP_DS_0_BURST_FRZ_BURST_CPLFRZ_MASK                      0x00000200
#define BCHP_DS_0_BURST_FRZ_BURST_CPLFRZ_SHIFT                     9

/* DS_0 :: BURST_FRZ :: BURST_TLFRZ [08:08] */
#define BCHP_DS_0_BURST_FRZ_BURST_TLFRZ_MASK                       0x00000100
#define BCHP_DS_0_BURST_FRZ_BURST_TLFRZ_SHIFT                      8

/* DS_0 :: BURST_FRZ :: BURST_TLAGCFRZ [07:07] */
#define BCHP_DS_0_BURST_FRZ_BURST_TLAGCFRZ_MASK                    0x00000080
#define BCHP_DS_0_BURST_FRZ_BURST_TLAGCFRZ_SHIFT                   7

/* DS_0 :: BURST_FRZ :: BURST_NCHFRZ2 [06:06] */
#define BCHP_DS_0_BURST_FRZ_BURST_NCHFRZ2_MASK                     0x00000040
#define BCHP_DS_0_BURST_FRZ_BURST_NCHFRZ2_SHIFT                    6

/* DS_0 :: BURST_FRZ :: BURST_NCHFRZ1 [05:05] */
#define BCHP_DS_0_BURST_FRZ_BURST_NCHFRZ1_MASK                     0x00000020
#define BCHP_DS_0_BURST_FRZ_BURST_NCHFRZ1_SHIFT                    5

/* DS_0 :: BURST_FRZ :: BURST_NCHFRZ0 [04:04] */
#define BCHP_DS_0_BURST_FRZ_BURST_NCHFRZ0_MASK                     0x00000010
#define BCHP_DS_0_BURST_FRZ_BURST_NCHFRZ0_SHIFT                    4

/* DS_0 :: BURST_FRZ :: BURST_DDFSFRZ [03:03] */
#define BCHP_DS_0_BURST_FRZ_BURST_DDFSFRZ_MASK                     0x00000008
#define BCHP_DS_0_BURST_FRZ_BURST_DDFSFRZ_SHIFT                    3

/* DS_0 :: BURST_FRZ :: BURST_BDCFRZ [02:02] */
#define BCHP_DS_0_BURST_FRZ_BURST_BDCFRZ_MASK                      0x00000004
#define BCHP_DS_0_BURST_FRZ_BURST_BDCFRZ_SHIFT                     2

/* DS_0 :: BURST_FRZ :: BURST_AGFFRZ [01:01] */
#define BCHP_DS_0_BURST_FRZ_BURST_AGFFRZ_MASK                      0x00000002
#define BCHP_DS_0_BURST_FRZ_BURST_AGFFRZ_SHIFT                     1

/* DS_0 :: BURST_FRZ :: BURST_IFDCFRZ [00:00] */
#define BCHP_DS_0_BURST_FRZ_BURST_IFDCFRZ_MASK                     0x00000001
#define BCHP_DS_0_BURST_FRZ_BURST_IFDCFRZ_SHIFT                    0

/***************************************************************************
 *CLK - Clock Generation Control Register
 ***************************************************************************/
/* DS_0 :: CLK :: TPSEL [31:28] */
#define BCHP_DS_0_CLK_TPSEL_MASK                                   0xf0000000
#define BCHP_DS_0_CLK_TPSEL_SHIFT                                  28

/* DS_0 :: CLK :: SIGRST [27:27] */
#define BCHP_DS_0_CLK_SIGRST_MASK                                  0x08000000
#define BCHP_DS_0_CLK_SIGRST_SHIFT                                 27

/* DS_0 :: CLK :: SIGEN [26:26] */
#define BCHP_DS_0_CLK_SIGEN_MASK                                   0x04000000
#define BCHP_DS_0_CLK_SIGEN_SHIFT                                  26

/* DS_0 :: CLK :: PNRST [25:25] */
#define BCHP_DS_0_CLK_PNRST_MASK                                   0x02000000
#define BCHP_DS_0_CLK_PNRST_SHIFT                                  25

/* DS_0 :: CLK :: PNEN [24:24] */
#define BCHP_DS_0_CLK_PNEN_MASK                                    0x01000000
#define BCHP_DS_0_CLK_PNEN_SHIFT                                   24

/* DS_0 :: CLK :: reserved0 [23:23] */
#define BCHP_DS_0_CLK_reserved0_MASK                               0x00800000
#define BCHP_DS_0_CLK_reserved0_SHIFT                              23

/* DS_0 :: CLK :: TP_DECIM [22:21] */
#define BCHP_DS_0_CLK_TP_DECIM_MASK                                0x00600000
#define BCHP_DS_0_CLK_TP_DECIM_SHIFT                               21

/* DS_0 :: CLK :: reserved1 [20:20] */
#define BCHP_DS_0_CLK_reserved1_MASK                               0x00100000
#define BCHP_DS_0_CLK_reserved1_SHIFT                              20

/* DS_0 :: CLK :: TP_PHASE [19:17] */
#define BCHP_DS_0_CLK_TP_PHASE_MASK                                0x000e0000
#define BCHP_DS_0_CLK_TP_PHASE_SHIFT                               17

/* DS_0 :: CLK :: TP_FINE_PHASE [16:16] */
#define BCHP_DS_0_CLK_TP_FINE_PHASE_MASK                           0x00010000
#define BCHP_DS_0_CLK_TP_FINE_PHASE_SHIFT                          16

/* DS_0 :: CLK :: reserved2 [15:14] */
#define BCHP_DS_0_CLK_reserved2_MASK                               0x0000c000
#define BCHP_DS_0_CLK_reserved2_SHIFT                              14

/* DS_0 :: CLK :: CLK_F1B_ADC_INV [13:13] */
#define BCHP_DS_0_CLK_CLK_F1B_ADC_INV_MASK                         0x00002000
#define BCHP_DS_0_CLK_CLK_F1B_ADC_INV_SHIFT                        13

/* DS_0 :: CLK :: CLK_ADC_INV [12:12] */
#define BCHP_DS_0_CLK_CLK_ADC_INV_MASK                             0x00001000
#define BCHP_DS_0_CLK_CLK_ADC_INV_SHIFT                            12

/* DS_0 :: CLK :: CLK_ADC_EN [11:11] */
#define BCHP_DS_0_CLK_CLK_ADC_EN_MASK                              0x00000800
#define BCHP_DS_0_CLK_CLK_ADC_EN_SHIFT                             11

/* DS_0 :: CLK :: PSCKEN [10:10] */
#define BCHP_DS_0_CLK_PSCKEN_MASK                                  0x00000400
#define BCHP_DS_0_CLK_PSCKEN_SHIFT                                 10

/* DS_0 :: CLK :: CLK_F1B_ADC_EN [09:09] */
#define BCHP_DS_0_CLK_CLK_F1B_ADC_EN_MASK                          0x00000200
#define BCHP_DS_0_CLK_CLK_F1B_ADC_EN_SHIFT                         9

/* DS_0 :: CLK :: CLK_F1B_ADCb_SEL [08:08] */
#define BCHP_DS_0_CLK_CLK_F1B_ADCb_SEL_MASK                        0x00000100
#define BCHP_DS_0_CLK_CLK_F1B_ADCb_SEL_SHIFT                       8

/* DS_0 :: CLK :: reserved3 [07:03] */
#define BCHP_DS_0_CLK_reserved3_MASK                               0x000000f8
#define BCHP_DS_0_CLK_reserved3_SHIFT                              3

/* DS_0 :: CLK :: MU_PHASE [02:00] */
#define BCHP_DS_0_CLK_MU_PHASE_MASK                                0x00000007
#define BCHP_DS_0_CLK_MU_PHASE_SHIFT                               0

/***************************************************************************
 *NCOU - NCO Instantaneous Value (Upper)
 ***************************************************************************/
/* DS_0 :: NCOU :: reserved0 [31:30] */
#define BCHP_DS_0_NCOU_reserved0_MASK                              0xc0000000
#define BCHP_DS_0_NCOU_reserved0_SHIFT                             30

/* DS_0 :: NCOU :: NCOVALU [29:00] */
#define BCHP_DS_0_NCOU_NCOVALU_MASK                                0x3fffffff
#define BCHP_DS_0_NCOU_NCOVALU_SHIFT                               0

/***************************************************************************
 *NCOL - NCO Instantaneous Value (Lower)
 ***************************************************************************/
/* DS_0 :: NCOL :: NCOVALL [31:24] */
#define BCHP_DS_0_NCOL_NCOVALL_MASK                                0xff000000
#define BCHP_DS_0_NCOL_NCOVALL_SHIFT                               24

/* DS_0 :: NCOL :: reserved0 [23:00] */
#define BCHP_DS_0_NCOL_reserved0_MASK                              0x00ffffff
#define BCHP_DS_0_NCOL_reserved0_SHIFT                             0

/***************************************************************************
 *FECIN_NCON - FEC Clock Counter Numerator Value
 ***************************************************************************/
/* DS_0 :: FECIN_NCON :: reserved0 [31:25] */
#define BCHP_DS_0_FECIN_NCON_reserved0_MASK                        0xfe000000
#define BCHP_DS_0_FECIN_NCON_reserved0_SHIFT                       25

/* DS_0 :: FECIN_NCON :: FECCLKCNTN [24:08] */
#define BCHP_DS_0_FECIN_NCON_FECCLKCNTN_MASK                       0x01ffff00
#define BCHP_DS_0_FECIN_NCON_FECCLKCNTN_SHIFT                      8

/* DS_0 :: FECIN_NCON :: reserved1 [07:00] */
#define BCHP_DS_0_FECIN_NCON_reserved1_MASK                        0x000000ff
#define BCHP_DS_0_FECIN_NCON_reserved1_SHIFT                       0

/***************************************************************************
 *FECIN_NCODL - FEC Clock Counter Delta Value
 ***************************************************************************/
/* DS_0 :: FECIN_NCODL :: reserved0 [31:25] */
#define BCHP_DS_0_FECIN_NCODL_reserved0_MASK                       0xfe000000
#define BCHP_DS_0_FECIN_NCODL_reserved0_SHIFT                      25

/* DS_0 :: FECIN_NCODL :: FECCLKCNTD [24:08] */
#define BCHP_DS_0_FECIN_NCODL_FECCLKCNTD_MASK                      0x01ffff00
#define BCHP_DS_0_FECIN_NCODL_FECCLKCNTD_SHIFT                     8

/* DS_0 :: FECIN_NCODL :: reserved1 [07:00] */
#define BCHP_DS_0_FECIN_NCODL_reserved1_MASK                       0x000000ff
#define BCHP_DS_0_FECIN_NCODL_reserved1_SHIFT                      0

/***************************************************************************
 *FECOUT_NCON - OI PLL Clock Rate Numerator
 ***************************************************************************/
/* DS_0 :: FECOUT_NCON :: reserved0 [31:24] */
#define BCHP_DS_0_FECOUT_NCON_reserved0_MASK                       0xff000000
#define BCHP_DS_0_FECOUT_NCON_reserved0_SHIFT                      24

/* DS_0 :: FECOUT_NCON :: FECOUT_NCON [23:00] */
#define BCHP_DS_0_FECOUT_NCON_FECOUT_NCON_MASK                     0x00ffffff
#define BCHP_DS_0_FECOUT_NCON_FECOUT_NCON_SHIFT                    0

/***************************************************************************
 *FECOUT_NCODL - OI PLL Clock Rate Delta
 ***************************************************************************/
/* DS_0 :: FECOUT_NCODL :: reserved0 [31:24] */
#define BCHP_DS_0_FECOUT_NCODL_reserved0_MASK                      0xff000000
#define BCHP_DS_0_FECOUT_NCODL_reserved0_SHIFT                     24

/* DS_0 :: FECOUT_NCODL :: FECOUT_NCODL [23:00] */
#define BCHP_DS_0_FECOUT_NCODL_FECOUT_NCODL_MASK                   0x00ffffff
#define BCHP_DS_0_FECOUT_NCODL_FECOUT_NCODL_SHIFT                  0

/***************************************************************************
 *US_FCW_DWELL - Upstream Frequency Control Word Dwell-count register
 ***************************************************************************/
/* DS_0 :: US_FCW_DWELL :: reserved0 [31:12] */
#define BCHP_DS_0_US_FCW_DWELL_reserved0_MASK                      0xfffff000
#define BCHP_DS_0_US_FCW_DWELL_reserved0_SHIFT                     12

/* DS_0 :: US_FCW_DWELL :: US_FCW_DWELL_VAL [11:00] */
#define BCHP_DS_0_US_FCW_DWELL_US_FCW_DWELL_VAL_MASK               0x00000fff
#define BCHP_DS_0_US_FCW_DWELL_US_FCW_DWELL_VAL_SHIFT              0

/***************************************************************************
 *SGCG - Clockgen Signature Analyzer
 ***************************************************************************/
/* DS_0 :: SGCG :: SIGAVAL [31:00] */
#define BCHP_DS_0_SGCG_SIGAVAL_MASK                                0xffffffff
#define BCHP_DS_0_SGCG_SIGAVAL_SHIFT                               0

/***************************************************************************
 *ICB_CTL - Internal Configuration Bus Control and Status
 ***************************************************************************/
/* DS_0 :: ICB_CTL :: reserved_for_eco0 [31:04] */
#define BCHP_DS_0_ICB_CTL_reserved_for_eco0_MASK                   0xfffffff0
#define BCHP_DS_0_ICB_CTL_reserved_for_eco0_SHIFT                  4

/* DS_0 :: ICB_CTL :: ICB_TIMEOUT [03:01] */
#define BCHP_DS_0_ICB_CTL_ICB_TIMEOUT_MASK                         0x0000000e
#define BCHP_DS_0_ICB_CTL_ICB_TIMEOUT_SHIFT                        1

/* DS_0 :: ICB_CTL :: BUS_ERR_EN [00:00] */
#define BCHP_DS_0_ICB_CTL_BUS_ERR_EN_MASK                          0x00000001
#define BCHP_DS_0_ICB_CTL_BUS_ERR_EN_SHIFT                         0

/***************************************************************************
 *MBOX_CSR_P - Mail Box Command and Status for processor
 ***************************************************************************/
/* DS_0 :: MBOX_CSR_P :: DONE [31:31] */
#define BCHP_DS_0_MBOX_CSR_P_DONE_MASK                             0x80000000
#define BCHP_DS_0_MBOX_CSR_P_DONE_SHIFT                            31

/* DS_0 :: MBOX_CSR_P :: A_ERR [30:30] */
#define BCHP_DS_0_MBOX_CSR_P_A_ERR_MASK                            0x40000000
#define BCHP_DS_0_MBOX_CSR_P_A_ERR_SHIFT                           30

/* DS_0 :: MBOX_CSR_P :: T_ERR [29:29] */
#define BCHP_DS_0_MBOX_CSR_P_T_ERR_MASK                            0x20000000
#define BCHP_DS_0_MBOX_CSR_P_T_ERR_SHIFT                           29

/* DS_0 :: MBOX_CSR_P :: BUSY [28:28] */
#define BCHP_DS_0_MBOX_CSR_P_BUSY_MASK                             0x10000000
#define BCHP_DS_0_MBOX_CSR_P_BUSY_SHIFT                            28

/* DS_0 :: MBOX_CSR_P :: reserved0 [27:16] */
#define BCHP_DS_0_MBOX_CSR_P_reserved0_MASK                        0x0fff0000
#define BCHP_DS_0_MBOX_CSR_P_reserved0_SHIFT                       16

/* DS_0 :: MBOX_CSR_P :: MBOX_A_15_2 [15:02] */
#define BCHP_DS_0_MBOX_CSR_P_MBOX_A_15_2_MASK                      0x0000fffc
#define BCHP_DS_0_MBOX_CSR_P_MBOX_A_15_2_SHIFT                     2

/* DS_0 :: MBOX_CSR_P :: reserved1 [01:01] */
#define BCHP_DS_0_MBOX_CSR_P_reserved1_MASK                        0x00000002
#define BCHP_DS_0_MBOX_CSR_P_reserved1_SHIFT                       1

/* DS_0 :: MBOX_CSR_P :: MBOX_W [00:00] */
#define BCHP_DS_0_MBOX_CSR_P_MBOX_W_MASK                           0x00000001
#define BCHP_DS_0_MBOX_CSR_P_MBOX_W_SHIFT                          0

/***************************************************************************
 *MBOX_DATA_P - Mail Box Data for processor
 ***************************************************************************/
/* DS_0 :: MBOX_DATA_P :: MBOX_DATA [31:00] */
#define BCHP_DS_0_MBOX_DATA_P_MBOX_DATA_MASK                       0xffffffff
#define BCHP_DS_0_MBOX_DATA_P_MBOX_DATA_SHIFT                      0

/***************************************************************************
 *HI_TST - Test configuration for down steam core's bus interface
 ***************************************************************************/
/* DS_0 :: HI_TST :: TP_SEL [31:27] */
#define BCHP_DS_0_HI_TST_TP_SEL_MASK                               0xf8000000
#define BCHP_DS_0_HI_TST_TP_SEL_SHIFT                              27

/* DS_0 :: HI_TST :: reserved_for_eco0 [26:02] */
#define BCHP_DS_0_HI_TST_reserved_for_eco0_MASK                    0x07fffffc
#define BCHP_DS_0_HI_TST_reserved_for_eco0_SHIFT                   2

/* DS_0 :: HI_TST :: HOLDOFF_MBOX_XFRS [01:01] */
#define BCHP_DS_0_HI_TST_HOLDOFF_MBOX_XFRS_MASK                    0x00000002
#define BCHP_DS_0_HI_TST_HOLDOFF_MBOX_XFRS_SHIFT                   1

/* DS_0 :: HI_TST :: reserved_for_eco1 [00:00] */
#define BCHP_DS_0_HI_TST_reserved_for_eco1_MASK                    0x00000001
#define BCHP_DS_0_HI_TST_reserved_for_eco1_SHIFT                   0

/***************************************************************************
 *MBOX_CSR_S - Mail Box Command and Status for serial test interface.
 ***************************************************************************/
/* DS_0 :: MBOX_CSR_S :: DONE [31:31] */
#define BCHP_DS_0_MBOX_CSR_S_DONE_MASK                             0x80000000
#define BCHP_DS_0_MBOX_CSR_S_DONE_SHIFT                            31

/* DS_0 :: MBOX_CSR_S :: A_ERR [30:30] */
#define BCHP_DS_0_MBOX_CSR_S_A_ERR_MASK                            0x40000000
#define BCHP_DS_0_MBOX_CSR_S_A_ERR_SHIFT                           30

/* DS_0 :: MBOX_CSR_S :: T_ERR [29:29] */
#define BCHP_DS_0_MBOX_CSR_S_T_ERR_MASK                            0x20000000
#define BCHP_DS_0_MBOX_CSR_S_T_ERR_SHIFT                           29

/* DS_0 :: MBOX_CSR_S :: BUSY [28:28] */
#define BCHP_DS_0_MBOX_CSR_S_BUSY_MASK                             0x10000000
#define BCHP_DS_0_MBOX_CSR_S_BUSY_SHIFT                            28

/* DS_0 :: MBOX_CSR_S :: reserved0 [27:16] */
#define BCHP_DS_0_MBOX_CSR_S_reserved0_MASK                        0x0fff0000
#define BCHP_DS_0_MBOX_CSR_S_reserved0_SHIFT                       16

/* DS_0 :: MBOX_CSR_S :: MBOX_A_15_2 [15:02] */
#define BCHP_DS_0_MBOX_CSR_S_MBOX_A_15_2_MASK                      0x0000fffc
#define BCHP_DS_0_MBOX_CSR_S_MBOX_A_15_2_SHIFT                     2

/* DS_0 :: MBOX_CSR_S :: reserved1 [01:01] */
#define BCHP_DS_0_MBOX_CSR_S_reserved1_MASK                        0x00000002
#define BCHP_DS_0_MBOX_CSR_S_reserved1_SHIFT                       1

/* DS_0 :: MBOX_CSR_S :: MBOX_W [00:00] */
#define BCHP_DS_0_MBOX_CSR_S_MBOX_W_MASK                           0x00000001
#define BCHP_DS_0_MBOX_CSR_S_MBOX_W_SHIFT                          0

/***************************************************************************
 *MBOX_DATA_S - Mail Box Data for serial test interface
 ***************************************************************************/
/* DS_0 :: MBOX_DATA_S :: MBOX_DATA [31:00] */
#define BCHP_DS_0_MBOX_DATA_S_MBOX_DATA_MASK                       0xffffffff
#define BCHP_DS_0_MBOX_DATA_S_MBOX_DATA_SHIFT                      0

/***************************************************************************
 *FE - Digital Front End Control Register
 ***************************************************************************/
/* DS_0 :: FE :: reserved0 [31:31] */
#define BCHP_DS_0_FE_reserved0_MASK                                0x80000000
#define BCHP_DS_0_FE_reserved0_SHIFT                               31

/* DS_0 :: FE :: TPOUT_SEL [30:27] */
#define BCHP_DS_0_FE_TPOUT_SEL_MASK                                0x78000000
#define BCHP_DS_0_FE_TPOUT_SEL_SHIFT                               27

/* DS_0 :: FE :: reserved1 [26:26] */
#define BCHP_DS_0_FE_reserved1_MASK                                0x04000000
#define BCHP_DS_0_FE_reserved1_SHIFT                               26

/* DS_0 :: FE :: MIXMODE_IR [25:24] */
#define BCHP_DS_0_FE_MIXMODE_IR_MASK                               0x03000000
#define BCHP_DS_0_FE_MIXMODE_IR_SHIFT                              24

/* DS_0 :: FE :: skip_1clock_ir_IR [23:23] */
#define BCHP_DS_0_FE_skip_1clock_ir_IR_MASK                        0x00800000
#define BCHP_DS_0_FE_skip_1clock_ir_IR_SHIFT                       23

/* DS_0 :: FE :: skip_1clock_ir [22:22] */
#define BCHP_DS_0_FE_skip_1clock_ir_MASK                           0x00400000
#define BCHP_DS_0_FE_skip_1clock_ir_SHIFT                          22

/* DS_0 :: FE :: bypmix_ir [21:21] */
#define BCHP_DS_0_FE_bypmix_ir_MASK                                0x00200000
#define BCHP_DS_0_FE_bypmix_ir_SHIFT                               21

/* DS_0 :: FE :: inpsel_ir [20:20] */
#define BCHP_DS_0_FE_inpsel_ir_MASK                                0x00100000
#define BCHP_DS_0_FE_inpsel_ir_SHIFT                               20

/* DS_0 :: FE :: IR_EN [19:19] */
#define BCHP_DS_0_FE_IR_EN_MASK                                    0x00080000
#define BCHP_DS_0_FE_IR_EN_SHIFT                                   19

/* DS_0 :: FE :: reserved2 [18:14] */
#define BCHP_DS_0_FE_reserved2_MASK                                0x0007c000
#define BCHP_DS_0_FE_reserved2_SHIFT                               14

/* DS_0 :: FE :: EN_INTP [13:13] */
#define BCHP_DS_0_FE_EN_INTP_MASK                                  0x00002000
#define BCHP_DS_0_FE_EN_INTP_SHIFT                                 13

/* DS_0 :: FE :: BYPHA [12:12] */
#define BCHP_DS_0_FE_BYPHA_MASK                                    0x00001000
#define BCHP_DS_0_FE_BYPHA_SHIFT                                   12

/* DS_0 :: FE :: BYPHB [11:11] */
#define BCHP_DS_0_FE_BYPHB_MASK                                    0x00000800
#define BCHP_DS_0_FE_BYPHB_SHIFT                                   11

/* DS_0 :: FE :: BYPHC [10:10] */
#define BCHP_DS_0_FE_BYPHC_MASK                                    0x00000400
#define BCHP_DS_0_FE_BYPHC_SHIFT                                   10

/* DS_0 :: FE :: reserved_for_eco3 [09:08] */
#define BCHP_DS_0_FE_reserved_for_eco3_MASK                        0x00000300
#define BCHP_DS_0_FE_reserved_for_eco3_SHIFT                       8

/* DS_0 :: FE :: SIGRST [07:07] */
#define BCHP_DS_0_FE_SIGRST_MASK                                   0x00000080
#define BCHP_DS_0_FE_SIGRST_SHIFT                                  7

/* DS_0 :: FE :: SIGEN [06:06] */
#define BCHP_DS_0_FE_SIGEN_MASK                                    0x00000040
#define BCHP_DS_0_FE_SIGEN_SHIFT                                   6

/* DS_0 :: FE :: reserved_for_eco4 [05:00] */
#define BCHP_DS_0_FE_reserved_for_eco4_MASK                        0x0000003f
#define BCHP_DS_0_FE_reserved_for_eco4_SHIFT                       0

/***************************************************************************
 *SGFE - Front end Signature Analyzer
 ***************************************************************************/
/* DS_0 :: SGFE :: SIGAVAL [31:00] */
#define BCHP_DS_0_SGFE_SIGAVAL_MASK                                0xffffffff
#define BCHP_DS_0_SGFE_SIGAVAL_SHIFT                               0

/***************************************************************************
 *BR - Baud Receiver Control Register
 ***************************************************************************/
/* DS_0 :: BR :: reserved0 [31:29] */
#define BCHP_DS_0_BR_reserved0_MASK                                0xe0000000
#define BCHP_DS_0_BR_reserved0_SHIFT                               29

/* DS_0 :: BR :: TPIN [28:28] */
#define BCHP_DS_0_BR_TPIN_MASK                                     0x10000000
#define BCHP_DS_0_BR_TPIN_SHIFT                                    28

/* DS_0 :: BR :: SIGRST [27:27] */
#define BCHP_DS_0_BR_SIGRST_MASK                                   0x08000000
#define BCHP_DS_0_BR_SIGRST_SHIFT                                  27

/* DS_0 :: BR :: SIGEN [26:26] */
#define BCHP_DS_0_BR_SIGEN_MASK                                    0x04000000
#define BCHP_DS_0_BR_SIGEN_SHIFT                                   26

/* DS_0 :: BR :: PNRST [25:25] */
#define BCHP_DS_0_BR_PNRST_MASK                                    0x02000000
#define BCHP_DS_0_BR_PNRST_SHIFT                                   25

/* DS_0 :: BR :: PNEN [24:24] */
#define BCHP_DS_0_BR_PNEN_MASK                                     0x01000000
#define BCHP_DS_0_BR_PNEN_SHIFT                                    24

/* DS_0 :: BR :: TPOUT_SEL [23:20] */
#define BCHP_DS_0_BR_TPOUT_SEL_MASK                                0x00f00000
#define BCHP_DS_0_BR_TPOUT_SEL_SHIFT                               20

/* DS_0 :: BR :: BETA [19:16] */
#define BCHP_DS_0_BR_BETA_MASK                                     0x000f0000
#define BCHP_DS_0_BR_BETA_SHIFT                                    16

/* DS_0 :: BR :: reserved1 [15:12] */
#define BCHP_DS_0_BR_reserved1_MASK                                0x0000f000
#define BCHP_DS_0_BR_reserved1_SHIFT                               12

/* DS_0 :: BR :: PFBYP [11:11] */
#define BCHP_DS_0_BR_PFBYP_MASK                                    0x00000800
#define BCHP_DS_0_BR_PFBYP_SHIFT                                   11

/* DS_0 :: BR :: NYQBYP [10:10] */
#define BCHP_DS_0_BR_NYQBYP_MASK                                   0x00000400
#define BCHP_DS_0_BR_NYQBYP_SHIFT                                  10

/* DS_0 :: BR :: ALPHA [09:08] */
#define BCHP_DS_0_BR_ALPHA_MASK                                    0x00000300
#define BCHP_DS_0_BR_ALPHA_SHIFT                                   8

/* DS_0 :: BR :: reserved2 [07:07] */
#define BCHP_DS_0_BR_reserved2_MASK                                0x00000080
#define BCHP_DS_0_BR_reserved2_SHIFT                               7

/* DS_0 :: BR :: RFIBYP [06:06] */
#define BCHP_DS_0_BR_RFIBYP_MASK                                   0x00000040
#define BCHP_DS_0_BR_RFIBYP_SHIFT                                  6

/* DS_0 :: BR :: reserved3 [05:05] */
#define BCHP_DS_0_BR_reserved3_MASK                                0x00000020
#define BCHP_DS_0_BR_reserved3_SHIFT                               5

/* DS_0 :: BR :: CPINTADD [04:04] */
#define BCHP_DS_0_BR_CPINTADD_MASK                                 0x00000010
#define BCHP_DS_0_BR_CPINTADD_SHIFT                                4

/* DS_0 :: BR :: FSTDCO [03:03] */
#define BCHP_DS_0_BR_FSTDCO_MASK                                   0x00000008
#define BCHP_DS_0_BR_FSTDCO_SHIFT                                  3

/* DS_0 :: BR :: reserved4 [02:02] */
#define BCHP_DS_0_BR_reserved4_MASK                                0x00000004
#define BCHP_DS_0_BR_reserved4_SHIFT                               2

/* DS_0 :: BR :: BDCBYP [01:01] */
#define BCHP_DS_0_BR_BDCBYP_MASK                                   0x00000002
#define BCHP_DS_0_BR_BDCBYP_SHIFT                                  1

/* DS_0 :: BR :: BDCRST [00:00] */
#define BCHP_DS_0_BR_BDCRST_MASK                                   0x00000001
#define BCHP_DS_0_BR_BDCRST_SHIFT                                  0

/***************************************************************************
 *BBDCI - Baseband DC Canceller Integrator Value
 ***************************************************************************/
/* DS_0 :: BBDCI :: BBDCIVAL [31:16] */
#define BCHP_DS_0_BBDCI_BBDCIVAL_MASK                              0xffff0000
#define BCHP_DS_0_BBDCI_BBDCIVAL_SHIFT                             16

/* DS_0 :: BBDCI :: BBDCQVAL [15:00] */
#define BCHP_DS_0_BBDCI_BBDCQVAL_MASK                              0x0000ffff
#define BCHP_DS_0_BBDCI_BBDCQVAL_SHIFT                             0

/***************************************************************************
 *NCH1 - Notch Filter Control Register 1
 ***************************************************************************/
/* DS_0 :: NCH1 :: reserved0 [31:03] */
#define BCHP_DS_0_NCH1_reserved0_MASK                              0xfffffff8
#define BCHP_DS_0_NCH1_reserved0_SHIFT                             3

/* DS_0 :: NCH1 :: DDFSRST [02:02] */
#define BCHP_DS_0_NCH1_DDFSRST_MASK                                0x00000004
#define BCHP_DS_0_NCH1_DDFSRST_SHIFT                               2

/* DS_0 :: NCH1 :: NCHBYP [01:01] */
#define BCHP_DS_0_NCH1_NCHBYP_MASK                                 0x00000002
#define BCHP_DS_0_NCH1_NCHBYP_SHIFT                                1

/* DS_0 :: NCH1 :: NCHRST [00:00] */
#define BCHP_DS_0_NCH1_NCHRST_MASK                                 0x00000001
#define BCHP_DS_0_NCH1_NCHRST_SHIFT                                0

/***************************************************************************
 *NCH2 - Notch Filter Control Register 2 (Notch 0)
 ***************************************************************************/
/* DS_0 :: NCH2 :: reserved0 [31:28] */
#define BCHP_DS_0_NCH2_reserved0_MASK                              0xf0000000
#define BCHP_DS_0_NCH2_reserved0_SHIFT                             28

/* DS_0 :: NCH2 :: NCH0DP [27:24] */
#define BCHP_DS_0_NCH2_NCH0DP_MASK                                 0x0f000000
#define BCHP_DS_0_NCH2_NCH0DP_SHIFT                                24

/* DS_0 :: NCH2 :: NCH0BW [23:20] */
#define BCHP_DS_0_NCH2_NCH0BW_MASK                                 0x00f00000
#define BCHP_DS_0_NCH2_NCH0BW_SHIFT                                20

/* DS_0 :: NCH2 :: NCH0FCW [19:00] */
#define BCHP_DS_0_NCH2_NCH0FCW_MASK                                0x000fffff
#define BCHP_DS_0_NCH2_NCH0FCW_SHIFT                               0

/***************************************************************************
 *NCH3 - Notch Filter Control Register 3 (Notch 1)
 ***************************************************************************/
/* DS_0 :: NCH3 :: reserved0 [31:28] */
#define BCHP_DS_0_NCH3_reserved0_MASK                              0xf0000000
#define BCHP_DS_0_NCH3_reserved0_SHIFT                             28

/* DS_0 :: NCH3 :: NCH1DP [27:24] */
#define BCHP_DS_0_NCH3_NCH1DP_MASK                                 0x0f000000
#define BCHP_DS_0_NCH3_NCH1DP_SHIFT                                24

/* DS_0 :: NCH3 :: NCH1BW [23:20] */
#define BCHP_DS_0_NCH3_NCH1BW_MASK                                 0x00f00000
#define BCHP_DS_0_NCH3_NCH1BW_SHIFT                                20

/* DS_0 :: NCH3 :: NCH1FCW [19:00] */
#define BCHP_DS_0_NCH3_NCH1FCW_MASK                                0x000fffff
#define BCHP_DS_0_NCH3_NCH1FCW_SHIFT                               0

/***************************************************************************
 *NCH4 - Notch Filter Control Register 4 (Notch 2)
 ***************************************************************************/
/* DS_0 :: NCH4 :: reserved0 [31:28] */
#define BCHP_DS_0_NCH4_reserved0_MASK                              0xf0000000
#define BCHP_DS_0_NCH4_reserved0_SHIFT                             28

/* DS_0 :: NCH4 :: NCH2DP [27:24] */
#define BCHP_DS_0_NCH4_NCH2DP_MASK                                 0x0f000000
#define BCHP_DS_0_NCH4_NCH2DP_SHIFT                                24

/* DS_0 :: NCH4 :: NCH2BW [23:20] */
#define BCHP_DS_0_NCH4_NCH2BW_MASK                                 0x00f00000
#define BCHP_DS_0_NCH4_NCH2BW_SHIFT                                20

/* DS_0 :: NCH4 :: NCH2FCW [19:00] */
#define BCHP_DS_0_NCH4_NCH2FCW_MASK                                0x000fffff
#define BCHP_DS_0_NCH4_NCH2FCW_SHIFT                               0

/***************************************************************************
 *NCH5 - Notch Filter Control Register 5
 ***************************************************************************/
/* DS_0 :: NCH5 :: reserved0 [31:20] */
#define BCHP_DS_0_NCH5_reserved0_MASK                              0xfff00000
#define BCHP_DS_0_NCH5_reserved0_SHIFT                             20

/* DS_0 :: NCH5 :: NCHUPFCW [19:00] */
#define BCHP_DS_0_NCH5_NCHUPFCW_MASK                               0x000fffff
#define BCHP_DS_0_NCH5_NCHUPFCW_SHIFT                              0

/***************************************************************************
 *NCH0I - Notch 0 Integrator Value
 ***************************************************************************/
/* DS_0 :: NCH0I :: NCH0IVAL [31:16] */
#define BCHP_DS_0_NCH0I_NCH0IVAL_MASK                              0xffff0000
#define BCHP_DS_0_NCH0I_NCH0IVAL_SHIFT                             16

/* DS_0 :: NCH0I :: NCH0QVAL [15:00] */
#define BCHP_DS_0_NCH0I_NCH0QVAL_MASK                              0x0000ffff
#define BCHP_DS_0_NCH0I_NCH0QVAL_SHIFT                             0

/***************************************************************************
 *NCH1I - Notch 1 Integrator Value
 ***************************************************************************/
/* DS_0 :: NCH1I :: NCH1IVAL [31:16] */
#define BCHP_DS_0_NCH1I_NCH1IVAL_MASK                              0xffff0000
#define BCHP_DS_0_NCH1I_NCH1IVAL_SHIFT                             16

/* DS_0 :: NCH1I :: NCH1QVAL [15:00] */
#define BCHP_DS_0_NCH1I_NCH1QVAL_MASK                              0x0000ffff
#define BCHP_DS_0_NCH1I_NCH1QVAL_SHIFT                             0

/***************************************************************************
 *NCH2I - Notch 2 Integrator Value
 ***************************************************************************/
/* DS_0 :: NCH2I :: NCH2IVAL [31:16] */
#define BCHP_DS_0_NCH2I_NCH2IVAL_MASK                              0xffff0000
#define BCHP_DS_0_NCH2I_NCH2IVAL_SHIFT                             16

/* DS_0 :: NCH2I :: NCH2QVAL [15:00] */
#define BCHP_DS_0_NCH2I_NCH2QVAL_MASK                              0x0000ffff
#define BCHP_DS_0_NCH2I_NCH2QVAL_SHIFT                             0

/***************************************************************************
 *NSWP1 - Notch Filter Sweep Control Register 1
 ***************************************************************************/
/* DS_0 :: NSWP1 :: SCNERR [31:31] */
#define BCHP_DS_0_NSWP1_SCNERR_MASK                                0x80000000
#define BCHP_DS_0_NSWP1_SCNERR_SHIFT                               31

/* DS_0 :: NSWP1 :: FIRST [30:30] */
#define BCHP_DS_0_NSWP1_FIRST_MASK                                 0x40000000
#define BCHP_DS_0_NSWP1_FIRST_SHIFT                                30

/* DS_0 :: NSWP1 :: PEAK [29:29] */
#define BCHP_DS_0_NSWP1_PEAK_MASK                                  0x20000000
#define BCHP_DS_0_NSWP1_PEAK_SHIFT                                 29

/* DS_0 :: NSWP1 :: PWR_TH [28:28] */
#define BCHP_DS_0_NSWP1_PWR_TH_MASK                                0x10000000
#define BCHP_DS_0_NSWP1_PWR_TH_SHIFT                               28

/* DS_0 :: NSWP1 :: OFF_OV [27:27] */
#define BCHP_DS_0_NSWP1_OFF_OV_MASK                                0x08000000
#define BCHP_DS_0_NSWP1_OFF_OV_SHIFT                               27

/* DS_0 :: NSWP1 :: DNM_OV [26:26] */
#define BCHP_DS_0_NSWP1_DNM_OV_MASK                                0x04000000
#define BCHP_DS_0_NSWP1_DNM_OV_SHIFT                               26

/* DS_0 :: NSWP1 :: PWR_OV [25:25] */
#define BCHP_DS_0_NSWP1_PWR_OV_MASK                                0x02000000
#define BCHP_DS_0_NSWP1_PWR_OV_SHIFT                               25

/* DS_0 :: NSWP1 :: BUSY [24:24] */
#define BCHP_DS_0_NSWP1_BUSY_MASK                                  0x01000000
#define BCHP_DS_0_NSWP1_BUSY_SHIFT                                 24

/* DS_0 :: NSWP1 :: reserved0 [23:14] */
#define BCHP_DS_0_NSWP1_reserved0_MASK                             0x00ffc000
#define BCHP_DS_0_NSWP1_reserved0_SHIFT                            14

/* DS_0 :: NSWP1 :: SWPLFT [13:13] */
#define BCHP_DS_0_NSWP1_SWPLFT_MASK                                0x00002000
#define BCHP_DS_0_NSWP1_SWPLFT_SHIFT                               13

/* DS_0 :: NSWP1 :: SWPONE [12:12] */
#define BCHP_DS_0_NSWP1_SWPONE_MASK                                0x00001000
#define BCHP_DS_0_NSWP1_SWPONE_SHIFT                               12

/* DS_0 :: NSWP1 :: RSTCTL [11:08] */
#define BCHP_DS_0_NSWP1_RSTCTL_MASK                                0x00000f00
#define BCHP_DS_0_NSWP1_RSTCTL_SHIFT                               8

/* DS_0 :: NSWP1 :: CENTRD [07:07] */
#define BCHP_DS_0_NSWP1_CENTRD_MASK                                0x00000080
#define BCHP_DS_0_NSWP1_CENTRD_SHIFT                               7

/* DS_0 :: NSWP1 :: ENHYST [06:06] */
#define BCHP_DS_0_NSWP1_ENHYST_MASK                                0x00000040
#define BCHP_DS_0_NSWP1_ENHYST_SHIFT                               6

/* DS_0 :: NSWP1 :: ENTHR [05:05] */
#define BCHP_DS_0_NSWP1_ENTHR_MASK                                 0x00000020
#define BCHP_DS_0_NSWP1_ENTHR_SHIFT                                5

/* DS_0 :: NSWP1 :: AUTOMODE [04:03] */
#define BCHP_DS_0_NSWP1_AUTOMODE_MASK                              0x00000018
#define BCHP_DS_0_NSWP1_AUTOMODE_SHIFT                             3

/* DS_0 :: NSWP1 :: START [02:02] */
#define BCHP_DS_0_NSWP1_START_MASK                                 0x00000004
#define BCHP_DS_0_NSWP1_START_SHIFT                                2

/* DS_0 :: NSWP1 :: NSWPBYP [01:01] */
#define BCHP_DS_0_NSWP1_NSWPBYP_MASK                               0x00000002
#define BCHP_DS_0_NSWP1_NSWPBYP_SHIFT                              1

/* DS_0 :: NSWP1 :: NSWPRST [00:00] */
#define BCHP_DS_0_NSWP1_NSWPRST_MASK                               0x00000001
#define BCHP_DS_0_NSWP1_NSWPRST_SHIFT                              0

/***************************************************************************
 *NSWP2 - Notch Filter Sweep Control Register 2
 ***************************************************************************/
/* DS_0 :: NSWP2 :: DWELL [31:20] */
#define BCHP_DS_0_NSWP2_DWELL_MASK                                 0xfff00000
#define BCHP_DS_0_NSWP2_DWELL_SHIFT                                20

/* DS_0 :: NSWP2 :: STEPSIZE [19:10] */
#define BCHP_DS_0_NSWP2_STEPSIZE_MASK                              0x000ffc00
#define BCHP_DS_0_NSWP2_STEPSIZE_SHIFT                             10

/* DS_0 :: NSWP2 :: NUMSTEPS [09:00] */
#define BCHP_DS_0_NSWP2_NUMSTEPS_MASK                              0x000003ff
#define BCHP_DS_0_NSWP2_NUMSTEPS_SHIFT                             0

/***************************************************************************
 *NSWP3 - Notch Filter Sweep Control Register 3
 ***************************************************************************/
/* DS_0 :: NSWP3 :: THRESHOLD [31:08] */
#define BCHP_DS_0_NSWP3_THRESHOLD_MASK                             0xffffff00
#define BCHP_DS_0_NSWP3_THRESHOLD_SHIFT                            8

/* DS_0 :: NSWP3 :: NOTCHWIDTH [07:04] */
#define BCHP_DS_0_NSWP3_NOTCHWIDTH_MASK                            0x000000f0
#define BCHP_DS_0_NSWP3_NOTCHWIDTH_SHIFT                           4

/* DS_0 :: NSWP3 :: NOTCHENABLE [03:01] */
#define BCHP_DS_0_NSWP3_NOTCHENABLE_MASK                           0x0000000e
#define BCHP_DS_0_NSWP3_NOTCHENABLE_SHIFT                          1

/* DS_0 :: NSWP3 :: reserved0 [00:00] */
#define BCHP_DS_0_NSWP3_reserved0_MASK                             0x00000001
#define BCHP_DS_0_NSWP3_reserved0_SHIFT                            0

/***************************************************************************
 *NSWP0I - Notch Filter Sweep Status Register 0
 ***************************************************************************/
/* DS_0 :: NSWP0I :: NOTCH_PWR [31:10] */
#define BCHP_DS_0_NSWP0I_NOTCH_PWR_MASK                            0xfffffc00
#define BCHP_DS_0_NSWP0I_NOTCH_PWR_SHIFT                           10

/* DS_0 :: NSWP0I :: BUSY [09:09] */
#define BCHP_DS_0_NSWP0I_BUSY_MASK                                 0x00000200
#define BCHP_DS_0_NSWP0I_BUSY_SHIFT                                9

/* DS_0 :: NSWP0I :: DWELL_CNT_ZRO [08:08] */
#define BCHP_DS_0_NSWP0I_DWELL_CNT_ZRO_MASK                        0x00000100
#define BCHP_DS_0_NSWP0I_DWELL_CNT_ZRO_SHIFT                       8

/* DS_0 :: NSWP0I :: STEP_CNT [07:00] */
#define BCHP_DS_0_NSWP0I_STEP_CNT_MASK                             0x000000ff
#define BCHP_DS_0_NSWP0I_STEP_CNT_SHIFT                            0

/***************************************************************************
 *NSWP1I - Notch Filter Sweep Status Register 1
 ***************************************************************************/
/* DS_0 :: NSWP1I :: PEAK_PWR [31:10] */
#define BCHP_DS_0_NSWP1I_PEAK_PWR_MASK                             0xfffffc00
#define BCHP_DS_0_NSWP1I_PEAK_PWR_SHIFT                            10

/* DS_0 :: NSWP1I :: reserved0 [09:00] */
#define BCHP_DS_0_NSWP1I_reserved0_MASK                            0x000003ff
#define BCHP_DS_0_NSWP1I_reserved0_SHIFT                           0

/***************************************************************************
 *NSWP2I - Notch Filter Sweep Status Register 2
 ***************************************************************************/
/* DS_0 :: NSWP2I :: DENOM_ACCUM [31:00] */
#define BCHP_DS_0_NSWP2I_DENOM_ACCUM_MASK                          0xffffffff
#define BCHP_DS_0_NSWP2I_DENOM_ACCUM_SHIFT                         0

/***************************************************************************
 *NSWP3I - Notch Filter Sweep Status Register 3
 ***************************************************************************/
/* DS_0 :: NSWP3I :: NUMER_ACCUM [31:00] */
#define BCHP_DS_0_NSWP3I_NUMER_ACCUM_MASK                          0xffffffff
#define BCHP_DS_0_NSWP3I_NUMER_ACCUM_SHIFT                         0

/***************************************************************************
 *NSWP4I - Notch Filter Sweep Status Register 4
 ***************************************************************************/
/* DS_0 :: NSWP4I :: reserved0 [31:20] */
#define BCHP_DS_0_NSWP4I_reserved0_MASK                            0xfff00000
#define BCHP_DS_0_NSWP4I_reserved0_SHIFT                           20

/* DS_0 :: NSWP4I :: FCW0 [19:00] */
#define BCHP_DS_0_NSWP4I_FCW0_MASK                                 0x000fffff
#define BCHP_DS_0_NSWP4I_FCW0_SHIFT                                0

/***************************************************************************
 *NSWP5I - Notch Filter Sweep Status Register 5
 ***************************************************************************/
/* DS_0 :: NSWP5I :: reserved0 [31:30] */
#define BCHP_DS_0_NSWP5I_reserved0_MASK                            0xc0000000
#define BCHP_DS_0_NSWP5I_reserved0_SHIFT                           30

/* DS_0 :: NSWP5I :: PEAK_PWR_OFFSET [29:16] */
#define BCHP_DS_0_NSWP5I_PEAK_PWR_OFFSET_MASK                      0x3fff0000
#define BCHP_DS_0_NSWP5I_PEAK_PWR_OFFSET_SHIFT                     16

/* DS_0 :: NSWP5I :: reserved1 [15:14] */
#define BCHP_DS_0_NSWP5I_reserved1_MASK                            0x0000c000
#define BCHP_DS_0_NSWP5I_reserved1_SHIFT                           14

/* DS_0 :: NSWP5I :: CENTROID_OFFSET [13:00] */
#define BCHP_DS_0_NSWP5I_CENTROID_OFFSET_MASK                      0x00003fff
#define BCHP_DS_0_NSWP5I_CENTROID_OFFSET_SHIFT                     0

/***************************************************************************
 *AGCB - Digital AGCB Control Register
 ***************************************************************************/
/* DS_0 :: AGCB :: AGCBTHRESH [31:16] */
#define BCHP_DS_0_AGCB_AGCBTHRESH_MASK                             0xffff0000
#define BCHP_DS_0_AGCB_AGCBTHRESH_SHIFT                            16

/* DS_0 :: AGCB :: reserved0 [15:13] */
#define BCHP_DS_0_AGCB_reserved0_MASK                              0x0000e000
#define BCHP_DS_0_AGCB_reserved0_SHIFT                             13

/* DS_0 :: AGCB :: AGCBBW [12:08] */
#define BCHP_DS_0_AGCB_AGCBBW_MASK                                 0x00001f00
#define BCHP_DS_0_AGCB_AGCBBW_SHIFT                                8

/* DS_0 :: AGCB :: reserved1 [07:01] */
#define BCHP_DS_0_AGCB_reserved1_MASK                              0x000000fe
#define BCHP_DS_0_AGCB_reserved1_SHIFT                             1

/* DS_0 :: AGCB :: AGCBRST [00:00] */
#define BCHP_DS_0_AGCB_AGCBRST_MASK                                0x00000001
#define BCHP_DS_0_AGCB_AGCBRST_SHIFT                               0

/***************************************************************************
 *AGCBI - Digital AGCB Integrator Value
 ***************************************************************************/
/* DS_0 :: AGCBI :: AGCBVAL [31:00] */
#define BCHP_DS_0_AGCBI_AGCBVAL_MASK                               0xffffffff
#define BCHP_DS_0_AGCBI_AGCBVAL_SHIFT                              0

/***************************************************************************
 *AGCBLI - Digital AGCB Leaky Integrator Value
 ***************************************************************************/
/* DS_0 :: AGCBLI :: reserved0 [31:16] */
#define BCHP_DS_0_AGCBLI_reserved0_MASK                            0xffff0000
#define BCHP_DS_0_AGCBLI_reserved0_SHIFT                           16

/* DS_0 :: AGCBLI :: AGCBLVAL [15:00] */
#define BCHP_DS_0_AGCBLI_AGCBLVAL_MASK                             0x0000ffff
#define BCHP_DS_0_AGCBLI_AGCBLVAL_SHIFT                            0

/***************************************************************************
 *SGBR - Baud Receiver Signature Analyzer
 ***************************************************************************/
/* DS_0 :: SGBR :: SIGAVAL [31:00] */
#define BCHP_DS_0_SGBR_SIGAVAL_MASK                                0xffffffff
#define BCHP_DS_0_SGBR_SIGAVAL_SHIFT                               0

/***************************************************************************
 *THLD_CNT - threshold counter for NTSC power level
 ***************************************************************************/
/* DS_0 :: THLD_CNT :: ENABLE [31:31] */
#define BCHP_DS_0_THLD_CNT_ENABLE_MASK                             0x80000000
#define BCHP_DS_0_THLD_CNT_ENABLE_SHIFT                            31

/* DS_0 :: THLD_CNT :: reserved0 [30:28] */
#define BCHP_DS_0_THLD_CNT_reserved0_MASK                          0x70000000
#define BCHP_DS_0_THLD_CNT_reserved0_SHIFT                         28

/* DS_0 :: THLD_CNT :: COUNT [27:00] */
#define BCHP_DS_0_THLD_CNT_COUNT_MASK                              0x0fffffff
#define BCHP_DS_0_THLD_CNT_COUNT_SHIFT                             0

/***************************************************************************
 *HI_THLD - hi threshold for NTSC notch power
 ***************************************************************************/
/* DS_0 :: HI_THLD :: HI_THLD [31:10] */
#define BCHP_DS_0_HI_THLD_HI_THLD_MASK                             0xfffffc00
#define BCHP_DS_0_HI_THLD_HI_THLD_SHIFT                            10

/* DS_0 :: HI_THLD :: reserved0 [09:00] */
#define BCHP_DS_0_HI_THLD_reserved0_MASK                           0x000003ff
#define BCHP_DS_0_HI_THLD_reserved0_SHIFT                          0

/***************************************************************************
 *LO_THLD - lo threshold for NTSC notch power
 ***************************************************************************/
/* DS_0 :: LO_THLD :: LO_THLD [31:10] */
#define BCHP_DS_0_LO_THLD_LO_THLD_MASK                             0xfffffc00
#define BCHP_DS_0_LO_THLD_LO_THLD_SHIFT                            10

/* DS_0 :: LO_THLD :: reserved0 [09:00] */
#define BCHP_DS_0_LO_THLD_reserved0_MASK                           0x000003ff
#define BCHP_DS_0_LO_THLD_reserved0_SHIFT                          0

/***************************************************************************
 *AGCB_IR - Digital AGCB Control Register for IMC path
 ***************************************************************************/
/* DS_0 :: AGCB_IR :: AGCBTHRESH_IR [31:16] */
#define BCHP_DS_0_AGCB_IR_AGCBTHRESH_IR_MASK                       0xffff0000
#define BCHP_DS_0_AGCB_IR_AGCBTHRESH_IR_SHIFT                      16

/* DS_0 :: AGCB_IR :: reserved0 [15:13] */
#define BCHP_DS_0_AGCB_IR_reserved0_MASK                           0x0000e000
#define BCHP_DS_0_AGCB_IR_reserved0_SHIFT                          13

/* DS_0 :: AGCB_IR :: AGCBBW_IR [12:08] */
#define BCHP_DS_0_AGCB_IR_AGCBBW_IR_MASK                           0x00001f00
#define BCHP_DS_0_AGCB_IR_AGCBBW_IR_SHIFT                          8

/* DS_0 :: AGCB_IR :: reserved1 [07:01] */
#define BCHP_DS_0_AGCB_IR_reserved1_MASK                           0x000000fe
#define BCHP_DS_0_AGCB_IR_reserved1_SHIFT                          1

/* DS_0 :: AGCB_IR :: AGCBRST_IR [00:00] */
#define BCHP_DS_0_AGCB_IR_AGCBRST_IR_MASK                          0x00000001
#define BCHP_DS_0_AGCB_IR_AGCBRST_IR_SHIFT                         0

/***************************************************************************
 *AGCBI_IR - Digital AGCB Integrator Value for IMC path
 ***************************************************************************/
/* DS_0 :: AGCBI_IR :: AGCBVAL_IR [31:00] */
#define BCHP_DS_0_AGCBI_IR_AGCBVAL_IR_MASK                         0xffffffff
#define BCHP_DS_0_AGCBI_IR_AGCBVAL_IR_SHIFT                        0

/***************************************************************************
 *AGCBLI_IR - Digital AGCB Leaky Integrator Value for IMC path
 ***************************************************************************/
/* DS_0 :: AGCBLI_IR :: reserved0 [31:16] */
#define BCHP_DS_0_AGCBLI_IR_reserved0_MASK                         0xffff0000
#define BCHP_DS_0_AGCBLI_IR_reserved0_SHIFT                        16

/* DS_0 :: AGCBLI_IR :: AGCBLVAL [15:00] */
#define BCHP_DS_0_AGCBLI_IR_AGCBLVAL_MASK                          0x0000ffff
#define BCHP_DS_0_AGCBLI_IR_AGCBLVAL_SHIFT                         0

/***************************************************************************
 *QMLPS - QAM Loop Control
 ***************************************************************************/
/* DS_0 :: QMLPS :: TPSEL [31:28] */
#define BCHP_DS_0_QMLPS_TPSEL_MASK                                 0xf0000000
#define BCHP_DS_0_QMLPS_TPSEL_SHIFT                                28

/* DS_0 :: QMLPS :: SIGRST [27:27] */
#define BCHP_DS_0_QMLPS_SIGRST_MASK                                0x08000000
#define BCHP_DS_0_QMLPS_SIGRST_SHIFT                               27

/* DS_0 :: QMLPS :: SIGEN [26:26] */
#define BCHP_DS_0_QMLPS_SIGEN_MASK                                 0x04000000
#define BCHP_DS_0_QMLPS_SIGEN_SHIFT                                26

/* DS_0 :: QMLPS :: PNRST [25:25] */
#define BCHP_DS_0_QMLPS_PNRST_MASK                                 0x02000000
#define BCHP_DS_0_QMLPS_PNRST_SHIFT                                25

/* DS_0 :: QMLPS :: PNEN [24:24] */
#define BCHP_DS_0_QMLPS_PNEN_MASK                                  0x01000000
#define BCHP_DS_0_QMLPS_PNEN_SHIFT                                 24

/* DS_0 :: QMLPS :: TPINTLB [23:23] */
#define BCHP_DS_0_QMLPS_TPINTLB_MASK                               0x00800000
#define BCHP_DS_0_QMLPS_TPINTLB_SHIFT                              23

/* DS_0 :: QMLPS :: reserved_for_eco0 [22:00] */
#define BCHP_DS_0_QMLPS_reserved_for_eco0_MASK                     0x007fffff
#define BCHP_DS_0_QMLPS_reserved_for_eco0_SHIFT                    0

/***************************************************************************
 *CFL - Carrier Frequency Loop Control Register
 ***************************************************************************/
/* DS_0 :: CFL :: reserved0 [31:02] */
#define BCHP_DS_0_CFL_reserved0_MASK                               0xfffffffc
#define BCHP_DS_0_CFL_reserved0_SHIFT                              2

/* DS_0 :: CFL :: DDFSFRZ [01:01] */
#define BCHP_DS_0_CFL_DDFSFRZ_MASK                                 0x00000002
#define BCHP_DS_0_CFL_DDFSFRZ_SHIFT                                1

/* DS_0 :: CFL :: CFLRST [00:00] */
#define BCHP_DS_0_CFL_CFLRST_MASK                                  0x00000001
#define BCHP_DS_0_CFL_CFLRST_SHIFT                                 0

/***************************************************************************
 *CFLC - Carrier Frequency Loop Coefficient Control Register
 ***************************************************************************/
/* DS_0 :: CFLC :: reserved0 [31:18] */
#define BCHP_DS_0_CFLC_reserved0_MASK                              0xfffc0000
#define BCHP_DS_0_CFLC_reserved0_SHIFT                             18

/* DS_0 :: CFLC :: CFLPDSEL [17:16] */
#define BCHP_DS_0_CFLC_CFLPDSEL_MASK                               0x00030000
#define BCHP_DS_0_CFLC_CFLPDSEL_SHIFT                              16

/* DS_0 :: CFLC :: reserved1 [15:14] */
#define BCHP_DS_0_CFLC_reserved1_MASK                              0x0000c000
#define BCHP_DS_0_CFLC_reserved1_SHIFT                             14

/* DS_0 :: CFLC :: CFLLCOEFF_SIGN [13:13] */
#define BCHP_DS_0_CFLC_CFLLCOEFF_SIGN_MASK                         0x00002000
#define BCHP_DS_0_CFLC_CFLLCOEFF_SIGN_SHIFT                        13

/* DS_0 :: CFLC :: CFLLCOEFF [12:08] */
#define BCHP_DS_0_CFLC_CFLLCOEFF_MASK                              0x00001f00
#define BCHP_DS_0_CFLC_CFLLCOEFF_SHIFT                             8

/* DS_0 :: CFLC :: reserved2 [07:06] */
#define BCHP_DS_0_CFLC_reserved2_MASK                              0x000000c0
#define BCHP_DS_0_CFLC_reserved2_SHIFT                             6

/* DS_0 :: CFLC :: CFLICOEFF_SIGN [05:05] */
#define BCHP_DS_0_CFLC_CFLICOEFF_SIGN_MASK                         0x00000020
#define BCHP_DS_0_CFLC_CFLICOEFF_SIGN_SHIFT                        5

/* DS_0 :: CFLC :: CFLICOEFF [04:00] */
#define BCHP_DS_0_CFLC_CFLICOEFF_MASK                              0x0000001f
#define BCHP_DS_0_CFLC_CFLICOEFF_SHIFT                             0

/***************************************************************************
 *CFLI - Carrier Frequency Loop Integrator Value
 ***************************************************************************/
/* DS_0 :: CFLI :: CFLVAL [31:00] */
#define BCHP_DS_0_CFLI_CFLVAL_MASK                                 0xffffffff
#define BCHP_DS_0_CFLI_CFLVAL_SHIFT                                0

/***************************************************************************
 *CFLSP - Carrier Frequency Loop Sweep Control Register
 ***************************************************************************/
/* DS_0 :: CFLSP :: reserved0 [31:12] */
#define BCHP_DS_0_CFLSP_reserved0_MASK                             0xfffff000
#define BCHP_DS_0_CFLSP_reserved0_SHIFT                            12

/* DS_0 :: CFLSP :: CFLSWPCTL [11:00] */
#define BCHP_DS_0_CFLSP_CFLSWPCTL_MASK                             0x00000fff
#define BCHP_DS_0_CFLSP_CFLSWPCTL_SHIFT                            0

/***************************************************************************
 *CFLPA - Carrier Frequency Loop Phase Accumulator Value
 ***************************************************************************/
/* DS_0 :: CFLPA :: reserved0 [31:29] */
#define BCHP_DS_0_CFLPA_reserved0_MASK                             0xe0000000
#define BCHP_DS_0_CFLPA_reserved0_SHIFT                            29

/* DS_0 :: CFLPA :: CFLACCVAL [28:00] */
#define BCHP_DS_0_CFLPA_CFLACCVAL_MASK                             0x1fffffff
#define BCHP_DS_0_CFLPA_CFLACCVAL_SHIFT                            0

/***************************************************************************
 *CFLFOS - Carrier Frequency Loop Frequency Offset Control Register
 ***************************************************************************/
/* DS_0 :: CFLFOS :: reserved0 [31:16] */
#define BCHP_DS_0_CFLFOS_reserved0_MASK                            0xffff0000
#define BCHP_DS_0_CFLFOS_reserved0_SHIFT                           16

/* DS_0 :: CFLFOS :: CFLOFFSET [15:00] */
#define BCHP_DS_0_CFLFOS_CFLOFFSET_MASK                            0x0000ffff
#define BCHP_DS_0_CFLFOS_CFLOFFSET_SHIFT                           0

/***************************************************************************
 *CFLFO - Carrier Frequency Loop Filter Output Value
 ***************************************************************************/
/* DS_0 :: CFLFO :: reserved0 [31:29] */
#define BCHP_DS_0_CFLFO_reserved0_MASK                             0xe0000000
#define BCHP_DS_0_CFLFO_reserved0_SHIFT                            29

/* DS_0 :: CFLFO :: CFLOVAL [28:00] */
#define BCHP_DS_0_CFLFO_CFLOVAL_MASK                               0x1fffffff
#define BCHP_DS_0_CFLFO_CFLOVAL_SHIFT                              0

/***************************************************************************
 *TL - Timing Loop Control Register
 ***************************************************************************/
/* DS_0 :: TL :: reserved0 [31:15] */
#define BCHP_DS_0_TL_reserved0_MASK                                0xffff8000
#define BCHP_DS_0_TL_reserved0_SHIFT                               15

/* DS_0 :: TL :: TLBBPDSEL [14:12] */
#define BCHP_DS_0_TL_TLBBPDSEL_MASK                                0x00007000
#define BCHP_DS_0_TL_TLBBPDSEL_SHIFT                               12

/* DS_0 :: TL :: TT_IQ_DLY [11:11] */
#define BCHP_DS_0_TL_TT_IQ_DLY_MASK                                0x00000800
#define BCHP_DS_0_TL_TT_IQ_DLY_SHIFT                               11

/* DS_0 :: TL :: TT_I_DLY [10:10] */
#define BCHP_DS_0_TL_TT_I_DLY_MASK                                 0x00000400
#define BCHP_DS_0_TL_TT_I_DLY_SHIFT                                10

/* DS_0 :: TL :: LFPLT [09:09] */
#define BCHP_DS_0_TL_LFPLT_MASK                                    0x00000200
#define BCHP_DS_0_TL_LFPLT_SHIFT                                   9

/* DS_0 :: TL :: CFILT_BYP [08:08] */
#define BCHP_DS_0_TL_CFILT_BYP_MASK                                0x00000100
#define BCHP_DS_0_TL_CFILT_BYP_SHIFT                               8

/* DS_0 :: TL :: FOI_BYP [07:07] */
#define BCHP_DS_0_TL_FOI_BYP_MASK                                  0x00000080
#define BCHP_DS_0_TL_FOI_BYP_SHIFT                                 7

/* DS_0 :: TL :: reserved1 [06:06] */
#define BCHP_DS_0_TL_reserved1_MASK                                0x00000040
#define BCHP_DS_0_TL_reserved1_SHIFT                               6

/* DS_0 :: TL :: TLTTPDSEL [05:04] */
#define BCHP_DS_0_TL_TLTTPDSEL_MASK                                0x00000030
#define BCHP_DS_0_TL_TLTTPDSEL_SHIFT                               4

/* DS_0 :: TL :: TLBAUDEN [03:03] */
#define BCHP_DS_0_TL_TLBAUDEN_MASK                                 0x00000008
#define BCHP_DS_0_TL_TLBAUDEN_SHIFT                                3

/* DS_0 :: TL :: reserved2 [02:02] */
#define BCHP_DS_0_TL_reserved2_MASK                                0x00000004
#define BCHP_DS_0_TL_reserved2_SHIFT                               2

/* DS_0 :: TL :: TLBYP [01:01] */
#define BCHP_DS_0_TL_TLBYP_MASK                                    0x00000002
#define BCHP_DS_0_TL_TLBYP_SHIFT                                   1

/* DS_0 :: TL :: TLRST [00:00] */
#define BCHP_DS_0_TL_TLRST_MASK                                    0x00000001
#define BCHP_DS_0_TL_TLRST_SHIFT                                   0

/***************************************************************************
 *TLC - Timing Loop Coefficient Control Register
 ***************************************************************************/
/* DS_0 :: TLC :: reserved0 [31:23] */
#define BCHP_DS_0_TLC_reserved0_MASK                               0xff800000
#define BCHP_DS_0_TLC_reserved0_SHIFT                              23

/* DS_0 :: TLC :: FOI_SEL [22:22] */
#define BCHP_DS_0_TLC_FOI_SEL_MASK                                 0x00400000
#define BCHP_DS_0_TLC_FOI_SEL_SHIFT                                22

/* DS_0 :: TLC :: TLBBPDGAIN [21:19] */
#define BCHP_DS_0_TLC_TLBBPDGAIN_MASK                              0x00380000
#define BCHP_DS_0_TLC_TLBBPDGAIN_SHIFT                             19

/* DS_0 :: TLC :: TLPDSEL [18:17] */
#define BCHP_DS_0_TLC_TLPDSEL_MASK                                 0x00060000
#define BCHP_DS_0_TLC_TLPDSEL_SHIFT                                17

/* DS_0 :: TLC :: TLLFOUTGAIN [16:16] */
#define BCHP_DS_0_TLC_TLLFOUTGAIN_MASK                             0x00010000
#define BCHP_DS_0_TLC_TLLFOUTGAIN_SHIFT                            16

/* DS_0 :: TLC :: reserved1 [15:14] */
#define BCHP_DS_0_TLC_reserved1_MASK                               0x0000c000
#define BCHP_DS_0_TLC_reserved1_SHIFT                              14

/* DS_0 :: TLC :: TLLCOEFF_SIGN [13:13] */
#define BCHP_DS_0_TLC_TLLCOEFF_SIGN_MASK                           0x00002000
#define BCHP_DS_0_TLC_TLLCOEFF_SIGN_SHIFT                          13

/* DS_0 :: TLC :: TLLCOEFF [12:08] */
#define BCHP_DS_0_TLC_TLLCOEFF_MASK                                0x00001f00
#define BCHP_DS_0_TLC_TLLCOEFF_SHIFT                               8

/* DS_0 :: TLC :: reserved2 [07:06] */
#define BCHP_DS_0_TLC_reserved2_MASK                               0x000000c0
#define BCHP_DS_0_TLC_reserved2_SHIFT                              6

/* DS_0 :: TLC :: TLICOEFF_SIGN [05:05] */
#define BCHP_DS_0_TLC_TLICOEFF_SIGN_MASK                           0x00000020
#define BCHP_DS_0_TLC_TLICOEFF_SIGN_SHIFT                          5

/* DS_0 :: TLC :: TLICOEFF [04:00] */
#define BCHP_DS_0_TLC_TLICOEFF_MASK                                0x0000001f
#define BCHP_DS_0_TLC_TLICOEFF_SHIFT                               0

/***************************************************************************
 *TLI - Timing Loop Integrator Value
 ***************************************************************************/
/* DS_0 :: TLI :: TLVAL [31:00] */
#define BCHP_DS_0_TLI_TLVAL_MASK                                   0xffffffff
#define BCHP_DS_0_TLI_TLVAL_SHIFT                                  0

/***************************************************************************
 *TLSWP - Timing Loop Sweep Control Value
 ***************************************************************************/
/* DS_0 :: TLSWP :: TLSWP [31:00] */
#define BCHP_DS_0_TLSWP_TLSWP_MASK                                 0xffffffff
#define BCHP_DS_0_TLSWP_TLSWP_SHIFT                                0

/***************************************************************************
 *TLTHRS - Timing Loop Integrator Threshold Register
 ***************************************************************************/
/* DS_0 :: TLTHRS :: reserved0 [31:31] */
#define BCHP_DS_0_TLTHRS_reserved0_MASK                            0x80000000
#define BCHP_DS_0_TLTHRS_reserved0_SHIFT                           31

/* DS_0 :: TLTHRS :: INTTHRS2 [30:16] */
#define BCHP_DS_0_TLTHRS_INTTHRS2_MASK                             0x7fff0000
#define BCHP_DS_0_TLTHRS_INTTHRS2_SHIFT                            16

/* DS_0 :: TLTHRS :: reserved1 [15:15] */
#define BCHP_DS_0_TLTHRS_reserved1_MASK                            0x00008000
#define BCHP_DS_0_TLTHRS_reserved1_SHIFT                           15

/* DS_0 :: TLTHRS :: INTTHRS1 [14:00] */
#define BCHP_DS_0_TLTHRS_INTTHRS1_MASK                             0x00007fff
#define BCHP_DS_0_TLTHRS_INTTHRS1_SHIFT                            0

/***************************************************************************
 *TLFOS - Timing Loop Phase Offset Control Register
 ***************************************************************************/
/* DS_0 :: TLFOS :: reserved0 [31:24] */
#define BCHP_DS_0_TLFOS_reserved0_MASK                             0xff000000
#define BCHP_DS_0_TLFOS_reserved0_SHIFT                            24

/* DS_0 :: TLFOS :: TLOFFSET [23:00] */
#define BCHP_DS_0_TLFOS_TLOFFSET_MASK                              0x00ffffff
#define BCHP_DS_0_TLFOS_TLOFFSET_SHIFT                             0

/***************************************************************************
 *TLFO - Timing Loop Filter Output Value
 ***************************************************************************/
/* DS_0 :: TLFO :: reserved0 [31:31] */
#define BCHP_DS_0_TLFO_reserved0_MASK                              0x80000000
#define BCHP_DS_0_TLFO_reserved0_SHIFT                             31

/* DS_0 :: TLFO :: TLOVAL [30:00] */
#define BCHP_DS_0_TLFO_TLOVAL_MASK                                 0x7fffffff
#define BCHP_DS_0_TLFO_TLOVAL_SHIFT                                0

/***************************************************************************
 *TLAGC - Timing Loop AGC Control Register
 ***************************************************************************/
/* DS_0 :: TLAGC :: TLAGCTHRES [31:16] */
#define BCHP_DS_0_TLAGC_TLAGCTHRES_MASK                            0xffff0000
#define BCHP_DS_0_TLAGC_TLAGCTHRES_SHIFT                           16

/* DS_0 :: TLAGC :: reserved0 [15:13] */
#define BCHP_DS_0_TLAGC_reserved0_MASK                             0x0000e000
#define BCHP_DS_0_TLAGC_reserved0_SHIFT                            13

/* DS_0 :: TLAGC :: TLAGCBW [12:08] */
#define BCHP_DS_0_TLAGC_TLAGCBW_MASK                               0x00001f00
#define BCHP_DS_0_TLAGC_TLAGCBW_SHIFT                              8

/* DS_0 :: TLAGC :: reserved1 [07:01] */
#define BCHP_DS_0_TLAGC_reserved1_MASK                             0x000000fe
#define BCHP_DS_0_TLAGC_reserved1_SHIFT                            1

/* DS_0 :: TLAGC :: TLAGCRST [00:00] */
#define BCHP_DS_0_TLAGC_TLAGCRST_MASK                              0x00000001
#define BCHP_DS_0_TLAGC_TLAGCRST_SHIFT                             0

/***************************************************************************
 *TLAGCI - Timing Loop AGC Integrator Value
 ***************************************************************************/
/* DS_0 :: TLAGCI :: reserved0 [31:27] */
#define BCHP_DS_0_TLAGCI_reserved0_MASK                            0xf8000000
#define BCHP_DS_0_TLAGCI_reserved0_SHIFT                           27

/* DS_0 :: TLAGCI :: AGFVAL [26:00] */
#define BCHP_DS_0_TLAGCI_AGFVAL_MASK                               0x07ffffff
#define BCHP_DS_0_TLAGCI_AGFVAL_SHIFT                              0

/***************************************************************************
 *TLAGCL - Timing Loop AGC Leaky Integrator Value
 ***************************************************************************/
/* DS_0 :: TLAGCL :: reserved0 [31:20] */
#define BCHP_DS_0_TLAGCL_reserved0_MASK                            0xfff00000
#define BCHP_DS_0_TLAGCL_reserved0_SHIFT                           20

/* DS_0 :: TLAGCL :: AGFLVAL [19:00] */
#define BCHP_DS_0_TLAGCL_AGFLVAL_MASK                              0x000fffff
#define BCHP_DS_0_TLAGCL_AGFLVAL_SHIFT                             0

/***************************************************************************
 *PERF - Performance Monitoring Control/Status Register
 ***************************************************************************/
/* DS_0 :: PERF :: QAMSTS [31:31] */
#define BCHP_DS_0_PERF_QAMSTS_MASK                                 0x80000000
#define BCHP_DS_0_PERF_QAMSTS_SHIFT                                31

/* DS_0 :: PERF :: reserved_for_eco0 [30:30] */
#define BCHP_DS_0_PERF_reserved_for_eco0_MASK                      0x40000000
#define BCHP_DS_0_PERF_reserved_for_eco0_SHIFT                     30

/* DS_0 :: PERF :: reserved1 [29:29] */
#define BCHP_DS_0_PERF_reserved1_MASK                              0x20000000
#define BCHP_DS_0_PERF_reserved1_SHIFT                             29

/* DS_0 :: PERF :: CPL_M [28:28] */
#define BCHP_DS_0_PERF_CPL_M_MASK                                  0x10000000
#define BCHP_DS_0_PERF_CPL_M_SHIFT                                 28

/* DS_0 :: PERF :: FL_M [27:27] */
#define BCHP_DS_0_PERF_FL_M_MASK                                   0x08000000
#define BCHP_DS_0_PERF_FL_M_SHIFT                                  27

/* DS_0 :: PERF :: SL_M [26:26] */
#define BCHP_DS_0_PERF_SL_M_MASK                                   0x04000000
#define BCHP_DS_0_PERF_SL_M_SHIFT                                  26

/* DS_0 :: PERF :: TL_M [25:25] */
#define BCHP_DS_0_PERF_TL_M_MASK                                   0x02000000
#define BCHP_DS_0_PERF_TL_M_SHIFT                                  25

/* DS_0 :: PERF :: reserved2 [24:24] */
#define BCHP_DS_0_PERF_reserved2_MASK                              0x01000000
#define BCHP_DS_0_PERF_reserved2_SHIFT                             24

/* DS_0 :: PERF :: TLDSTS [23:23] */
#define BCHP_DS_0_PERF_TLDSTS_MASK                                 0x00800000
#define BCHP_DS_0_PERF_TLDSTS_SHIFT                                23

/* DS_0 :: PERF :: reserved3 [22:22] */
#define BCHP_DS_0_PERF_reserved3_MASK                              0x00400000
#define BCHP_DS_0_PERF_reserved3_SHIFT                             22

/* DS_0 :: PERF :: TLDTC [21:20] */
#define BCHP_DS_0_PERF_TLDTC_MASK                                  0x00300000
#define BCHP_DS_0_PERF_TLDTC_SHIFT                                 20

/* DS_0 :: PERF :: TLDEN [19:19] */
#define BCHP_DS_0_PERF_TLDEN_MASK                                  0x00080000
#define BCHP_DS_0_PERF_TLDEN_SHIFT                                 19

/* DS_0 :: PERF :: reserved4 [18:17] */
#define BCHP_DS_0_PERF_reserved4_MASK                              0x00060000
#define BCHP_DS_0_PERF_reserved4_SHIFT                             17

/* DS_0 :: PERF :: TLDRST [16:16] */
#define BCHP_DS_0_PERF_TLDRST_MASK                                 0x00010000
#define BCHP_DS_0_PERF_TLDRST_SHIFT                                16

/* DS_0 :: PERF :: reserved5 [15:00] */
#define BCHP_DS_0_PERF_reserved5_MASK                              0x0000ffff
#define BCHP_DS_0_PERF_reserved5_SHIFT                             0

/***************************************************************************
 *TLDHT - Timing Lock Detector High Threshold Control Register
 ***************************************************************************/
/* DS_0 :: TLDHT :: reserved0 [31:24] */
#define BCHP_DS_0_TLDHT_reserved0_MASK                             0xff000000
#define BCHP_DS_0_TLDHT_reserved0_SHIFT                            24

/* DS_0 :: TLDHT :: TLDHTHRESH [23:00] */
#define BCHP_DS_0_TLDHT_TLDHTHRESH_MASK                            0x00ffffff
#define BCHP_DS_0_TLDHT_TLDHTHRESH_SHIFT                           0

/***************************************************************************
 *TLDLT - Timing Lock Detector Low Threshold Control Register
 ***************************************************************************/
/* DS_0 :: TLDLT :: reserved0 [31:24] */
#define BCHP_DS_0_TLDLT_reserved0_MASK                             0xff000000
#define BCHP_DS_0_TLDLT_reserved0_SHIFT                            24

/* DS_0 :: TLDLT :: TLDLTHRESH [23:00] */
#define BCHP_DS_0_TLDLT_TLDLTHRESH_MASK                            0x00ffffff
#define BCHP_DS_0_TLDLT_TLDLTHRESH_SHIFT                           0

/***************************************************************************
 *TLDA - Timing Lock Detector Accumulator Value
 ***************************************************************************/
/* DS_0 :: TLDA :: reserved0 [31:24] */
#define BCHP_DS_0_TLDA_reserved0_MASK                              0xff000000
#define BCHP_DS_0_TLDA_reserved0_SHIFT                             24

/* DS_0 :: TLDA :: TLDVAL [23:00] */
#define BCHP_DS_0_TLDA_TLDVAL_MASK                                 0x00ffffff
#define BCHP_DS_0_TLDA_TLDVAL_SHIFT                                0

/***************************************************************************
 *TLDC - Timing Lock Detector Maximum Count Control Register
 ***************************************************************************/
/* DS_0 :: TLDC :: reserved0 [31:16] */
#define BCHP_DS_0_TLDC_reserved0_MASK                              0xffff0000
#define BCHP_DS_0_TLDC_reserved0_SHIFT                             16

/* DS_0 :: TLDC :: TLDCMAX [15:00] */
#define BCHP_DS_0_TLDC_TLDCMAX_MASK                                0x0000ffff
#define BCHP_DS_0_TLDC_TLDCMAX_SHIFT                               0

/***************************************************************************
 *TLDCI - Timing Lock Detector Counter Value
 ***************************************************************************/
/* DS_0 :: TLDCI :: reserved0 [31:16] */
#define BCHP_DS_0_TLDCI_reserved0_MASK                             0xffff0000
#define BCHP_DS_0_TLDCI_reserved0_SHIFT                            16

/* DS_0 :: TLDCI :: TLDCNTVAL [15:00] */
#define BCHP_DS_0_TLDCI_TLDCNTVAL_MASK                             0x0000ffff
#define BCHP_DS_0_TLDCI_TLDCNTVAL_SHIFT                            0

/***************************************************************************
 *US_IFC - Upstream/Downstream interface control register
 ***************************************************************************/
/* DS_0 :: US_IFC :: reserved0 [31:05] */
#define BCHP_DS_0_US_IFC_reserved0_MASK                            0xffffffe0
#define BCHP_DS_0_US_IFC_reserved0_SHIFT                           5

/* DS_0 :: US_IFC :: DONT_STOP_US_DSBCLK [04:04] */
#define BCHP_DS_0_US_IFC_DONT_STOP_US_DSBCLK_MASK                  0x00000010
#define BCHP_DS_0_US_IFC_DONT_STOP_US_DSBCLK_SHIFT                 4

/* DS_0 :: US_IFC :: reserved1 [03:02] */
#define BCHP_DS_0_US_IFC_reserved1_MASK                            0x0000000c
#define BCHP_DS_0_US_IFC_reserved1_SHIFT                           2

/* DS_0 :: US_IFC :: MODE_US_IFC [01:00] */
#define BCHP_DS_0_US_IFC_MODE_US_IFC_MASK                          0x00000003
#define BCHP_DS_0_US_IFC_MODE_US_IFC_SHIFT                         0

/***************************************************************************
 *US_FCW_HI - Upper-part of the Upstream Frequency Control Word register
 ***************************************************************************/
/* DS_0 :: US_FCW_HI :: US_FCW_HI_VAL [31:00] */
#define BCHP_DS_0_US_FCW_HI_US_FCW_HI_VAL_MASK                     0xffffffff
#define BCHP_DS_0_US_FCW_HI_US_FCW_HI_VAL_SHIFT                    0

/***************************************************************************
 *US_FCW_LO - Lower-part of the Upstream Frequency Control Word register
 ***************************************************************************/
/* DS_0 :: US_FCW_LO :: US_FCW_LO_VAL [31:26] */
#define BCHP_DS_0_US_FCW_LO_US_FCW_LO_VAL_MASK                     0xfc000000
#define BCHP_DS_0_US_FCW_LO_US_FCW_LO_VAL_SHIFT                    26

/* DS_0 :: US_FCW_LO :: reserved0 [25:00] */
#define BCHP_DS_0_US_FCW_LO_reserved0_MASK                         0x03ffffff
#define BCHP_DS_0_US_FCW_LO_reserved0_SHIFT                        0

/***************************************************************************
 *US_TL_OFFSET - Upstream Timing Offset register
 ***************************************************************************/
/* DS_0 :: US_TL_OFFSET :: reserved0 [31:31] */
#define BCHP_DS_0_US_TL_OFFSET_reserved0_MASK                      0x80000000
#define BCHP_DS_0_US_TL_OFFSET_reserved0_SHIFT                     31

/* DS_0 :: US_TL_OFFSET :: US_TL_OFFSET_VAL [30:00] */
#define BCHP_DS_0_US_TL_OFFSET_US_TL_OFFSET_VAL_MASK               0x7fffffff
#define BCHP_DS_0_US_TL_OFFSET_US_TL_OFFSET_VAL_SHIFT              0

/***************************************************************************
 *US_DSBCLK - Upstream baud clock register
 ***************************************************************************/
/* DS_0 :: US_DSBCLK :: reserved0 [31:01] */
#define BCHP_DS_0_US_DSBCLK_reserved0_MASK                         0xfffffffe
#define BCHP_DS_0_US_DSBCLK_reserved0_SHIFT                        1

/* DS_0 :: US_DSBCLK :: US_DSBCLK_VAL [00:00] */
#define BCHP_DS_0_US_DSBCLK_US_DSBCLK_VAL_MASK                     0x00000001
#define BCHP_DS_0_US_DSBCLK_US_DSBCLK_VAL_SHIFT                    0

/***************************************************************************
 *SGCFL - Carrier Frequency Loop Signature Analyzer
 ***************************************************************************/
/* DS_0 :: SGCFL :: SIGAVAL [31:00] */
#define BCHP_DS_0_SGCFL_SIGAVAL_MASK                               0xffffffff
#define BCHP_DS_0_SGCFL_SIGAVAL_SHIFT                              0

/***************************************************************************
 *SGPHS - Baud phase detector signals Signature Analyzer
 ***************************************************************************/
/* DS_0 :: SGPHS :: SIGAVAL [31:00] */
#define BCHP_DS_0_SGPHS_SIGAVAL_MASK                               0xffffffff
#define BCHP_DS_0_SGPHS_SIGAVAL_SHIFT                              0

/***************************************************************************
 *SGMSC - Miscellaneous signals Signature Analyzer
 ***************************************************************************/
/* DS_0 :: SGMSC :: SIGAVAL [31:00] */
#define BCHP_DS_0_SGMSC_SIGAVAL_MASK                               0xffffffff
#define BCHP_DS_0_SGMSC_SIGAVAL_SHIFT                              0

/***************************************************************************
 *FEC - FEC Control / Status Register
 ***************************************************************************/
/* DS_0 :: FEC :: reserved0 [31:30] */
#define BCHP_DS_0_FEC_reserved0_MASK                               0xc0000000
#define BCHP_DS_0_FEC_reserved0_SHIFT                              30

/* DS_0 :: FEC :: TPOUT_SEL [29:28] */
#define BCHP_DS_0_FEC_TPOUT_SEL_MASK                               0x30000000
#define BCHP_DS_0_FEC_TPOUT_SEL_SHIFT                              28

/* DS_0 :: FEC :: SIGRST [27:27] */
#define BCHP_DS_0_FEC_SIGRST_MASK                                  0x08000000
#define BCHP_DS_0_FEC_SIGRST_SHIFT                                 27

/* DS_0 :: FEC :: SIGEN [26:26] */
#define BCHP_DS_0_FEC_SIGEN_MASK                                   0x04000000
#define BCHP_DS_0_FEC_SIGEN_SHIFT                                  26

/* DS_0 :: FEC :: reserved1 [25:12] */
#define BCHP_DS_0_FEC_reserved1_MASK                               0x03fff000
#define BCHP_DS_0_FEC_reserved1_SHIFT                              12

/* DS_0 :: FEC :: TPIN_SEL [11:11] */
#define BCHP_DS_0_FEC_TPIN_SEL_MASK                                0x00000800
#define BCHP_DS_0_FEC_TPIN_SEL_SHIFT                               11

/* DS_0 :: FEC :: TRBYP [10:10] */
#define BCHP_DS_0_FEC_TRBYP_MASK                                   0x00000400
#define BCHP_DS_0_FEC_TRBYP_SHIFT                                  10

/* DS_0 :: FEC :: TEST_SEL [09:08] */
#define BCHP_DS_0_FEC_TEST_SEL_MASK                                0x00000300
#define BCHP_DS_0_FEC_TEST_SEL_SHIFT                               8

/* DS_0 :: FEC :: IDS [07:04] */
#define BCHP_DS_0_FEC_IDS_MASK                                     0x000000f0
#define BCHP_DS_0_FEC_IDS_SHIFT                                    4

/* DS_0 :: FEC :: ID [03:00] */
#define BCHP_DS_0_FEC_ID_MASK                                      0x0000000f
#define BCHP_DS_0_FEC_ID_SHIFT                                     0

/***************************************************************************
 *FEC_TM - FEC SRAM Test Mode Control
 ***************************************************************************/
/* DS_0 :: FEC_TM :: DEINT_TM_1 [31:28] */
#define BCHP_DS_0_FEC_TM_DEINT_TM_1_MASK                           0xf0000000
#define BCHP_DS_0_FEC_TM_DEINT_TM_1_SHIFT                          28

/* DS_0 :: FEC_TM :: DEINT_TM_0 [27:24] */
#define BCHP_DS_0_FEC_TM_DEINT_TM_0_MASK                           0x0f000000
#define BCHP_DS_0_FEC_TM_DEINT_TM_0_SHIFT                          24

/* DS_0 :: FEC_TM :: FEC_TM_5 [23:20] */
#define BCHP_DS_0_FEC_TM_FEC_TM_5_MASK                             0x00f00000
#define BCHP_DS_0_FEC_TM_FEC_TM_5_SHIFT                            20

/* DS_0 :: FEC_TM :: FEC_TM_4 [19:16] */
#define BCHP_DS_0_FEC_TM_FEC_TM_4_MASK                             0x000f0000
#define BCHP_DS_0_FEC_TM_FEC_TM_4_SHIFT                            16

/* DS_0 :: FEC_TM :: FEC_TM_3 [15:12] */
#define BCHP_DS_0_FEC_TM_FEC_TM_3_MASK                             0x0000f000
#define BCHP_DS_0_FEC_TM_FEC_TM_3_SHIFT                            12

/* DS_0 :: FEC_TM :: FEC_TM_2 [11:08] */
#define BCHP_DS_0_FEC_TM_FEC_TM_2_MASK                             0x00000f00
#define BCHP_DS_0_FEC_TM_FEC_TM_2_SHIFT                            8

/* DS_0 :: FEC_TM :: FEC_TM_1 [07:04] */
#define BCHP_DS_0_FEC_TM_FEC_TM_1_MASK                             0x000000f0
#define BCHP_DS_0_FEC_TM_FEC_TM_1_SHIFT                            4

/* DS_0 :: FEC_TM :: FEC_TM_0 [03:00] */
#define BCHP_DS_0_FEC_TM_FEC_TM_0_MASK                             0x0000000f
#define BCHP_DS_0_FEC_TM_FEC_TM_0_SHIFT                            0

/***************************************************************************
 *FECU - FEC Initialization Register (Upper)
 ***************************************************************************/
/* DS_0 :: FECU :: C_95_64 [31:00] */
#define BCHP_DS_0_FECU_C_95_64_MASK                                0xffffffff
#define BCHP_DS_0_FECU_C_95_64_SHIFT                               0

/***************************************************************************
 *FECM - FEC Initialization Register (Middle)
 ***************************************************************************/
/* DS_0 :: FECM :: C_63_32 [31:00] */
#define BCHP_DS_0_FECM_C_63_32_MASK                                0xffffffff
#define BCHP_DS_0_FECM_C_63_32_SHIFT                               0

/***************************************************************************
 *FECL - FEC Initialization Register (Lower)
 ***************************************************************************/
/* DS_0 :: FECL :: C_31_0 [31:00] */
#define BCHP_DS_0_FECL_C_31_0_MASK                                 0xffffffff
#define BCHP_DS_0_FECL_C_31_0_SHIFT                                0

/***************************************************************************
 *SGFEC - FEC Signature Analyzer
 ***************************************************************************/
/* DS_0 :: SGFEC :: SIGAVAL [31:00] */
#define BCHP_DS_0_SGFEC_SIGAVAL_MASK                               0xffffffff
#define BCHP_DS_0_SGFEC_SIGAVAL_SHIFT                              0

/***************************************************************************
 *FEC_MAC_OR - FEC Mac output override
 ***************************************************************************/
/* DS_0 :: FEC_MAC_OR :: CTRL [31:31] */
#define BCHP_DS_0_FEC_MAC_OR_CTRL_MASK                             0x80000000
#define BCHP_DS_0_FEC_MAC_OR_CTRL_SHIFT                            31

/* DS_0 :: FEC_MAC_OR :: reserved0 [30:12] */
#define BCHP_DS_0_FEC_MAC_OR_reserved0_MASK                        0x7ffff000
#define BCHP_DS_0_FEC_MAC_OR_reserved0_SHIFT                       12

/* DS_0 :: FEC_MAC_OR :: ERR_STATE [11:11] */
#define BCHP_DS_0_FEC_MAC_OR_ERR_STATE_MASK                        0x00000800
#define BCHP_DS_0_FEC_MAC_OR_ERR_STATE_SHIFT                       11

/* DS_0 :: FEC_MAC_OR :: SYN_STATE [10:10] */
#define BCHP_DS_0_FEC_MAC_OR_SYN_STATE_MASK                        0x00000400
#define BCHP_DS_0_FEC_MAC_OR_SYN_STATE_SHIFT                       10

/* DS_0 :: FEC_MAC_OR :: VAL_STATE [09:09] */
#define BCHP_DS_0_FEC_MAC_OR_VAL_STATE_MASK                        0x00000200
#define BCHP_DS_0_FEC_MAC_OR_VAL_STATE_SHIFT                       9

/* DS_0 :: FEC_MAC_OR :: CLK_STATE [08:08] */
#define BCHP_DS_0_FEC_MAC_OR_CLK_STATE_MASK                        0x00000100
#define BCHP_DS_0_FEC_MAC_OR_CLK_STATE_SHIFT                       8

/* DS_0 :: FEC_MAC_OR :: DATA_STATE [07:00] */
#define BCHP_DS_0_FEC_MAC_OR_DATA_STATE_MASK                       0x000000ff
#define BCHP_DS_0_FEC_MAC_OR_DATA_STATE_SHIFT                      0

/***************************************************************************
 *OI_VCO - OI VCO Control
 ***************************************************************************/
/* DS_0 :: OI_VCO :: reserved_for_eco0 [31:30] */
#define BCHP_DS_0_OI_VCO_reserved_for_eco0_MASK                    0xc0000000
#define BCHP_DS_0_OI_VCO_reserved_for_eco0_SHIFT                   30

/* DS_0 :: OI_VCO :: reserved1 [29:08] */
#define BCHP_DS_0_OI_VCO_reserved1_MASK                            0x3fffff00
#define BCHP_DS_0_OI_VCO_reserved1_SHIFT                           8

/* DS_0 :: OI_VCO :: reserved_for_eco2 [07:05] */
#define BCHP_DS_0_OI_VCO_reserved_for_eco2_MASK                    0x000000e0
#define BCHP_DS_0_OI_VCO_reserved_for_eco2_SHIFT                   5

/* DS_0 :: OI_VCO :: reserved3 [04:04] */
#define BCHP_DS_0_OI_VCO_reserved3_MASK                            0x00000010
#define BCHP_DS_0_OI_VCO_reserved3_SHIFT                           4

/* DS_0 :: OI_VCO :: RESET_DATA [03:03] */
#define BCHP_DS_0_OI_VCO_RESET_DATA_MASK                           0x00000008
#define BCHP_DS_0_OI_VCO_RESET_DATA_SHIFT                          3

/* DS_0 :: OI_VCO :: RESET [02:02] */
#define BCHP_DS_0_OI_VCO_RESET_MASK                                0x00000004
#define BCHP_DS_0_OI_VCO_RESET_SHIFT                               2

/* DS_0 :: OI_VCO :: reserved4 [01:00] */
#define BCHP_DS_0_OI_VCO_reserved4_MASK                            0x00000003
#define BCHP_DS_0_OI_VCO_reserved4_SHIFT                           0

/***************************************************************************
 *OI_CTL - OI Control
 ***************************************************************************/
/* DS_0 :: OI_CTL :: TPOUT_SEL [31:29] */
#define BCHP_DS_0_OI_CTL_TPOUT_SEL_MASK                            0xe0000000
#define BCHP_DS_0_OI_CTL_TPOUT_SEL_SHIFT                           29

/* DS_0 :: OI_CTL :: reserved0 [28:28] */
#define BCHP_DS_0_OI_CTL_reserved0_MASK                            0x10000000
#define BCHP_DS_0_OI_CTL_reserved0_SHIFT                           28

/* DS_0 :: OI_CTL :: SIGRST [27:27] */
#define BCHP_DS_0_OI_CTL_SIGRST_MASK                               0x08000000
#define BCHP_DS_0_OI_CTL_SIGRST_SHIFT                              27

/* DS_0 :: OI_CTL :: SIGEN [26:26] */
#define BCHP_DS_0_OI_CTL_SIGEN_MASK                                0x04000000
#define BCHP_DS_0_OI_CTL_SIGEN_SHIFT                               26

/* DS_0 :: OI_CTL :: PNRST [25:25] */
#define BCHP_DS_0_OI_CTL_PNRST_MASK                                0x02000000
#define BCHP_DS_0_OI_CTL_PNRST_SHIFT                               25

/* DS_0 :: OI_CTL :: PNEN [24:24] */
#define BCHP_DS_0_OI_CTL_PNEN_MASK                                 0x01000000
#define BCHP_DS_0_OI_CTL_PNEN_SHIFT                                24

/* DS_0 :: OI_CTL :: reserved1 [23:22] */
#define BCHP_DS_0_OI_CTL_reserved1_MASK                            0x00c00000
#define BCHP_DS_0_OI_CTL_reserved1_SHIFT                           22

/* DS_0 :: OI_CTL :: reserved_for_eco2 [21:20] */
#define BCHP_DS_0_OI_CTL_reserved_for_eco2_MASK                    0x00300000
#define BCHP_DS_0_OI_CTL_reserved_for_eco2_SHIFT                   20

/* DS_0 :: OI_CTL :: DELH [19:19] */
#define BCHP_DS_0_OI_CTL_DELH_MASK                                 0x00080000
#define BCHP_DS_0_OI_CTL_DELH_SHIFT                                19

/* DS_0 :: OI_CTL :: HEADER4 [18:18] */
#define BCHP_DS_0_OI_CTL_HEADER4_MASK                              0x00040000
#define BCHP_DS_0_OI_CTL_HEADER4_SHIFT                             18

/* DS_0 :: OI_CTL :: SYNC1 [17:17] */
#define BCHP_DS_0_OI_CTL_SYNC1_MASK                                0x00020000
#define BCHP_DS_0_OI_CTL_SYNC1_SHIFT                               17

/* DS_0 :: OI_CTL :: reserved_for_eco3 [16:16] */
#define BCHP_DS_0_OI_CTL_reserved_for_eco3_MASK                    0x00010000
#define BCHP_DS_0_OI_CTL_reserved_for_eco3_SHIFT                   16

/* DS_0 :: OI_CTL :: IVD_DA_SUP [15:15] */
#define BCHP_DS_0_OI_CTL_IVD_DA_SUP_MASK                           0x00008000
#define BCHP_DS_0_OI_CTL_IVD_DA_SUP_SHIFT                          15

/* DS_0 :: OI_CTL :: IVD_CK_SUP [14:14] */
#define BCHP_DS_0_OI_CTL_IVD_CK_SUP_MASK                           0x00004000
#define BCHP_DS_0_OI_CTL_IVD_CK_SUP_SHIFT                          14

/* DS_0 :: OI_CTL :: ERR_CK_SUP [13:13] */
#define BCHP_DS_0_OI_CTL_ERR_CK_SUP_MASK                           0x00002000
#define BCHP_DS_0_OI_CTL_ERR_CK_SUP_SHIFT                          13

/* DS_0 :: OI_CTL :: SY_CK_SUP [12:12] */
#define BCHP_DS_0_OI_CTL_SY_CK_SUP_MASK                            0x00001000
#define BCHP_DS_0_OI_CTL_SY_CK_SUP_SHIFT                           12

/* DS_0 :: OI_CTL :: ERR_SY_SUP [11:11] */
#define BCHP_DS_0_OI_CTL_ERR_SY_SUP_MASK                           0x00000800
#define BCHP_DS_0_OI_CTL_ERR_SY_SUP_SHIFT                          11

/* DS_0 :: OI_CTL :: OUT_DELAY [10:08] */
#define BCHP_DS_0_OI_CTL_OUT_DELAY_MASK                            0x00000700
#define BCHP_DS_0_OI_CTL_OUT_DELAY_SHIFT                           8

/* DS_0 :: OI_CTL :: INV_ERR [07:07] */
#define BCHP_DS_0_OI_CTL_INV_ERR_MASK                              0x00000080
#define BCHP_DS_0_OI_CTL_INV_ERR_SHIFT                             7

/* DS_0 :: OI_CTL :: INV_SYN [06:06] */
#define BCHP_DS_0_OI_CTL_INV_SYN_MASK                              0x00000040
#define BCHP_DS_0_OI_CTL_INV_SYN_SHIFT                             6

/* DS_0 :: OI_CTL :: INV_VAL [05:05] */
#define BCHP_DS_0_OI_CTL_INV_VAL_MASK                              0x00000020
#define BCHP_DS_0_OI_CTL_INV_VAL_SHIFT                             5

/* DS_0 :: OI_CTL :: INV_CLK [04:04] */
#define BCHP_DS_0_OI_CTL_INV_CLK_MASK                              0x00000010
#define BCHP_DS_0_OI_CTL_INV_CLK_SHIFT                             4

/* DS_0 :: OI_CTL :: reserved_for_eco4 [03:03] */
#define BCHP_DS_0_OI_CTL_reserved_for_eco4_MASK                    0x00000008
#define BCHP_DS_0_OI_CTL_reserved_for_eco4_SHIFT                   3

/* DS_0 :: OI_CTL :: TOGGLE_EN [02:02] */
#define BCHP_DS_0_OI_CTL_TOGGLE_EN_MASK                            0x00000004
#define BCHP_DS_0_OI_CTL_TOGGLE_EN_SHIFT                           2

/* DS_0 :: OI_CTL :: STD_P_CLK [01:01] */
#define BCHP_DS_0_OI_CTL_STD_P_CLK_MASK                            0x00000002
#define BCHP_DS_0_OI_CTL_STD_P_CLK_SHIFT                           1

/* DS_0 :: OI_CTL :: SERIAL [00:00] */
#define BCHP_DS_0_OI_CTL_SERIAL_MASK                               0x00000001
#define BCHP_DS_0_OI_CTL_SERIAL_SHIFT                              0

/***************************************************************************
 *OI_OUT - OI PS Output Control
 ***************************************************************************/
/* DS_0 :: OI_OUT :: reserved0 [31:28] */
#define BCHP_DS_0_OI_OUT_reserved0_MASK                            0xf0000000
#define BCHP_DS_0_OI_OUT_reserved0_SHIFT                           28

/* DS_0 :: OI_OUT :: CTL_ERR [27:27] */
#define BCHP_DS_0_OI_OUT_CTL_ERR_MASK                              0x08000000
#define BCHP_DS_0_OI_OUT_CTL_ERR_SHIFT                             27

/* DS_0 :: OI_OUT :: CTL_SYN [26:26] */
#define BCHP_DS_0_OI_OUT_CTL_SYN_MASK                              0x04000000
#define BCHP_DS_0_OI_OUT_CTL_SYN_SHIFT                             26

/* DS_0 :: OI_OUT :: CTL_VAL [25:25] */
#define BCHP_DS_0_OI_OUT_CTL_VAL_MASK                              0x02000000
#define BCHP_DS_0_OI_OUT_CTL_VAL_SHIFT                             25

/* DS_0 :: OI_OUT :: CTL_CLK [24:24] */
#define BCHP_DS_0_OI_OUT_CTL_CLK_MASK                              0x01000000
#define BCHP_DS_0_OI_OUT_CTL_CLK_SHIFT                             24

/* DS_0 :: OI_OUT :: CTL_DATA [23:16] */
#define BCHP_DS_0_OI_OUT_CTL_DATA_MASK                             0x00ff0000
#define BCHP_DS_0_OI_OUT_CTL_DATA_SHIFT                            16

/* DS_0 :: OI_OUT :: reserved1 [15:12] */
#define BCHP_DS_0_OI_OUT_reserved1_MASK                            0x0000f000
#define BCHP_DS_0_OI_OUT_reserved1_SHIFT                           12

/* DS_0 :: OI_OUT :: ERR_STATE [11:11] */
#define BCHP_DS_0_OI_OUT_ERR_STATE_MASK                            0x00000800
#define BCHP_DS_0_OI_OUT_ERR_STATE_SHIFT                           11

/* DS_0 :: OI_OUT :: SYN_STATE [10:10] */
#define BCHP_DS_0_OI_OUT_SYN_STATE_MASK                            0x00000400
#define BCHP_DS_0_OI_OUT_SYN_STATE_SHIFT                           10

/* DS_0 :: OI_OUT :: VAL_STATE [09:09] */
#define BCHP_DS_0_OI_OUT_VAL_STATE_MASK                            0x00000200
#define BCHP_DS_0_OI_OUT_VAL_STATE_SHIFT                           9

/* DS_0 :: OI_OUT :: CLK_STATE [08:08] */
#define BCHP_DS_0_OI_OUT_CLK_STATE_MASK                            0x00000100
#define BCHP_DS_0_OI_OUT_CLK_STATE_SHIFT                           8

/* DS_0 :: OI_OUT :: DATA_STATE [07:00] */
#define BCHP_DS_0_OI_OUT_DATA_STATE_MASK                           0x000000ff
#define BCHP_DS_0_OI_OUT_DATA_STATE_SHIFT                          0

/***************************************************************************
 *OI_ERR - OI Frame Error Count
 ***************************************************************************/
/* DS_0 :: OI_ERR :: frame_errcnt [31:16] */
#define BCHP_DS_0_OI_ERR_frame_errcnt_MASK                         0xffff0000
#define BCHP_DS_0_OI_ERR_frame_errcnt_SHIFT                        16

/* DS_0 :: OI_ERR :: frame_cnt [15:00] */
#define BCHP_DS_0_OI_ERR_frame_cnt_MASK                            0x0000ffff
#define BCHP_DS_0_OI_ERR_frame_cnt_SHIFT                           0

/***************************************************************************
 *OI_SG - Output Interface Signature Analyzer (Test)
 ***************************************************************************/
/* DS_0 :: OI_SG :: SIGAVAL [31:00] */
#define BCHP_DS_0_OI_SG_SIGAVAL_MASK                               0xffffffff
#define BCHP_DS_0_OI_SG_SIGAVAL_SHIFT                              0

/***************************************************************************
 *OI_BER_CTL - OI BER Estimation Control Register
 ***************************************************************************/
/* DS_0 :: OI_BER_CTL :: reserved0 [31:14] */
#define BCHP_DS_0_OI_BER_CTL_reserved0_MASK                        0xffffc000
#define BCHP_DS_0_OI_BER_CTL_reserved0_SHIFT                       14

/* DS_0 :: OI_BER_CTL :: CLR_BERI [13:13] */
#define BCHP_DS_0_OI_BER_CTL_CLR_BERI_MASK                         0x00002000
#define BCHP_DS_0_OI_BER_CTL_CLR_BERI_SHIFT                        13

/* DS_0 :: OI_BER_CTL :: reserved1 [12:11] */
#define BCHP_DS_0_OI_BER_CTL_reserved1_MASK                        0x00001800
#define BCHP_DS_0_OI_BER_CTL_reserved1_SHIFT                       11

/* DS_0 :: OI_BER_CTL :: RESET [10:10] */
#define BCHP_DS_0_OI_BER_CTL_RESET_MASK                            0x00000400
#define BCHP_DS_0_OI_BER_CTL_RESET_SHIFT                           10

/* DS_0 :: OI_BER_CTL :: reserved2 [09:07] */
#define BCHP_DS_0_OI_BER_CTL_reserved2_MASK                        0x00000380
#define BCHP_DS_0_OI_BER_CTL_reserved2_SHIFT                       7

/* DS_0 :: OI_BER_CTL :: RESYNC [06:06] */
#define BCHP_DS_0_OI_BER_CTL_RESYNC_MASK                           0x00000040
#define BCHP_DS_0_OI_BER_CTL_RESYNC_SHIFT                          6

/* DS_0 :: OI_BER_CTL :: OVVLD [05:05] */
#define BCHP_DS_0_OI_BER_CTL_OVVLD_MASK                            0x00000020
#define BCHP_DS_0_OI_BER_CTL_OVVLD_SHIFT                           5

/* DS_0 :: OI_BER_CTL :: CMODE [04:04] */
#define BCHP_DS_0_OI_BER_CTL_CMODE_MASK                            0x00000010
#define BCHP_DS_0_OI_BER_CTL_CMODE_SHIFT                           4

/* DS_0 :: OI_BER_CTL :: CNTEN [03:03] */
#define BCHP_DS_0_OI_BER_CTL_CNTEN_MASK                            0x00000008
#define BCHP_DS_0_OI_BER_CTL_CNTEN_SHIFT                           3

/* DS_0 :: OI_BER_CTL :: PRBSEL [02:00] */
#define BCHP_DS_0_OI_BER_CTL_PRBSEL_MASK                           0x00000007
#define BCHP_DS_0_OI_BER_CTL_PRBSEL_SHIFT                          0

/***************************************************************************
 *OI_BER - OI BER Estimation Error Counter Value
 ***************************************************************************/
/* DS_0 :: OI_BER :: BERCNTVAL [31:00] */
#define BCHP_DS_0_OI_BER_BERCNTVAL_MASK                            0xffffffff
#define BCHP_DS_0_OI_BER_BERCNTVAL_SHIFT                           0

/***************************************************************************
 *BER - Pre-FEC BER Estimation Control Register
 ***************************************************************************/
/* DS_0 :: BER :: reserved0 [31:14] */
#define BCHP_DS_0_BER_reserved0_MASK                               0xffffc000
#define BCHP_DS_0_BER_reserved0_SHIFT                              14

/* DS_0 :: BER :: CLR_BERI [13:13] */
#define BCHP_DS_0_BER_CLR_BERI_MASK                                0x00002000
#define BCHP_DS_0_BER_CLR_BERI_SHIFT                               13

/* DS_0 :: BER :: reserved_for_eco1 [12:11] */
#define BCHP_DS_0_BER_reserved_for_eco1_MASK                       0x00001800
#define BCHP_DS_0_BER_reserved_for_eco1_SHIFT                      11

/* DS_0 :: BER :: RESET [10:10] */
#define BCHP_DS_0_BER_RESET_MASK                                   0x00000400
#define BCHP_DS_0_BER_RESET_SHIFT                                  10

/* DS_0 :: BER :: CLKINV [09:09] */
#define BCHP_DS_0_BER_CLKINV_MASK                                  0x00000200
#define BCHP_DS_0_BER_CLKINV_SHIFT                                 9

/* DS_0 :: BER :: OUTSEL [08:08] */
#define BCHP_DS_0_BER_OUTSEL_MASK                                  0x00000100
#define BCHP_DS_0_BER_OUTSEL_SHIFT                                 8

/* DS_0 :: BER :: DIFFEN [07:07] */
#define BCHP_DS_0_BER_DIFFEN_MASK                                  0x00000080
#define BCHP_DS_0_BER_DIFFEN_SHIFT                                 7

/* DS_0 :: BER :: RESYNC [06:06] */
#define BCHP_DS_0_BER_RESYNC_MASK                                  0x00000040
#define BCHP_DS_0_BER_RESYNC_SHIFT                                 6

/* DS_0 :: BER :: OVVLD [05:05] */
#define BCHP_DS_0_BER_OVVLD_MASK                                   0x00000020
#define BCHP_DS_0_BER_OVVLD_SHIFT                                  5

/* DS_0 :: BER :: CMODE [04:04] */
#define BCHP_DS_0_BER_CMODE_MASK                                   0x00000010
#define BCHP_DS_0_BER_CMODE_SHIFT                                  4

/* DS_0 :: BER :: CNTEN [03:03] */
#define BCHP_DS_0_BER_CNTEN_MASK                                   0x00000008
#define BCHP_DS_0_BER_CNTEN_SHIFT                                  3

/* DS_0 :: BER :: PRBSEL [02:00] */
#define BCHP_DS_0_BER_PRBSEL_MASK                                  0x00000007
#define BCHP_DS_0_BER_PRBSEL_SHIFT                                 0

/***************************************************************************
 *BERI - Pre-FEC BER Estimation Error Counter Value
 ***************************************************************************/
/* DS_0 :: BERI :: BERCNTVAL [31:00] */
#define BCHP_DS_0_BERI_BERCNTVAL_MASK                              0xffffffff
#define BCHP_DS_0_BERI_BERCNTVAL_SHIFT                             0

/***************************************************************************
 *CERC1 - FEC RS Corrected Bit Counter
 ***************************************************************************/
/* DS_0 :: CERC1 :: CERCCNTVAL [31:00] */
#define BCHP_DS_0_CERC1_CERCCNTVAL_MASK                            0xffffffff
#define BCHP_DS_0_CERC1_CERCCNTVAL_SHIFT                           0

/***************************************************************************
 *UERC1 - FEC Uncorrectable RS-Block Counter
 ***************************************************************************/
/* DS_0 :: UERC1 :: UERCCNTVAL [31:00] */
#define BCHP_DS_0_UERC1_UERCCNTVAL_MASK                            0xffffffff
#define BCHP_DS_0_UERC1_UERCCNTVAL_SHIFT                           0

/***************************************************************************
 *NBERC1 - FEC Clean RS-Block Counter
 ***************************************************************************/
/* DS_0 :: NBERC1 :: NBERCCNTVAL [31:00] */
#define BCHP_DS_0_NBERC1_NBERCCNTVAL_MASK                          0xffffffff
#define BCHP_DS_0_NBERC1_NBERCCNTVAL_SHIFT                         0

/***************************************************************************
 *CBERC1 - FEC Corrected RS-Block Counter
 ***************************************************************************/
/* DS_0 :: CBERC1 :: CBERCCNTVAL [31:00] */
#define BCHP_DS_0_CBERC1_CBERCCNTVAL_MASK                          0xffffffff
#define BCHP_DS_0_CBERC1_CBERCCNTVAL_SHIFT                         0

/***************************************************************************
 *BMPG1 - FEC Bad MPEG-Packet Counter
 ***************************************************************************/
/* DS_0 :: BMPG1 :: BMPGCNTVAL [31:00] */
#define BCHP_DS_0_BMPG1_BMPGCNTVAL_MASK                            0xffffffff
#define BCHP_DS_0_BMPG1_BMPGCNTVAL_SHIFT                           0

/***************************************************************************
 *CERC2 - FEC RS Corrected Bit Counter
 ***************************************************************************/
/* DS_0 :: CERC2 :: CERCCNTVAL [31:00] */
#define BCHP_DS_0_CERC2_CERCCNTVAL_MASK                            0xffffffff
#define BCHP_DS_0_CERC2_CERCCNTVAL_SHIFT                           0

/***************************************************************************
 *UERC2 - FEC Uncorrectable RS-Block Counter
 ***************************************************************************/
/* DS_0 :: UERC2 :: UERCCNTVAL [31:00] */
#define BCHP_DS_0_UERC2_UERCCNTVAL_MASK                            0xffffffff
#define BCHP_DS_0_UERC2_UERCCNTVAL_SHIFT                           0

/***************************************************************************
 *NBERC2 - FEC Clean RS-Block Counter
 ***************************************************************************/
/* DS_0 :: NBERC2 :: NBERCCNTVAL [31:00] */
#define BCHP_DS_0_NBERC2_NBERCCNTVAL_MASK                          0xffffffff
#define BCHP_DS_0_NBERC2_NBERCCNTVAL_SHIFT                         0

/***************************************************************************
 *CBERC2 - FEC Corrected RS-Block Counter
 ***************************************************************************/
/* DS_0 :: CBERC2 :: CBERCCNTVAL [31:00] */
#define BCHP_DS_0_CBERC2_CBERCCNTVAL_MASK                          0xffffffff
#define BCHP_DS_0_CBERC2_CBERCCNTVAL_SHIFT                         0

/***************************************************************************
 *BMPG2 - FEC Bad MPEG-Packet Counter
 ***************************************************************************/
/* DS_0 :: BMPG2 :: BMPGCNTVAL [31:00] */
#define BCHP_DS_0_BMPG2_BMPGCNTVAL_MASK                            0xffffffff
#define BCHP_DS_0_BMPG2_BMPGCNTVAL_SHIFT                           0

/***************************************************************************
 *TPFEC - Testport Control Register for FEC
 ***************************************************************************/
/* DS_0 :: TPFEC :: reserved0 [31:22] */
#define BCHP_DS_0_TPFEC_reserved0_MASK                             0xffc00000
#define BCHP_DS_0_TPFEC_reserved0_SHIFT                            22

/* DS_0 :: TPFEC :: CLR_EUSEDC1 [21:21] */
#define BCHP_DS_0_TPFEC_CLR_EUSEDC1_MASK                           0x00200000
#define BCHP_DS_0_TPFEC_CLR_EUSEDC1_SHIFT                          21

/* DS_0 :: TPFEC :: CLR_EDISCARDC1 [20:20] */
#define BCHP_DS_0_TPFEC_CLR_EDISCARDC1_MASK                        0x00100000
#define BCHP_DS_0_TPFEC_CLR_EDISCARDC1_SHIFT                       20

/* DS_0 :: TPFEC :: CLR_CERC1 [19:19] */
#define BCHP_DS_0_TPFEC_CLR_CERC1_MASK                             0x00080000
#define BCHP_DS_0_TPFEC_CLR_CERC1_SHIFT                            19

/* DS_0 :: TPFEC :: CLR_UERC1 [18:18] */
#define BCHP_DS_0_TPFEC_CLR_UERC1_MASK                             0x00040000
#define BCHP_DS_0_TPFEC_CLR_UERC1_SHIFT                            18

/* DS_0 :: TPFEC :: CLR_NBERC1 [17:17] */
#define BCHP_DS_0_TPFEC_CLR_NBERC1_MASK                            0x00020000
#define BCHP_DS_0_TPFEC_CLR_NBERC1_SHIFT                           17

/* DS_0 :: TPFEC :: CLR_CBERC1 [16:16] */
#define BCHP_DS_0_TPFEC_CLR_CBERC1_MASK                            0x00010000
#define BCHP_DS_0_TPFEC_CLR_CBERC1_SHIFT                           16

/* DS_0 :: TPFEC :: CLR_BMPG1 [15:15] */
#define BCHP_DS_0_TPFEC_CLR_BMPG1_MASK                             0x00008000
#define BCHP_DS_0_TPFEC_CLR_BMPG1_SHIFT                            15

/* DS_0 :: TPFEC :: CLR_EUSEDC2 [14:14] */
#define BCHP_DS_0_TPFEC_CLR_EUSEDC2_MASK                           0x00004000
#define BCHP_DS_0_TPFEC_CLR_EUSEDC2_SHIFT                          14

/* DS_0 :: TPFEC :: CLR_EDISCARDC2 [13:13] */
#define BCHP_DS_0_TPFEC_CLR_EDISCARDC2_MASK                        0x00002000
#define BCHP_DS_0_TPFEC_CLR_EDISCARDC2_SHIFT                       13

/* DS_0 :: TPFEC :: CLR_CERC2 [12:12] */
#define BCHP_DS_0_TPFEC_CLR_CERC2_MASK                             0x00001000
#define BCHP_DS_0_TPFEC_CLR_CERC2_SHIFT                            12

/* DS_0 :: TPFEC :: CLR_UERC2 [11:11] */
#define BCHP_DS_0_TPFEC_CLR_UERC2_MASK                             0x00000800
#define BCHP_DS_0_TPFEC_CLR_UERC2_SHIFT                            11

/* DS_0 :: TPFEC :: CLR_NBERC2 [10:10] */
#define BCHP_DS_0_TPFEC_CLR_NBERC2_MASK                            0x00000400
#define BCHP_DS_0_TPFEC_CLR_NBERC2_SHIFT                           10

/* DS_0 :: TPFEC :: CLR_CBERC2 [09:09] */
#define BCHP_DS_0_TPFEC_CLR_CBERC2_MASK                            0x00000200
#define BCHP_DS_0_TPFEC_CLR_CBERC2_SHIFT                           9

/* DS_0 :: TPFEC :: CLR_BMPG2 [08:08] */
#define BCHP_DS_0_TPFEC_CLR_BMPG2_MASK                             0x00000100
#define BCHP_DS_0_TPFEC_CLR_BMPG2_SHIFT                            8

/* DS_0 :: TPFEC :: reserved1 [07:04] */
#define BCHP_DS_0_TPFEC_reserved1_MASK                             0x000000f0
#define BCHP_DS_0_TPFEC_reserved1_SHIFT                            4

/* DS_0 :: TPFEC :: PNRST [03:03] */
#define BCHP_DS_0_TPFEC_PNRST_MASK                                 0x00000008
#define BCHP_DS_0_TPFEC_PNRST_SHIFT                                3

/* DS_0 :: TPFEC :: PNEN [02:02] */
#define BCHP_DS_0_TPFEC_PNEN_MASK                                  0x00000004
#define BCHP_DS_0_TPFEC_PNEN_SHIFT                                 2

/* DS_0 :: TPFEC :: reserved_for_eco2 [01:01] */
#define BCHP_DS_0_TPFEC_reserved_for_eco2_MASK                     0x00000002
#define BCHP_DS_0_TPFEC_reserved_for_eco2_SHIFT                    1

/* DS_0 :: TPFEC :: REGEN [00:00] */
#define BCHP_DS_0_TPFEC_REGEN_MASK                                 0x00000001
#define BCHP_DS_0_TPFEC_REGEN_SHIFT                                0

/***************************************************************************
 *EUSEDC1 - FEC Erasure used RS-Block Counter
 ***************************************************************************/
/* DS_0 :: EUSEDC1 :: EUSEDCNTVAL [31:00] */
#define BCHP_DS_0_EUSEDC1_EUSEDCNTVAL_MASK                         0xffffffff
#define BCHP_DS_0_EUSEDC1_EUSEDCNTVAL_SHIFT                        0

/***************************************************************************
 *EDISCARDC1 - FEC Erasure discarded RS-Block Counter
 ***************************************************************************/
/* DS_0 :: EDISCARDC1 :: EDISCARDCNTVAL [31:00] */
#define BCHP_DS_0_EDISCARDC1_EDISCARDCNTVAL_MASK                   0xffffffff
#define BCHP_DS_0_EDISCARDC1_EDISCARDCNTVAL_SHIFT                  0

/***************************************************************************
 *EUSEDC2 - FEC Erasure used RS-Block Counter
 ***************************************************************************/
/* DS_0 :: EUSEDC2 :: EUSEDCNTVAL [31:00] */
#define BCHP_DS_0_EUSEDC2_EUSEDCNTVAL_MASK                         0xffffffff
#define BCHP_DS_0_EUSEDC2_EUSEDCNTVAL_SHIFT                        0

/***************************************************************************
 *EDISCARDC2 - FEC Erasure discarded RS-Block Counter
 ***************************************************************************/
/* DS_0 :: EDISCARDC2 :: EDISCARDCNTVAL [31:00] */
#define BCHP_DS_0_EDISCARDC2_EDISCARDCNTVAL_MASK                   0xffffffff
#define BCHP_DS_0_EDISCARDC2_EDISCARDCNTVAL_SHIFT                  0

/***************************************************************************
 *TP - Testport Control Register
 ***************************************************************************/
/* DS_0 :: TP :: TPOUT_SEL [31:28] */
#define BCHP_DS_0_TP_TPOUT_SEL_MASK                                0xf0000000
#define BCHP_DS_0_TP_TPOUT_SEL_SHIFT                               28

/* DS_0 :: TP :: reserved0 [27:27] */
#define BCHP_DS_0_TP_reserved0_MASK                                0x08000000
#define BCHP_DS_0_TP_reserved0_SHIFT                               27

/* DS_0 :: TP :: TPOUT_CLKINV2 [26:26] */
#define BCHP_DS_0_TP_TPOUT_CLKINV2_MASK                            0x04000000
#define BCHP_DS_0_TP_TPOUT_CLKINV2_SHIFT                           26

/* DS_0 :: TP :: TPOUT_CLKSEL2 [25:20] */
#define BCHP_DS_0_TP_TPOUT_CLKSEL2_MASK                            0x03f00000
#define BCHP_DS_0_TP_TPOUT_CLKSEL2_SHIFT                           20

/* DS_0 :: TP :: reserved1 [19:19] */
#define BCHP_DS_0_TP_reserved1_MASK                                0x00080000
#define BCHP_DS_0_TP_reserved1_SHIFT                               19

/* DS_0 :: TP :: PNRST_F4B [18:18] */
#define BCHP_DS_0_TP_PNRST_F4B_MASK                                0x00040000
#define BCHP_DS_0_TP_PNRST_F4B_SHIFT                               18

/* DS_0 :: TP :: PNEN_F4B [17:17] */
#define BCHP_DS_0_TP_PNEN_F4B_MASK                                 0x00020000
#define BCHP_DS_0_TP_PNEN_F4B_SHIFT                                17

/* DS_0 :: TP :: REGEN_F4B [16:16] */
#define BCHP_DS_0_TP_REGEN_F4B_MASK                                0x00010000
#define BCHP_DS_0_TP_REGEN_F4B_SHIFT                               16

/* DS_0 :: TP :: reserved2 [15:15] */
#define BCHP_DS_0_TP_reserved2_MASK                                0x00008000
#define BCHP_DS_0_TP_reserved2_SHIFT                               15

/* DS_0 :: TP :: TPOUT_CLKINV [14:14] */
#define BCHP_DS_0_TP_TPOUT_CLKINV_MASK                             0x00004000
#define BCHP_DS_0_TP_TPOUT_CLKINV_SHIFT                            14

/* DS_0 :: TP :: TPOUT_CLKSEL [13:08] */
#define BCHP_DS_0_TP_TPOUT_CLKSEL_MASK                             0x00003f00
#define BCHP_DS_0_TP_TPOUT_CLKSEL_SHIFT                            8

/* DS_0 :: TP :: TSPIEN [07:07] */
#define BCHP_DS_0_TP_TSPIEN_MASK                                   0x00000080
#define BCHP_DS_0_TP_TSPIEN_SHIFT                                  7

/* DS_0 :: TP :: PNRST_F6EQ [06:06] */
#define BCHP_DS_0_TP_PNRST_F6EQ_MASK                               0x00000040
#define BCHP_DS_0_TP_PNRST_F6EQ_SHIFT                              6

/* DS_0 :: TP :: PNEN_F6EQ [05:05] */
#define BCHP_DS_0_TP_PNEN_F6EQ_MASK                                0x00000020
#define BCHP_DS_0_TP_PNEN_F6EQ_SHIFT                               5

/* DS_0 :: TP :: REGEN_F6EQ [04:04] */
#define BCHP_DS_0_TP_REGEN_F6EQ_MASK                               0x00000010
#define BCHP_DS_0_TP_REGEN_F6EQ_SHIFT                              4

/* DS_0 :: TP :: PNRST_F2S [03:03] */
#define BCHP_DS_0_TP_PNRST_F2S_MASK                                0x00000008
#define BCHP_DS_0_TP_PNRST_F2S_SHIFT                               3

/* DS_0 :: TP :: PNEN_F2S [02:02] */
#define BCHP_DS_0_TP_PNEN_F2S_MASK                                 0x00000004
#define BCHP_DS_0_TP_PNEN_F2S_SHIFT                                2

/* DS_0 :: TP :: TPINEN [01:01] */
#define BCHP_DS_0_TP_TPINEN_MASK                                   0x00000002
#define BCHP_DS_0_TP_TPINEN_SHIFT                                  1

/* DS_0 :: TP :: REGEN_F2S [00:00] */
#define BCHP_DS_0_TP_REGEN_F2S_MASK                                0x00000001
#define BCHP_DS_0_TP_REGEN_F2S_SHIFT                               0

/***************************************************************************
 *TPOUT - Testport Output
 ***************************************************************************/
/* DS_0 :: TPOUT :: reserved0 [31:24] */
#define BCHP_DS_0_TPOUT_reserved0_MASK                             0xff000000
#define BCHP_DS_0_TPOUT_reserved0_SHIFT                            24

/* DS_0 :: TPOUT :: ds_internal_tpout [23:00] */
#define BCHP_DS_0_TPOUT_ds_internal_tpout_MASK                     0x00ffffff
#define BCHP_DS_0_TPOUT_ds_internal_tpout_SHIFT                    0

/***************************************************************************
 *FSCNT1 - Sample Rate Counter 1
 ***************************************************************************/
/* DS_0 :: FSCNT1 :: reserved0 [31:24] */
#define BCHP_DS_0_FSCNT1_reserved0_MASK                            0xff000000
#define BCHP_DS_0_FSCNT1_reserved0_SHIFT                           24

/* DS_0 :: FSCNT1 :: COUNTVAL [23:00] */
#define BCHP_DS_0_FSCNT1_COUNTVAL_MASK                             0x00ffffff
#define BCHP_DS_0_FSCNT1_COUNTVAL_SHIFT                            0

/***************************************************************************
 *FSCNT2 - Sample Rate Counter 2
 ***************************************************************************/
/* DS_0 :: FSCNT2 :: reserved0 [31:24] */
#define BCHP_DS_0_FSCNT2_reserved0_MASK                            0xff000000
#define BCHP_DS_0_FSCNT2_reserved0_SHIFT                           24

/* DS_0 :: FSCNT2 :: COUNTVAL [23:00] */
#define BCHP_DS_0_FSCNT2_COUNTVAL_MASK                             0x00ffffff
#define BCHP_DS_0_FSCNT2_COUNTVAL_SHIFT                            0

/***************************************************************************
 *FBCNT1 - Baud Rate Counter 1
 ***************************************************************************/
/* DS_0 :: FBCNT1 :: reserved0 [31:24] */
#define BCHP_DS_0_FBCNT1_reserved0_MASK                            0xff000000
#define BCHP_DS_0_FBCNT1_reserved0_SHIFT                           24

/* DS_0 :: FBCNT1 :: COUNTVAL [23:00] */
#define BCHP_DS_0_FBCNT1_COUNTVAL_MASK                             0x00ffffff
#define BCHP_DS_0_FBCNT1_COUNTVAL_SHIFT                            0

/***************************************************************************
 *FBCNT2 - Baud Rate Counter 2
 ***************************************************************************/
/* DS_0 :: FBCNT2 :: reserved0 [31:24] */
#define BCHP_DS_0_FBCNT2_reserved0_MASK                            0xff000000
#define BCHP_DS_0_FBCNT2_reserved0_SHIFT                           24

/* DS_0 :: FBCNT2 :: COUNTVAL [23:00] */
#define BCHP_DS_0_FBCNT2_COUNTVAL_MASK                             0x00ffffff
#define BCHP_DS_0_FBCNT2_COUNTVAL_SHIFT                            0

/***************************************************************************
 *SPARE - Reserved for Future Expansion
 ***************************************************************************/
/* DS_0 :: SPARE :: SPARE [31:00] */
#define BCHP_DS_0_SPARE_SPARE_MASK                                 0xffffffff
#define BCHP_DS_0_SPARE_SPARE_SHIFT                                0

/***************************************************************************
 *BND - BND Control Register
 ***************************************************************************/
/* DS_0 :: BND :: reserved0 [31:28] */
#define BCHP_DS_0_BND_reserved0_MASK                               0xf0000000
#define BCHP_DS_0_BND_reserved0_SHIFT                              28

/* DS_0 :: BND :: BND_EN [27:27] */
#define BCHP_DS_0_BND_BND_EN_MASK                                  0x08000000
#define BCHP_DS_0_BND_BND_EN_SHIFT                                 27

/* DS_0 :: BND :: BND_BYP [26:26] */
#define BCHP_DS_0_BND_BND_BYP_MASK                                 0x04000000
#define BCHP_DS_0_BND_BND_BYP_SHIFT                                26

/* DS_0 :: BND :: BND_END_PAD [25:20] */
#define BCHP_DS_0_BND_BND_END_PAD_MASK                             0x03f00000
#define BCHP_DS_0_BND_BND_END_PAD_SHIFT                            20

/* DS_0 :: BND :: BND_FRONT_PAD [19:14] */
#define BCHP_DS_0_BND_BND_FRONT_PAD_MASK                           0x000fc000
#define BCHP_DS_0_BND_BND_FRONT_PAD_SHIFT                          14

/* DS_0 :: BND :: BND_DURATION_WINDOW [13:07] */
#define BCHP_DS_0_BND_BND_DURATION_WINDOW_MASK                     0x00003f80
#define BCHP_DS_0_BND_BND_DURATION_WINDOW_SHIFT                    7

/* DS_0 :: BND :: BND_GAP_WINDOW [06:00] */
#define BCHP_DS_0_BND_BND_GAP_WINDOW_MASK                          0x0000007f
#define BCHP_DS_0_BND_BND_GAP_WINDOW_SHIFT                         0

/***************************************************************************
 *BND_THR - BND threshold value Register
 ***************************************************************************/
/* DS_0 :: BND_THR :: reserved0 [31:29] */
#define BCHP_DS_0_BND_THR_reserved0_MASK                           0xe0000000
#define BCHP_DS_0_BND_THR_reserved0_SHIFT                          29

/* DS_0 :: BND_THR :: BND_THRESHOLD [28:00] */
#define BCHP_DS_0_BND_THR_BND_THRESHOLD_MASK                       0x1fffffff
#define BCHP_DS_0_BND_THR_BND_THRESHOLD_SHIFT                      0

/***************************************************************************
 *BND_FRZ - BND Freeze Control Register
 ***************************************************************************/
/* DS_0 :: BND_FRZ :: reserved0 [31:15] */
#define BCHP_DS_0_BND_FRZ_reserved0_MASK                           0xffff8000
#define BCHP_DS_0_BND_FRZ_reserved0_SHIFT                          15

/* DS_0 :: BND_FRZ :: BND_FRZ_EN [14:14] */
#define BCHP_DS_0_BND_FRZ_BND_FRZ_EN_MASK                          0x00004000
#define BCHP_DS_0_BND_FRZ_BND_FRZ_EN_SHIFT                         14

/* DS_0 :: BND_FRZ :: BND_FRZ_DURATION_WINDOW [13:07] */
#define BCHP_DS_0_BND_FRZ_BND_FRZ_DURATION_WINDOW_MASK             0x00003f80
#define BCHP_DS_0_BND_FRZ_BND_FRZ_DURATION_WINDOW_SHIFT            7

/* DS_0 :: BND_FRZ :: BND_FRZ_GAP_WINDOW [06:00] */
#define BCHP_DS_0_BND_FRZ_BND_FRZ_GAP_WINDOW_MASK                  0x0000007f
#define BCHP_DS_0_BND_FRZ_BND_FRZ_GAP_WINDOW_SHIFT                 0

/***************************************************************************
 *BND_THRFRZ - BND threshold value Register
 ***************************************************************************/
/* DS_0 :: BND_THRFRZ :: reserved0 [31:29] */
#define BCHP_DS_0_BND_THRFRZ_reserved0_MASK                        0xe0000000
#define BCHP_DS_0_BND_THRFRZ_reserved0_SHIFT                       29

/* DS_0 :: BND_THRFRZ :: BND_THRESHOLD_FRZ [28:00] */
#define BCHP_DS_0_BND_THRFRZ_BND_THRESHOLD_FRZ_MASK                0x1fffffff
#define BCHP_DS_0_BND_THRFRZ_BND_THRESHOLD_FRZ_SHIFT               0

#endif /* #ifndef BCHP_DS_0_H__ */

/* End of File */
