Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
<<<<<<< HEAD
| Date         : Mon Feb 12 20:57:20 2024
=======
| Date         : Sat Mar 16 18:15:36 2024
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
| Host         : DESKTOP-SK95JA6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Core_Top_timing_summary_routed.rpt -pb Core_Top_timing_summary_routed.pb -rpx Core_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Core_Top
| Device       : 7a15t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

<<<<<<< HEAD
Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                           1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         1           
TIMING-6   Critical Warning  No common primary clock between related clocks             2           
TIMING-7   Critical Warning  No common node between related clocks                      2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  2           
LUTAR-1    Warning           LUT drives async reset alert                               3           
SYNTH-16   Warning           Address collision                                          1           
TIMING-9   Warning           Unknown CDC Logic                                          1           
TIMING-10  Warning           Missing property on synchronizer                           1           
RTGT-1     Advisory          RAM retargeting possibility                                1           
=======
Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                                                                       3           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                                                     3           
TIMING-14  Critical Warning  LUT on the clock tree                                                                                  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                                                                            18          
LUTAR-1    Warning           LUT drives async reset alert                                                                           2           
SYNTH-16   Warning           Address collision                                                                                      1           
TIMING-9   Warning           Unknown CDC Logic                                                                                      1           
TIMING-10  Warning           Missing property on synchronizer                                                                       1           
TIMING-16  Warning           Large setup violation                                                                                  10          
TIMING-20  Warning           Non-clocked latch                                                                                      8           
TIMING-30  Warning           Sub-optimal master source pin selection for generated clock                                            4           
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  1           
LATCH-1    Advisory          Existing latches in the design                                                                         1           
RTGT-1     Advisory          RAM retargeting possibility                                                                            1           
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
<<<<<<< HEAD
1. checking no_clock (1050)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6718)
5. checking no_input_delay (8)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1050)
---------------------------
 There are 30 register/latch pins with no clock driven by root clock pin: clk_gen_0/sim_6M[0].inst/Q0_reg/Q (HIGH)

 There are 668 register/latch pins with no clock driven by root clock pin: clk_gen_0/sim_6M[1].inst/Q0_reg/Q (HIGH)

 There are 352 register/latch pins with no clock driven by root clock pin: u_Core/hcnt_reg[0]/Q (HIGH)
=======
1. checking no_clock (74)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (125)
5. checking no_input_delay (10)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (27)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (74)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: i_cpu_a_core[14] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: i_cpu_iorq_l_core (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: i_cpu_m1_l_core (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: i_cpu_mreq_l_core (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: i_cpu_rd_l_core (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: i_cpu_rfrsh_l_core (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_gen_0/sim_6M[1].inst/Q0_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_Core/hcnt_reg[1]/Q (HIGH)
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


<<<<<<< HEAD
4. checking unconstrained_internal_endpoints (6718)
---------------------------------------------------
 There are 6718 pins that are not constrained for maximum delay. (HIGH)
=======
4. checking unconstrained_internal_endpoints (125)
--------------------------------------------------
 There are 125 pins that are not constrained for maximum delay. (HIGH)
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8

 There are 0 pins that are not constrained for maximum delay due to constant clock.


<<<<<<< HEAD
5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)
=======
5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8

 There are 0 input ports with no input delay but user has a false path constraint.


<<<<<<< HEAD
6. checking no_output_delay (21)
--------------------------------
 There are 0 ports with no output delay specified.

 There are 21 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it
=======
6. checking no_output_delay (33)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 21 ports with no output delay but user has a false path constraint (MEDIUM)

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


<<<<<<< HEAD
10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.
=======
10. checking partial_input_delay (27)
-------------------------------------
 There are 27 input ports with partial input delay specified. (HIGH)
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< HEAD
      1.600        0.000                      0                 1930        0.065        0.000                      0                 1930        3.000        0.000                       0                   685  


All user specified timing constraints are met.
=======
    -11.170     -102.996                     10                 7539        0.075        0.000                      0                 7008        3.000        0.000                       0                  1370  


Timing constraints are not met.
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
<<<<<<< HEAD
=======
SYS_CLK               {0.000 27.300}       54.600          18.315          
  CLK_6M              {0.000 109.200}      163.800         6.105           
  CLK_6M_STAR         {54.600 109.200}     163.800         6.105           
  CLK_6M_STAR_N       {109.200 218.400}    163.800         6.105           
  CLK_Z80             {0.000 163.800}      327.600         3.053           
VGA_CLK               {0.000 19.850}       39.700          25.189          
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
clk_52M               {0.000 9.616}        19.231          51.999          
i_clk_main            {0.000 5.000}        10.000          100.000         
  clk_52m_clk_wiz_1   {0.000 9.615}        19.231          52.000          
  clk_sys_clk_wiz_1   {0.000 27.295}       54.591          18.318          
<<<<<<< HEAD
    z80_clk           {0.000 54.591}       109.181         9.159           
=======
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
  clk_vga_clk_wiz_1   {0.000 19.851}       39.702          25.188          
  clkfbout_clk_wiz_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
<<<<<<< HEAD
clk_52M                    12.959        0.000                      0                 1403        0.065        0.000                      0                 1403        8.485        0.000                       0                   551  
i_clk_main                                                                                                                                                              3.000        0.000                       0                     1  
  clk_52m_clk_wiz_1                                                                                                                                                     9.115        0.000                       0                    22  
  clk_sys_clk_wiz_1        51.636        0.000                      0                    2        0.961        0.000                      0                    2       26.795        0.000                       0                     4  
  clk_vga_clk_wiz_1        34.391        0.000                      0                  253        0.159        0.000                      0                  253       19.351        0.000                       0                   104  
=======
SYS_CLK                    53.051        0.000                      0                    2        0.229        0.000                      0                    2       26.800        0.000                       0                     2  
  CLK_6M                   48.889        0.000                      0                 5119        0.097        0.000                      0                 5119       53.470        0.000                       0                   656  
  CLK_6M_STAR              48.973        0.000                      0                   42        0.320        0.000                      0                   42       53.470        0.000                       0                    35  
  CLK_6M_STAR_N           161.001        0.000                      0                   10        0.226        0.000                      0                   10       54.100        0.000                       0                    14  
VGA_CLK                    35.057        0.000                      0                  253        0.121        0.000                      0                  253       19.350        0.000                       0                   102  
clk_52M                    12.468        0.000                      0                 1419        0.075        0.000                      0                 1419        8.485        0.000                       0                   551  
i_clk_main                                                                                                                                                              3.000        0.000                       0                     1  
  clk_52m_clk_wiz_1                                                                                                                                                    17.638        0.000                       0                     2  
  clk_sys_clk_wiz_1                                                                                                                                                    52.998        0.000                       0                     2  
  clk_vga_clk_wiz_1                                                                                                                                                    38.110        0.000                       0                     2  
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
  clkfbout_clk_wiz_1                                                                                                                                                   48.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

<<<<<<< HEAD
From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_52m_clk_wiz_1  clk_52M                  5.333        0.000                      0                   34        9.283        0.000                      0                   34  
clk_52M            clk_52m_clk_wiz_1        1.600        0.000                      0                  196       11.359        0.000                      0                  196  
=======
From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_6M_STAR    CLK_6M             103.320        0.000                      0                  536       54.372        0.000                      0                  536  
CLK_Z80        CLK_6M              97.623        0.000                      0                 5160                                                                        
CLK_6M         CLK_6M_STAR         44.940        0.000                      0                  115        1.492        0.000                      0                  115  
CLK_6M_STAR_N  CLK_6M_STAR        160.576        0.000                      0                   16        0.639        0.000                      0                   16  
CLK_Z80        CLK_6M_STAR        -11.170     -102.996                     10                  122                                                                        
CLK_6M         CLK_6M_STAR_N      100.810        0.000                      0                   41        1.219        0.000                      0                   41  
CLK_6M_STAR    CLK_6M_STAR_N       49.381        0.000                      0                   33        0.172        0.000                      0                   33  
CLK_Z80        CLK_6M_STAR_N       35.988        0.000                      0                   33                                                                        
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
<<<<<<< HEAD
**async_default**  clk_52M            clk_52M                 14.675        0.000                      0                   42        0.898        0.000                      0                   42  
=======
**async_default**  CLK_6M             CLK_6M                 159.835        0.000                      0                   16        1.304        0.000                      0                   16  
**async_default**  clk_52M            clk_52M                 13.095        0.000                      0                   42        0.543        0.000                      0                   42  
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

<<<<<<< HEAD
Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)             clk_vga_clk_wiz_1                     
(none)             clk_vga_clk_wiz_1  clk_52M            
(none)             clk_52M            clk_vga_clk_wiz_1  
=======
Path Group     From Clock     To Clock     
----------     ----------     --------     
(none)         CLK_6M                        
(none)         CLK_6M_STAR                   
(none)         CLK_6M_STAR_N                 
(none)         CLK_Z80                       
(none)         VGA_CLK                       
(none)         clk_52M        CLK_6M         
(none)         CLK_6M_STAR    SYS_CLK        
(none)         clk_52M        VGA_CLK        
(none)         CLK_6M         clk_52M        
(none)         VGA_CLK        clk_52M        
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
<<<<<<< HEAD
(none)              clk_52M                                 
(none)              clkfbout_clk_wiz_1                      
(none)              z80_clk                                 
=======
(none)              CLK_6M                                  
(none)              CLK_6M_STAR                             
(none)              CLK_Z80                                 
(none)              clkfbout_clk_wiz_1                      
(none)                                  CLK_6M              
(none)                                  CLK_6M_STAR         
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
<<<<<<< HEAD
From Clock:  clk_52M
  To Clock:  clk_52M

Setup :            0  Failing Endpoints,  Worst Slack       12.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.485ns,  Total Violation        0.000ns
=======
From Clock:  SYS_CLK
  To Clock:  SYS_CLK

Setup :            0  Failing Endpoints,  Worst Slack       53.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       26.800ns,  Total Violation        0.000ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             12.959ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 1.740ns (29.343%)  route 4.190ns (70.657%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 20.473 - 19.231 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
=======
Slack (MET) :             53.051ns  (required time - arrival time)
  Source:                 clk_gen_0/sim_6M[1].inst/Q0_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@27.300ns period=54.600ns})
  Destination:            clk_gen_0/sim_6M[0].inst/Q0_reg/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@27.300ns period=54.600ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (SYS_CLK rise@54.600ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.484ns (36.454%)  route 0.844ns (63.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 55.858 - 54.600 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         1.980     3.676    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.242     3.918 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44/O
                         net (fo=1, routed)           0.000     3.918    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.250 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.250    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.348 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.348    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.446 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.446    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.706 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/O[3]
                         net (fo=1, routed)           0.913     5.619    u_vga_ctrl/u2/wbm/vga_odd_line1[23]
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.257     5.876 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7/O
                         net (fo=2, routed)           0.661     6.537    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.642 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_1/O
                         net (fo=31, routed)          0.636     7.278    u_vga_ctrl/u2_n_2
    SLICE_X37Y60         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.242    20.473    u_vga_ctrl/clk_52m
    SLICE_X37Y60         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[0]/C
                         clock pessimism              0.066    20.539    
                         clock uncertainty           -0.134    20.405    
    SLICE_X37Y60         FDCE (Setup_fdce_C_CE)      -0.168    20.237    u_vga_ctrl/vga_addr_even_line_start_reg[0]
  -------------------------------------------------------------------
                         required time                         20.237    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                 12.959    

Slack (MET) :             12.959ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 1.740ns (29.343%)  route 4.190ns (70.657%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 20.473 - 19.231 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
=======
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE                                         r  clk_gen_0/sim_6M[1].inst/Q0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.844     2.577    clk_gen_0/sim_6M[1].inst/Q0
    SLICE_X36Y47         LUT2 (Prop_lut2_I0_O)        0.105     2.682 r  clk_gen_0/sim_6M[1].inst/Q0_i_1/O
                         net (fo=1, routed)           0.000     2.682    clk_gen_0/sim_6M[0].inst/Q0_reg_1
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[0].inst/Q0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258    55.858    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[0].inst/Q0_reg/C
                         clock pessimism              0.000    55.858    
                         clock uncertainty           -0.155    55.703    
    SLICE_X36Y47         FDCE (Setup_fdce_C_D)        0.030    55.733    clk_gen_0/sim_6M[0].inst/Q0_reg
  -------------------------------------------------------------------
                         required time                         55.733    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                 53.051    

Slack (MET) :             53.534ns  (required time - arrival time)
  Source:                 clk_gen_0/sim_6M[1].inst/Q0_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@27.300ns period=54.600ns})
  Destination:            clk_gen_0/sim_6M[1].inst/Q0_reg/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@27.300ns period=54.600ns})
  Path Group:             SYS_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (SYS_CLK rise@54.600ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.484ns (51.446%)  route 0.457ns (48.554%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 55.844 - 54.600 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         1.980     3.676    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.242     3.918 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44/O
                         net (fo=1, routed)           0.000     3.918    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.250 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.250    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.348 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.348    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.446 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.446    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.706 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/O[3]
                         net (fo=1, routed)           0.913     5.619    u_vga_ctrl/u2/wbm/vga_odd_line1[23]
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.257     5.876 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7/O
                         net (fo=2, routed)           0.661     6.537    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.642 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_1/O
                         net (fo=31, routed)          0.636     7.278    u_vga_ctrl/u2_n_2
    SLICE_X37Y60         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.242    20.473    u_vga_ctrl/clk_52m
    SLICE_X37Y60         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[1]/C
                         clock pessimism              0.066    20.539    
                         clock uncertainty           -0.134    20.405    
    SLICE_X37Y60         FDCE (Setup_fdce_C_CE)      -0.168    20.237    u_vga_ctrl/vga_addr_even_line_start_reg[1]
  -------------------------------------------------------------------
                         required time                         20.237    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                 12.959    

Slack (MET) :             12.959ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 1.740ns (29.343%)  route 4.190ns (70.657%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 20.473 - 19.231 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         1.980     3.676    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.242     3.918 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44/O
                         net (fo=1, routed)           0.000     3.918    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.250 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.250    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.348 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.348    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.446 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.446    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.706 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/O[3]
                         net (fo=1, routed)           0.913     5.619    u_vga_ctrl/u2/wbm/vga_odd_line1[23]
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.257     5.876 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7/O
                         net (fo=2, routed)           0.661     6.537    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.642 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_1/O
                         net (fo=31, routed)          0.636     7.278    u_vga_ctrl/u2_n_2
    SLICE_X37Y60         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.242    20.473    u_vga_ctrl/clk_52m
    SLICE_X37Y60         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[2]/C
                         clock pessimism              0.066    20.539    
                         clock uncertainty           -0.134    20.405    
    SLICE_X37Y60         FDCE (Setup_fdce_C_CE)      -0.168    20.237    u_vga_ctrl/vga_addr_even_line_start_reg[2]
  -------------------------------------------------------------------
                         required time                         20.237    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                 12.959    

Slack (MET) :             12.959ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 1.740ns (29.343%)  route 4.190ns (70.657%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 20.473 - 19.231 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
=======
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE                                         r  clk_gen_0/sim_6M[1].inst/Q0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.457     2.190    clk_gen_0/sim_6M[0].inst/Q0
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.105     2.295 r  clk_gen_0/sim_6M[0].inst/Q0_i_1__0/O
                         net (fo=1, routed)           0.000     2.295    clk_gen_0/sim_6M[1].inst/Q0_reg_1
    SLICE_X36Y55         FDCE                                         r  clk_gen_0/sim_6M[1].inst/Q0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)   54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244    55.844    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE                                         r  clk_gen_0/sim_6M[1].inst/Q0_reg/C
                         clock pessimism              0.110    55.954    
                         clock uncertainty           -0.155    55.799    
    SLICE_X36Y55         FDCE (Setup_fdce_C_D)        0.030    55.829    clk_gen_0/sim_6M[1].inst/Q0_reg
  -------------------------------------------------------------------
                         required time                         55.829    
                         arrival time                          -2.295    
  -------------------------------------------------------------------
                         slack                                 53.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 clk_gen_0/sim_6M[1].inst/Q0_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@27.300ns period=54.600ns})
  Destination:            clk_gen_0/sim_6M[0].inst/Q0_reg/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@27.300ns period=54.600ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.186ns (31.435%)  route 0.406ns (68.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE                                         r  clk_gen_0/sim_6M[1].inst/Q0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.406     1.107    clk_gen_0/sim_6M[1].inst/Q0
    SLICE_X36Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.152 r  clk_gen_0/sim_6M[1].inst/Q0_i_1/O
                         net (fo=1, routed)           0.000     1.152    clk_gen_0/sim_6M[0].inst/Q0_reg_1
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[0].inst/Q0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833     0.833    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[0].inst/Q0_reg/C
                         clock pessimism              0.000     0.833    
    SLICE_X36Y47         FDCE (Hold_fdce_C_D)         0.091     0.924    clk_gen_0/sim_6M[0].inst/Q0_reg
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 clk_gen_0/sim_6M[1].inst/Q0_reg/C
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@27.300ns period=54.600ns})
  Destination:            clk_gen_0/sim_6M[1].inst/Q0_reg/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@27.300ns period=54.600ns})
  Path Group:             SYS_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYS_CLK rise@0.000ns - SYS_CLK rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.177%)  route 0.217ns (53.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE                                         r  clk_gen_0/sim_6M[1].inst/Q0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.217     0.918    clk_gen_0/sim_6M[0].inst/Q0
    SLICE_X36Y55         LUT2 (Prop_lut2_I1_O)        0.045     0.963 r  clk_gen_0/sim_6M[0].inst/Q0_i_1__0/O
                         net (fo=1, routed)           0.000     0.963    clk_gen_0/sim_6M[1].inst/Q0_reg_1
    SLICE_X36Y55         FDCE                                         r  clk_gen_0/sim_6M[1].inst/Q0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE                                         r  clk_gen_0/sim_6M[1].inst/Q0_reg/C
                         clock pessimism             -0.269     0.561    
    SLICE_X36Y55         FDCE (Hold_fdce_C_D)         0.091     0.652    clk_gen_0/sim_6M[1].inst/Q0_reg
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYS_CLK
Waveform(ns):       { 0.000 27.300 }
Period(ns):         54.600
Sources:            { clk_gen_0/clk_gen/clk_sys }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         54.600      53.600     SLICE_X36Y47  clk_gen_0/sim_6M[0].inst/Q0_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         54.600      53.600     SLICE_X36Y55  clk_gen_0/sim_6M[1].inst/Q0_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         27.300      26.800     SLICE_X36Y47  clk_gen_0/sim_6M[0].inst/Q0_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         27.300      26.800     SLICE_X36Y47  clk_gen_0/sim_6M[0].inst/Q0_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         27.300      26.800     SLICE_X36Y55  clk_gen_0/sim_6M[1].inst/Q0_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         27.300      26.800     SLICE_X36Y55  clk_gen_0/sim_6M[1].inst/Q0_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         27.300      26.800     SLICE_X36Y47  clk_gen_0/sim_6M[0].inst/Q0_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         27.300      26.800     SLICE_X36Y47  clk_gen_0/sim_6M[0].inst/Q0_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         27.300      26.800     SLICE_X36Y55  clk_gen_0/sim_6M[1].inst/Q0_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         27.300      26.800     SLICE_X36Y55  clk_gen_0/sim_6M[1].inst/Q0_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_6M
  To Clock:  CLK_6M

Setup :            0  Failing Endpoints,  Worst Slack       48.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.889ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M rise@163.800ns - CLK_6M fall@109.200ns)
  Data Path Delay:        5.107ns  (logic 0.864ns (16.918%)  route 4.243ns (83.082%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.126ns = ( 167.926 - 163.800 ) 
    Source Clock Delay      (SCD):    4.508ns = ( 113.708 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         1.980     3.676    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.242     3.918 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44/O
                         net (fo=1, routed)           0.000     3.918    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.250 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.250    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.348 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.348    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.446 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.446    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.706 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/O[3]
                         net (fo=1, routed)           0.913     5.619    u_vga_ctrl/u2/wbm/vga_odd_line1[23]
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.257     5.876 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7/O
                         net (fo=2, routed)           0.661     6.537    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.642 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_1/O
                         net (fo=31, routed)          0.636     7.278    u_vga_ctrl/u2_n_2
    SLICE_X37Y60         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.242    20.473    u_vga_ctrl/clk_52m
    SLICE_X37Y60         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[3]/C
                         clock pessimism              0.066    20.539    
                         clock uncertainty           -0.134    20.405    
    SLICE_X37Y60         FDCE (Setup_fdce_C_CE)      -0.168    20.237    u_vga_ctrl/vga_addr_even_line_start_reg[3]
  -------------------------------------------------------------------
                         required time                         20.237    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                 12.959    

Slack (MET) :             13.064ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.740ns (29.894%)  route 4.081ns (70.106%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 20.469 - 19.231 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
=======
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   110.554    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   110.933 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   111.514    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   111.619 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   112.204    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   112.285 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.423   113.708    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.384   114.092 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.889   114.982    u_Core/u_rams/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I0_O)        0.105   115.087 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.368   115.455    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.108   115.563 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.636   116.199    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X58Y87         LUT5 (Prop_lut5_I0_O)        0.267   116.466 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1/O
                         net (fo=32, routed)          2.350   118.815    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/WE
    SLICE_X56Y105        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.402   167.926    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/WCLK
    SLICE_X56Y105        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism              0.368   168.294    
                         clock uncertainty           -0.155   168.139    
    SLICE_X56Y105        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435   167.704    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                        167.704    
                         arrival time                        -118.815    
  -------------------------------------------------------------------
                         slack                                 48.889    

Slack (MET) :             48.889ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M rise@163.800ns - CLK_6M fall@109.200ns)
  Data Path Delay:        5.107ns  (logic 0.864ns (16.918%)  route 4.243ns (83.082%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.126ns = ( 167.926 - 163.800 ) 
    Source Clock Delay      (SCD):    4.508ns = ( 113.708 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         1.980     3.676    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.242     3.918 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44/O
                         net (fo=1, routed)           0.000     3.918    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.250 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.250    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.348 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.348    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.446 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.446    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.706 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/O[3]
                         net (fo=1, routed)           0.913     5.619    u_vga_ctrl/u2/wbm/vga_odd_line1[23]
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.257     5.876 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7/O
                         net (fo=2, routed)           0.661     6.537    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.642 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_1/O
                         net (fo=31, routed)          0.527     7.169    u_vga_ctrl/u2_n_2
    SLICE_X37Y66         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.238    20.469    u_vga_ctrl/clk_52m
    SLICE_X37Y66         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[21]/C
                         clock pessimism              0.066    20.535    
                         clock uncertainty           -0.134    20.401    
    SLICE_X37Y66         FDCE (Setup_fdce_C_CE)      -0.168    20.233    u_vga_ctrl/vga_addr_even_line_start_reg[21]
  -------------------------------------------------------------------
                         required time                         20.233    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                 13.064    

Slack (MET) :             13.064ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.740ns (29.894%)  route 4.081ns (70.106%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 20.469 - 19.231 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
=======
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   110.554    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   110.933 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   111.514    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   111.619 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   112.204    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   112.285 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.423   113.708    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.384   114.092 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.889   114.982    u_Core/u_rams/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I0_O)        0.105   115.087 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.368   115.455    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.108   115.563 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.636   116.199    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X58Y87         LUT5 (Prop_lut5_I0_O)        0.267   116.466 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1/O
                         net (fo=32, routed)          2.350   118.815    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/WE
    SLICE_X56Y105        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.402   167.926    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/WCLK
    SLICE_X56Y105        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism              0.368   168.294    
                         clock uncertainty           -0.155   168.139    
    SLICE_X56Y105        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435   167.704    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                        167.704    
                         arrival time                        -118.815    
  -------------------------------------------------------------------
                         slack                                 48.889    

Slack (MET) :             48.889ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M rise@163.800ns - CLK_6M fall@109.200ns)
  Data Path Delay:        5.107ns  (logic 0.864ns (16.918%)  route 4.243ns (83.082%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.126ns = ( 167.926 - 163.800 ) 
    Source Clock Delay      (SCD):    4.508ns = ( 113.708 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         1.980     3.676    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.242     3.918 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44/O
                         net (fo=1, routed)           0.000     3.918    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.250 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.250    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.348 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.348    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.446 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.446    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.706 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/O[3]
                         net (fo=1, routed)           0.913     5.619    u_vga_ctrl/u2/wbm/vga_odd_line1[23]
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.257     5.876 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7/O
                         net (fo=2, routed)           0.661     6.537    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.642 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_1/O
                         net (fo=31, routed)          0.527     7.169    u_vga_ctrl/u2_n_2
    SLICE_X37Y66         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.238    20.469    u_vga_ctrl/clk_52m
    SLICE_X37Y66         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[24]/C
                         clock pessimism              0.066    20.535    
                         clock uncertainty           -0.134    20.401    
    SLICE_X37Y66         FDCE (Setup_fdce_C_CE)      -0.168    20.233    u_vga_ctrl/vga_addr_even_line_start_reg[24]
  -------------------------------------------------------------------
                         required time                         20.233    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                 13.064    

Slack (MET) :             13.064ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.740ns (29.894%)  route 4.081ns (70.106%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 20.469 - 19.231 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
=======
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   110.554    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   110.933 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   111.514    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   111.619 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   112.204    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   112.285 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.423   113.708    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.384   114.092 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.889   114.982    u_Core/u_rams/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I0_O)        0.105   115.087 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.368   115.455    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.108   115.563 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.636   116.199    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X58Y87         LUT5 (Prop_lut5_I0_O)        0.267   116.466 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1/O
                         net (fo=32, routed)          2.350   118.815    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/WE
    SLICE_X56Y105        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.402   167.926    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/WCLK
    SLICE_X56Y105        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_C/CLK
                         clock pessimism              0.368   168.294    
                         clock uncertainty           -0.155   168.139    
    SLICE_X56Y105        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435   167.704    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                        167.704    
                         arrival time                        -118.815    
  -------------------------------------------------------------------
                         slack                                 48.889    

Slack (MET) :             48.889ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M rise@163.800ns - CLK_6M fall@109.200ns)
  Data Path Delay:        5.107ns  (logic 0.864ns (16.918%)  route 4.243ns (83.082%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.126ns = ( 167.926 - 163.800 ) 
    Source Clock Delay      (SCD):    4.508ns = ( 113.708 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         1.980     3.676    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.242     3.918 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44/O
                         net (fo=1, routed)           0.000     3.918    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.250 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.250    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.348 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.348    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.446 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.446    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.706 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/O[3]
                         net (fo=1, routed)           0.913     5.619    u_vga_ctrl/u2/wbm/vga_odd_line1[23]
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.257     5.876 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7/O
                         net (fo=2, routed)           0.661     6.537    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.642 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_1/O
                         net (fo=31, routed)          0.527     7.169    u_vga_ctrl/u2_n_2
    SLICE_X37Y66         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.238    20.469    u_vga_ctrl/clk_52m
    SLICE_X37Y66         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[25]/C
                         clock pessimism              0.066    20.535    
                         clock uncertainty           -0.134    20.401    
    SLICE_X37Y66         FDCE (Setup_fdce_C_CE)      -0.168    20.233    u_vga_ctrl/vga_addr_even_line_start_reg[25]
  -------------------------------------------------------------------
                         required time                         20.233    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                 13.064    

Slack (MET) :             13.064ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.740ns (29.894%)  route 4.081ns (70.106%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 20.469 - 19.231 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
=======
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   110.554    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   110.933 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   111.514    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   111.619 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   112.204    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   112.285 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.423   113.708    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.384   114.092 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.889   114.982    u_Core/u_rams/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I0_O)        0.105   115.087 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.368   115.455    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.108   115.563 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.636   116.199    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X58Y87         LUT5 (Prop_lut5_I0_O)        0.267   116.466 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1/O
                         net (fo=32, routed)          2.350   118.815    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/WE
    SLICE_X56Y105        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.402   167.926    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/WCLK
    SLICE_X56Y105        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_D/CLK
                         clock pessimism              0.368   168.294    
                         clock uncertainty           -0.155   168.139    
    SLICE_X56Y105        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435   167.704    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                        167.704    
                         arrival time                        -118.815    
  -------------------------------------------------------------------
                         slack                                 48.889    

Slack (MET) :             49.128ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M rise@163.800ns - CLK_6M fall@109.200ns)
  Data Path Delay:        4.698ns  (logic 0.878ns (18.690%)  route 3.820ns (81.310%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.126ns = ( 167.926 - 163.800 ) 
    Source Clock Delay      (SCD):    4.508ns = ( 113.708 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         1.980     3.676    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.242     3.918 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44/O
                         net (fo=1, routed)           0.000     3.918    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.250 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.250    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.348 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.348    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.446 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.446    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.706 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/O[3]
                         net (fo=1, routed)           0.913     5.619    u_vga_ctrl/u2/wbm/vga_odd_line1[23]
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.257     5.876 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7/O
                         net (fo=2, routed)           0.661     6.537    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.642 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_1/O
                         net (fo=31, routed)          0.527     7.169    u_vga_ctrl/u2_n_2
    SLICE_X37Y66         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.238    20.469    u_vga_ctrl/clk_52m
    SLICE_X37Y66         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[26]/C
                         clock pessimism              0.066    20.535    
                         clock uncertainty           -0.134    20.401    
    SLICE_X37Y66         FDCE (Setup_fdce_C_CE)      -0.168    20.233    u_vga_ctrl/vga_addr_even_line_start_reg[26]
  -------------------------------------------------------------------
                         required time                         20.233    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                 13.064    

Slack (MET) :             13.064ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.740ns (29.894%)  route 4.081ns (70.106%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 20.469 - 19.231 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
=======
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   110.554    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   110.933 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   111.514    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   111.619 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   112.204    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   112.285 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.423   113.708    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.384   114.092 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.889   114.982    u_Core/u_rams/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I0_O)        0.105   115.087 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.368   115.455    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.108   115.563 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.720   116.283    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X59Y86         LUT5 (Prop_lut5_I3_O)        0.281   116.564 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_0_0_i_1/O
                         net (fo=32, routed)          1.842   118.406    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/WE
    SLICE_X56Y104        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.402   167.926    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/WCLK
    SLICE_X56Y104        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_A/CLK
                         clock pessimism              0.368   168.294    
                         clock uncertainty           -0.155   168.139    
    SLICE_X56Y104        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605   167.534    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                        167.534    
                         arrival time                        -118.406    
  -------------------------------------------------------------------
                         slack                                 49.128    

Slack (MET) :             49.128ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M rise@163.800ns - CLK_6M fall@109.200ns)
  Data Path Delay:        4.698ns  (logic 0.878ns (18.690%)  route 3.820ns (81.310%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.126ns = ( 167.926 - 163.800 ) 
    Source Clock Delay      (SCD):    4.508ns = ( 113.708 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         1.980     3.676    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.242     3.918 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44/O
                         net (fo=1, routed)           0.000     3.918    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.250 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.250    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.348 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.348    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.446 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.446    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.706 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/O[3]
                         net (fo=1, routed)           0.913     5.619    u_vga_ctrl/u2/wbm/vga_odd_line1[23]
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.257     5.876 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7/O
                         net (fo=2, routed)           0.661     6.537    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.642 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_1/O
                         net (fo=31, routed)          0.527     7.169    u_vga_ctrl/u2_n_2
    SLICE_X37Y66         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.238    20.469    u_vga_ctrl/clk_52m
    SLICE_X37Y66         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[27]/C
                         clock pessimism              0.066    20.535    
                         clock uncertainty           -0.134    20.401    
    SLICE_X37Y66         FDCE (Setup_fdce_C_CE)      -0.168    20.233    u_vga_ctrl/vga_addr_even_line_start_reg[27]
  -------------------------------------------------------------------
                         required time                         20.233    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                 13.064    

Slack (MET) :             13.064ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 1.740ns (29.894%)  route 4.081ns (70.106%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 20.469 - 19.231 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
=======
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   110.554    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   110.933 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   111.514    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   111.619 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   112.204    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   112.285 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.423   113.708    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.384   114.092 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.889   114.982    u_Core/u_rams/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I0_O)        0.105   115.087 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.368   115.455    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.108   115.563 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.720   116.283    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X59Y86         LUT5 (Prop_lut5_I3_O)        0.281   116.564 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_0_0_i_1/O
                         net (fo=32, routed)          1.842   118.406    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/WE
    SLICE_X56Y104        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.402   167.926    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/WCLK
    SLICE_X56Y104        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_B/CLK
                         clock pessimism              0.368   168.294    
                         clock uncertainty           -0.155   168.139    
    SLICE_X56Y104        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605   167.534    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                        167.534    
                         arrival time                        -118.406    
  -------------------------------------------------------------------
                         slack                                 49.128    

Slack (MET) :             49.128ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M rise@163.800ns - CLK_6M fall@109.200ns)
  Data Path Delay:        4.698ns  (logic 0.878ns (18.690%)  route 3.820ns (81.310%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.126ns = ( 167.926 - 163.800 ) 
    Source Clock Delay      (SCD):    4.508ns = ( 113.708 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         1.980     3.676    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.242     3.918 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44/O
                         net (fo=1, routed)           0.000     3.918    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_44_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     4.250 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.250    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.348 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.348    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_24_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.446 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     4.446    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.706 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/O[3]
                         net (fo=1, routed)           0.913     5.619    u_vga_ctrl/u2/wbm/vga_odd_line1[23]
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.257     5.876 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7/O
                         net (fo=2, routed)           0.661     6.537    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_7_n_0
    SLICE_X38Y64         LUT6 (Prop_lut6_I3_O)        0.105     6.642 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_1/O
                         net (fo=31, routed)          0.527     7.169    u_vga_ctrl/u2_n_2
    SLICE_X37Y66         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.238    20.469    u_vga_ctrl/clk_52m
    SLICE_X37Y66         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[28]/C
                         clock pessimism              0.066    20.535    
                         clock uncertainty           -0.134    20.401    
    SLICE_X37Y66         FDCE (Setup_fdce_C_CE)      -0.168    20.233    u_vga_ctrl/vga_addr_even_line_start_reg[28]
  -------------------------------------------------------------------
                         required time                         20.233    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                 13.064    
=======
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   110.554    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   110.933 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   111.514    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   111.619 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   112.204    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   112.285 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.423   113.708    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.384   114.092 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.889   114.982    u_Core/u_rams/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I0_O)        0.105   115.087 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.368   115.455    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.108   115.563 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.720   116.283    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X59Y86         LUT5 (Prop_lut5_I3_O)        0.281   116.564 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_0_0_i_1/O
                         net (fo=32, routed)          1.842   118.406    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/WE
    SLICE_X56Y104        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.402   167.926    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/WCLK
    SLICE_X56Y104        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_C/CLK
                         clock pessimism              0.368   168.294    
                         clock uncertainty           -0.155   168.139    
    SLICE_X56Y104        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605   167.534    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                        167.534    
                         arrival time                        -118.406    
  -------------------------------------------------------------------
                         slack                                 49.128    

Slack (MET) :             49.128ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M rise@163.800ns - CLK_6M fall@109.200ns)
  Data Path Delay:        4.698ns  (logic 0.878ns (18.690%)  route 3.820ns (81.310%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.126ns = ( 167.926 - 163.800 ) 
    Source Clock Delay      (SCD):    4.508ns = ( 113.708 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   110.554    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   110.933 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   111.514    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   111.619 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   112.204    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   112.285 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.423   113.708    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.384   114.092 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.889   114.982    u_Core/u_rams/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I0_O)        0.105   115.087 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.368   115.455    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.108   115.563 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.720   116.283    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X59Y86         LUT5 (Prop_lut5_I3_O)        0.281   116.564 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_0_0_i_1/O
                         net (fo=32, routed)          1.842   118.406    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/WE
    SLICE_X56Y104        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.402   167.926    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/WCLK
    SLICE_X56Y104        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_D/CLK
                         clock pessimism              0.368   168.294    
                         clock uncertainty           -0.155   168.139    
    SLICE_X56Y104        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605   167.534    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                        167.534    
                         arrival time                        -118.406    
  -------------------------------------------------------------------
                         slack                                 49.128    

Slack (MET) :             49.203ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M rise@163.800ns - CLK_6M fall@109.200ns)
  Data Path Delay:        4.515ns  (logic 0.878ns (19.447%)  route 3.637ns (80.553%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.959ns = ( 167.759 - 163.800 ) 
    Source Clock Delay      (SCD):    4.508ns = ( 113.708 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   110.554    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   110.933 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   111.514    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   111.619 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   112.204    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   112.285 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.423   113.708    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.384   114.092 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.889   114.982    u_Core/u_rams/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I0_O)        0.105   115.087 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.368   115.455    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.108   115.563 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.712   116.275    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X61Y85         LUT5 (Prop_lut5_I0_O)        0.281   116.556 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1/O
                         net (fo=32, routed)          1.667   118.223    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/WE
    SLICE_X56Y75         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.235   167.759    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/WCLK
    SLICE_X56Y75         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_A/CLK
                         clock pessimism              0.427   168.186    
                         clock uncertainty           -0.155   168.031    
    SLICE_X56Y75         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605   167.426    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                        167.426    
                         arrival time                        -118.223    
  -------------------------------------------------------------------
                         slack                                 49.203    

Slack (MET) :             49.203ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M rise@163.800ns - CLK_6M fall@109.200ns)
  Data Path Delay:        4.515ns  (logic 0.878ns (19.447%)  route 3.637ns (80.553%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.959ns = ( 167.759 - 163.800 ) 
    Source Clock Delay      (SCD):    4.508ns = ( 113.708 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   110.554    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   110.933 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   111.514    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   111.619 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   112.204    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   112.285 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.423   113.708    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.384   114.092 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.889   114.982    u_Core/u_rams/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I0_O)        0.105   115.087 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.368   115.455    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.108   115.563 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.712   116.275    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X61Y85         LUT5 (Prop_lut5_I0_O)        0.281   116.556 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1/O
                         net (fo=32, routed)          1.667   118.223    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/WE
    SLICE_X56Y75         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.235   167.759    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/WCLK
    SLICE_X56Y75         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_B/CLK
                         clock pessimism              0.427   168.186    
                         clock uncertainty           -0.155   168.031    
    SLICE_X56Y75         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605   167.426    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                        167.426    
                         arrival time                        -118.223    
  -------------------------------------------------------------------
                         slack                                 49.203    
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8





Min Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/clut_sw_fifo/wp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/clut_sw_fifo/mem_reg_0_15_0_0/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.882%)  route 0.151ns (54.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.556     0.556    u_vga_ctrl/u2/wbm/clut_sw_fifo/clk_52m
    SLICE_X35Y65         FDRE                                         r  u_vga_ctrl/u2/wbm/clut_sw_fifo/wp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.128     0.684 r  u_vga_ctrl/u2/wbm/clut_sw_fifo/wp_reg[3]/Q
                         net (fo=5, routed)           0.151     0.835    u_vga_ctrl/u2/wbm/clut_sw_fifo/mem_reg_0_15_0_0/A2
    SLICE_X34Y65         RAMD32                                       r  u_vga_ctrl/u2/wbm/clut_sw_fifo/mem_reg_0_15_0_0/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.822     0.822    u_vga_ctrl/u2/wbm/clut_sw_fifo/mem_reg_0_15_0_0/WCLK
    SLICE_X34Y65         RAMD32                                       r  u_vga_ctrl/u2/wbm/clut_sw_fifo/mem_reg_0_15_0_0/DP/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X34Y65         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.770    u_vga_ctrl/u2/wbm/clut_sw_fifo/mem_reg_0_15_0_0/DP
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/clut_sw_fifo/wp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/clut_sw_fifo/mem_reg_0_15_0_0/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.882%)  route 0.151ns (54.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.556     0.556    u_vga_ctrl/u2/wbm/clut_sw_fifo/clk_52m
    SLICE_X35Y65         FDRE                                         r  u_vga_ctrl/u2/wbm/clut_sw_fifo/wp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y65         FDRE (Prop_fdre_C_Q)         0.128     0.684 r  u_vga_ctrl/u2/wbm/clut_sw_fifo/wp_reg[3]/Q
                         net (fo=5, routed)           0.151     0.835    u_vga_ctrl/u2/wbm/clut_sw_fifo/mem_reg_0_15_0_0/A2
    SLICE_X34Y65         RAMD32                                       r  u_vga_ctrl/u2/wbm/clut_sw_fifo/mem_reg_0_15_0_0/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.822     0.822    u_vga_ctrl/u2/wbm/clut_sw_fifo/mem_reg_0_15_0_0/WCLK
    SLICE_X34Y65         RAMD32                                       r  u_vga_ctrl/u2/wbm/clut_sw_fifo/mem_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X34Y65         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     0.770    u_vga_ctrl/u2/wbm/clut_sw_fifo/mem_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/pixel_generator/color_proc/g_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.523%)  route 0.113ns (44.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.551     0.551    u_vga_ctrl/u2/pixel_generator/color_proc/clk_52m
    SLICE_X33Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/color_proc/g_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  u_vga_ctrl/u2/pixel_generator/color_proc/g_reg[4]/Q
                         net (fo=1, routed)           0.113     0.805    u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_12_17/DIA0
    SLICE_X34Y72         RAMD32                                       r  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.815     0.815    u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_12_17/WCLK
    SLICE_X34Y72         RAMD32                                       r  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.234     0.582    
    SLICE_X34Y72         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.729    u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/data_fifo/rp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/rp_reg_rep[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.189ns (42.033%)  route 0.261ns (57.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.555     0.555    u_vga_ctrl/u2/wbm/data_fifo/clk_52m
    SLICE_X37Y67         FDRE                                         r  u_vga_ctrl/u2/wbm/data_fifo/rp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  u_vga_ctrl/u2/wbm/data_fifo/rp_reg[1]/Q
                         net (fo=5, routed)           0.261     0.956    u_vga_ctrl/u2/wbm/data_fifo/rp_reg_n_0_[1]
    SLICE_X35Y67         LUT2 (Prop_lut2_I0_O)        0.048     1.004 r  u_vga_ctrl/u2/wbm/data_fifo/rp_rep[2]_i_1/O
                         net (fo=1, routed)           0.000     1.004    u_vga_ctrl/u2/wbm/data_fifo/rp_rep[2]_i_1_n_0
    SLICE_X35Y67         FDRE                                         r  u_vga_ctrl/u2/wbm/data_fifo/rp_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.820     0.820    u_vga_ctrl/u2/wbm/data_fifo/clk_52m
    SLICE_X35Y67         FDRE                                         r  u_vga_ctrl/u2/wbm/data_fifo/rp_reg_rep[2]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X35Y67         FDRE (Hold_fdre_C_D)         0.107     0.922    u_vga_ctrl/u2/wbm/data_fifo/rp_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.638%)  route 0.266ns (65.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.552     0.552    u_vga_ctrl/u2/wbm/data_fifo/clk_52m
    SLICE_X36Y70         FDRE                                         r  u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/Q
                         net (fo=49, routed)          0.266     0.959    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.818     0.818    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X38Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.875    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.638%)  route 0.266ns (65.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.552     0.552    u_vga_ctrl/u2/wbm/data_fifo/clk_52m
    SLICE_X36Y70         FDRE                                         r  u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/Q
                         net (fo=49, routed)          0.266     0.959    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.818     0.818    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X38Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.875    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.638%)  route 0.266ns (65.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.552     0.552    u_vga_ctrl/u2/wbm/data_fifo/clk_52m
    SLICE_X36Y70         FDRE                                         r  u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/Q
                         net (fo=49, routed)          0.266     0.959    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.818     0.818    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X38Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.875    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.638%)  route 0.266ns (65.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.552     0.552    u_vga_ctrl/u2/wbm/data_fifo/clk_52m
    SLICE_X36Y70         FDRE                                         r  u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/Q
                         net (fo=49, routed)          0.266     0.959    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.818     0.818    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X38Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.875    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.638%)  route 0.266ns (65.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.552     0.552    u_vga_ctrl/u2/wbm/data_fifo/clk_52m
    SLICE_X36Y70         FDRE                                         r  u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/Q
                         net (fo=49, routed)          0.266     0.959    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.818     0.818    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X38Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.875    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.638%)  route 0.266ns (65.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.552     0.552    u_vga_ctrl/u2/wbm/data_fifo/clk_52m
    SLICE_X36Y70         FDRE                                         r  u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y70         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  u_vga_ctrl/u2/wbm/data_fifo/wp_reg[2]/Q
                         net (fo=49, routed)          0.266     0.959    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/ADDRD1
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.818     0.818    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.253     0.566    
    SLICE_X38Y70         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.875    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.084    
=======
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_vga_ctrl/video_mem_addr_pacman_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.088%)  route 0.192ns (53.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.566     1.905    u_vga_ctrl/out
    SLICE_X54Y43         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDCE (Prop_fdce_C_Q)         0.164     2.069 r  u_vga_ctrl/video_mem_addr_pacman_reg[11]/Q
                         net (fo=17, routed)          0.192     2.261    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X2Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.875     2.609    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.628     1.981    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.164    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_Core/u_video/video_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.128ns (28.109%)  route 0.327ns (71.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.566     1.905    u_Core/u_video/out
    SLICE_X55Y45         FDRE                                         r  u_Core/u_video/video_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y45         FDRE (Prop_fdre_C_Q)         0.128     2.033 r  u_Core/u_video/video_out_reg[7]/Q
                         net (fo=16, routed)          0.327     2.361    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.875     2.609    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.628     1.981    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.243     2.224    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_vga_ctrl/video_mem_addr_pacman_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.931%)  route 0.237ns (59.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.565     1.904    u_vga_ctrl/out
    SLICE_X54Y42         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDCE (Prop_fdce_C_Q)         0.164     2.068 r  u_vga_ctrl/video_mem_addr_pacman_reg[5]/Q
                         net (fo=17, routed)          0.237     2.305    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X2Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.875     2.609    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.628     1.981    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     2.164    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_vga_ctrl/video_mem_addr_pacman_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.910%)  route 0.237ns (59.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.565     1.904    u_vga_ctrl/out
    SLICE_X54Y42         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDCE (Prop_fdce_C_Q)         0.164     2.068 r  u_vga_ctrl/video_mem_addr_pacman_reg[6]/Q
                         net (fo=17, routed)          0.237     2.305    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X2Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.875     2.609    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.628     1.981    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.164    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_vga_ctrl/video_mem_addr_pacman_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.769%)  route 0.238ns (59.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.565     1.904    u_vga_ctrl/out
    SLICE_X54Y41         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDCE (Prop_fdce_C_Q)         0.164     2.068 r  u_vga_ctrl/video_mem_addr_pacman_reg[3]/Q
                         net (fo=17, routed)          0.238     2.306    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.875     2.609    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.628     1.981    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.164    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_vga_ctrl/video_mem_addr_pacman_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.854%)  route 0.237ns (59.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.566     1.905    u_vga_ctrl/out
    SLICE_X54Y43         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y43         FDCE (Prop_fdce_C_Q)         0.164     2.069 r  u_vga_ctrl/video_mem_addr_pacman_reg[8]/Q
                         net (fo=17, routed)          0.237     2.307    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X2Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.875     2.609    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.628     1.981    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     2.164    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_vga_ctrl/video_mem_addr_pacman_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.699%)  route 0.239ns (59.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.565     1.904    u_vga_ctrl/out
    SLICE_X54Y41         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDCE (Prop_fdce_C_Q)         0.164     2.068 r  u_vga_ctrl/video_mem_addr_pacman_reg[2]/Q
                         net (fo=17, routed)          0.239     2.307    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X2Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.875     2.609    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.628     1.981    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.164    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_vga_ctrl/video_mem_addr_pacman_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.152%)  route 0.244ns (59.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.565     1.904    u_vga_ctrl/out
    SLICE_X54Y42         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDCE (Prop_fdce_C_Q)         0.164     2.068 r  u_vga_ctrl/video_mem_addr_pacman_reg[4]/Q
                         net (fo=17, routed)          0.244     2.313    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X2Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.875     2.609    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.628     1.981    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.164    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_vga_ctrl/video_mem_addr_pacman_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.164ns (39.477%)  route 0.251ns (60.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.565     1.904    u_vga_ctrl/out
    SLICE_X54Y42         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDCE (Prop_fdce_C_Q)         0.164     2.068 r  u_vga_ctrl/video_mem_addr_pacman_reg[7]/Q
                         net (fo=17, routed)          0.251     2.320    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X1Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.874     2.608    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.628     1.980    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     2.163    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_vga_ctrl/video_mem_addr_pacman_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.298%)  route 0.253ns (60.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.565     1.904    u_vga_ctrl/out
    SLICE_X54Y41         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y41         FDCE (Prop_fdce_C_Q)         0.164     2.068 r  u_vga_ctrl/video_mem_addr_pacman_reg[1]/Q
                         net (fo=17, routed)          0.253     2.322    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X2Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.875     2.609    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.628     1.981    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     2.164    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.158    
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8





Pulse Width Checks
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Clock Name:         clk_52M
Waveform(ns):       { 0.000 9.616 }
Period(ns):         19.231
Sources:            { clk_gen_0/clk_52m }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         19.231      17.061     RAMB18_X1Y28  u_vga_ctrl/u2/clut_mem/clut_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         19.231      17.061     RAMB18_X1Y28  u_vga_ctrl/u2/clut_mem/clut_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         19.231      17.061     RAMB18_X0Y28  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         19.231      18.231     SLICE_X44Y68  u_vga_ctrl/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.231      18.231     SLICE_X44Y68  u_vga_ctrl/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.231      18.231     SLICE_X44Y68  u_vga_ctrl/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.231      18.231     SLICE_X44Y68  u_vga_ctrl/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.231      18.231     SLICE_X43Y69  u_vga_ctrl/icnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.231      18.231     SLICE_X43Y69  u_vga_ctrl/icnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.231      18.231     SLICE_X43Y69  u_vga_ctrl/icnt_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X30Y71  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  i_clk_main
  To Clock:  i_clk_main

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_main
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_main }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKIN1
=======
Clock Name:         CLK_6M
Waveform(ns):       { 0.000 109.200 }
Period(ns):         163.800
Sources:            { clk_gen_0/out_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         163.800     161.630    RAMB36_X1Y6   u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         163.800     161.630    RAMB36_X1Y6   u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         163.800     161.630    RAMB36_X2Y8   u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         163.800     161.630    RAMB36_X2Y8   u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         163.800     161.630    RAMB36_X2Y2   u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         163.800     161.630    RAMB36_X2Y2   u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         163.800     161.630    RAMB36_X1Y9   u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         163.800     161.630    RAMB36_X1Y9   u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         163.800     161.630    RAMB36_X2Y6   u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         163.800     161.630    RAMB36_X2Y6   u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         54.600      53.470     SLICE_X50Y90  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         54.600      53.470     SLICE_X50Y90  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         54.600      53.470     SLICE_X50Y90  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         54.600      53.470     SLICE_X50Y90  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         54.600      53.470     SLICE_X50Y90  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         54.600      53.470     SLICE_X50Y90  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         54.600      53.470     SLICE_X50Y90  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         54.600      53.470     SLICE_X50Y90  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         54.600      53.470     SLICE_X54Y76  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         54.600      53.470     SLICE_X54Y76  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         54.600      54.100     SLICE_X63Y87  u_Core/sync_bus_wp_U4_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         54.600      54.100     SLICE_X63Y87  u_Core/sync_bus_wp_U4_1_reg/C
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         109.200     108.070    SLICE_X50Y90  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         109.200     108.070    SLICE_X50Y90  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         109.200     108.070    SLICE_X50Y90  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         109.200     108.070    SLICE_X50Y90  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         109.200     108.070    SLICE_X50Y90  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         109.200     108.070    SLICE_X50Y90  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         109.200     108.070    SLICE_X50Y90  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         109.200     108.070    SLICE_X50Y90  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/RAMS64E_D/CLK
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8



---------------------------------------------------------------------------------------------------
<<<<<<< HEAD
From Clock:  clk_52m_clk_wiz_1
  To Clock:  clk_52m_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_52m_clk_wiz_1
Waveform(ns):       { 0.000 9.615 }
Period(ns):         19.231
Sources:            { clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         19.231      17.061     RAMB36_X1Y11     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         19.231      17.061     RAMB36_X2Y12     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         19.231      17.061     RAMB36_X2Y10     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         19.231      17.061     RAMB36_X1Y13     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         19.231      17.061     RAMB36_X2Y11     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         19.231      17.061     RAMB36_X1Y9      u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         19.231      17.061     RAMB36_X1Y10     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         19.231      17.061     RAMB36_X1Y8      u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         19.231      17.061     RAMB36_X2Y9      u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         19.231      17.061     RAMB36_X1Y5      u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.231      194.129    MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y62     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y62     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y63     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y63     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y63     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y63     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y63     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y63     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y62     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y62     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y63     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y63     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y63     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y63     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y63     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         9.615       9.115      SLICE_X38Y63     u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_1
  To Clock:  clk_sys_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       51.636ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.961ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       26.795ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             51.636ns  (required time - arrival time)
  Source:                 clk_gen_0/sim_6M[1].inst/Q0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_1  {rise@0.000ns fall@27.295ns period=54.591ns})
  Destination:            clk_gen_0/sim_6M[0].inst/Q0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_1  {rise@0.000ns fall@27.295ns period=54.591ns})
  Path Group:             clk_sys_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.591ns  (clk_sys_clk_wiz_1 rise@54.591ns - clk_sys_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.565ns (20.015%)  route 2.258ns (79.985%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.022ns = ( 53.569 - 54.591 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.321ns
=======
From Clock:  CLK_6M_STAR
  To Clock:  CLK_6M_STAR

Setup :            0  Failing Endpoints,  Worst Slack       48.973ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.320ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.973ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/vol_ram[1].inst/DP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR fall@109.200ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        5.053ns  (logic 0.863ns (17.080%)  route 4.190ns (82.920%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 112.570 - 109.200 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.450    60.206    u_Core/u_video/o_in0_l_cs_OBUF_inst_i_1_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.105    60.311 f  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.355    60.666    u_Core/u_video/sync_bus_stb_U2_reg
    SLICE_X63Y83         LUT3 (Prop_lut3_I2_O)        0.105    60.771 r  u_Core/u_video/sprite_xy_ram[0].inst_i_3/O
                         net (fo=8, routed)           0.868    61.640    u_Core/u_rams/sprite_xy_ram[4].inst
    SLICE_X58Y85         LUT6 (Prop_lut6_I1_O)        0.105    61.745 r  u_Core/u_rams/sprite_xy_ram[1].inst_i_1/O
                         net (fo=6, routed)           1.129    62.873    u_Core/u_audio/D[1]
    SLICE_X63Y77         LUT3 (Prop_lut3_I2_O)        0.115    62.988 r  u_Core/u_audio/vol_ram[1].inst_i_1/O
                         net (fo=4, routed)           0.387    63.375    u_Core/u_audio/vol_ram[1].inst/D
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[1].inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.305   112.570    u_Core/u_audio/vol_ram[1].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[1].inst/DP/CLK  (IS_INVERTED)
                         clock pessimism              0.301   112.871    
                         clock uncertainty           -0.155   112.716    
    SLICE_X64Y77         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.367   112.349    u_Core/u_audio/vol_ram[1].inst/DP
  -------------------------------------------------------------------
                         required time                        112.349    
                         arrival time                         -63.375    
  -------------------------------------------------------------------
                         slack                                 48.973    

Slack (MET) :             49.081ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/frq_ram[1].inst/DP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR fall@109.200ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        4.943ns  (logic 0.863ns (17.460%)  route 4.080ns (82.540%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 112.568 - 109.200 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.450    60.206    u_Core/u_video/o_in0_l_cs_OBUF_inst_i_1_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.105    60.311 f  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.355    60.666    u_Core/u_video/sync_bus_stb_U2_reg
    SLICE_X63Y83         LUT3 (Prop_lut3_I2_O)        0.105    60.771 r  u_Core/u_video/sprite_xy_ram[0].inst_i_3/O
                         net (fo=8, routed)           0.868    61.640    u_Core/u_rams/sprite_xy_ram[4].inst
    SLICE_X58Y85         LUT6 (Prop_lut6_I1_O)        0.105    61.745 r  u_Core/u_rams/sprite_xy_ram[1].inst_i_1/O
                         net (fo=6, routed)           1.129    62.873    u_Core/u_audio/D[1]
    SLICE_X63Y77         LUT3 (Prop_lut3_I2_O)        0.115    62.988 r  u_Core/u_audio/vol_ram[1].inst_i_1/O
                         net (fo=4, routed)           0.277    63.266    u_Core/u_audio/frq_ram[1].inst/D
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[1].inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.303   112.568    u_Core/u_audio/frq_ram[1].inst/WCLK
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[1].inst/DP/CLK  (IS_INVERTED)
                         clock pessimism              0.301   112.869    
                         clock uncertainty           -0.155   112.714    
    SLICE_X64Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.367   112.347    u_Core/u_audio/frq_ram[1].inst/DP
  -------------------------------------------------------------------
                         required time                        112.347    
                         arrival time                         -63.266    
  -------------------------------------------------------------------
                         slack                                 49.081    

Slack (MET) :             49.111ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/vol_ram[3].inst/DP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR fall@109.200ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        4.910ns  (logic 0.875ns (17.822%)  route 4.035ns (82.178%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 112.570 - 109.200 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_sys_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    -0.577    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[1].inst/Q0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    -0.198 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=1, routed)           0.482     0.285    clk_gen_0/sim_6M[1].inst/Q0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.366 f  clk_gen_0/sim_6M[1].inst/Q0_BUFG_inst/O
                         net (fo=670, routed)         1.775     2.141    clk_gen_0/sim_6M[1].inst/Q0_BUFG
    SLICE_X36Y47         LUT2 (Prop_lut2_I0_O)        0.105     2.246 r  clk_gen_0/sim_6M[1].inst/Q0_i_1/O
                         net (fo=1, routed)           0.000     2.246    clk_gen_0/sim_6M[0].inst/Q0_reg_1
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[0].inst/Q0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_1 rise edge)
                                                     54.591    54.591 r  
    P17                                               0.000    54.591 r  i_clk_main (IN)
                         net (fo=0)                   0.000    54.591    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    55.934 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    56.938    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    50.876 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    52.234    clk_gen_0/clk_gen/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    52.311 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258    53.569    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[0].inst/Q0_reg/C
                         clock pessimism              0.445    54.014    
                         clock uncertainty           -0.164    53.850    
    SLICE_X36Y47         FDCE (Setup_fdce_C_D)        0.032    53.882    clk_gen_0/sim_6M[0].inst/Q0_reg
  -------------------------------------------------------------------
                         required time                         53.882    
                         arrival time                          -2.246    
  -------------------------------------------------------------------
                         slack                                 51.636    

Slack (MET) :             51.679ns  (required time - arrival time)
  Source:                 clk_gen_0/sim_6M[1].inst/Q0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_1  {rise@0.000ns fall@27.295ns period=54.591ns})
  Destination:            clk_gen_0/sim_6M[1].inst/Q0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_1  {rise@0.000ns fall@27.295ns period=54.591ns})
  Path Group:             clk_sys_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.591ns  (clk_sys_clk_wiz_1 rise@54.591ns - clk_sys_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 0.565ns (20.341%)  route 2.213ns (79.659%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.022ns = ( 53.569 - 54.591 ) 
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.321ns
=======
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.450    60.206    u_Core/u_video/o_in0_l_cs_OBUF_inst_i_1_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.105    60.311 f  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.355    60.666    u_Core/u_video/sync_bus_stb_U2_reg
    SLICE_X63Y83         LUT3 (Prop_lut3_I2_O)        0.105    60.771 r  u_Core/u_video/sprite_xy_ram[0].inst_i_3/O
                         net (fo=8, routed)           0.639    61.410    u_Core/u_rams/sprite_xy_ram[4].inst
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.105    61.515 r  u_Core/u_rams/sprite_xy_ram[3].inst_i_1/O
                         net (fo=6, routed)           1.168    62.683    u_Core/u_audio/D[3]
    SLICE_X63Y77         LUT3 (Prop_lut3_I2_O)        0.127    62.810 r  u_Core/u_audio/vol_ram[3].inst_i_1/O
                         net (fo=4, routed)           0.423    63.232    u_Core/u_audio/vol_ram[3].inst/D
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[3].inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.305   112.570    u_Core/u_audio/vol_ram[3].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[3].inst/DP/CLK  (IS_INVERTED)
                         clock pessimism              0.301   112.871    
                         clock uncertainty           -0.155   112.716    
    SLICE_X64Y77         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.372   112.344    u_Core/u_audio/vol_ram[3].inst/DP
  -------------------------------------------------------------------
                         required time                        112.344    
                         arrival time                         -63.232    
  -------------------------------------------------------------------
                         slack                                 49.111    

Slack (MET) :             49.132ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/frq_ram[3].inst/SP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR fall@109.200ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        4.911ns  (logic 0.875ns (17.817%)  route 4.036ns (82.183%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 112.568 - 109.200 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.450    60.206    u_Core/u_video/o_in0_l_cs_OBUF_inst_i_1_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.105    60.311 f  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.355    60.666    u_Core/u_video/sync_bus_stb_U2_reg
    SLICE_X63Y83         LUT3 (Prop_lut3_I2_O)        0.105    60.771 r  u_Core/u_video/sprite_xy_ram[0].inst_i_3/O
                         net (fo=8, routed)           0.639    61.410    u_Core/u_rams/sprite_xy_ram[4].inst
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.105    61.515 r  u_Core/u_rams/sprite_xy_ram[3].inst_i_1/O
                         net (fo=6, routed)           1.168    62.683    u_Core/u_audio/D[3]
    SLICE_X63Y77         LUT3 (Prop_lut3_I2_O)        0.127    62.810 r  u_Core/u_audio/vol_ram[3].inst_i_1/O
                         net (fo=4, routed)           0.424    63.234    u_Core/u_audio/frq_ram[3].inst/D
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[3].inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.303   112.568    u_Core/u_audio/frq_ram[3].inst/WCLK
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[3].inst/SP/CLK  (IS_INVERTED)
                         clock pessimism              0.301   112.869    
                         clock uncertainty           -0.155   112.714    
    SLICE_X64Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.348   112.366    u_Core/u_audio/frq_ram[3].inst/SP
  -------------------------------------------------------------------
                         required time                        112.366    
                         arrival time                         -63.234    
  -------------------------------------------------------------------
                         slack                                 49.132    

Slack (MET) :             49.159ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/vol_ram[1].inst/SP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR fall@109.200ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        5.053ns  (logic 0.863ns (17.080%)  route 4.190ns (82.920%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 112.570 - 109.200 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.450    60.206    u_Core/u_video/o_in0_l_cs_OBUF_inst_i_1_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.105    60.311 f  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.355    60.666    u_Core/u_video/sync_bus_stb_U2_reg
    SLICE_X63Y83         LUT3 (Prop_lut3_I2_O)        0.105    60.771 r  u_Core/u_video/sprite_xy_ram[0].inst_i_3/O
                         net (fo=8, routed)           0.868    61.640    u_Core/u_rams/sprite_xy_ram[4].inst
    SLICE_X58Y85         LUT6 (Prop_lut6_I1_O)        0.105    61.745 r  u_Core/u_rams/sprite_xy_ram[1].inst_i_1/O
                         net (fo=6, routed)           1.129    62.873    u_Core/u_audio/D[1]
    SLICE_X63Y77         LUT3 (Prop_lut3_I2_O)        0.115    62.988 r  u_Core/u_audio/vol_ram[1].inst_i_1/O
                         net (fo=4, routed)           0.387    63.375    u_Core/u_audio/vol_ram[1].inst/D
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[1].inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.305   112.570    u_Core/u_audio/vol_ram[1].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[1].inst/SP/CLK  (IS_INVERTED)
                         clock pessimism              0.301   112.871    
                         clock uncertainty           -0.155   112.716    
    SLICE_X64Y77         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.181   112.535    u_Core/u_audio/vol_ram[1].inst/SP
  -------------------------------------------------------------------
                         required time                        112.535    
                         arrival time                         -63.375    
  -------------------------------------------------------------------
                         slack                                 49.159    

Slack (MET) :             49.251ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/frq_ram[3].inst/DP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR fall@109.200ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        4.768ns  (logic 0.875ns (18.350%)  route 3.893ns (81.650%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 112.568 - 109.200 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.450    60.206    u_Core/u_video/o_in0_l_cs_OBUF_inst_i_1_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.105    60.311 f  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.355    60.666    u_Core/u_video/sync_bus_stb_U2_reg
    SLICE_X63Y83         LUT3 (Prop_lut3_I2_O)        0.105    60.771 r  u_Core/u_video/sprite_xy_ram[0].inst_i_3/O
                         net (fo=8, routed)           0.639    61.410    u_Core/u_rams/sprite_xy_ram[4].inst
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.105    61.515 r  u_Core/u_rams/sprite_xy_ram[3].inst_i_1/O
                         net (fo=6, routed)           1.168    62.683    u_Core/u_audio/D[3]
    SLICE_X63Y77         LUT3 (Prop_lut3_I2_O)        0.127    62.810 r  u_Core/u_audio/vol_ram[3].inst_i_1/O
                         net (fo=4, routed)           0.281    63.091    u_Core/u_audio/frq_ram[3].inst/D
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[3].inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.303   112.568    u_Core/u_audio/frq_ram[3].inst/WCLK
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[3].inst/DP/CLK  (IS_INVERTED)
                         clock pessimism              0.301   112.869    
                         clock uncertainty           -0.155   112.714    
    SLICE_X64Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.372   112.342    u_Core/u_audio/frq_ram[3].inst/DP
  -------------------------------------------------------------------
                         required time                        112.342    
                         arrival time                         -63.091    
  -------------------------------------------------------------------
                         slack                                 49.251    

Slack (MET) :             49.265ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/frq_ram[2].inst/DP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR fall@109.200ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        4.790ns  (logic 0.853ns (17.806%)  route 3.937ns (82.194%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 112.568 - 109.200 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_sys_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    -0.577    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[1].inst/Q0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    -0.198 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=1, routed)           0.482     0.285    clk_gen_0/sim_6M[1].inst/Q0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.366 f  clk_gen_0/sim_6M[1].inst/Q0_BUFG_inst/O
                         net (fo=670, routed)         1.730     2.096    clk_gen_0/sim_6M[0].inst/Q0
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.105     2.201 r  clk_gen_0/sim_6M[0].inst/Q0_i_1__0/O
                         net (fo=1, routed)           0.000     2.201    clk_gen_0/sim_6M[1].inst/Q0_reg_1
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[1].inst/Q0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_1 rise edge)
                                                     54.591    54.591 r  
    P17                                               0.000    54.591 r  i_clk_main (IN)
                         net (fo=0)                   0.000    54.591    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    55.934 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    56.938    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    50.876 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    52.234    clk_gen_0/clk_gen/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    52.311 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258    53.569    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[1].inst/Q0_reg/C
                         clock pessimism              0.445    54.014    
                         clock uncertainty           -0.164    53.850    
    SLICE_X36Y47         FDCE (Setup_fdce_C_D)        0.030    53.880    clk_gen_0/sim_6M[1].inst/Q0_reg
  -------------------------------------------------------------------
                         required time                         53.880    
                         arrival time                          -2.201    
  -------------------------------------------------------------------
                         slack                                 51.679    
=======
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.450    60.206    u_Core/u_video/o_in0_l_cs_OBUF_inst_i_1_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.105    60.311 f  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.355    60.666    u_Core/u_video/sync_bus_stb_U2_reg
    SLICE_X63Y83         LUT3 (Prop_lut3_I2_O)        0.105    60.771 r  u_Core/u_video/sprite_xy_ram[0].inst_i_3/O
                         net (fo=8, routed)           0.587    61.358    u_Core/u_rams/sprite_xy_ram[4].inst
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.105    61.463 r  u_Core/u_rams/sprite_xy_ram[2].inst_i_1/O
                         net (fo=6, routed)           1.173    62.636    u_Core/u_audio/D[2]
    SLICE_X63Y77         LUT3 (Prop_lut3_I2_O)        0.105    62.741 r  u_Core/u_audio/vol_ram[2].inst_i_1/O
                         net (fo=4, routed)           0.372    63.113    u_Core/u_audio/frq_ram[2].inst/D
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[2].inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.303   112.568    u_Core/u_audio/frq_ram[2].inst/WCLK
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[2].inst/DP/CLK  (IS_INVERTED)
                         clock pessimism              0.301   112.869    
                         clock uncertainty           -0.155   112.714    
    SLICE_X64Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.335   112.379    u_Core/u_audio/frq_ram[2].inst/DP
  -------------------------------------------------------------------
                         required time                        112.379    
                         arrival time                         -63.113    
  -------------------------------------------------------------------
                         slack                                 49.265    

Slack (MET) :             49.267ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/frq_ram[1].inst/SP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR fall@109.200ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        4.943ns  (logic 0.863ns (17.460%)  route 4.080ns (82.540%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 112.568 - 109.200 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.450    60.206    u_Core/u_video/o_in0_l_cs_OBUF_inst_i_1_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.105    60.311 f  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.355    60.666    u_Core/u_video/sync_bus_stb_U2_reg
    SLICE_X63Y83         LUT3 (Prop_lut3_I2_O)        0.105    60.771 r  u_Core/u_video/sprite_xy_ram[0].inst_i_3/O
                         net (fo=8, routed)           0.868    61.640    u_Core/u_rams/sprite_xy_ram[4].inst
    SLICE_X58Y85         LUT6 (Prop_lut6_I1_O)        0.105    61.745 r  u_Core/u_rams/sprite_xy_ram[1].inst_i_1/O
                         net (fo=6, routed)           1.129    62.873    u_Core/u_audio/D[1]
    SLICE_X63Y77         LUT3 (Prop_lut3_I2_O)        0.115    62.988 r  u_Core/u_audio/vol_ram[1].inst_i_1/O
                         net (fo=4, routed)           0.277    63.266    u_Core/u_audio/frq_ram[1].inst/D
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[1].inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.303   112.568    u_Core/u_audio/frq_ram[1].inst/WCLK
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[1].inst/SP/CLK  (IS_INVERTED)
                         clock pessimism              0.301   112.869    
                         clock uncertainty           -0.155   112.714    
    SLICE_X64Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.181   112.533    u_Core/u_audio/frq_ram[1].inst/SP
  -------------------------------------------------------------------
                         required time                        112.533    
                         arrival time                         -63.266    
  -------------------------------------------------------------------
                         slack                                 49.267    

Slack (MET) :             49.278ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/vol_ram[3].inst/SP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR fall@109.200ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        4.767ns  (logic 0.875ns (18.355%)  route 3.892ns (81.644%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 112.570 - 109.200 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.450    60.206    u_Core/u_video/o_in0_l_cs_OBUF_inst_i_1_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.105    60.311 f  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.355    60.666    u_Core/u_video/sync_bus_stb_U2_reg
    SLICE_X63Y83         LUT3 (Prop_lut3_I2_O)        0.105    60.771 r  u_Core/u_video/sprite_xy_ram[0].inst_i_3/O
                         net (fo=8, routed)           0.639    61.410    u_Core/u_rams/sprite_xy_ram[4].inst
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.105    61.515 r  u_Core/u_rams/sprite_xy_ram[3].inst_i_1/O
                         net (fo=6, routed)           1.168    62.683    u_Core/u_audio/D[3]
    SLICE_X63Y77         LUT3 (Prop_lut3_I2_O)        0.127    62.810 r  u_Core/u_audio/vol_ram[3].inst_i_1/O
                         net (fo=4, routed)           0.280    63.090    u_Core/u_audio/vol_ram[3].inst/D
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[3].inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.305   112.570    u_Core/u_audio/vol_ram[3].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[3].inst/SP/CLK  (IS_INVERTED)
                         clock pessimism              0.301   112.871    
                         clock uncertainty           -0.155   112.716    
    SLICE_X64Y77         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.348   112.368    u_Core/u_audio/vol_ram[3].inst/SP
  -------------------------------------------------------------------
                         required time                        112.368    
                         arrival time                         -63.090    
  -------------------------------------------------------------------
                         slack                                 49.278    

Slack (MET) :             49.375ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/frq_ram[0].inst/DP/WE
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR fall@109.200ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        4.585ns  (logic 0.947ns (20.653%)  route 3.638ns (79.347%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 112.568 - 109.200 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.430    60.186    u_Core/u_audio/vol_ram[3].inst_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.105    60.291 r  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           1.267    61.558    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.126    61.684 r  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.577    62.260    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X64Y78         LUT4 (Prop_lut4_I1_O)        0.283    62.543 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=8, routed)           0.365    62.908    u_Core/u_audio/frq_ram[0].inst/WE
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[0].inst/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.303   112.568    u_Core/u_audio/frq_ram[0].inst/WCLK
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[0].inst/DP/CLK  (IS_INVERTED)
                         clock pessimism              0.301   112.869    
                         clock uncertainty           -0.155   112.714    
    SLICE_X64Y76         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.431   112.283    u_Core/u_audio/frq_ram[0].inst/DP
  -------------------------------------------------------------------
                         required time                        112.283    
                         arrival time                         -62.908    
  -------------------------------------------------------------------
                         slack                                 49.375    
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8





Min Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 clk_gen_0/sim_6M[0].inst/Q0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_1  {rise@0.000ns fall@27.295ns period=54.591ns})
  Destination:            clk_gen_0/sim_6M[0].inst/Q0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_1  {rise@0.000ns fall@27.295ns period=54.591ns})
  Path Group:             clk_sys_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_1 rise@0.000ns - clk_sys_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.212ns (20.126%)  route 0.841ns (79.874%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    -0.598    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[0].inst/Q0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.208    -0.249    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.223 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=32, routed)          0.633     0.411    clk_gen_0/sim_6M[1].inst/Q_0
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.045     0.456 r  clk_gen_0/sim_6M[1].inst/Q0_i_1/O
                         net (fo=1, routed)           0.000     0.456    clk_gen_0/sim_6M[0].inst/Q0_reg_1
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[0].inst/Q0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833    -0.836    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[0].inst/Q0_reg/C
                         clock pessimism              0.238    -0.598    
    SLICE_X36Y47         FDCE (Hold_fdce_C_D)         0.092    -0.506    clk_gen_0/sim_6M[0].inst/Q0_reg
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 clk_gen_0/sim_6M[0].inst/Q0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_1  {rise@0.000ns fall@27.295ns period=54.591ns})
  Destination:            clk_gen_0/sim_6M[1].inst/Q0_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_1  {rise@0.000ns fall@27.295ns period=54.591ns})
  Path Group:             clk_sys_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_1 rise@0.000ns - clk_sys_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.212ns (20.129%)  route 0.841ns (79.871%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    -0.598    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[0].inst/Q0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.208    -0.249    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.223 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=32, routed)          0.633     0.411    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X36Y47         LUT2 (Prop_lut2_I0_O)        0.045     0.456 r  clk_gen_0/sim_6M[0].inst/Q0_i_1__0/O
                         net (fo=1, routed)           0.000     0.456    clk_gen_0/sim_6M[1].inst/Q0_reg_1
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[1].inst/Q0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833    -0.836    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[1].inst/Q0_reg/C
                         clock pessimism              0.238    -0.598    
    SLICE_X36Y47         FDCE (Hold_fdce_C_D)         0.091    -0.507    clk_gen_0/sim_6M[1].inst/Q0_reg
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.962    
=======
Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/sync_bus_r_w_l_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR rise@54.600ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.380%)  route 0.232ns (52.620%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns = ( 56.732 - 54.600 ) 
    Source Clock Delay      (SCD):    1.531ns = ( 56.131 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.591    56.131    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164    56.295 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          0.232    56.527    u_Core/sync_bus_r_w_l_reg_n_0
    SLICE_X64Y61         LUT5 (Prop_lut5_I1_O)        0.045    56.572 r  u_Core/sync_bus_r_w_l_i_1/O
                         net (fo=1, routed)           0.000    56.572    u_Core/sync_bus_r_w_l_i_1_n_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833    55.433    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175    55.608 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234    55.841    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    55.870 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.861    56.732    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
                         clock pessimism             -0.601    56.131    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.121    56.252    u_Core/sync_bus_r_w_l_reg
  -------------------------------------------------------------------
                         required time                        -56.252    
                         arrival time                          56.572    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_stb_U2_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/sync_bus_stb_U2_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR rise@54.600ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.160%)  route 0.234ns (52.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 56.721 - 54.600 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 56.123 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.583    56.123    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y72         FDRE                                         r  u_Core/sync_bus_stb_U2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         FDRE (Prop_fdre_C_Q)         0.164    56.287 r  u_Core/sync_bus_stb_U2_reg/Q
                         net (fo=4, routed)           0.234    56.521    u_Core/sync_bus_stb_U2_reg_n_0
    SLICE_X64Y72         LUT4 (Prop_lut4_I1_O)        0.045    56.566 r  u_Core/sync_bus_stb_U2_i_1/O
                         net (fo=1, routed)           0.000    56.566    u_Core/sync_bus_stb_U2_i_1_n_0
    SLICE_X64Y72         FDRE                                         r  u_Core/sync_bus_stb_U2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833    55.433    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175    55.608 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234    55.841    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    55.870 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.850    56.721    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y72         FDRE                                         r  u_Core/sync_bus_stb_U2_reg/C
                         clock pessimism             -0.598    56.123    
    SLICE_X64Y72         FDRE (Hold_fdre_C_D)         0.121    56.244    u_Core/sync_bus_stb_U2_reg
  -------------------------------------------------------------------
                         required time                        -56.244    
                         arrival time                          56.566    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/sync_bus_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR rise@54.600ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        0.827ns  (logic 0.209ns (25.277%)  route 0.618ns (74.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 56.726 - 54.600 ) 
    Source Clock Delay      (SCD):    1.531ns = ( 56.131 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.591    56.131    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164    56.295 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          0.618    56.913    u_Core/u_rams/sprite_xy_ram[4].inst_1
    SLICE_X62Y82         LUT6 (Prop_lut6_I4_O)        0.045    56.958 r  u_Core/u_rams/sprite_xy_ram[5].inst_i_1/O
                         net (fo=4, routed)           0.000    56.958    u_Core/sync_bus_reg[5]
    SLICE_X62Y82         FDRE                                         r  u_Core/sync_bus_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833    55.433    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175    55.608 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234    55.841    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    55.870 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.855    56.726    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X62Y82         FDRE                                         r  u_Core/sync_bus_reg_reg[5]/C
                         clock pessimism             -0.564    56.162    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.092    56.254    u_Core/sync_bus_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        -56.254    
                         arrival time                          56.958    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/sync_bus_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR rise@54.600ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        0.835ns  (logic 0.209ns (25.042%)  route 0.626ns (74.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 56.726 - 54.600 ) 
    Source Clock Delay      (SCD):    1.531ns = ( 56.131 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.591    56.131    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164    56.295 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          0.626    56.921    u_Core/u_rams/sprite_xy_ram[4].inst_1
    SLICE_X61Y84         LUT6 (Prop_lut6_I4_O)        0.045    56.966 r  u_Core/u_rams/sprite_xy_ram[2].inst_i_1/O
                         net (fo=6, routed)           0.000    56.966    u_Core/sync_bus_reg[2]
    SLICE_X61Y84         FDRE                                         r  u_Core/sync_bus_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833    55.433    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175    55.608 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234    55.841    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    55.870 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.855    56.726    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X61Y84         FDRE                                         r  u_Core/sync_bus_reg_reg[2]/C
                         clock pessimism             -0.564    56.162    
    SLICE_X61Y84         FDRE (Hold_fdre_C_D)         0.092    56.254    u_Core/sync_bus_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -56.254    
                         arrival time                          56.966    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/sync_bus_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR rise@54.600ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        0.876ns  (logic 0.209ns (23.869%)  route 0.667ns (76.132%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns = ( 56.729 - 54.600 ) 
    Source Clock Delay      (SCD):    1.531ns = ( 56.131 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.591    56.131    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164    56.295 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          0.667    56.962    u_Core/u_rams/sprite_xy_ram[4].inst_1
    SLICE_X63Y85         LUT6 (Prop_lut6_I4_O)        0.045    57.007 r  u_Core/u_rams/sprite_xy_ram[4].inst_i_1/O
                         net (fo=5, routed)           0.000    57.007    u_Core/sync_bus_reg[4]
    SLICE_X63Y85         FDRE                                         r  u_Core/sync_bus_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833    55.433    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175    55.608 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234    55.841    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    55.870 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.858    56.729    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X63Y85         FDRE                                         r  u_Core/sync_bus_reg_reg[4]/C
                         clock pessimism             -0.564    56.165    
    SLICE_X63Y85         FDRE (Hold_fdre_C_D)         0.091    56.256    u_Core/sync_bus_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        -56.256    
                         arrival time                          57.007    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/sync_bus_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR rise@54.600ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        0.944ns  (logic 0.209ns (22.138%)  route 0.735ns (77.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns = ( 56.727 - 54.600 ) 
    Source Clock Delay      (SCD):    1.531ns = ( 56.131 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.591    56.131    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164    56.295 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          0.735    57.030    u_Core/u_rams/sprite_xy_ram[4].inst_1
    SLICE_X59Y85         LUT6 (Prop_lut6_I4_O)        0.045    57.075 r  u_Core/u_rams/sprite_xy_ram[7].inst_i_1/O
                         net (fo=4, routed)           0.000    57.075    u_Core/sync_bus_reg[7]
    SLICE_X59Y85         FDRE                                         r  u_Core/sync_bus_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833    55.433    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175    55.608 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234    55.841    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    55.870 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.856    56.727    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X59Y85         FDRE                                         r  u_Core/sync_bus_reg_reg[7]/C
                         clock pessimism             -0.564    56.163    
    SLICE_X59Y85         FDRE (Hold_fdre_C_D)         0.092    56.255    u_Core/sync_bus_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        -56.255    
                         arrival time                          57.075    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/sync_bus_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR rise@54.600ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        0.966ns  (logic 0.209ns (21.626%)  route 0.757ns (78.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns = ( 56.729 - 54.600 ) 
    Source Clock Delay      (SCD):    1.531ns = ( 56.131 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.591    56.131    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164    56.295 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          0.757    57.052    u_Core/u_rams/sprite_xy_ram[4].inst_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I4_O)        0.045    57.097 r  u_Core/u_rams/sprite_xy_ram[0].inst_i_1/O
                         net (fo=6, routed)           0.000    57.097    u_Core/sync_bus_reg[0]
    SLICE_X63Y86         FDRE                                         r  u_Core/sync_bus_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833    55.433    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175    55.608 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234    55.841    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    55.870 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.858    56.729    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X63Y86         FDRE                                         r  u_Core/sync_bus_reg_reg[0]/C
                         clock pessimism             -0.564    56.165    
    SLICE_X63Y86         FDRE (Hold_fdre_C_D)         0.092    56.257    u_Core/sync_bus_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -56.257    
                         arrival time                          57.097    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_rp_U4_1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/sync_bus_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR rise@54.600ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        0.975ns  (logic 0.276ns (28.318%)  route 0.699ns (71.682%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns = ( 56.727 - 54.600 ) 
    Source Clock Delay      (SCD):    1.529ns = ( 56.129 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.589    56.129    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X62Y86         FDRE                                         r  u_Core/sync_bus_rp_U4_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141    56.270 r  u_Core/sync_bus_rp_U4_1_reg/Q
                         net (fo=3, routed)           0.354    56.624    u_Core/u_video/sync_bus_rp_U4_1
    SLICE_X63Y83         LUT5 (Prop_lut5_I3_O)        0.045    56.669 f  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.146    56.816    u_Core/u_video/sync_bus_stb_U2_reg
    SLICE_X63Y83         LUT3 (Prop_lut3_I2_O)        0.045    56.861 r  u_Core/u_video/sprite_xy_ram[0].inst_i_3/O
                         net (fo=8, routed)           0.198    57.059    u_Core/u_rams/sprite_xy_ram[4].inst
    SLICE_X59Y85         LUT6 (Prop_lut6_I1_O)        0.045    57.104 r  u_Core/u_rams/sprite_xy_ram[6].inst_i_1/O
                         net (fo=4, routed)           0.000    57.104    u_Core/sync_bus_reg[6]
    SLICE_X59Y85         FDRE                                         r  u_Core/sync_bus_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833    55.433    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175    55.608 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234    55.841    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    55.870 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.856    56.727    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X59Y85         FDRE                                         r  u_Core/sync_bus_reg_reg[6]/C
                         clock pessimism             -0.564    56.163    
    SLICE_X59Y85         FDRE (Hold_fdre_C_D)         0.092    56.255    u_Core/sync_bus_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        -56.255    
                         arrival time                          57.104    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/sync_bus_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR rise@54.600ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        0.974ns  (logic 0.209ns (21.467%)  route 0.765ns (78.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 56.726 - 54.600 ) 
    Source Clock Delay      (SCD):    1.531ns = ( 56.131 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.591    56.131    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164    56.295 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          0.765    57.060    u_Core/u_rams/sprite_xy_ram[4].inst_1
    SLICE_X61Y84         LUT6 (Prop_lut6_I4_O)        0.045    57.105 r  u_Core/u_rams/sprite_xy_ram[3].inst_i_1/O
                         net (fo=6, routed)           0.000    57.105    u_Core/sync_bus_reg[3]
    SLICE_X61Y84         FDRE                                         r  u_Core/sync_bus_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833    55.433    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175    55.608 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234    55.841    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    55.870 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.855    56.726    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X61Y84         FDRE                                         r  u_Core/sync_bus_reg_reg[3]/C
                         clock pessimism             -0.564    56.162    
    SLICE_X61Y84         FDRE (Hold_fdre_C_D)         0.092    56.254    u_Core/sync_bus_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        -56.254    
                         arrival time                          57.105    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.905ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/sync_bus_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR rise@54.600ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        1.029ns  (logic 0.209ns (20.317%)  route 0.820ns (79.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns = ( 56.727 - 54.600 ) 
    Source Clock Delay      (SCD):    1.531ns = ( 56.131 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.591    56.131    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164    56.295 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          0.820    57.115    u_Core/u_rams/sprite_xy_ram[4].inst_1
    SLICE_X58Y85         LUT6 (Prop_lut6_I4_O)        0.045    57.160 r  u_Core/u_rams/sprite_xy_ram[1].inst_i_1/O
                         net (fo=6, routed)           0.000    57.160    u_Core/sync_bus_reg[1]
    SLICE_X58Y85         FDRE                                         r  u_Core/sync_bus_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833    55.433    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175    55.608 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234    55.841    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    55.870 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.856    56.727    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X58Y85         FDRE                                         r  u_Core/sync_bus_reg_reg[1]/C
                         clock pessimism             -0.564    56.163    
    SLICE_X58Y85         FDRE (Hold_fdre_C_D)         0.092    56.255    u_Core/sync_bus_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -56.255    
                         arrival time                          57.160    
  -------------------------------------------------------------------
                         slack                                  0.905    
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8





Pulse Width Checks
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Clock Name:         clk_sys_clk_wiz_1
Waveform(ns):       { 0.000 27.295 }
Period(ns):         54.591
Sources:            { clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         54.591      52.998     BUFGCTRL_X0Y5    clk_gen_0/clk_gen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         54.591      53.342     MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         54.591      53.591     SLICE_X36Y47     clk_gen_0/sim_6M[0].inst/Q0_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         54.591      53.591     SLICE_X36Y47     clk_gen_0/sim_6M[1].inst/Q0_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       54.591      158.769    MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C              n/a            0.500         27.295      26.795     SLICE_X36Y47     clk_gen_0/sim_6M[0].inst/Q0_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         27.295      26.795     SLICE_X36Y47     clk_gen_0/sim_6M[0].inst/Q0_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         27.295      26.795     SLICE_X36Y47     clk_gen_0/sim_6M[1].inst/Q0_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         27.295      26.795     SLICE_X36Y47     clk_gen_0/sim_6M[1].inst/Q0_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         27.295      26.795     SLICE_X36Y47     clk_gen_0/sim_6M[0].inst/Q0_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         27.295      26.795     SLICE_X36Y47     clk_gen_0/sim_6M[0].inst/Q0_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         27.295      26.795     SLICE_X36Y47     clk_gen_0/sim_6M[1].inst/Q0_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         27.295      26.795     SLICE_X36Y47     clk_gen_0/sim_6M[1].inst/Q0_reg/C
=======
Clock Name:         CLK_6M_STAR
Waveform(ns):       { 54.600 109.200 }
Period(ns):         163.800
Sources:            { clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         163.800     162.800    SLICE_X63Y81  u_Core/cpu_vec_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         163.800     162.800    SLICE_X63Y81  u_Core/cpu_vec_reg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         163.800     162.800    SLICE_X63Y81  u_Core/cpu_vec_reg_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         163.800     162.800    SLICE_X63Y81  u_Core/cpu_vec_reg_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         163.800     162.800    SLICE_X63Y81  u_Core/cpu_vec_reg_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         163.800     162.800    SLICE_X63Y81  u_Core/cpu_vec_reg_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         163.800     162.800    SLICE_X63Y81  u_Core/cpu_vec_reg_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         163.800     162.800    SLICE_X63Y82  u_Core/cpu_vec_reg_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         163.800     162.800    SLICE_X64Y61  u_Core/sync_bus_r_w_l_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         163.800     162.800    SLICE_X63Y86  u_Core/sync_bus_reg_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         54.600      53.470     SLICE_X64Y76  u_Core/u_audio/frq_ram[0].inst/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         54.600      53.470     SLICE_X64Y76  u_Core/u_audio/frq_ram[0].inst/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         54.600      53.470     SLICE_X64Y76  u_Core/u_audio/frq_ram[0].inst/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         54.600      53.470     SLICE_X64Y76  u_Core/u_audio/frq_ram[0].inst/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         54.600      53.470     SLICE_X64Y76  u_Core/u_audio/frq_ram[1].inst/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         54.600      53.470     SLICE_X64Y76  u_Core/u_audio/frq_ram[1].inst/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         54.600      53.470     SLICE_X64Y76  u_Core/u_audio/frq_ram[1].inst/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         54.600      53.470     SLICE_X64Y76  u_Core/u_audio/frq_ram[1].inst/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         54.600      53.470     SLICE_X64Y76  u_Core/u_audio/frq_ram[2].inst/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         54.600      53.470     SLICE_X64Y76  u_Core/u_audio/frq_ram[2].inst/DP/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         54.600      54.100     SLICE_X63Y81  u_Core/cpu_vec_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         54.600      54.100     SLICE_X63Y81  u_Core/cpu_vec_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         54.600      54.100     SLICE_X63Y81  u_Core/cpu_vec_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         54.600      54.100     SLICE_X63Y81  u_Core/cpu_vec_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         54.600      54.100     SLICE_X63Y81  u_Core/cpu_vec_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         54.600      54.100     SLICE_X63Y81  u_Core/cpu_vec_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         54.600      54.100     SLICE_X63Y81  u_Core/cpu_vec_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         54.600      54.100     SLICE_X63Y81  u_Core/cpu_vec_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         54.600      54.100     SLICE_X63Y81  u_Core/cpu_vec_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         54.600      54.100     SLICE_X63Y81  u_Core/cpu_vec_reg_reg[4]/C
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8



---------------------------------------------------------------------------------------------------
<<<<<<< HEAD
From Clock:  clk_vga_clk_wiz_1
  To Clock:  clk_vga_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       34.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.351ns,  Total Violation        0.000ns
=======
From Clock:  CLK_6M_STAR_N
  To Clock:  CLK_6M_STAR_N

Setup :            0  Failing Endpoints,  Worst Slack      161.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.100ns,  Total Violation        0.000ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             34.391ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.702ns  (clk_vga_clk_wiz_1 rise@39.702ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 1.730ns (33.639%)  route 3.413ns (66.361%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns = ( 38.653 - 39.702 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
=======
Slack (MET) :             161.001ns  (required time - arrival time)
  Source:                 u_Core/u_audio/accum_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/audio_wav_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M_STAR_N rise@273.000ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        2.709ns  (logic 0.589ns (21.742%)  route 2.120ns (78.258%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 277.274 - 273.000 ) 
    Source Clock Delay      (SCD):    4.674ns = ( 113.874 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.340    -0.604    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y77         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.379    -0.225 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/Q
                         net (fo=2, routed)           0.685     0.460    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg_n_0_[2]
    SLICE_X43Y77         LUT1 (Prop_lut1_I0_O)        0.105     0.565 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.565    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_i_3__0_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.022 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.022    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.120 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.120    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__0_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.218 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.218    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.316 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__2/CO[3]
                         net (fo=23, routed)          1.224     2.540    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__2_n_0
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.115     2.655 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_3/O
                         net (fo=4, routed)           0.646     3.301    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_3_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I4_O)        0.275     3.576 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[0]_i_2/O
                         net (fo=1, routed)           0.858     4.434    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[0]_i_2_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.105     4.539 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.539    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[0]
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                     39.702    39.702 r  
    P17                                               0.000    39.702 r  i_clk_main (IN)
                         net (fo=0)                   0.000    39.702    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    41.046 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.049    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    35.988 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    37.346    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.423 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.230    38.653    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[0]/C
                         clock pessimism              0.402    39.054    
                         clock uncertainty           -0.155    38.899    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)        0.030    38.929    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         38.929    
                         arrival time                          -4.539    
  -------------------------------------------------------------------
                         slack                                 34.391    

Slack (MET) :             34.774ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.702ns  (clk_vga_clk_wiz_1 rise@39.702ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.730ns (36.328%)  route 3.032ns (63.672%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns = ( 38.653 - 39.702 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
=======
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.460   113.874    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.379   114.253 r  u_Core/u_audio/accum_reg_reg[2]/Q
                         net (fo=12, routed)          1.093   115.346    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X59Y78         LUT6 (Prop_lut6_I2_O)        0.105   115.451 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.027   116.478    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_3_n_0
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.105   116.583 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.000   116.583    u_Core/u_audio/rom1m_data[0]
    SLICE_X59Y78         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    273.000   273.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   273.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   274.258    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   274.562 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   274.987    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   275.064 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   276.695    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   276.779 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.495   277.274    u_Core/u_audio/CLK
    SLICE_X59Y78         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[0]/C
                         clock pessimism              0.435   277.709    
                         clock uncertainty           -0.155   277.554    
    SLICE_X59Y78         FDRE (Setup_fdre_C_D)        0.030   277.584    u_Core/u_audio/audio_wav_out_reg[0]
  -------------------------------------------------------------------
                         required time                        277.584    
                         arrival time                        -116.583    
  -------------------------------------------------------------------
                         slack                                161.001    

Slack (MET) :             161.342ns  (required time - arrival time)
  Source:                 u_Core/u_audio/accum_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/audio_wav_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M_STAR_N rise@273.000ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        2.309ns  (logic 0.695ns (30.101%)  route 1.614ns (69.899%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 277.173 - 273.000 ) 
    Source Clock Delay      (SCD):    4.674ns = ( 113.874 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.340    -0.604    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y77         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.379    -0.225 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/Q
                         net (fo=2, routed)           0.685     0.460    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg_n_0_[2]
    SLICE_X43Y77         LUT1 (Prop_lut1_I0_O)        0.105     0.565 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.565    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_i_3__0_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.022 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.022    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.120 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.120    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__0_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.218 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.218    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.316 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__2/CO[3]
                         net (fo=23, routed)          1.224     2.540    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__2_n_0
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.115     2.655 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_3/O
                         net (fo=4, routed)           0.643     3.297    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_3_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I4_O)        0.275     3.572 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]_i_2/O
                         net (fo=2, routed)           0.481     4.053    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]_i_2_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105     4.158 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     4.158    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                     39.702    39.702 r  
    P17                                               0.000    39.702 r  i_clk_main (IN)
                         net (fo=0)                   0.000    39.702    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    41.046 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.049    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    35.988 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    37.346    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.423 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.230    38.653    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]/C
                         clock pessimism              0.402    39.054    
                         clock uncertainty           -0.155    38.899    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)        0.033    38.932    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         38.932    
                         arrival time                          -4.158    
  -------------------------------------------------------------------
                         slack                                 34.774    

Slack (MET) :             34.777ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.702ns  (clk_vga_clk_wiz_1 rise@39.702ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.730ns (36.359%)  route 3.028ns (63.641%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns = ( 38.653 - 39.702 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
=======
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.460   113.874    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.348   114.222 r  u_Core/u_audio/accum_reg_reg[0]/Q
                         net (fo=12, routed)          0.576   114.797    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X62Y78         LUT6 (Prop_lut6_I3_O)        0.242   115.039 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.038   116.078    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I2_O)        0.105   116.183 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.000   116.183    u_Core/u_audio/rom1m_data[3]
    SLICE_X62Y78         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    273.000   273.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   273.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   274.258    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   274.562 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   274.987    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   275.064 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   276.695    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   276.779 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.394   277.173    u_Core/u_audio/CLK
    SLICE_X62Y78         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[3]/C
                         clock pessimism              0.477   277.650    
                         clock uncertainty           -0.155   277.495    
    SLICE_X62Y78         FDRE (Setup_fdre_C_D)        0.030   277.525    u_Core/u_audio/audio_wav_out_reg[3]
  -------------------------------------------------------------------
                         required time                        277.525    
                         arrival time                        -116.183    
  -------------------------------------------------------------------
                         slack                                161.342    

Slack (MET) :             161.796ns  (required time - arrival time)
  Source:                 u_Core/u_audio/accum_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/audio_wav_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M_STAR_N rise@273.000ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        1.958ns  (logic 0.847ns (43.252%)  route 1.111ns (56.748%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 277.288 - 273.000 ) 
    Source Clock Delay      (SCD):    4.674ns = ( 113.874 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.340    -0.604    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y77         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.379    -0.225 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/Q
                         net (fo=2, routed)           0.685     0.460    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg_n_0_[2]
    SLICE_X43Y77         LUT1 (Prop_lut1_I0_O)        0.105     0.565 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.565    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_i_3__0_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.022 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.022    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.120 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.120    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__0_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.218 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.218    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.316 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__2/CO[3]
                         net (fo=23, routed)          1.224     2.540    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__2_n_0
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.115     2.655 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_3/O
                         net (fo=4, routed)           0.643     3.297    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_3_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I4_O)        0.275     3.572 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]_i_2/O
                         net (fo=2, routed)           0.477     4.049    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]_i_2_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105     4.154 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     4.154    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[2]
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                     39.702    39.702 r  
    P17                                               0.000    39.702 r  i_clk_main (IN)
                         net (fo=0)                   0.000    39.702    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    41.046 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.049    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    35.988 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    37.346    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.423 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.230    38.653    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/C
                         clock pessimism              0.402    39.054    
                         clock uncertainty           -0.155    38.899    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)        0.032    38.931    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         38.931    
                         arrival time                          -4.154    
  -------------------------------------------------------------------
                         slack                                 34.777    

Slack (MET) :             34.855ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.702ns  (clk_vga_clk_wiz_1 rise@39.702ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.699ns  (logic 1.479ns (31.475%)  route 3.220ns (68.525%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 38.655 - 39.702 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.340    -0.604    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X46Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_fdre_C_Q)         0.433    -0.171 f  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/Q
                         net (fo=2, routed)           0.669     0.498    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[3]
    SLICE_X47Y71         LUT1 (Prop_lut1_I0_O)        0.105     0.603 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_i_2/O
                         net (fo=1, routed)           0.000     0.603    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_i_2_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     0.935 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     0.935    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.033 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.033    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.131 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.131    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.229 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__2/CO[3]
                         net (fo=24, routed)          1.371     2.600    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__2_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.105     2.705 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[15]_i_2__0/O
                         net (fo=16, routed)          0.657     3.362    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[15]_i_2__0_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I5_O)        0.105     3.467 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.523     3.990    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[0]_i_2__0_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I5_O)        0.105     4.095 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.095    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[0]
    SLICE_X44Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                     39.702    39.702 r  
    P17                                               0.000    39.702 r  i_clk_main (IN)
                         net (fo=0)                   0.000    39.702    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    41.046 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.049    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    35.988 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    37.346    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.423 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.232    38.655    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X44Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[0]/C
                         clock pessimism              0.418    39.072    
                         clock uncertainty           -0.155    38.917    
    SLICE_X44Y73         FDRE (Setup_fdre_C_D)        0.032    38.949    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         38.949    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                 34.855    

Slack (MET) :             34.855ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.702ns  (clk_vga_clk_wiz_1 rise@39.702ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.681ns  (logic 1.898ns (40.548%)  route 2.783ns (59.452%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns = ( 38.653 - 39.702 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
=======
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.460   113.874    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.348   114.222 r  u_Core/u_audio/accum_reg_reg[0]/Q
                         net (fo=12, routed)          1.111   115.333    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X61Y77         LUT6 (Prop_lut6_I3_O)        0.242   115.575 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.000   115.575    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5_n_0
    SLICE_X61Y77         MUXF7 (Prop_muxf7_I0_O)      0.178   115.753 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   115.753    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2_n_0
    SLICE_X61Y77         MUXF8 (Prop_muxf8_I1_O)      0.079   115.832 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=1, routed)           0.000   115.832    u_Core/u_audio/rom1m_data[1]
    SLICE_X61Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    273.000   273.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   273.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   274.258    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   274.562 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   274.987    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   275.064 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   276.695    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   276.779 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.510   277.288    u_Core/u_audio/CLK
    SLICE_X61Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[1]/C
                         clock pessimism              0.435   277.723    
                         clock uncertainty           -0.155   277.568    
    SLICE_X61Y77         FDRE (Setup_fdre_C_D)        0.060   277.628    u_Core/u_audio/audio_wav_out_reg[1]
  -------------------------------------------------------------------
                         required time                        277.628    
                         arrival time                        -115.832    
  -------------------------------------------------------------------
                         slack                                161.796    

Slack (MET) :             161.925ns  (required time - arrival time)
  Source:                 u_Core/u_audio/accum_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/audio_wav_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M_STAR_N rise@273.000ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        1.798ns  (logic 0.768ns (42.720%)  route 1.030ns (57.280%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 277.257 - 273.000 ) 
    Source Clock Delay      (SCD):    4.674ns = ( 113.874 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.340    -0.604    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y77         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.379    -0.225 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/Q
                         net (fo=2, routed)           0.685     0.460    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg_n_0_[2]
    SLICE_X43Y77         LUT1 (Prop_lut1_I0_O)        0.105     0.565 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.565    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_i_3__0_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.022 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.022    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.120 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.120    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__0_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.218 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.218    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.316 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__2/CO[3]
                         net (fo=23, routed)          1.224     2.540    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__2_n_0
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.115     2.655 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_3/O
                         net (fo=4, routed)           0.339     2.993    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_3_n_0
    SLICE_X43Y75         LUT5 (Prop_lut5_I4_O)        0.280     3.273 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[1]_i_2/O
                         net (fo=1, routed)           0.535     3.809    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[1]_i_2_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.268     4.077 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.077    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[1]
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                     39.702    39.702 r  
    P17                                               0.000    39.702 r  i_clk_main (IN)
                         net (fo=0)                   0.000    39.702    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    41.046 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.049    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    35.988 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    37.346    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.423 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.230    38.653    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[1]/C
                         clock pessimism              0.402    39.054    
                         clock uncertainty           -0.155    38.899    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)        0.032    38.931    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.931    
                         arrival time                          -4.077    
  -------------------------------------------------------------------
                         slack                                 34.855    

Slack (MET) :             34.879ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.702ns  (clk_vga_clk_wiz_1 rise@39.702ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 1.848ns (39.320%)  route 2.852ns (60.680%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns = ( 38.656 - 39.702 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
=======
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.460   113.874    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.379   114.253 r  u_Core/u_audio/accum_reg_reg[2]/Q
                         net (fo=12, routed)          1.030   115.283    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X59Y77         LUT6 (Prop_lut6_I1_O)        0.105   115.388 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000   115.388    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3_n_0
    SLICE_X59Y77         MUXF7 (Prop_muxf7_I0_O)      0.199   115.587 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   115.587    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X59Y77         MUXF8 (Prop_muxf8_I0_O)      0.085   115.672 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=1, routed)           0.000   115.672    u_Core/u_audio/rom1m_data[2]
    SLICE_X59Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    273.000   273.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   273.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   274.258    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   274.562 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   274.987    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   275.064 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   276.695    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   276.779 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.478   277.257    u_Core/u_audio/CLK
    SLICE_X59Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[2]/C
                         clock pessimism              0.435   277.692    
                         clock uncertainty           -0.155   277.537    
    SLICE_X59Y77         FDRE (Setup_fdre_C_D)        0.060   277.597    u_Core/u_audio/audio_wav_out_reg[2]
  -------------------------------------------------------------------
                         required time                        277.597    
                         arrival time                        -115.672    
  -------------------------------------------------------------------
                         slack                                161.925    

Slack (MET) :             161.958ns  (required time - arrival time)
  Source:                 u_Core/u_audio/accum_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M_STAR_N rise@273.000ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        1.719ns  (logic 0.692ns (40.251%)  route 1.027ns (59.749%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 277.173 - 273.000 ) 
    Source Clock Delay      (SCD):    4.674ns = ( 113.874 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.340    -0.604    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X46Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_fdre_C_Q)         0.433    -0.171 f  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/Q
                         net (fo=2, routed)           0.669     0.498    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[3]
    SLICE_X47Y71         LUT1 (Prop_lut1_I0_O)        0.105     0.603 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_i_2/O
                         net (fo=1, routed)           0.000     0.603    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_i_2_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     0.935 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     0.935    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.033 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.033    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.131 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.131    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.229 f  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__2/CO[3]
                         net (fo=24, routed)          1.097     2.326    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__2_n_0
    SLICE_X44Y73         LUT3 (Prop_lut3_I0_O)        0.115     2.441 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/Sync_i_2__0/O
                         net (fo=4, routed)           0.723     3.164    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/Sync_i_2__0_n_0
    SLICE_X42Y72         LUT5 (Prop_lut5_I4_O)        0.283     3.447 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[1]_i_2__0/O
                         net (fo=1, routed)           0.363     3.810    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[1]_i_2__0_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I5_O)        0.286     4.096 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.096    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[1]
    SLICE_X42Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                     39.702    39.702 r  
    P17                                               0.000    39.702 r  i_clk_main (IN)
                         net (fo=0)                   0.000    39.702    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    41.046 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.049    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    35.988 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    37.346    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.423 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.233    38.656    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X42Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[1]/C
                         clock pessimism              0.402    39.057    
                         clock uncertainty           -0.155    38.902    
    SLICE_X42Y72         FDRE (Setup_fdre_C_D)        0.072    38.974    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         38.974    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 34.879    

Slack (MET) :             34.891ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.702ns  (clk_vga_clk_wiz_1 rise@39.702ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 1.730ns (37.237%)  route 2.916ns (62.763%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 38.654 - 39.702 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
=======
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.460   113.874    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.348   114.222 r  u_Core/u_audio/accum_reg_reg[5]/Q
                         net (fo=3, routed)           0.220   114.442    u_Core/u_audio/accum_reg_reg_n_0_[5]
    SLICE_X63Y78         LUT5 (Prop_lut5_I2_O)        0.239   114.681 r  u_Core/u_audio/accum_reg[5]_i_2/O
                         net (fo=3, routed)           0.807   115.488    u_Core/u_audio/accum_reg[5]_i_2_n_0
    SLICE_X63Y78         LUT5 (Prop_lut5_I0_O)        0.105   115.593 r  u_Core/u_audio/accum_reg[4]_i_1/O
                         net (fo=1, routed)           0.000   115.593    u_Core/u_audio/p_2_in[4]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    273.000   273.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   273.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   274.258    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   274.562 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   274.987    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   275.064 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   276.695    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   276.779 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.394   277.173    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[4]/C
                         clock pessimism              0.501   277.674    
                         clock uncertainty           -0.155   277.519    
    SLICE_X63Y78         FDRE (Setup_fdre_C_D)        0.032   277.551    u_Core/u_audio/accum_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        277.551    
                         arrival time                        -115.593    
  -------------------------------------------------------------------
                         slack                                161.958    

Slack (MET) :             161.974ns  (required time - arrival time)
  Source:                 u_Core/u_audio/accum_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M_STAR_N rise@273.000ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        1.740ns  (logic 0.713ns (40.972%)  route 1.027ns (59.028%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 277.173 - 273.000 ) 
    Source Clock Delay      (SCD):    4.674ns = ( 113.874 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.340    -0.604    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y77         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y77         FDRE (Prop_fdre_C_Q)         0.379    -0.225 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[2]/Q
                         net (fo=2, routed)           0.685     0.460    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg_n_0_[2]
    SLICE_X43Y77         LUT1 (Prop_lut1_I0_O)        0.105     0.565 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_i_3__0/O
                         net (fo=1, routed)           0.000     0.565    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_i_3__0_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     1.022 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     1.022    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.120 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.120    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__0_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.218 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.218    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__1_n_0
    SLICE_X43Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.316 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__2/CO[3]
                         net (fo=23, routed)          1.224     2.540    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_nxt_carry__2_n_0
    SLICE_X43Y76         LUT3 (Prop_lut3_I0_O)        0.115     2.655 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_3/O
                         net (fo=4, routed)           0.338     2.992    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_3_n_0
    SLICE_X43Y75         LUT5 (Prop_lut5_I4_O)        0.275     3.267 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_2/O
                         net (fo=1, routed)           0.670     3.937    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_2_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.105     4.042 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     4.042    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]
    SLICE_X40Y76         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                     39.702    39.702 r  
    P17                                               0.000    39.702 r  i_clk_main (IN)
                         net (fo=0)                   0.000    39.702    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    41.046 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.049    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    35.988 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    37.346    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.423 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.231    38.654    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X40Y76         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[6]/C
                         clock pessimism              0.402    39.055    
                         clock uncertainty           -0.155    38.900    
    SLICE_X40Y76         FDRE (Setup_fdre_C_D)        0.032    38.932    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         38.932    
                         arrival time                          -4.042    
  -------------------------------------------------------------------
                         slack                                 34.891    

Slack (MET) :             34.940ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.702ns  (clk_vga_clk_wiz_1 rise@39.702ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 1.374ns (29.920%)  route 3.218ns (70.080%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.051ns = ( 38.652 - 39.702 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
=======
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.460   113.874    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.348   114.222 r  u_Core/u_audio/accum_reg_reg[5]/Q
                         net (fo=3, routed)           0.220   114.442    u_Core/u_audio/accum_reg_reg_n_0_[5]
    SLICE_X63Y78         LUT5 (Prop_lut5_I2_O)        0.239   114.681 r  u_Core/u_audio/accum_reg[5]_i_2/O
                         net (fo=3, routed)           0.807   115.488    u_Core/u_audio/accum_reg[5]_i_2_n_0
    SLICE_X63Y78         LUT5 (Prop_lut5_I2_O)        0.126   115.614 r  u_Core/u_audio/accum_reg[5]_i_1/O
                         net (fo=1, routed)           0.000   115.614    u_Core/u_audio/p_2_in[5]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    273.000   273.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   273.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   274.258    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   274.562 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   274.987    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   275.064 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   276.695    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   276.779 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.394   277.173    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[5]/C
                         clock pessimism              0.501   277.674    
                         clock uncertainty           -0.155   277.519    
    SLICE_X63Y78         FDRE (Setup_fdre_C_D)        0.069   277.588    u_Core/u_audio/accum_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        277.588    
                         arrival time                        -115.614    
  -------------------------------------------------------------------
                         slack                                161.974    

Slack (MET) :             162.383ns  (required time - arrival time)
  Source:                 u_Core/u_audio/accum_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M_STAR_N rise@273.000ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        1.292ns  (logic 0.692ns (53.551%)  route 0.600ns (46.449%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 277.173 - 273.000 ) 
    Source Clock Delay      (SCD):    4.674ns = ( 113.874 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.340    -0.604    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X46Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_fdre_C_Q)         0.433    -0.171 f  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/Q
                         net (fo=2, routed)           0.669     0.498    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[3]
    SLICE_X47Y71         LUT1 (Prop_lut1_I0_O)        0.105     0.603 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_i_2/O
                         net (fo=1, routed)           0.000     0.603    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_i_2_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     0.935 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     0.935    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.033 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.033    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.131 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.131    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.229 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__2/CO[3]
                         net (fo=24, routed)          1.371     2.600    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__2_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.105     2.705 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[15]_i_2__0/O
                         net (fo=16, routed)          1.178     3.883    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[15]_i_2__0_n_0
    SLICE_X39Y75         LUT5 (Prop_lut5_I4_O)        0.105     3.988 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.988    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[13]
    SLICE_X39Y75         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                     39.702    39.702 r  
    P17                                               0.000    39.702 r  i_clk_main (IN)
                         net (fo=0)                   0.000    39.702    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    41.046 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.049    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    35.988 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    37.346    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.423 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.229    38.652    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X39Y75         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[13]/C
                         clock pessimism              0.402    39.053    
                         clock uncertainty           -0.155    38.898    
    SLICE_X39Y75         FDRE (Setup_fdre_C_D)        0.030    38.928    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         38.928    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                 34.940    

Slack (MET) :             34.942ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.702ns  (clk_vga_clk_wiz_1 rise@39.702ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 1.374ns (29.920%)  route 3.218ns (70.080%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.051ns = ( 38.652 - 39.702 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
=======
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.460   113.874    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.348   114.222 r  u_Core/u_audio/accum_reg_reg[5]/Q
                         net (fo=3, routed)           0.220   114.442    u_Core/u_audio/accum_reg_reg_n_0_[5]
    SLICE_X63Y78         LUT5 (Prop_lut5_I2_O)        0.239   114.681 r  u_Core/u_audio/accum_reg[5]_i_2/O
                         net (fo=3, routed)           0.380   115.061    u_Core/u_audio/accum_reg[5]_i_2_n_0
    SLICE_X63Y78         LUT3 (Prop_lut3_I0_O)        0.105   115.166 r  u_Core/u_audio/accum_reg[3]_i_1/O
                         net (fo=1, routed)           0.000   115.166    u_Core/u_audio/p_2_in[3]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    273.000   273.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   273.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   274.258    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   274.562 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   274.987    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   275.064 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   276.695    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   276.779 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.394   277.173    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[3]/C
                         clock pessimism              0.501   277.674    
                         clock uncertainty           -0.155   277.519    
    SLICE_X63Y78         FDRE (Setup_fdre_C_D)        0.030   277.549    u_Core/u_audio/accum_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        277.549    
                         arrival time                        -115.166    
  -------------------------------------------------------------------
                         slack                                162.383    

Slack (MET) :             162.628ns  (required time - arrival time)
  Source:                 u_Core/u_audio/accum_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M_STAR_N rise@273.000ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        0.984ns  (logic 0.379ns (38.499%)  route 0.605ns (61.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 277.173 - 273.000 ) 
    Source Clock Delay      (SCD):    4.674ns = ( 113.874 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.340    -0.604    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X46Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_fdre_C_Q)         0.433    -0.171 f  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/Q
                         net (fo=2, routed)           0.669     0.498    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[3]
    SLICE_X47Y71         LUT1 (Prop_lut1_I0_O)        0.105     0.603 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_i_2/O
                         net (fo=1, routed)           0.000     0.603    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_i_2_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     0.935 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     0.935    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.033 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.033    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.131 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.131    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.229 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__2/CO[3]
                         net (fo=24, routed)          1.371     2.600    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__2_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.105     2.705 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[15]_i_2__0/O
                         net (fo=16, routed)          1.178     3.883    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[15]_i_2__0_n_0
    SLICE_X39Y75         LUT5 (Prop_lut5_I4_O)        0.105     3.988 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[15]_i_1__0/O
                         net (fo=1, routed)           0.000     3.988    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[15]
    SLICE_X39Y75         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                     39.702    39.702 r  
    P17                                               0.000    39.702 r  i_clk_main (IN)
                         net (fo=0)                   0.000    39.702    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    41.046 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.049    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    35.988 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    37.346    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.423 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.229    38.652    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X39Y75         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[15]/C
                         clock pessimism              0.402    39.053    
                         clock uncertainty           -0.155    38.898    
    SLICE_X39Y75         FDRE (Setup_fdre_C_D)        0.032    38.930    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         38.930    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                 34.942    

Slack (MET) :             35.024ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.702ns  (clk_vga_clk_wiz_1 rise@39.702ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.556ns  (logic 1.374ns (30.157%)  route 3.182ns (69.843%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 38.654 - 39.702 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
=======
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.460   113.874    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.379   114.253 r  u_Core/u_audio/accum_reg_reg[4]/Q
                         net (fo=16, routed)          0.605   114.858    u_Core/u_audio/a[4]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    273.000   273.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   273.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   274.258    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   274.562 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   274.987    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   275.064 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   276.695    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   276.779 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.394   277.173    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[0]/C
                         clock pessimism              0.501   277.674    
                         clock uncertainty           -0.155   277.519    
    SLICE_X63Y78         FDRE (Setup_fdre_C_D)       -0.032   277.487    u_Core/u_audio/accum_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        277.487    
                         arrival time                        -114.858    
  -------------------------------------------------------------------
                         slack                                162.628    

Slack (MET) :             162.872ns  (required time - arrival time)
  Source:                 u_Core/u_audio/accum_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M_STAR_N rise@273.000ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        0.806ns  (logic 0.587ns (72.831%)  route 0.219ns (27.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 277.173 - 273.000 ) 
    Source Clock Delay      (SCD):    4.674ns = ( 113.874 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.340    -0.604    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X46Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y72         FDRE (Prop_fdre_C_Q)         0.433    -0.171 f  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/Q
                         net (fo=2, routed)           0.669     0.498    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[3]
    SLICE_X47Y71         LUT1 (Prop_lut1_I0_O)        0.105     0.603 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_i_2/O
                         net (fo=1, routed)           0.000     0.603    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_i_2_n_0
    SLICE_X47Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     0.935 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     0.935    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.033 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.033    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__0_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.131 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.131    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__1_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.229 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__2/CO[3]
                         net (fo=24, routed)          1.371     2.600    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__2_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I5_O)        0.105     2.705 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[15]_i_2__0/O
                         net (fo=16, routed)          1.142     3.847    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[15]_i_2__0_n_0
    SLICE_X42Y73         LUT6 (Prop_lut6_I0_O)        0.105     3.952 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.952    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[5]
    SLICE_X42Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                     39.702    39.702 r  
    P17                                               0.000    39.702 r  i_clk_main (IN)
                         net (fo=0)                   0.000    39.702    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    41.046 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    42.049    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    35.988 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    37.346    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    37.423 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.231    38.654    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X42Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[5]/C
                         clock pessimism              0.402    39.055    
                         clock uncertainty           -0.155    38.900    
    SLICE_X42Y73         FDRE (Setup_fdre_C_D)        0.076    38.976    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         38.976    
                         arrival time                          -3.952    
  -------------------------------------------------------------------
                         slack                                 35.024    
=======
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.460   113.874    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.348   114.222 r  u_Core/u_audio/accum_reg_reg[5]/Q
                         net (fo=3, routed)           0.219   114.441    u_Core/u_audio/accum_reg_reg_n_0_[5]
    SLICE_X63Y78         LUT3 (Prop_lut3_I0_O)        0.239   114.680 r  u_Core/u_audio/accum_reg[1]_i_1/O
                         net (fo=1, routed)           0.000   114.680    u_Core/u_audio/p_2_in[1]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    273.000   273.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   273.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   274.258    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   274.562 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   274.987    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   275.064 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   276.695    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   276.779 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.394   277.173    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[1]/C
                         clock pessimism              0.501   277.674    
                         clock uncertainty           -0.155   277.519    
    SLICE_X63Y78         FDRE (Setup_fdre_C_D)        0.033   277.552    u_Core/u_audio/accum_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        277.552    
                         arrival time                        -114.680    
  -------------------------------------------------------------------
                         slack                                162.872    

Slack (MET) :             162.876ns  (required time - arrival time)
  Source:                 u_Core/u_audio/accum_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M_STAR_N rise@273.000ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        0.812ns  (logic 0.592ns (72.908%)  route 0.220ns (27.091%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 277.173 - 273.000 ) 
    Source Clock Delay      (SCD):    4.674ns = ( 113.874 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.460   113.874    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.348   114.222 r  u_Core/u_audio/accum_reg_reg[5]/Q
                         net (fo=3, routed)           0.220   114.442    u_Core/u_audio/accum_reg_reg_n_0_[5]
    SLICE_X63Y78         LUT5 (Prop_lut5_I0_O)        0.244   114.686 r  u_Core/u_audio/accum_reg[2]_i_1/O
                         net (fo=1, routed)           0.000   114.686    u_Core/u_audio/p_2_in[2]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    273.000   273.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   273.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   274.258    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   274.562 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   274.987    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   275.064 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   276.695    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   276.779 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.394   277.173    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[2]/C
                         clock pessimism              0.501   277.674    
                         clock uncertainty           -0.155   277.519    
    SLICE_X63Y78         FDRE (Setup_fdre_C_D)        0.043   277.562    u_Core/u_audio/accum_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        277.562    
                         arrival time                        -114.686    
  -------------------------------------------------------------------
                         slack                                162.876    
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8





Min Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/line_fifo/rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_1 rise@0.000ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.717%)  route 0.290ns (67.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.552    -0.609    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X37Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  u_vga_ctrl/u2/line_fifo/rrst_reg/Q
                         net (fo=13, routed)          0.290    -0.179    u_vga_ctrl/u2/line_fifo/rrst
    SLICE_X30Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.819    -0.849    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X30Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X30Y69         FDRE (Hold_fdre_C_R)         0.009    -0.338    u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/line_fifo/rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/rptr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_1 rise@0.000ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.717%)  route 0.290ns (67.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.552    -0.609    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X37Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  u_vga_ctrl/u2/line_fifo/rrst_reg/Q
                         net (fo=13, routed)          0.290    -0.179    u_vga_ctrl/u2/line_fifo/rrst
    SLICE_X30Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.819    -0.849    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X30Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[6]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X30Y69         FDRE (Hold_fdre_C_R)         0.009    -0.338    u_vga_ctrl/u2/line_fifo/rptr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_1 rise@0.000ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.163%)  route 0.108ns (36.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.549    -0.612    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X43Y76         FDSE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDSE (Prop_fdse_C_Q)         0.141    -0.471 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state_reg[0]/Q
                         net (fo=19, routed)          0.108    -0.363    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state__0[0]
    SLICE_X42Y76         LUT6 (Prop_lut6_I2_O)        0.045    -0.318 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/Sync_i_1__0/O
                         net (fo=1, routed)           0.000    -0.318    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/Sync_i_1__0_n_0
    SLICE_X42Y76         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.816    -0.853    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X42Y76         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/Sync_reg/C
                         clock pessimism              0.253    -0.599    
    SLICE_X42Y76         FDRE (Hold_fdre_C_D)         0.120    -0.479    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/Sync_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/line_fifo/rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_1 rise@0.000ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.555%)  route 0.267ns (65.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.552    -0.609    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X37Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  u_vga_ctrl/u2/line_fifo/rrst_reg/Q
                         net (fo=13, routed)          0.267    -0.201    u_vga_ctrl/u2/line_fifo/rrst
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.820    -0.849    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X28Y70         FDRE (Hold_fdre_C_R)        -0.018    -0.365    u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/line_fifo/rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_1 rise@0.000ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.555%)  route 0.267ns (65.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.552    -0.609    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X37Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  u_vga_ctrl/u2/line_fifo/rrst_reg/Q
                         net (fo=13, routed)          0.267    -0.201    u_vga_ctrl/u2/line_fifo/rrst
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.820    -0.849    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X28Y70         FDRE (Hold_fdre_C_R)        -0.018    -0.365    u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/line_fifo/rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/rptr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_1 rise@0.000ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.555%)  route 0.267ns (65.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.552    -0.609    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X37Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  u_vga_ctrl/u2/line_fifo/rrst_reg/Q
                         net (fo=13, routed)          0.267    -0.201    u_vga_ctrl/u2/line_fifo/rrst
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.820    -0.849    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[0]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X28Y70         FDRE (Hold_fdre_C_R)        -0.018    -0.365    u_vga_ctrl/u2/line_fifo/rptr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/line_fifo/rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/rptr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_1 rise@0.000ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.555%)  route 0.267ns (65.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.552    -0.609    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X37Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  u_vga_ctrl/u2/line_fifo/rrst_reg/Q
                         net (fo=13, routed)          0.267    -0.201    u_vga_ctrl/u2/line_fifo/rrst
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.820    -0.849    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[1]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X28Y70         FDRE (Hold_fdre_C_R)        -0.018    -0.365    u_vga_ctrl/u2/line_fifo/rptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/line_fifo/rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/rptr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_1 rise@0.000ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.555%)  route 0.267ns (65.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.552    -0.609    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X37Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  u_vga_ctrl/u2/line_fifo/rrst_reg/Q
                         net (fo=13, routed)          0.267    -0.201    u_vga_ctrl/u2/line_fifo/rrst
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.820    -0.849    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[2]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X28Y70         FDRE (Hold_fdre_C_R)        -0.018    -0.365    u_vga_ctrl/u2/line_fifo/rptr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/line_fifo/rrst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/rptr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_1 rise@0.000ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.555%)  route 0.267ns (65.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.552    -0.609    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X37Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rrst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  u_vga_ctrl/u2/line_fifo/rrst_reg/Q
                         net (fo=13, routed)          0.267    -0.201    u_vga_ctrl/u2/line_fifo/rrst
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.820    -0.849    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[3]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X28Y70         FDRE (Hold_fdre_C_R)        -0.018    -0.365    u_vga_ctrl/u2/line_fifo/rptr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             clk_vga_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_clk_wiz_1 rise@0.000ns - clk_vga_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.895%)  route 0.107ns (43.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.550    -0.611    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X47Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state_reg[3]/Q
                         net (fo=10, routed)          0.107    -0.364    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state__0[3]
    SLICE_X44Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.816    -0.853    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X44Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state_reg[4]/C
                         clock pessimism              0.253    -0.599    
    SLICE_X44Y74         FDRE (Hold_fdre_C_D)         0.066    -0.533    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_clk_wiz_1
Waveform(ns):       { 0.000 19.851 }
Period(ns):         39.702
Sources:            { clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         39.702      37.532     RAMB18_X0Y28     u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         39.702      38.110     BUFGCTRL_X0Y3    clk_gen_0/clk_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.702      38.453     MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         39.702      38.702     SLICE_X28Y70     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.702      38.702     SLICE_X28Y70     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.702      38.702     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.702      38.702     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.702      38.702     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.702      38.702     SLICE_X30Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.702      38.702     SLICE_X28Y70     u_vga_ctrl/u2/line_fifo/rptr_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.702      173.658    MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y70     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y70     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y70     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y70     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y70     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y70     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y70     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y70     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.851      19.351     SLICE_X28Y69     u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y6    clk_gen_0/clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
=======
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_Core/u_audio/accum_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        0.328ns  (logic 0.232ns (70.738%)  route 0.096ns (29.263%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 111.850 - 109.200 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 111.172 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.678ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.242   111.172    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.128   111.300 r  u_Core/u_audio/accum_reg_reg[5]/Q
                         net (fo=3, routed)           0.096   111.396    u_Core/u_audio/accum_reg_reg_n_0_[5]
    SLICE_X63Y78         LUT5 (Prop_lut5_I0_O)        0.104   111.500 r  u_Core/u_audio/accum_reg[2]_i_1/O
                         net (fo=1, routed)           0.000   111.500    u_Core/u_audio/p_2_in[2]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.275   111.850    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[2]/C
                         clock pessimism             -0.678   111.172    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.102   111.274    u_Core/u_audio/accum_reg_reg[2]
  -------------------------------------------------------------------
                         required time                       -111.274    
                         arrival time                         111.500    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 u_Core/u_audio/accum_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        0.322ns  (logic 0.226ns (70.193%)  route 0.096ns (29.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 111.850 - 109.200 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 111.172 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.678ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.242   111.172    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.128   111.300 r  u_Core/u_audio/accum_reg_reg[5]/Q
                         net (fo=3, routed)           0.096   111.396    u_Core/u_audio/accum_reg_reg_n_0_[5]
    SLICE_X63Y78         LUT3 (Prop_lut3_I0_O)        0.098   111.494 r  u_Core/u_audio/accum_reg[1]_i_1/O
                         net (fo=1, routed)           0.000   111.494    u_Core/u_audio/p_2_in[1]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.275   111.850    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[1]/C
                         clock pessimism             -0.678   111.172    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.092   111.264    u_Core/u_audio/accum_reg_reg[1]
  -------------------------------------------------------------------
                         required time                       -111.264    
                         arrival time                         111.494    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 u_Core/u_audio/accum_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/audio_wav_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        0.482ns  (logic 0.283ns (58.691%)  route 0.199ns (41.311%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 111.911 - 109.200 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 111.172 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.242   111.172    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141   111.313 r  u_Core/u_audio/accum_reg_reg[4]/Q
                         net (fo=16, routed)          0.199   111.512    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X61Y77         LUT6 (Prop_lut6_I3_O)        0.045   111.557 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000   111.557    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_4_n_0
    SLICE_X61Y77         MUXF7 (Prop_muxf7_I1_O)      0.074   111.631 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   111.631    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X61Y77         MUXF8 (Prop_muxf8_I0_O)      0.023   111.654 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=1, routed)           0.000   111.654    u_Core/u_audio/rom1m_data[1]
    SLICE_X61Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.337   111.911    u_Core/u_audio/CLK
    SLICE_X61Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[1]/C
                         clock pessimism             -0.645   111.267    
    SLICE_X61Y77         FDRE (Hold_fdre_C_D)         0.105   111.372    u_Core/u_audio/audio_wav_out_reg[1]
  -------------------------------------------------------------------
                         required time                       -111.372    
                         arrival time                         111.654    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 u_Core/u_audio/accum_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/audio_wav_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        0.529ns  (logic 0.270ns (51.023%)  route 0.259ns (48.977%))
  Logic Levels:           3  (LUT3=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 111.891 - 109.200 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 111.172 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.242   111.172    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141   111.313 r  u_Core/u_audio/accum_reg_reg[4]/Q
                         net (fo=16, routed)          0.259   111.572    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X59Y77         LUT3 (Prop_lut3_I2_O)        0.045   111.617 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000   111.617    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_6_n_0
    SLICE_X59Y77         MUXF7 (Prop_muxf7_I1_O)      0.065   111.682 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   111.682    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X59Y77         MUXF8 (Prop_muxf8_I1_O)      0.019   111.701 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=1, routed)           0.000   111.701    u_Core/u_audio/rom1m_data[2]
    SLICE_X59Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.316   111.891    u_Core/u_audio/CLK
    SLICE_X59Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[2]/C
                         clock pessimism             -0.645   111.246    
    SLICE_X59Y77         FDRE (Hold_fdre_C_D)         0.105   111.351    u_Core/u_audio/audio_wav_out_reg[2]
  -------------------------------------------------------------------
                         required time                       -111.351    
                         arrival time                         111.701    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 u_Core/u_audio/accum_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.892%)  route 0.315ns (69.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 111.850 - 109.200 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 111.172 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.678ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.242   111.172    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141   111.313 r  u_Core/u_audio/accum_reg_reg[4]/Q
                         net (fo=16, routed)          0.315   111.628    u_Core/u_audio/a[4]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.275   111.850    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[0]/C
                         clock pessimism             -0.678   111.172    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.075   111.247    u_Core/u_audio/accum_reg_reg[0]
  -------------------------------------------------------------------
                         required time                       -111.247    
                         arrival time                         111.628    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 u_Core/u_audio/accum_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        0.531ns  (logic 0.271ns (51.016%)  route 0.260ns (48.985%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 111.850 - 109.200 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 111.172 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.678ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.242   111.172    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.128   111.300 r  u_Core/u_audio/accum_reg_reg[5]/Q
                         net (fo=3, routed)           0.096   111.396    u_Core/u_audio/accum_reg_reg_n_0_[5]
    SLICE_X63Y78         LUT5 (Prop_lut5_I2_O)        0.098   111.494 r  u_Core/u_audio/accum_reg[5]_i_2/O
                         net (fo=3, routed)           0.164   111.658    u_Core/u_audio/accum_reg[5]_i_2_n_0
    SLICE_X63Y78         LUT3 (Prop_lut3_I0_O)        0.045   111.703 r  u_Core/u_audio/accum_reg[3]_i_1/O
                         net (fo=1, routed)           0.000   111.703    u_Core/u_audio/p_2_in[3]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.275   111.850    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[3]/C
                         clock pessimism             -0.678   111.172    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.091   111.263    u_Core/u_audio/accum_reg_reg[3]
  -------------------------------------------------------------------
                         required time                       -111.263    
                         arrival time                         111.703    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 u_Core/u_audio/accum_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/audio_wav_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        0.629ns  (logic 0.272ns (43.264%)  route 0.357ns (56.737%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 111.887 - 109.200 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 111.172 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.242   111.172    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.128   111.300 r  u_Core/u_audio/accum_reg_reg[0]/Q
                         net (fo=12, routed)          0.204   111.504    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X59Y78         LUT6 (Prop_lut6_I3_O)        0.099   111.603 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.152   111.756    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2_n_0
    SLICE_X59Y78         LUT5 (Prop_lut5_I2_O)        0.045   111.801 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.000   111.801    u_Core/u_audio/rom1m_data[0]
    SLICE_X59Y78         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.312   111.887    u_Core/u_audio/CLK
    SLICE_X59Y78         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[0]/C
                         clock pessimism             -0.645   111.242    
    SLICE_X59Y78         FDRE (Hold_fdre_C_D)         0.091   111.333    u_Core/u_audio/audio_wav_out_reg[0]
  -------------------------------------------------------------------
                         required time                       -111.333    
                         arrival time                         111.801    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 u_Core/u_audio/accum_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/audio_wav_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        0.668ns  (logic 0.231ns (34.602%)  route 0.437ns (65.399%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 111.850 - 109.200 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 111.172 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.242   111.172    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141   111.313 r  u_Core/u_audio/accum_reg_reg[3]/Q
                         net (fo=12, routed)          0.129   111.442    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.045   111.487 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.307   111.795    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.045   111.840 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.000   111.840    u_Core/u_audio/rom1m_data[3]
    SLICE_X62Y78         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.275   111.850    u_Core/u_audio/CLK
    SLICE_X62Y78         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[3]/C
                         clock pessimism             -0.665   111.185    
    SLICE_X62Y78         FDRE (Hold_fdre_C_D)         0.091   111.276    u_Core/u_audio/audio_wav_out_reg[3]
  -------------------------------------------------------------------
                         required time                       -111.276    
                         arrival time                         111.840    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 u_Core/u_audio/accum_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        0.713ns  (logic 0.271ns (37.998%)  route 0.442ns (62.003%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 111.850 - 109.200 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 111.172 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.678ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.242   111.172    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.128   111.300 r  u_Core/u_audio/accum_reg_reg[5]/Q
                         net (fo=3, routed)           0.096   111.396    u_Core/u_audio/accum_reg_reg_n_0_[5]
    SLICE_X63Y78         LUT5 (Prop_lut5_I2_O)        0.098   111.494 r  u_Core/u_audio/accum_reg[5]_i_2/O
                         net (fo=3, routed)           0.346   111.840    u_Core/u_audio/accum_reg[5]_i_2_n_0
    SLICE_X63Y78         LUT5 (Prop_lut5_I2_O)        0.045   111.885 r  u_Core/u_audio/accum_reg[5]_i_1/O
                         net (fo=1, routed)           0.000   111.885    u_Core/u_audio/p_2_in[5]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.275   111.850    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[5]/C
                         clock pessimism             -0.678   111.172    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.107   111.279    u_Core/u_audio/accum_reg_reg[5]
  -------------------------------------------------------------------
                         required time                       -111.279    
                         arrival time                         111.885    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 u_Core/u_audio/accum_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        0.713ns  (logic 0.271ns (37.998%)  route 0.442ns (62.003%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 111.850 - 109.200 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 111.172 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.678ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.242   111.172    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.128   111.300 r  u_Core/u_audio/accum_reg_reg[5]/Q
                         net (fo=3, routed)           0.096   111.396    u_Core/u_audio/accum_reg_reg_n_0_[5]
    SLICE_X63Y78         LUT5 (Prop_lut5_I2_O)        0.098   111.494 r  u_Core/u_audio/accum_reg[5]_i_2/O
                         net (fo=3, routed)           0.346   111.840    u_Core/u_audio/accum_reg[5]_i_2_n_0
    SLICE_X63Y78         LUT5 (Prop_lut5_I0_O)        0.045   111.885 r  u_Core/u_audio/accum_reg[4]_i_1/O
                         net (fo=1, routed)           0.000   111.885    u_Core/u_audio/p_2_in[4]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.275   111.850    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[4]/C
                         clock pessimism             -0.678   111.172    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.092   111.264    u_Core/u_audio/accum_reg_reg[4]
  -------------------------------------------------------------------
                         required time                       -111.264    
                         arrival time                         111.885    
  -------------------------------------------------------------------
                         slack                                  0.621    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_6M_STAR_N
Waveform(ns):       { 109.200 218.400 }
Period(ns):         163.800
Sources:            { clk_gen_0/sim_6M[0].inst/Qn/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         163.800     162.800    SLICE_X63Y78  u_Core/u_audio/accum_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         163.800     162.800    SLICE_X63Y78  u_Core/u_audio/accum_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         163.800     162.800    SLICE_X63Y78  u_Core/u_audio/accum_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         163.800     162.800    SLICE_X63Y78  u_Core/u_audio/accum_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         163.800     162.800    SLICE_X63Y78  u_Core/u_audio/accum_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         163.800     162.800    SLICE_X63Y78  u_Core/u_audio/accum_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         163.800     162.800    SLICE_X62Y77  u_Core/u_audio/audio_vol_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         163.800     162.800    SLICE_X62Y77  u_Core/u_audio/audio_vol_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         163.800     162.800    SLICE_X62Y77  u_Core/u_audio/audio_vol_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         163.800     162.800    SLICE_X62Y77  u_Core/u_audio/audio_vol_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         54.600      54.100     SLICE_X63Y78  u_Core/u_audio/accum_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         54.600      54.100     SLICE_X63Y78  u_Core/u_audio/accum_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         54.600      54.100     SLICE_X63Y78  u_Core/u_audio/accum_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         54.600      54.100     SLICE_X63Y78  u_Core/u_audio/accum_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         54.600      54.100     SLICE_X63Y78  u_Core/u_audio/accum_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         54.600      54.100     SLICE_X63Y78  u_Core/u_audio/accum_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         54.600      54.100     SLICE_X63Y78  u_Core/u_audio/accum_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         54.600      54.100     SLICE_X63Y78  u_Core/u_audio/accum_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         54.600      54.100     SLICE_X63Y78  u_Core/u_audio/accum_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         54.600      54.100     SLICE_X63Y78  u_Core/u_audio/accum_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         109.200     108.700    SLICE_X63Y78  u_Core/u_audio/accum_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         109.200     108.700    SLICE_X63Y78  u_Core/u_audio/accum_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         109.200     108.700    SLICE_X63Y78  u_Core/u_audio/accum_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         109.200     108.700    SLICE_X63Y78  u_Core/u_audio/accum_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         109.200     108.700    SLICE_X63Y78  u_Core/u_audio/accum_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         109.200     108.700    SLICE_X63Y78  u_Core/u_audio/accum_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         109.200     108.700    SLICE_X63Y78  u_Core/u_audio/accum_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         109.200     108.700    SLICE_X63Y78  u_Core/u_audio/accum_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         109.200     108.700    SLICE_X63Y78  u_Core/u_audio/accum_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         109.200     108.700    SLICE_X63Y78  u_Core/u_audio/accum_reg_reg[4]/C
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8



---------------------------------------------------------------------------------------------------
<<<<<<< HEAD
From Clock:  clk_52m_clk_wiz_1
  To Clock:  clk_52M

Setup :            0  Failing Endpoints,  Worst Slack        5.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.283ns,  Total Violation        0.000ns
=======
From Clock:  VGA_CLK
  To Clock:  VGA_CLK

Setup :            0  Failing Endpoints,  Worst Slack       35.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.350ns,  Total Violation        0.000ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.616ns  (clk_52M rise@19.231ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        5.625ns  (logic 2.491ns (44.286%)  route 3.134ns (55.714%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 20.462 - 19.231 ) 
    Source Clock Delay      (SCD):    -0.554ns = ( 9.061 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409    11.025 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.090    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.165 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.590    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.671 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.390     9.061    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.125    11.186 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.614    12.800    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_2_7[2]
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.105    12.905 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    12.905    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6_n_0
    SLICE_X48Y45         MUXF7 (Prop_muxf7_I1_O)      0.182    13.087 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    13.087    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X48Y45         MUXF8 (Prop_muxf8_I1_O)      0.079    13.166 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=2, routed)           1.520    14.686    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/DIB0
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.231    20.462    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/WCLK
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMB/CLK
                         clock pessimism              0.007    20.469    
                         clock uncertainty           -0.136    20.333    
    SLICE_X34Y70         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.314    20.019    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         20.019    
                         arrival time                         -14.686    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.616ns  (clk_52M rise@19.231ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        5.516ns  (logic 2.514ns (45.580%)  route 3.002ns (54.420%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 20.463 - 19.231 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 9.066 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409    11.025 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.090    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.165 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.590    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.671 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.394     9.066    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.125    11.191 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.559    12.750    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[7]
    SLICE_X49Y49         LUT6 (Prop_lut6_I0_O)        0.105    12.855 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    12.855    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X49Y49         MUXF7 (Prop_muxf7_I0_O)      0.199    13.054 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    13.054    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X49Y49         MUXF8 (Prop_muxf8_I0_O)      0.085    13.139 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=3, routed)           1.442    14.581    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/DIC1
    SLICE_X34Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.232    20.463    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/WCLK
    SLICE_X34Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMC_D1/CLK
                         clock pessimism              0.000    20.463    
                         clock uncertainty           -0.136    20.327    
    SLICE_X34Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.366    19.961    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         19.961    
                         arrival time                         -14.581    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.616ns  (clk_52M rise@19.231ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        5.564ns  (logic 2.514ns (45.180%)  route 3.050ns (54.820%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 20.462 - 19.231 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 9.066 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409    11.025 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.090    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.165 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.590    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.671 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.394     9.066    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125    11.191 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.474    12.665    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[0]
    SLICE_X48Y44         LUT6 (Prop_lut6_I0_O)        0.105    12.770 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    12.770    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3_n_0
    SLICE_X48Y44         MUXF7 (Prop_muxf7_I0_O)      0.199    12.969 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.969    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X48Y44         MUXF8 (Prop_muxf8_I0_O)      0.085    13.054 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=2, routed)           1.576    14.630    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/DIA0
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.231    20.462    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/WCLK
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMA/CLK
                         clock pessimism              0.000    20.462    
                         clock uncertainty           -0.136    20.326    
    SLICE_X34Y70         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.293    20.033    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         20.033    
                         arrival time                         -14.630    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.422ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.616ns  (clk_52M rise@19.231ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        5.461ns  (logic 2.521ns (46.164%)  route 2.940ns (53.836%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 20.466 - 19.231 ) 
    Source Clock Delay      (SCD):    -0.541ns = ( 9.075 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409    11.025 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.090    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.165 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.590    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.671 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.403     9.075    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.125    11.200 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=1, routed)           1.450    12.650    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_1_5[15]
    SLICE_X48Y49         LUT6 (Prop_lut6_I3_O)        0.105    12.755 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    12.755    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_4_n_0
    SLICE_X48Y49         MUXF7 (Prop_muxf7_I1_O)      0.206    12.961 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.961    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_1_n_0
    SLICE_X48Y49         MUXF8 (Prop_muxf8_I0_O)      0.085    13.046 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0/O
                         net (fo=2, routed)           1.490    14.536    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/DIA1
    SLICE_X38Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.235    20.466    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/WCLK
    SLICE_X38Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.000    20.466    
                         clock uncertainty           -0.136    20.330    
    SLICE_X38Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.372    19.958    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         19.958    
                         arrival time                         -14.536    
  -------------------------------------------------------------------
                         slack                                  5.422    

Slack (MET) :             5.426ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.616ns  (clk_52M rise@19.231ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        5.454ns  (logic 2.521ns (46.220%)  route 2.933ns (53.780%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 20.463 - 19.231 ) 
    Source Clock Delay      (SCD):    -0.541ns = ( 9.075 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409    11.025 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.090    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.165 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.590    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.671 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.403     9.075    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.125    11.200 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.371    12.570    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_1_5[3]
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.105    12.675 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    12.675    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_4_n_0
    SLICE_X49Y48         MUXF7 (Prop_muxf7_I1_O)      0.206    12.881 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.881    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X49Y48         MUXF8 (Prop_muxf8_I0_O)      0.085    12.966 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           1.563    14.529    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/DIA1
    SLICE_X34Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.232    20.463    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/WCLK
    SLICE_X34Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism              0.000    20.463    
                         clock uncertainty           -0.136    20.327    
    SLICE_X34Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.372    19.955    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         19.955    
                         arrival time                         -14.529    
  -------------------------------------------------------------------
                         slack                                  5.426    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.616ns  (clk_52M rise@19.231ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        5.502ns  (logic 2.514ns (45.690%)  route 2.988ns (54.310%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 20.462 - 19.231 ) 
    Source Clock Delay      (SCD):    -0.550ns = ( 9.066 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409    11.025 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.090    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.165 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.590    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.671 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.394     9.066    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.125    11.191 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.452    12.643    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOBDO[4]
    SLICE_X49Y44         LUT6 (Prop_lut6_I0_O)        0.105    12.748 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    12.748    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_3_n_0
    SLICE_X49Y44         MUXF7 (Prop_muxf7_I0_O)      0.199    12.947 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.947    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_1_n_0
    SLICE_X49Y44         MUXF8 (Prop_muxf8_I0_O)      0.085    13.032 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=2, routed)           1.536    14.568    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/DIC0
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.231    20.462    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/WCLK
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMC/CLK
                         clock pessimism              0.000    20.462    
                         clock uncertainty           -0.136    20.326    
    SLICE_X34Y70         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.306    20.020    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         20.020    
                         arrival time                         -14.568    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.470ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.616ns  (clk_52M rise@19.231ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        5.510ns  (logic 2.491ns (45.211%)  route 3.019ns (54.789%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 20.463 - 19.231 ) 
    Source Clock Delay      (SCD):    -0.554ns = ( 9.061 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409    11.025 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.090    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.165 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.590    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.671 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.390     9.061    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.125    11.186 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.614    12.800    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_2_7[2]
    SLICE_X48Y45         LUT6 (Prop_lut6_I5_O)        0.105    12.905 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    12.905    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_6_n_0
    SLICE_X48Y45         MUXF7 (Prop_muxf7_I1_O)      0.182    13.087 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    13.087    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X48Y45         MUXF8 (Prop_muxf8_I1_O)      0.079    13.166 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=2, routed)           1.405    14.571    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/DIA0
    SLICE_X34Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.232    20.463    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/WCLK
    SLICE_X34Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMA/CLK
                         clock pessimism              0.007    20.470    
                         clock uncertainty           -0.136    20.334    
    SLICE_X34Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.293    20.041    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         20.041    
                         arrival time                         -14.571    
  -------------------------------------------------------------------
                         slack                                  5.470    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.616ns  (clk_52M rise@19.231ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        5.507ns  (logic 2.521ns (45.778%)  route 2.986ns (54.222%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.235ns = ( 20.466 - 19.231 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 9.066 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409    11.025 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.090    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.165 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.590    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.671 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.395     9.066    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y12         RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.125    11.191 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           1.558    12.749    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_1_6[8]
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.105    12.854 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    12.854    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4_n_0
    SLICE_X49Y46         MUXF7 (Prop_muxf7_I1_O)      0.206    13.060 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    13.060    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X49Y46         MUXF8 (Prop_muxf8_I0_O)      0.085    13.145 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=2, routed)           1.428    14.573    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/DIB0
    SLICE_X38Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.235    20.466    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/WCLK
    SLICE_X38Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.066    20.532    
                         clock uncertainty           -0.136    20.396    
    SLICE_X38Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.314    20.082    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         20.082    
                         arrival time                         -14.573    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.616ns  (clk_52M rise@19.231ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        5.425ns  (logic 2.491ns (45.917%)  route 2.934ns (54.083%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 20.463 - 19.231 ) 
    Source Clock Delay      (SCD):    -0.554ns = ( 9.061 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409    11.025 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.090    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.165 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.590    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.671 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.390     9.061    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.125    11.186 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.468    12.654    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_2_7[6]
    SLICE_X49Y45         LUT6 (Prop_lut6_I5_O)        0.105    12.759 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    12.759    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_6_n_0
    SLICE_X49Y45         MUXF7 (Prop_muxf7_I1_O)      0.182    12.941 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.941    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2_n_0
    SLICE_X49Y45         MUXF8 (Prop_muxf8_I1_O)      0.079    13.020 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=3, routed)           1.466    14.486    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/DIC0
    SLICE_X34Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.232    20.463    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/WCLK
    SLICE_X34Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMC/CLK
                         clock pessimism              0.007    20.470    
                         clock uncertainty           -0.136    20.334    
    SLICE_X34Y69         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.306    20.028    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         20.028    
                         arrival time                         -14.486    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.616ns  (clk_52M rise@19.231ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        5.342ns  (logic 2.521ns (47.191%)  route 2.821ns (52.809%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.231ns = ( 20.462 - 19.231 ) 
    Source Clock Delay      (SCD):    -0.541ns = ( 9.075 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409    11.025 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    12.090    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924     6.165 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425     7.590    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     7.671 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.403     9.075    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.125    11.200 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.558    12.758    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_1_5[5]
    SLICE_X48Y50         LUT6 (Prop_lut6_I3_O)        0.105    12.863 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    12.863    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X48Y50         MUXF7 (Prop_muxf7_I1_O)      0.206    13.069 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    13.069    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X48Y50         MUXF8 (Prop_muxf8_I0_O)      0.085    13.154 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=2, routed)           1.263    14.417    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/DIC1
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.231    20.462    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/WCLK
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMC_D1/CLK
                         clock pessimism              0.000    20.462    
                         clock uncertainty           -0.136    20.326    
    SLICE_X34Y70         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.366    19.960    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         19.960    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                  5.543    
=======
Slack (MET) :             35.057ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             VGA_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.700ns  (VGA_CLK rise@39.700ns - VGA_CLK rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.438ns (31.968%)  route 3.060ns (68.033%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 40.946 - 39.700 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.356     1.356    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y51         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.379     1.735 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/Q
                         net (fo=2, routed)           0.703     2.438    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg_n_0_[2]
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.105     2.543 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry_i_3__0/O
                         net (fo=1, routed)           0.000     2.543    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry_i_3__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.987 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     2.987    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.087 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.087    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.187 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.187    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.287 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__2/CO[3]
                         net (fo=21, routed)          1.391     4.678    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__2_n_0
    SLICE_X45Y51         LUT6 (Prop_lut6_I5_O)        0.105     4.783 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[15]_i_2/O
                         net (fo=13, routed)          0.966     5.750    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[15]_i_2_n_0
    SLICE_X44Y52         LUT5 (Prop_lut5_I0_O)        0.105     5.855 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     5.855    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]
    SLICE_X44Y52         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)   39.700    39.700 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.700 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.246    40.946    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y52         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[6]/C
                         clock pessimism              0.082    41.028    
                         clock uncertainty           -0.148    40.880    
    SLICE_X44Y52         FDRE (Setup_fdre_C_D)        0.032    40.912    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         40.912    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                 35.057    

Slack (MET) :             35.152ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             VGA_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.700ns  (VGA_CLK rise@39.700ns - VGA_CLK rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 1.333ns (31.709%)  route 2.871ns (68.291%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 40.946 - 39.700 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.356     1.356    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y51         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.379     1.735 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/Q
                         net (fo=2, routed)           0.703     2.438    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg_n_0_[2]
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.105     2.543 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry_i_3__0/O
                         net (fo=1, routed)           0.000     2.543    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry_i_3__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.987 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     2.987    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.087 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.087    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.187 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.187    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.287 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__2/CO[3]
                         net (fo=21, routed)          1.377     4.664    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__2_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I3_O)        0.105     4.769 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state[4]_i_1/O
                         net (fo=5, routed)           0.791     5.560    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state[4]_i_1_n_0
    SLICE_X44Y50         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)   39.700    39.700 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.700 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.246    40.946    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y50         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state_reg[3]/C
                         clock pessimism              0.082    41.028    
                         clock uncertainty           -0.148    40.880    
    SLICE_X44Y50         FDRE (Setup_fdre_C_CE)      -0.168    40.712    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state_reg[3]
  -------------------------------------------------------------------
                         required time                         40.712    
                         arrival time                          -5.560    
  -------------------------------------------------------------------
                         slack                                 35.152    

Slack (MET) :             35.152ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             VGA_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.700ns  (VGA_CLK rise@39.700ns - VGA_CLK rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 1.333ns (31.709%)  route 2.871ns (68.291%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 40.946 - 39.700 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.356     1.356    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y51         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.379     1.735 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/Q
                         net (fo=2, routed)           0.703     2.438    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg_n_0_[2]
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.105     2.543 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry_i_3__0/O
                         net (fo=1, routed)           0.000     2.543    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry_i_3__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.987 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     2.987    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.087 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.087    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.187 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.187    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.287 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__2/CO[3]
                         net (fo=21, routed)          1.377     4.664    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__2_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I3_O)        0.105     4.769 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state[4]_i_1/O
                         net (fo=5, routed)           0.791     5.560    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state[4]_i_1_n_0
    SLICE_X44Y50         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)   39.700    39.700 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.700 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.246    40.946    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y50         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state_reg[4]/C
                         clock pessimism              0.082    41.028    
                         clock uncertainty           -0.148    40.880    
    SLICE_X44Y50         FDRE (Setup_fdre_C_CE)      -0.168    40.712    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state_reg[4]
  -------------------------------------------------------------------
                         required time                         40.712    
                         arrival time                          -5.560    
  -------------------------------------------------------------------
                         slack                                 35.152    

Slack (MET) :             35.161ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             VGA_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.700ns  (VGA_CLK rise@39.700ns - VGA_CLK rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 1.337ns (30.419%)  route 3.058ns (69.581%))
  Logic Levels:           4  (CARRY4=1 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 40.944 - 39.700 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.354     1.354    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X36Y54         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.379     1.733 f  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[14]/Q
                         net (fo=2, routed)           0.806     2.540    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[14]
    SLICE_X37Y54         LUT1 (Prop_lut1_I0_O)        0.105     2.645 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__2_i_2/O
                         net (fo=1, routed)           0.000     2.645    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__2_i_2_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.102 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__2/CO[3]
                         net (fo=23, routed)          1.043     4.144    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_nxt_carry__2_n_0
    SLICE_X38Y54         LUT5 (Prop_lut5_I4_O)        0.128     4.272 f  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[14]_i_2/O
                         net (fo=14, routed)          1.209     5.482    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[14]_i_2_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I0_O)        0.268     5.750 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[4]_i_1__0/O
                         net (fo=1, routed)           0.000     5.750    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_1[4]
    SLICE_X36Y51         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)   39.700    39.700 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.700 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.244    40.944    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X36Y51         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[4]/C
                         clock pessimism              0.082    41.026    
                         clock uncertainty           -0.148    40.878    
    SLICE_X36Y51         FDRE (Setup_fdre_C_D)        0.033    40.911    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[4]
  -------------------------------------------------------------------
                         required time                         40.911    
                         arrival time                          -5.750    
  -------------------------------------------------------------------
                         slack                                 35.161    

Slack (MET) :             35.171ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             VGA_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.700ns  (VGA_CLK rise@39.700ns - VGA_CLK rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 1.438ns (32.591%)  route 2.974ns (67.409%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 40.946 - 39.700 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.356     1.356    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y51         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.379     1.735 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/Q
                         net (fo=2, routed)           0.703     2.438    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg_n_0_[2]
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.105     2.543 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry_i_3__0/O
                         net (fo=1, routed)           0.000     2.543    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry_i_3__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.987 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     2.987    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.087 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.087    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.187 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.187    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.287 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__2/CO[3]
                         net (fo=21, routed)          1.391     4.678    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__2_n_0
    SLICE_X45Y51         LUT6 (Prop_lut6_I5_O)        0.105     4.783 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[15]_i_2/O
                         net (fo=13, routed)          0.880     5.664    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[15]_i_2_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I0_O)        0.105     5.769 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.769    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[0]
    SLICE_X44Y51         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)   39.700    39.700 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.700 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.246    40.946    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y51         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[0]/C
                         clock pessimism              0.110    41.056    
                         clock uncertainty           -0.148    40.908    
    SLICE_X44Y51         FDRE (Setup_fdre_C_D)        0.032    40.940    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         40.940    
                         arrival time                          -5.769    
  -------------------------------------------------------------------
                         slack                                 35.171    

Slack (MET) :             35.199ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             VGA_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.700ns  (VGA_CLK rise@39.700ns - VGA_CLK rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 1.438ns (33.026%)  route 2.916ns (66.974%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 40.946 - 39.700 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.356     1.356    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y51         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.379     1.735 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/Q
                         net (fo=2, routed)           0.703     2.438    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg_n_0_[2]
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.105     2.543 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry_i_3__0/O
                         net (fo=1, routed)           0.000     2.543    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry_i_3__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.987 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     2.987    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.087 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.087    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.187 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.187    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.287 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__2/CO[3]
                         net (fo=21, routed)          1.391     4.678    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__2_n_0
    SLICE_X45Y51         LUT6 (Prop_lut6_I5_O)        0.105     4.783 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[15]_i_2/O
                         net (fo=13, routed)          0.822     5.606    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[15]_i_2_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I0_O)        0.105     5.711 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     5.711    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[5]
    SLICE_X44Y52         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)   39.700    39.700 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.700 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.246    40.946    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y52         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[5]/C
                         clock pessimism              0.082    41.028    
                         clock uncertainty           -0.148    40.880    
    SLICE_X44Y52         FDRE (Setup_fdre_C_D)        0.030    40.910    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         40.910    
                         arrival time                          -5.711    
  -------------------------------------------------------------------
                         slack                                 35.199    

Slack (MET) :             35.235ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             VGA_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.700ns  (VGA_CLK rise@39.700ns - VGA_CLK rise@0.000ns)
  Data Path Delay:        4.301ns  (logic 1.438ns (33.432%)  route 2.863ns (66.569%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.245ns = ( 40.945 - 39.700 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.356     1.356    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y51         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.379     1.735 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/Q
                         net (fo=2, routed)           0.703     2.438    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg_n_0_[2]
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.105     2.543 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry_i_3__0/O
                         net (fo=1, routed)           0.000     2.543    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry_i_3__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.987 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     2.987    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.087 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.087    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.187 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.187    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.287 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__2/CO[3]
                         net (fo=21, routed)          1.391     4.678    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__2_n_0
    SLICE_X45Y51         LUT6 (Prop_lut6_I5_O)        0.105     4.783 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[15]_i_2/O
                         net (fo=13, routed)          0.769     5.553    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[15]_i_2_n_0
    SLICE_X41Y54         LUT5 (Prop_lut5_I0_O)        0.105     5.658 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     5.658    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[9]
    SLICE_X41Y54         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)   39.700    39.700 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.700 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.245    40.945    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X41Y54         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[9]/C
                         clock pessimism              0.066    41.011    
                         clock uncertainty           -0.148    40.863    
    SLICE_X41Y54         FDRE (Setup_fdre_C_D)        0.030    40.893    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         40.893    
                         arrival time                          -5.658    
  -------------------------------------------------------------------
                         slack                                 35.235    

Slack (MET) :             35.257ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             VGA_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.700ns  (VGA_CLK rise@39.700ns - VGA_CLK rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 1.621ns (37.710%)  route 2.678ns (62.290%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 40.946 - 39.700 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.356     1.356    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y51         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.379     1.735 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/Q
                         net (fo=2, routed)           0.703     2.438    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg_n_0_[2]
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.105     2.543 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry_i_3__0/O
                         net (fo=1, routed)           0.000     2.543    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry_i_3__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.987 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     2.987    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.087 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.087    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.187 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.187    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.287 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__2/CO[3]
                         net (fo=21, routed)          1.255     4.542    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__2_n_0
    SLICE_X44Y52         LUT2 (Prop_lut2_I0_O)        0.119     4.661 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[7]_i_2__0/O
                         net (fo=3, routed)           0.720     5.381    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[7]_i_2__0_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.274     5.655 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     5.655    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[7]
    SLICE_X44Y52         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)   39.700    39.700 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.700 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.246    40.946    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y52         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[7]/C
                         clock pessimism              0.082    41.028    
                         clock uncertainty           -0.148    40.880    
    SLICE_X44Y52         FDRE (Setup_fdre_C_D)        0.032    40.912    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         40.912    
                         arrival time                          -5.655    
  -------------------------------------------------------------------
                         slack                                 35.257    

Slack (MET) :             35.292ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             VGA_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.700ns  (VGA_CLK rise@39.700ns - VGA_CLK rise@0.000ns)
  Data Path Delay:        4.246ns  (logic 1.438ns (33.864%)  route 2.808ns (66.136%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.245ns = ( 40.945 - 39.700 ) 
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.356     1.356    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y51         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.379     1.735 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/Q
                         net (fo=2, routed)           0.703     2.438    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg_n_0_[2]
    SLICE_X42Y51         LUT1 (Prop_lut1_I0_O)        0.105     2.543 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry_i_3__0/O
                         net (fo=1, routed)           0.000     2.543    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry_i_3__0_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     2.987 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     2.987    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.087 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.087    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__0_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.187 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.187    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__1_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.287 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__2/CO[3]
                         net (fo=21, routed)          1.391     4.678    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_nxt_carry__2_n_0
    SLICE_X45Y51         LUT6 (Prop_lut6_I5_O)        0.105     4.783 f  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[15]_i_2/O
                         net (fo=13, routed)          0.714     5.498    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[15]_i_2_n_0
    SLICE_X43Y54         LUT5 (Prop_lut5_I3_O)        0.105     5.603 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     5.603    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[13]
    SLICE_X43Y54         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)   39.700    39.700 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.700 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.245    40.945    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X43Y54         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[13]/C
                         clock pessimism              0.066    41.011    
                         clock uncertainty           -0.148    40.863    
    SLICE_X43Y54         FDRE (Setup_fdre_C_D)        0.032    40.895    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         40.895    
                         arrival time                          -5.603    
  -------------------------------------------------------------------
                         slack                                 35.292    

Slack (MET) :             35.294ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             VGA_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.700ns  (VGA_CLK rise@39.700ns - VGA_CLK rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 1.624ns (38.256%)  route 2.621ns (61.744%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns = ( 40.944 - 39.700 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.355     1.355    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X40Y55         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.379     1.734 f  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[2]/Q
                         net (fo=2, routed)           0.825     2.559    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[2]
    SLICE_X39Y54         LUT1 (Prop_lut1_I0_O)        0.105     2.664 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_nxt_carry_i_3/O
                         net (fo=1, routed)           0.000     2.664    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_nxt_carry_i_3_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.121 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_nxt_carry/CO[3]
                         net (fo=1, routed)           0.000     3.121    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_nxt_carry_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.219 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_nxt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.219    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_nxt_carry__0_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.317 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_nxt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.317    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_nxt_carry__1_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.415 f  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_nxt_carry__2/CO[3]
                         net (fo=18, routed)          0.821     4.237    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_nxt_carry__2_n_0
    SLICE_X38Y55         LUT2 (Prop_lut2_I0_O)        0.125     4.362 f  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[7]_i_2/O
                         net (fo=4, routed)           0.975     5.336    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[7]_i_2_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I3_O)        0.264     5.600 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     5.600    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[4]
    SLICE_X37Y55         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)   39.700    39.700 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.700 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.244    40.944    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X37Y55         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[4]/C
                         clock pessimism              0.066    41.010    
                         clock uncertainty           -0.148    40.862    
    SLICE_X37Y55         FDRE (Setup_fdre_C_D)        0.032    40.894    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         40.894    
                         arrival time                          -5.600    
  -------------------------------------------------------------------
                         slack                                 35.294    
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8





Min Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             9.283ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.615ns  (clk_52M rise@0.000ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        2.226ns  (logic 0.617ns (27.715%)  route 1.609ns (72.285%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.342ns
    Source Clock Delay      (SCD):    -1.040ns = ( 8.576 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.240     8.576    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.351     8.927 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=32, routed)          0.851     9.778    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X49Y50         MUXF7 (Prop_muxf7_S_O)       0.198     9.976 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.976    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1_n_0
    SLICE_X49Y50         MUXF8 (Prop_muxf8_I0_O)      0.068    10.044 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=2, routed)           0.758    10.802    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/DIB1
    SLICE_X38Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.342     1.342    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/WCLK
    SLICE_X38Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.082     1.260    
                         clock uncertainty            0.136     1.397    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.123     1.520    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                          10.802    
  -------------------------------------------------------------------
                         slack                                  9.283    

Slack (MET) :             9.294ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.615ns  (clk_52M rise@0.000ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        2.220ns  (logic 0.531ns (23.915%)  route 1.689ns (76.085%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        2.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.342ns
    Source Clock Delay      (SCD):    -1.040ns = ( 8.576 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.240     8.576    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.351     8.927 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=16, routed)          0.832     9.759    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X48Y51         MUXF8 (Prop_muxf8_S_O)       0.180     9.939 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=2, routed)           0.857    10.796    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/DIC1
    SLICE_X38Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.342     1.342    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/WCLK
    SLICE_X38Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.082     1.260    
                         clock uncertainty            0.136     1.397    
    SLICE_X38Y69         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.503    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                          10.796    
  -------------------------------------------------------------------
                         slack                                  9.294    

Slack (MET) :             9.353ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.615ns  (clk_52M rise@0.000ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        2.281ns  (logic 0.531ns (23.280%)  route 1.750ns (76.720%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        2.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    -1.040ns = ( 8.576 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.240     8.576    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.351     8.927 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=16, routed)          0.960     9.887    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X48Y48         MUXF8 (Prop_muxf8_S_O)       0.180    10.067 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=2, routed)           0.790    10.857    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/DIC1
    SLICE_X38Y68         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.343     1.343    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/WCLK
    SLICE_X38Y68         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism             -0.082     1.261    
                         clock uncertainty            0.136     1.398    
    SLICE_X38Y68         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.504    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                          10.857    
  -------------------------------------------------------------------
                         slack                                  9.353    

Slack (MET) :             9.381ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.615ns  (clk_52M rise@0.000ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        2.323ns  (logic 0.531ns (22.855%)  route 1.792ns (77.145%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        2.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.341ns
    Source Clock Delay      (SCD):    -1.040ns = ( 8.576 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.240     8.576    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.351     8.927 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=16, routed)          0.832     9.759    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X48Y51         MUXF8 (Prop_muxf8_S_O)       0.180     9.939 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=2, routed)           0.960    10.899    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/DIB1
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.341     1.341    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.082     1.259    
                         clock uncertainty            0.136     1.396    
    SLICE_X38Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.123     1.519    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                          10.899    
  -------------------------------------------------------------------
                         slack                                  9.381    

Slack (MET) :             9.381ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.615ns  (clk_52M rise@0.000ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        2.315ns  (logic 0.617ns (26.651%)  route 1.698ns (73.349%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.341ns
    Source Clock Delay      (SCD):    -1.040ns = ( 8.576 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.240     8.576    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.351     8.927 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=32, routed)          0.851     9.778    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X49Y50         MUXF7 (Prop_muxf7_S_O)       0.198     9.976 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.976    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1_n_0
    SLICE_X49Y50         MUXF8 (Prop_muxf8_I0_O)      0.068    10.044 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=2, routed)           0.847    10.891    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/DIA1
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.341     1.341    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.082     1.259    
                         clock uncertainty            0.136     1.396    
    SLICE_X38Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.510    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                          10.891    
  -------------------------------------------------------------------
                         slack                                  9.381    

Slack (MET) :             9.386ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.615ns  (clk_52M rise@0.000ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        1.382ns  (logic 0.247ns (17.872%)  route 1.135ns (82.128%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        1.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    -0.604ns = ( 9.011 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     9.862 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.302    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     7.939 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.428    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.454 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.557     9.011    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.167     9.178 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=16, routed)          0.493     9.671    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X48Y50         MUXF8 (Prop_muxf8_S_O)       0.080     9.751 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=2, routed)           0.642    10.393    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/DIB1
    SLICE_X34Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.818     0.818    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/WCLK
    SLICE_X34Y69         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism             -0.005     0.813    
                         clock uncertainty            0.136     0.950    
    SLICE_X34Y69         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.057     1.007    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                          10.393    
  -------------------------------------------------------------------
                         slack                                  9.386    

Slack (MET) :             9.400ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.615ns  (clk_52M rise@0.000ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        1.385ns  (logic 0.247ns (17.830%)  route 1.138ns (82.170%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    -0.604ns = ( 9.011 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     9.862 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.302    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     7.939 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.428    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.454 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.557     9.011    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.167     9.178 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=16, routed)          0.493     9.671    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X48Y50         MUXF8 (Prop_muxf8_S_O)       0.080     9.751 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=2, routed)           0.645    10.396    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/DIC1
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.817     0.817    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/WCLK
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMC_D1/CLK
                         clock pessimism             -0.005     0.812    
                         clock uncertainty            0.136     0.949    
    SLICE_X34Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.047     0.996    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                          10.396    
  -------------------------------------------------------------------
                         slack                                  9.400    

Slack (MET) :             9.432ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.615ns  (clk_52M rise@0.000ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        1.423ns  (logic 0.247ns (17.353%)  route 1.176ns (82.647%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    -0.604ns = ( 9.011 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     9.862 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.302    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     7.939 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.428    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.454 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.557     9.011    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.167     9.178 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=16, routed)          0.579     9.757    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X48Y48         MUXF8 (Prop_muxf8_S_O)       0.080     9.837 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=2, routed)           0.597    10.434    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/DIA1
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.817     0.817    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/WCLK
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism             -0.005     0.812    
                         clock uncertainty            0.136     0.949    
    SLICE_X34Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.053     1.002    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                          10.434    
  -------------------------------------------------------------------
                         slack                                  9.432    

Slack (MET) :             9.442ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.615ns  (clk_52M rise@0.000ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        1.437ns  (logic 0.247ns (17.189%)  route 1.190ns (82.811%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    -0.604ns = ( 9.011 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     9.862 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.302    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     7.939 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     8.428    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     8.454 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.557     9.011    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.167     9.178 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=16, routed)          0.579     9.757    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X49Y48         MUXF8 (Prop_muxf8_S_O)       0.080     9.837 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.611    10.448    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/DIB1
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.817     0.817    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/WCLK
    SLICE_X34Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMB_D1/CLK
                         clock pessimism             -0.005     0.812    
                         clock uncertainty            0.136     0.949    
    SLICE_X34Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.057     1.006    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.006    
                         arrival time                          10.448    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.468ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.615ns  (clk_52M rise@0.000ns - clk_52m_clk_wiz_1 fall@9.615ns)
  Data Path Delay:        2.393ns  (logic 0.641ns (26.782%)  route 1.752ns (73.218%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.341ns
    Source Clock Delay      (SCD):    -1.040ns = ( 8.576 - 9.615 ) 
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.240     8.576    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.351     8.927 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=64, routed)          0.813     9.739    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X49Y51         LUT6 (Prop_lut6_I2_O)        0.084     9.823 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     9.823    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_5_n_0
    SLICE_X49Y51         MUXF7 (Prop_muxf7_I0_O)      0.143     9.966 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.966    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_2_n_0
    SLICE_X49Y51         MUXF8 (Prop_muxf8_I1_O)      0.063    10.029 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0/O
                         net (fo=2, routed)           0.940    10.969    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/DIC1
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.341     1.341    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y70         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.082     1.259    
                         clock uncertainty            0.136     1.396    
    SLICE_X38Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.502    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                          10.969    
  -------------------------------------------------------------------
                         slack                                  9.468    


=======
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vsync_o_reg/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             VGA_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_CLK rise@0.000ns - VGA_CLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.562     0.562    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X45Y54         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  u_vga_ctrl/u2/pixel_generator/vsync_reg/Q
                         net (fo=1, routed)           0.055     0.758    u_vga_ctrl/u2/pixel_generator/vsync
    SLICE_X45Y54         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vsync_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.831     0.831    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X45Y54         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vsync_o_reg/C
                         clock pessimism             -0.270     0.562    
    SLICE_X45Y54         FDRE (Hold_fdre_C_D)         0.075     0.637    u_vga_ctrl/u2/pixel_generator/vsync_o_reg
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             VGA_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_CLK rise@0.000ns - VGA_CLK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.345%)  route 0.139ns (49.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.562     0.562    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X43Y50         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state_reg[2]/Q
                         net (fo=21, routed)          0.139     0.842    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state__0[2]
    SLICE_X44Y50         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.833     0.833    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y50         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state_reg[3]/C
                         clock pessimism             -0.234     0.599    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.070     0.669    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/Gate_reg/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             VGA_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_CLK rise@0.000ns - VGA_CLK rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.756%)  route 0.120ns (39.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.561     0.561    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X39Y56         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state_reg[2]/Q
                         net (fo=22, routed)          0.120     0.822    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state__0[2]
    SLICE_X38Y56         LUT4 (Prop_lut4_I1_O)        0.045     0.867 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/Gate_i_1/O
                         net (fo=1, routed)           0.000     0.867    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/Gate_i_1_n_0
    SLICE_X38Y56         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/Gate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.829     0.829    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X38Y56         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/Gate_reg/C
                         clock pessimism             -0.256     0.574    
    SLICE_X38Y56         FDRE (Hold_fdre_C_D)         0.120     0.694    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/Gate_reg
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/line_fifo/rptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             VGA_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_CLK rise@0.000ns - VGA_CLK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.189ns (55.550%)  route 0.151ns (44.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.557     0.557    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X40Y63         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  u_vga_ctrl/u2/line_fifo/rptr_reg[1]/Q
                         net (fo=12, routed)          0.151     0.849    u_vga_ctrl/u2/line_fifo/rptr_reg[1]
    SLICE_X41Y63         LUT4 (Prop_lut4_I0_O)        0.048     0.897 r  u_vga_ctrl/u2/line_fifo/rptr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.897    u_vga_ctrl/u2/line_fifo/p_0_in17_in[3]
    SLICE_X41Y63         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.826     0.826    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X41Y63         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[3]/C
                         clock pessimism             -0.256     0.570    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.107     0.677    u_vga_ctrl/u2/line_fifo/rptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             VGA_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_CLK rise@0.000ns - VGA_CLK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.255%)  route 0.139ns (42.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.561     0.561    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X37Y54         FDSE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDSE (Prop_fdse_C_Q)         0.141     0.702 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state_reg[0]/Q
                         net (fo=18, routed)          0.139     0.841    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state__0[0]
    SLICE_X36Y54         LUT6 (Prop_lut6_I2_O)        0.045     0.886 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.886    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_1[14]
    SLICE_X36Y54         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.829     0.829    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X36Y54         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[14]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X36Y54         FDRE (Hold_fdre_C_D)         0.091     0.665    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/line_fifo/rptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             VGA_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_CLK rise@0.000ns - VGA_CLK rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.190ns (55.518%)  route 0.152ns (44.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.557     0.557    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X40Y63         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  u_vga_ctrl/u2/line_fifo/rptr_reg[1]/Q
                         net (fo=12, routed)          0.152     0.850    u_vga_ctrl/u2/line_fifo/rptr_reg[1]
    SLICE_X41Y63         LUT5 (Prop_lut5_I2_O)        0.049     0.899 r  u_vga_ctrl/u2/line_fifo/rptr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.899    u_vga_ctrl/u2/line_fifo/p_0_in17_in[4]
    SLICE_X41Y63         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.826     0.826    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X41Y63         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[4]/C
                         clock pessimism             -0.256     0.570    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.107     0.677    u_vga_ctrl/u2/line_fifo/rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             VGA_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_CLK rise@0.000ns - VGA_CLK rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.155%)  route 0.151ns (44.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.557     0.557    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X40Y63         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  u_vga_ctrl/u2/line_fifo/rptr_reg[1]/Q
                         net (fo=12, routed)          0.151     0.849    u_vga_ctrl/u2/line_fifo/rptr_reg[1]
    SLICE_X41Y63         LUT3 (Prop_lut3_I1_O)        0.045     0.894 r  u_vga_ctrl/u2/line_fifo/rptr_gray[1]_i_1/O
                         net (fo=1, routed)           0.000     0.894    u_vga_ctrl/u2/line_fifo/bin2gray_return021_out
    SLICE_X41Y63         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.826     0.826    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X41Y63         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
                         clock pessimism             -0.256     0.570    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.091     0.661    u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.894    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             VGA_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_CLK rise@0.000ns - VGA_CLK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.992%)  route 0.152ns (45.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.557     0.557    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X40Y63         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  u_vga_ctrl/u2/line_fifo/rptr_reg[1]/Q
                         net (fo=12, routed)          0.152     0.850    u_vga_ctrl/u2/line_fifo/rptr_reg[1]
    SLICE_X41Y63         LUT4 (Prop_lut4_I3_O)        0.045     0.895 r  u_vga_ctrl/u2/line_fifo/rptr_gray[2]_i_1/O
                         net (fo=1, routed)           0.000     0.895    u_vga_ctrl/u2/line_fifo/bin2gray_return023_out
    SLICE_X41Y63         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.826     0.826    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X41Y63         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
                         clock pessimism             -0.256     0.570    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.092     0.662    u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             VGA_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_CLK rise@0.000ns - VGA_CLK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.608%)  route 0.161ns (46.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.561     0.561    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X37Y54         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state_reg[4]/Q
                         net (fo=21, routed)          0.161     0.863    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state__0[4]
    SLICE_X36Y52         LUT6 (Prop_lut6_I4_O)        0.045     0.908 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.908    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_1[6]
    SLICE_X36Y52         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.830     0.830    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X36Y52         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[6]/C
                         clock pessimism             -0.253     0.578    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.092     0.670    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             VGA_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (VGA_CLK rise@0.000ns - VGA_CLK rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.547%)  route 0.161ns (46.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.561     0.561    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X37Y54         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state_reg[4]/Q
                         net (fo=21, routed)          0.161     0.863    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/state__0[4]
    SLICE_X36Y52         LUT6 (Prop_lut6_I4_O)        0.045     0.908 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.908    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_1[5]
    SLICE_X36Y52         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.830     0.830    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X36Y52         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[5]/C
                         clock pessimism             -0.253     0.578    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.092     0.670    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_CLK
Waveform(ns):       { 0.000 19.850 }
Period(ns):         39.700
Sources:            { clk_gen_0/clk_gen/clk_vga }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         39.700      37.530     RAMB18_X1Y24  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.000         39.700      38.700     SLICE_X39Y62  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.700      38.700     SLICE_X41Y63  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.700      38.700     SLICE_X41Y63  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.700      38.700     SLICE_X40Y61  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.700      38.700     SLICE_X41Y63  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.700      38.700     SLICE_X40Y61  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.700      38.700     SLICE_X39Y62  u_vga_ctrl/u2/line_fifo/rptr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.700      38.700     SLICE_X40Y63  u_vga_ctrl/u2/line_fifo/rptr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.700      38.700     SLICE_X40Y63  u_vga_ctrl/u2/line_fifo/rptr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X39Y62  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X39Y62  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X41Y63  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X41Y63  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X41Y63  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X41Y63  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X40Y61  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X40Y61  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X41Y63  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X41Y63  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X39Y62  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X39Y62  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X41Y63  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X41Y63  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X41Y63  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X41Y63  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X40Y61  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X40Y61  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X41Y63  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.850      19.350     SLICE_X41Y63  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/C
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8



---------------------------------------------------------------------------------------------------
From Clock:  clk_52M
<<<<<<< HEAD
  To Clock:  clk_52m_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       11.359ns,  Total Violation        0.000ns
=======
  To Clock:  clk_52M

Setup :            0  Failing Endpoints,  Worst Slack       12.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.485ns,  Total Violation        0.000ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack (MET) :             1.600ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 1.670ns (33.480%)  route 3.318ns (66.520%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.986ns = ( 8.629 - 9.615 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
=======
Slack (MET) :             12.468ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 2.339ns (37.376%)  route 3.919ns (62.624%))
  Logic Levels:           12  (CARRY4=8 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 20.494 - 19.231 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         0.942     2.638    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.242     2.880 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     2.880    u_vga_ctrl/u2_n_36
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.324 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.324    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.424 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.424    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.701 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/O[3]
                         net (fo=17, routed)          1.688     5.389    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X48Y42         LUT4 (Prop_lut4_I0_O)        0.259     5.648 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11/O
                         net (fo=1, routed)           0.689     6.336    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y6          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.293     8.629    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.629    
                         clock uncertainty           -0.136     8.493    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.556     7.937    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.937    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                  1.600    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.903ns  (logic 1.705ns (34.778%)  route 3.198ns (65.222%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 8.634 - 9.615 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         0.942     2.638    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.242     2.880 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     2.880    u_vga_ctrl/u2_n_36
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.324 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.324    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.424 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.424    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.524 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.524    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.738 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__2/O[2]
                         net (fo=17, routed)          1.554     5.291    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X49Y42         LUT4 (Prop_lut4_I0_O)        0.257     5.548 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=1, routed)           0.702     6.251    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y7          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.298     8.634    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.634    
                         clock uncertainty           -0.136     8.498    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.550     7.948    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.034ns  (logic 1.692ns (33.615%)  route 3.342ns (66.385%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.992ns = ( 8.623 - 9.615 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         0.942     2.638    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.242     2.880 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     2.880    u_vga_ctrl/u2_n_36
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.324 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.324    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.424 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.424    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.524 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.524    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.738 f  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__2/O[2]
                         net (fo=17, routed)          1.554     5.291    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X49Y42         LUT4 (Prop_lut4_I2_O)        0.244     5.535 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=1, routed)           0.846     6.382    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y5          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.287     8.623    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.623    
                         clock uncertainty           -0.136     8.487    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387     8.100    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.100    
                         arrival time                          -6.382    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.767ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.831ns  (logic 1.708ns (35.352%)  route 3.123ns (64.648%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.982ns = ( 8.633 - 9.615 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         0.942     2.638    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.242     2.880 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     2.880    u_vga_ctrl/u2_n_36
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.324 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.324    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.424 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.424    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.524 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.524    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.738 f  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__2/O[2]
                         net (fo=17, routed)          1.442     5.180    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X48Y43         LUT4 (Prop_lut4_I2_O)        0.260     5.440 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6/O
                         net (fo=1, routed)           0.740     6.180    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y7          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.297     8.633    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.633    
                         clock uncertainty           -0.136     8.497    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.550     7.947    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  1.767    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 1.661ns (33.907%)  route 3.238ns (66.093%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 8.630 - 9.615 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
=======
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.372     3.090    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X52Y47         LUT4 (Prop_lut4_I1_O)        0.242     3.332 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_82/O
                         net (fo=1, routed)           0.000     3.332    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_82_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.755 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.755    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_25_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.855 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.855    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.955 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.001     3.955    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_17_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.055 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.055    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.155 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.155    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.255 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.255    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_21_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.355 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.355    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_16_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.612 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_26/O[1]
                         net (fo=1, routed)           0.783     5.395    u_vga_ctrl/u2/wbm/vga_odd_line1[29]
    SLICE_X53Y49         LUT4 (Prop_lut4_I0_O)        0.245     5.640 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_14/O
                         net (fo=1, routed)           0.350     5.990    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_14_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.105     6.095 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_4/O
                         net (fo=2, routed)           0.719     6.814    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_4_n_0
    SLICE_X53Y50         LUT4 (Prop_lut4_I2_O)        0.119     6.933 r  u_vga_ctrl/u2/wbm/vga_frame_offset[4]_i_1/O
                         net (fo=11, routed)          0.695     7.628    u_vga_ctrl/vga_frame_offset
    SLICE_X49Y48         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.263    20.494    u_vga_ctrl/clk_52m
    SLICE_X49Y48         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[12]/C
                         clock pessimism              0.066    20.560    
                         clock uncertainty           -0.134    20.425    
    SLICE_X49Y48         FDCE (Setup_fdce_C_CE)      -0.330    20.095    u_vga_ctrl/vga_frame_offset_reg[12]
  -------------------------------------------------------------------
                         required time                         20.095    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                 12.468    

Slack (MET) :             12.468ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 2.339ns (37.376%)  route 3.919ns (62.624%))
  Logic Levels:           12  (CARRY4=8 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 20.494 - 19.231 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         0.942     2.638    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.242     2.880 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     2.880    u_vga_ctrl/u2_n_36
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.324 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.324    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.424 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.424    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.701 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/O[3]
                         net (fo=17, routed)          1.556     5.257    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X51Y42         LUT4 (Prop_lut4_I0_O)        0.250     5.507 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4/O
                         net (fo=1, routed)           0.740     6.247    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y6          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.294     8.630    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.630    
                         clock uncertainty           -0.136     8.494    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387     8.107    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.107    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.998ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.604ns  (logic 1.674ns (36.358%)  route 2.930ns (63.642%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.978ns = ( 8.637 - 9.615 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
=======
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.372     3.090    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X52Y47         LUT4 (Prop_lut4_I1_O)        0.242     3.332 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_82/O
                         net (fo=1, routed)           0.000     3.332    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_82_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.755 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.755    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_25_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.855 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.855    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.955 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.001     3.955    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_17_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.055 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.055    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.155 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.155    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.255 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.255    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_21_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.355 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.355    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_16_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.612 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_26/O[1]
                         net (fo=1, routed)           0.783     5.395    u_vga_ctrl/u2/wbm/vga_odd_line1[29]
    SLICE_X53Y49         LUT4 (Prop_lut4_I0_O)        0.245     5.640 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_14/O
                         net (fo=1, routed)           0.350     5.990    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_14_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.105     6.095 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_4/O
                         net (fo=2, routed)           0.719     6.814    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_4_n_0
    SLICE_X53Y50         LUT4 (Prop_lut4_I2_O)        0.119     6.933 r  u_vga_ctrl/u2/wbm/vga_frame_offset[4]_i_1/O
                         net (fo=11, routed)          0.695     7.628    u_vga_ctrl/vga_frame_offset
    SLICE_X49Y48         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.263    20.494    u_vga_ctrl/clk_52m
    SLICE_X49Y48         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[13]/C
                         clock pessimism              0.066    20.560    
                         clock uncertainty           -0.134    20.425    
    SLICE_X49Y48         FDCE (Setup_fdce_C_CE)      -0.330    20.095    u_vga_ctrl/vga_frame_offset_reg[13]
  -------------------------------------------------------------------
                         required time                         20.095    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                 12.468    

Slack (MET) :             12.468ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 2.339ns (37.376%)  route 3.919ns (62.624%))
  Logic Levels:           12  (CARRY4=8 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 20.494 - 19.231 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         0.942     2.638    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.242     2.880 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     2.880    u_vga_ctrl/u2_n_36
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.324 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.324    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.424 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.424    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.701 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/O[3]
                         net (fo=17, routed)          1.556     5.257    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X51Y42         LUT4 (Prop_lut4_I1_O)        0.263     5.520 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           0.432     5.952    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.301     8.637    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.637    
                         clock uncertainty           -0.136     8.501    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.550     7.951    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -5.952    
  -------------------------------------------------------------------
                         slack                                  1.998    

Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 1.714ns (37.423%)  route 2.866ns (62.577%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.325ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.977ns = ( 8.638 - 9.615 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         0.942     2.638    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.242     2.880 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     2.880    u_vga_ctrl/u2_n_36
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.324 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.324    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.424 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.424    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.524 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.524    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.738 f  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__2/O[2]
                         net (fo=17, routed)          1.383     5.121    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X51Y48         LUT4 (Prop_lut4_I2_O)        0.266     5.387 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=1, routed)           0.541     5.928    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.302     8.638    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.638    
                         clock uncertainty           -0.136     8.502    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.550     7.952    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.952    
                         arrival time                          -5.928    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 1.661ns (35.517%)  route 3.016ns (64.483%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.979ns = ( 8.636 - 9.615 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
=======
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.372     3.090    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X52Y47         LUT4 (Prop_lut4_I1_O)        0.242     3.332 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_82/O
                         net (fo=1, routed)           0.000     3.332    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_82_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.755 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.755    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_25_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.855 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.855    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.955 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.001     3.955    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_17_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.055 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.055    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.155 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.155    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.255 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.255    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_21_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.355 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.355    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_16_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.612 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_26/O[1]
                         net (fo=1, routed)           0.783     5.395    u_vga_ctrl/u2/wbm/vga_odd_line1[29]
    SLICE_X53Y49         LUT4 (Prop_lut4_I0_O)        0.245     5.640 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_14/O
                         net (fo=1, routed)           0.350     5.990    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_14_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.105     6.095 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_4/O
                         net (fo=2, routed)           0.719     6.814    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_4_n_0
    SLICE_X53Y50         LUT4 (Prop_lut4_I2_O)        0.119     6.933 r  u_vga_ctrl/u2/wbm/vga_frame_offset[4]_i_1/O
                         net (fo=11, routed)          0.695     7.628    u_vga_ctrl/vga_frame_offset
    SLICE_X49Y48         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.263    20.494    u_vga_ctrl/clk_52m
    SLICE_X49Y48         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[14]/C
                         clock pessimism              0.066    20.560    
                         clock uncertainty           -0.134    20.425    
    SLICE_X49Y48         FDCE (Setup_fdce_C_CE)      -0.330    20.095    u_vga_ctrl/vga_frame_offset_reg[14]
  -------------------------------------------------------------------
                         required time                         20.095    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                 12.468    

Slack (MET) :             12.493ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 2.339ns (37.528%)  route 3.894ns (62.472%))
  Logic Levels:           12  (CARRY4=8 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 20.494 - 19.231 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         0.942     2.638    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.242     2.880 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     2.880    u_vga_ctrl/u2_n_36
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.324 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.324    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.424 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.424    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.277     3.701 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/O[3]
                         net (fo=17, routed)          1.688     5.389    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X48Y42         LUT4 (Prop_lut4_I0_O)        0.250     5.639 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           0.386     6.025    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.300     8.636    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.636    
                         clock uncertainty           -0.136     8.500    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387     8.113    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.113    
                         arrival time                          -6.025    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 1.692ns (36.858%)  route 2.899ns (63.142%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.978ns = ( 8.637 - 9.615 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         0.942     2.638    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.242     2.880 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     2.880    u_vga_ctrl/u2_n_36
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.324 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.324    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.424 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.424    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.524 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.524    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.738 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__2/O[2]
                         net (fo=17, routed)          1.442     5.180    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X48Y43         LUT4 (Prop_lut4_I1_O)        0.244     5.424 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14/O
                         net (fo=1, routed)           0.515     5.939    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.301     8.637    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.637    
                         clock uncertainty           -0.136     8.501    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387     8.114    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.114    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.615ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 1.692ns (36.909%)  route 2.892ns (63.091%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        -2.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 8.625 - 9.615 ) 
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.
=======
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.372     3.090    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X52Y47         LUT4 (Prop_lut4_I1_O)        0.242     3.332 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_82/O
                         net (fo=1, routed)           0.000     3.332    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_82_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.755 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.755    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_25_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.855 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.855    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.955 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.001     3.955    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_17_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.055 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.055    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.155 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.155    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.255 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.255    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_21_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.355 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.355    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_16_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.612 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_26/O[1]
                         net (fo=1, routed)           0.783     5.395    u_vga_ctrl/u2/wbm/vga_odd_line1[29]
    SLICE_X53Y49         LUT4 (Prop_lut4_I0_O)        0.245     5.640 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_14/O
                         net (fo=1, routed)           0.350     5.990    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_14_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.105     6.095 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_4/O
                         net (fo=2, routed)           0.719     6.814    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_4_n_0
    SLICE_X53Y50         LUT4 (Prop_lut4_I2_O)        0.119     6.933 r  u_vga_ctrl/u2/wbm/vga_frame_offset[4]_i_1/O
                         net (fo=11, routed)          0.669     7.602    u_vga_ctrl/vga_frame_offset
    SLICE_X49Y46         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.263    20.494    u_vga_ctrl/clk_52m
    SLICE_X49Y46         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[4]/C
                         clock pessimism              0.066    20.560    
                         clock uncertainty           -0.134    20.425    
    SLICE_X49Y46         FDCE (Setup_fdce_C_CE)      -0.330    20.095    u_vga_ctrl/vga_frame_offset_reg[4]
  -------------------------------------------------------------------
                         required time                         20.095    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                 12.493    

Slack (MET) :             12.493ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 2.339ns (37.528%)  route 3.894ns (62.472%))
  Logic Levels:           12  (CARRY4=8 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 20.494 - 19.231 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=571, routed)         1.348     1.348    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X40Y64         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDSE (Prop_fdse_C_Q)         0.348     1.696 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=150, routed)         0.942     2.638    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X38Y60         LUT3 (Prop_lut3_I1_O)        0.242     2.880 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     2.880    u_vga_ctrl/u2_n_36
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     3.324 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.324    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X38Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.424 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.424    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0_n_0
    SLICE_X38Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.524 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.524    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1_n_0
    SLICE_X38Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     3.738 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__2/O[2]
                         net (fo=17, routed)          1.383     5.121    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X51Y48         LUT4 (Prop_lut4_I0_O)        0.244     5.365 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13/O
                         net (fo=1, routed)           0.567     5.933    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y10         RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344    10.959 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    11.963    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.901 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.259    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.336 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.289     8.625    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.066     8.691    
                         clock uncertainty           -0.136     8.554    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387     8.167    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.167    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                  2.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.359ns  (arrival time - required time)
  Source:                 u_vga_ctrl/vga_frame_offset_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.616ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@19.231ns)
  Data Path Delay:        0.379ns  (logic 0.251ns (66.149%)  route 0.128ns (33.851%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 8.771 - 9.615 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 19.788 - 19.231 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.557    19.788    u_vga_ctrl/clk_52m
    SLICE_X40Y63         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDCE (Prop_fdce_C_Q)         0.141    19.929 r  u_vga_ctrl/vga_frame_offset_reg[14]/Q
                         net (fo=2, routed)           0.128    20.057    u_vga_ctrl/u2/wbm/out[10]
    SLICE_X38Y63         LUT4 (Prop_lut4_I0_O)        0.045    20.102 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry__2_i_3/O
                         net (fo=1, routed)           0.000    20.102    u_vga_ctrl/u2_n_55
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    20.167 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__2/O[2]
                         net (fo=17, routed)          0.000    20.167    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[3]
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434    10.049 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.530    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     7.384 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     7.918    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.947 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.824     8.771    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.234     8.538    
                         clock uncertainty            0.136     8.674    
    SLICE_X38Y63         FDRE (Hold_fdre_C_D)         0.134     8.808    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.808    
                         arrival time                          20.167    
  -------------------------------------------------------------------
                         slack                                 11.359    

Slack (MET) :             11.385ns  (arrival time - required time)
  Source:                 u_vga_ctrl/vga_frame_offset_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.616ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@19.231ns)
  Data Path Delay:        0.405ns  (logic 0.250ns (61.660%)  route 0.155ns (38.340%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 8.772 - 9.615 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 19.789 - 19.231 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.558    19.789    u_vga_ctrl/clk_52m
    SLICE_X40Y62         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDCE (Prop_fdce_C_Q)         0.141    19.930 r  u_vga_ctrl/vga_frame_offset_reg[11]/Q
                         net (fo=2, routed)           0.155    20.085    u_vga_ctrl/u2/wbm/out[7]
    SLICE_X38Y62         LUT4 (Prop_lut4_I3_O)        0.045    20.130 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry__1_i_5/O
                         net (fo=1, routed)           0.000    20.130    u_vga_ctrl/u2_n_58
    SLICE_X38Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    20.194 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/O[3]
                         net (fo=17, routed)          0.000    20.194    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[0]
    SLICE_X38Y62         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434    10.049 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.530    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     7.384 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     7.918    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.947 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.825     8.772    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y62         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.234     8.539    
                         clock uncertainty            0.136     8.675    
    SLICE_X38Y62         FDRE (Hold_fdre_C_D)         0.134     8.809    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.809    
                         arrival time                          20.194    
  -------------------------------------------------------------------
                         slack                                 11.385    

Slack (MET) :             11.397ns  (arrival time - required time)
  Source:                 u_vga_ctrl/vga_frame_offset_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.616ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@19.231ns)
  Data Path Delay:        0.418ns  (logic 0.252ns (60.321%)  route 0.166ns (39.679%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 8.771 - 9.615 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 19.788 - 19.231 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.557    19.788    u_vga_ctrl/clk_52m
    SLICE_X40Y63         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDCE (Prop_fdce_C_Q)         0.141    19.929 r  u_vga_ctrl/vga_frame_offset_reg[13]/Q
                         net (fo=2, routed)           0.166    20.094    u_vga_ctrl/u2/wbm/out[9]
    SLICE_X38Y63         LUT4 (Prop_lut4_I3_O)        0.045    20.139 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry__2_i_4/O
                         net (fo=1, routed)           0.000    20.139    u_vga_ctrl/u2_n_56
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    20.205 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__2/O[1]
                         net (fo=17, routed)          0.000    20.205    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[2]
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434    10.049 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.530    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     7.384 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     7.918    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.947 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.824     8.771    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.234     8.538    
                         clock uncertainty            0.136     8.674    
    SLICE_X38Y63         FDRE (Hold_fdre_C_D)         0.134     8.808    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.808    
                         arrival time                          20.205    
  -------------------------------------------------------------------
                         slack                                 11.397    

Slack (MET) :             11.399ns  (arrival time - required time)
  Source:                 u_vga_ctrl/vga_frame_offset_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.616ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@19.231ns)
  Data Path Delay:        0.419ns  (logic 0.256ns (61.032%)  route 0.163ns (38.968%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -1.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 8.771 - 9.615 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 19.788 - 19.231 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.557    19.788    u_vga_ctrl/clk_52m
    SLICE_X40Y63         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDCE (Prop_fdce_C_Q)         0.141    19.929 r  u_vga_ctrl/vga_frame_offset_reg[12]/Q
                         net (fo=2, routed)           0.163    20.092    u_vga_ctrl/u2/wbm/out[8]
    SLICE_X38Y63         LUT4 (Prop_lut4_I3_O)        0.045    20.137 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry__2_i_5/O
                         net (fo=1, routed)           0.000    20.137    u_vga_ctrl/u2_n_57
    SLICE_X38Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    20.207 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__2/O[0]
                         net (fo=17, routed)          0.000    20.207    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434    10.049 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.530    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     7.384 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     7.918    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.947 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.824     8.771    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/lopt
    SLICE_X38Y63         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.234     8.538    
                         clock uncertainty            0.136     8.674    
    SLICE_X38Y63         FDRE (Hold_fdre_C_D)         0.134     8.808    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.808    
                         arrival time                          20.207    
  -------------------------------------------------------------------
                         slack                                 11.399    

Slack (MET) :             11.605ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.616ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@19.231ns)
  Data Path Delay:        0.896ns  (logic 0.256ns (28.583%)  route 0.640ns (71.417%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 8.821 - 9.615 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 19.790 - 19.231 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.559    19.790    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y61         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141    19.931 r  u_vga_ctrl/u2/wbm/vmemA_reg[6]/Q
                         net (fo=7, routed)           0.108    20.039    u_vga_ctrl/u2/wbm/vmemA_reg[6]
    SLICE_X38Y61         LUT4 (Prop_lut4_I0_O)        0.045    20.084 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry__0_i_8/O
                         net (fo=1, routed)           0.000    20.084    u_vga_ctrl/u2_n_65
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    20.154 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/O[0]
                         net (fo=16, routed)          0.531    20.685    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434    10.049 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.530    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     7.384 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     7.918    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.947 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.874     8.821    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.821    
                         clock uncertainty            0.136     8.958    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.123     9.081    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.081    
                         arrival time                          20.685    
  -------------------------------------------------------------------
                         slack                                 11.605    

Slack (MET) :             11.632ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.616ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@19.231ns)
  Data Path Delay:        0.917ns  (logic 0.250ns (27.260%)  route 0.667ns (72.740%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 8.821 - 9.615 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 19.790 - 19.231 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.559    19.790    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y60         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141    19.931 f  u_vga_ctrl/u2/wbm/vmemA_reg[5]/Q
                         net (fo=7, routed)           0.113    20.044    u_vga_ctrl/u2/wbm/vmemA_reg[5]
    SLICE_X38Y60         LUT3 (Prop_lut3_I0_O)        0.045    20.089 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_5/O
                         net (fo=1, routed)           0.000    20.089    u_vga_ctrl/u2_n_34
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    20.153 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/O[3]
                         net (fo=16, routed)          0.554    20.707    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434    10.049 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.530    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     7.384 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     7.918    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.947 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.874     8.821    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.821    
                         clock uncertainty            0.136     8.958    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.117     9.075    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.075    
                         arrival time                          20.707    
  -------------------------------------------------------------------
                         slack                                 11.632    

Slack (MET) :             11.644ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.616ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@19.231ns)
  Data Path Delay:        0.932ns  (logic 0.284ns (30.472%)  route 0.648ns (69.528%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 8.821 - 9.615 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 19.790 - 19.231 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.559    19.790    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y61         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141    19.931 r  u_vga_ctrl/u2/wbm/vmemA_reg[6]/Q
                         net (fo=7, routed)           0.108    20.039    u_vga_ctrl/u2/wbm/vmemA_reg[6]
    SLICE_X38Y61         LUT3 (Prop_lut3_I2_O)        0.048    20.087 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry__0_i_4/O
                         net (fo=1, routed)           0.000    20.087    u_vga_ctrl/u2_n_48
    SLICE_X38Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095    20.182 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/O[1]
                         net (fo=16, routed)          0.540    20.722    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434    10.049 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.530    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     7.384 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     7.918    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.947 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.874     8.821    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.821    
                         clock uncertainty            0.136     8.958    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.120     9.078    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.078    
                         arrival time                          20.722    
  -------------------------------------------------------------------
                         slack                                 11.644    

Slack (MET) :             11.656ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.616ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@19.231ns)
  Data Path Delay:        0.943ns  (logic 0.284ns (30.107%)  route 0.659ns (69.893%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -1.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns = ( 8.820 - 9.615 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 19.790 - 19.231 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.559    19.790    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y61         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141    19.931 r  u_vga_ctrl/u2/wbm/vmemA_reg[6]/Q
                         net (fo=7, routed)           0.108    20.039    u_vga_ctrl/u2/wbm/vmemA_reg[6]
    SLICE_X38Y61         LUT3 (Prop_lut3_I2_O)        0.048    20.087 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry__0_i_4/O
                         net (fo=1, routed)           0.000    20.087    u_vga_ctrl/u2_n_48
    SLICE_X38Y61         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095    20.182 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/O[1]
                         net (fo=16, routed)          0.551    20.733    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434    10.049 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.530    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     7.384 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     7.918    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.947 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.873     8.820    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.820    
                         clock uncertainty            0.136     8.957    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.120     9.077    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.077    
                         arrival time                          20.733    
  -------------------------------------------------------------------
                         slack                                 11.656    

Slack (MET) :             11.673ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.616ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@19.231ns)
  Data Path Delay:        0.961ns  (logic 0.251ns (26.112%)  route 0.710ns (73.888%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -1.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns = ( 8.821 - 9.615 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 19.790 - 19.231 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.559    19.790    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y60         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.141    19.931 f  u_vga_ctrl/u2/wbm/vmemA_reg[4]/Q
                         net (fo=7, routed)           0.159    20.090    u_vga_ctrl/u2/wbm/vmemA_reg[4]
    SLICE_X38Y60         LUT3 (Prop_lut3_I0_O)        0.045    20.135 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_6/O
                         net (fo=1, routed)           0.000    20.135    u_vga_ctrl/u2_n_35
    SLICE_X38Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    20.200 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/O[2]
                         net (fo=16, routed)          0.551    20.751    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434    10.049 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.530    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     7.384 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     7.918    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.947 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.874     8.821    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.000     8.821    
                         clock uncertainty            0.136     8.958    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.120     9.078    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.078    
                         arrival time                          20.751    
  -------------------------------------------------------------------
                         slack                                 11.673    

Slack (MET) :             11.677ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/cursor_adr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_52m_clk_wiz_1  {rise@0.000ns fall@9.615ns period=19.231ns})
  Path Group:             clk_52m_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -9.616ns  (clk_52m_clk_wiz_1 fall@9.615ns - clk_52M rise@19.231ns)
  Data Path Delay:        0.959ns  (logic 0.274ns (28.562%)  route 0.685ns (71.438%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -1.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns = ( 8.817 - 9.615 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 19.787 - 19.231 ) 
    Clock Pessimism Removal (CPR):    0.005ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.263ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.556    19.787    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X34Y63         FDRE                                         r  u_vga_ctrl/u2/wbm/cursor_adr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.164    19.951 r  u_vga_ctrl/u2/wbm/cursor_adr_reg[6]/Q
                         net (fo=12, routed)          0.287    20.238    u_vga_ctrl/u2/wbm/cursor_adr[6]
    SLICE_X38Y61         LUT4 (Prop_lut4_I2_O)        0.045    20.283 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry__0_i_6/O
                         net (fo=1, routed)           0.000    20.283    u_vga_ctrl/u2_n_63
    SLICE_X38Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    20.348 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/O[2]
                         net (fo=16, routed)          0.398    20.746    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y12         RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_52m_clk_wiz_1 fall edge)
                                                      9.615     9.615 f  
    P17                                               0.000     9.615 f  i_clk_main (IN)
                         net (fo=0)                   0.000     9.615    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434    10.049 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.530    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145     7.384 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     7.918    clk_gen_0/clk_gen/inst/clk_52m_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     7.947 f  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.870     8.817    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y12         RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism             -0.005     8.812    
                         clock uncertainty            0.136     8.949    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.120     9.069    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -9.069    
                         arrival time                          20.746    
  -------------------------------------------------------------------
                         slack                                 11.677    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_52M
  To Clock:  clk_52M

Setup :            0  Failing Endpoints,  Worst Slack       14.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.898ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.675ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[12]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.694ns (17.150%)  route 3.353ns (82.850%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 20.472 - 19.231 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns
=======
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.372     3.090    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X52Y47         LUT4 (Prop_lut4_I1_O)        0.242     3.332 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_82/O
                         net (fo=1, routed)           0.000     3.332    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_82_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.755 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.755    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_25_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.855 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.855    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.955 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.001     3.955    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_17_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.055 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.055    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.155 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.155    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.255 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.255    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_21_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.355 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.355    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_16_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.612 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_26/O[1]
                         net (fo=1, routed)           0.783     5.395    u_vga_ctrl/u2/wbm/vga_odd_line1[29]
    SLICE_X53Y49         LUT4 (Prop_lut4_I0_O)        0.245     5.640 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_14/O
                         net (fo=1, routed)           0.350     5.990    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_14_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.105     6.095 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_4/O
                         net (fo=2, routed)           0.719     6.814    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_4_n_0
    SLICE_X53Y50         LUT4 (Prop_lut4_I2_O)        0.119     6.933 r  u_vga_ctrl/u2/wbm/vga_frame_offset[4]_i_1/O
                         net (fo=11, routed)          0.669     7.602    u_vga_ctrl/vga_frame_offset
    SLICE_X49Y46         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.263    20.494    u_vga_ctrl/clk_52m
    SLICE_X49Y46         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[5]/C
                         clock pessimism              0.066    20.560    
                         clock uncertainty           -0.134    20.425    
    SLICE_X49Y46         FDCE (Setup_fdce_C_CE)      -0.330    20.095    u_vga_ctrl/vga_frame_offset_reg[5]
  -------------------------------------------------------------------
                         required time                         20.095    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                 12.493    

Slack (MET) :             12.493ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 2.339ns (37.528%)  route 3.894ns (62.472%))
  Logic Levels:           12  (CARRY4=8 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 20.494 - 19.231 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.372     3.090    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X52Y47         LUT4 (Prop_lut4_I1_O)        0.242     3.332 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_82/O
                         net (fo=1, routed)           0.000     3.332    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_82_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.755 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.755    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_25_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.855 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.855    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.955 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.001     3.955    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_17_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.055 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.055    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.155 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.155    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.255 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.255    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_21_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.355 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.355    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_16_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.612 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_26/O[1]
                         net (fo=1, routed)           0.783     5.395    u_vga_ctrl/u2/wbm/vga_odd_line1[29]
    SLICE_X53Y49         LUT4 (Prop_lut4_I0_O)        0.245     5.640 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_14/O
                         net (fo=1, routed)           0.350     5.990    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_14_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.105     6.095 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_4/O
                         net (fo=2, routed)           0.719     6.814    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_4_n_0
    SLICE_X53Y50         LUT4 (Prop_lut4_I2_O)        0.119     6.933 r  u_vga_ctrl/u2/wbm/vga_frame_offset[4]_i_1/O
                         net (fo=11, routed)          0.669     7.602    u_vga_ctrl/vga_frame_offset
    SLICE_X49Y46         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.263    20.494    u_vga_ctrl/clk_52m
    SLICE_X49Y46         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[6]/C
                         clock pessimism              0.066    20.560    
                         clock uncertainty           -0.134    20.425    
    SLICE_X49Y46         FDCE (Setup_fdce_C_CE)      -0.330    20.095    u_vga_ctrl/vga_frame_offset_reg[6]
  -------------------------------------------------------------------
                         required time                         20.095    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                 12.493    

Slack (MET) :             12.493ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 2.339ns (37.528%)  route 3.894ns (62.472%))
  Logic Levels:           12  (CARRY4=8 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 20.494 - 19.231 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.372     3.090    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X52Y47         LUT4 (Prop_lut4_I1_O)        0.242     3.332 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_82/O
                         net (fo=1, routed)           0.000     3.332    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_82_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.755 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.755    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_25_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.855 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.855    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.955 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.001     3.955    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_17_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.055 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.055    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.155 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.155    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.255 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.255    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_21_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.355 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.355    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_16_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.612 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_26/O[1]
                         net (fo=1, routed)           0.783     5.395    u_vga_ctrl/u2/wbm/vga_odd_line1[29]
    SLICE_X53Y49         LUT4 (Prop_lut4_I0_O)        0.245     5.640 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_14/O
                         net (fo=1, routed)           0.350     5.990    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_14_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.105     6.095 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_4/O
                         net (fo=2, routed)           0.719     6.814    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_4_n_0
    SLICE_X53Y50         LUT4 (Prop_lut4_I2_O)        0.119     6.933 r  u_vga_ctrl/u2/wbm/vga_frame_offset[4]_i_1/O
                         net (fo=11, routed)          0.669     7.602    u_vga_ctrl/vga_frame_offset
    SLICE_X49Y46         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.263    20.494    u_vga_ctrl/clk_52m
    SLICE_X49Y46         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[7]/C
                         clock pessimism              0.066    20.560    
                         clock uncertainty           -0.134    20.425    
    SLICE_X49Y46         FDCE (Setup_fdce_C_CE)      -0.330    20.095    u_vga_ctrl/vga_frame_offset_reg[7]
  -------------------------------------------------------------------
                         required time                         20.095    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                 12.493    

Slack (MET) :             12.643ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        6.197ns  (logic 2.325ns (37.520%)  route 3.872ns (62.480%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 20.480 - 19.231 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.372     3.090    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X52Y47         LUT4 (Prop_lut4_I1_O)        0.242     3.332 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_82/O
                         net (fo=1, routed)           0.000     3.332    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_82_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.755 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.755    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_25_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.855 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.855    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.955 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.001     3.955    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_17_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.055 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.055    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.155 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.155    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.255 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.255    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_21_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.355 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.355    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_16_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.612 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_26/O[1]
                         net (fo=1, routed)           0.783     5.395    u_vga_ctrl/u2/wbm/vga_odd_line1[29]
    SLICE_X53Y49         LUT4 (Prop_lut4_I0_O)        0.245     5.640 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_14/O
                         net (fo=1, routed)           0.350     5.990    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_14_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.105     6.095 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_4/O
                         net (fo=2, routed)           0.719     6.814    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_4_n_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I0_O)        0.105     6.919 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_1/O
                         net (fo=31, routed)          0.647     7.567    u_vga_ctrl/u2_n_3
    SLICE_X52Y54         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.249    20.480    u_vga_ctrl/clk_52m
    SLICE_X52Y54         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[29]/C
                         clock pessimism              0.000    20.480    
                         clock uncertainty           -0.134    20.346    
    SLICE_X52Y54         FDCE (Setup_fdce_C_CE)      -0.136    20.210    u_vga_ctrl/vga_addr_even_line_start_reg[29]
  -------------------------------------------------------------------
                         required time                         20.210    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 12.643    

Slack (MET) :             12.717ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        6.009ns  (logic 2.339ns (38.928%)  route 3.670ns (61.072%))
  Logic Levels:           12  (CARRY4=8 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 20.494 - 19.231 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.372     3.090    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X52Y47         LUT4 (Prop_lut4_I1_O)        0.242     3.332 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_82/O
                         net (fo=1, routed)           0.000     3.332    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_82_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.755 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.755    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_25_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.855 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.855    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.955 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.001     3.955    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_17_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.055 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.055    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.155 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.155    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.255 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.255    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_21_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.355 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.355    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_16_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.612 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_26/O[1]
                         net (fo=1, routed)           0.783     5.395    u_vga_ctrl/u2/wbm/vga_odd_line1[29]
    SLICE_X53Y49         LUT4 (Prop_lut4_I0_O)        0.245     5.640 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_14/O
                         net (fo=1, routed)           0.350     5.990    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_14_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.105     6.095 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_4/O
                         net (fo=2, routed)           0.719     6.814    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_4_n_0
    SLICE_X53Y50         LUT4 (Prop_lut4_I2_O)        0.119     6.933 r  u_vga_ctrl/u2/wbm/vga_frame_offset[4]_i_1/O
                         net (fo=11, routed)          0.445     7.378    u_vga_ctrl/vga_frame_offset
    SLICE_X49Y47         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.263    20.494    u_vga_ctrl/clk_52m
    SLICE_X49Y47         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[10]/C
                         clock pessimism              0.066    20.560    
                         clock uncertainty           -0.134    20.425    
    SLICE_X49Y47         FDCE (Setup_fdce_C_CE)      -0.330    20.095    u_vga_ctrl/vga_frame_offset_reg[10]
  -------------------------------------------------------------------
                         required time                         20.095    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                 12.717    

Slack (MET) :             12.717ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        6.009ns  (logic 2.339ns (38.928%)  route 3.670ns (61.072%))
  Logic Levels:           12  (CARRY4=8 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 20.494 - 19.231 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.372     3.090    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X52Y47         LUT4 (Prop_lut4_I1_O)        0.242     3.332 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_82/O
                         net (fo=1, routed)           0.000     3.332    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_82_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     3.755 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.755    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_25_n_0
    SLICE_X52Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.855 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19/CO[3]
                         net (fo=1, routed)           0.000     3.855    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_19_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     3.955 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_17/CO[3]
                         net (fo=1, routed)           0.001     3.955    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_17_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.055 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.055    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_15_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.155 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.155    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_18_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.255 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_21/CO[3]
                         net (fo=1, routed)           0.000     4.255    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_21_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.355 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.355    u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_16_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.612 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start_reg[29]_i_26/O[1]
                         net (fo=1, routed)           0.783     5.395    u_vga_ctrl/u2/wbm/vga_odd_line1[29]
    SLICE_X53Y49         LUT4 (Prop_lut4_I0_O)        0.245     5.640 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_14/O
                         net (fo=1, routed)           0.350     5.990    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_14_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I2_O)        0.105     6.095 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_4/O
                         net (fo=2, routed)           0.719     6.814    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_4_n_0
    SLICE_X53Y50         LUT4 (Prop_lut4_I2_O)        0.119     6.933 r  u_vga_ctrl/u2/wbm/vga_frame_offset[4]_i_1/O
                         net (fo=11, routed)          0.445     7.378    u_vga_ctrl/vga_frame_offset
    SLICE_X49Y47         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.263    20.494    u_vga_ctrl/clk_52m
    SLICE_X49Y47         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[11]/C
                         clock pessimism              0.066    20.560    
                         clock uncertainty           -0.134    20.425    
    SLICE_X49Y47         FDCE (Setup_fdce_C_CE)      -0.330    20.095    u_vga_ctrl/vga_frame_offset_reg[11]
  -------------------------------------------------------------------
                         required time                         20.095    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                 12.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/pixel_generator/color_proc/b_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.966%)  route 0.116ns (45.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=571, routed)         1.351     1.351    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y60         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.379     1.730 r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/Q
                         net (fo=7, routed)           0.924     2.655    u_vga_ctrl/u2/wbm/vmemA_reg[3]
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.105     2.760 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28/O
                         net (fo=1, routed)           0.760     3.520    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.105     3.625 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13/O
                         net (fo=1, routed)           0.669     4.294    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I4_O)        0.105     4.399 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.999     5.398    u_vga_ctrl/vga_odd_line0
    SLICE_X40Y63         FDCE                                         f  u_vga_ctrl/vga_frame_offset_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.241    20.472    u_vga_ctrl/clk_52m
    SLICE_X40Y63         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[12]/C
                         clock pessimism              0.066    20.538    
                         clock uncertainty           -0.134    20.404    
    SLICE_X40Y63         FDCE (Recov_fdce_C_CLR)     -0.331    20.073    u_vga_ctrl/vga_frame_offset_reg[12]
  -------------------------------------------------------------------
                         required time                         20.073    
                         arrival time                          -5.398    
  -------------------------------------------------------------------
                         slack                                 14.675    

Slack (MET) :             14.675ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[13]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.694ns (17.150%)  route 3.353ns (82.850%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 20.472 - 19.231 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns
=======
                         net (fo=551, routed)         0.561     0.561    u_vga_ctrl/u2/pixel_generator/color_proc/clk_52m
    SLICE_X45Y58         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/color_proc/b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y58         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  u_vga_ctrl/u2/pixel_generator/color_proc/b_reg[6]/Q
                         net (fo=1, routed)           0.116     0.817    u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_6_11/DIA0
    SLICE_X42Y59         RAMD32                                       r  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.830     0.830    u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_6_11/WCLK
    SLICE_X42Y59         RAMD32                                       r  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.234     0.596    
    SLICE_X42Y59         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.743    u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbs/VBARb_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/vmemA_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.391ns (81.097%)  route 0.091ns (18.903%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=571, routed)         1.351     1.351    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y60         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.379     1.730 r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/Q
                         net (fo=7, routed)           0.924     2.655    u_vga_ctrl/u2/wbm/vmemA_reg[3]
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.105     2.760 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28/O
                         net (fo=1, routed)           0.760     3.520    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.105     3.625 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13/O
                         net (fo=1, routed)           0.669     4.294    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I4_O)        0.105     4.399 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.999     5.398    u_vga_ctrl/vga_odd_line0
    SLICE_X40Y63         FDCE                                         f  u_vga_ctrl/vga_frame_offset_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.241    20.472    u_vga_ctrl/clk_52m
    SLICE_X40Y63         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[13]/C
                         clock pessimism              0.066    20.538    
                         clock uncertainty           -0.134    20.404    
    SLICE_X40Y63         FDCE (Recov_fdce_C_CLR)     -0.331    20.073    u_vga_ctrl/vga_frame_offset_reg[13]
  -------------------------------------------------------------------
                         required time                         20.073    
                         arrival time                          -5.398    
  -------------------------------------------------------------------
                         slack                                 14.675    

Slack (MET) :             14.675ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[14]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.694ns (17.150%)  route 3.353ns (82.850%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 20.472 - 19.231 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns
=======
                         net (fo=551, routed)         0.567     0.567    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X51Y49         FDCE                                         r  u_vga_ctrl/u2/wbs/VBARb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.141     0.708 r  u_vga_ctrl/u2/wbs/VBARb_reg[11]/Q
                         net (fo=1, routed)           0.090     0.798    u_vga_ctrl/u2/wbm/vmemA_reg[29]_2[6]
    SLICE_X50Y49         LUT6 (Prop_lut6_I3_O)        0.045     0.843 r  u_vga_ctrl/u2/wbm/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     0.843    u_vga_ctrl/u2/wbm_n_58
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     0.995 r  u_vga_ctrl/u2/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     0.996    u_vga_ctrl/u2/i_/i__carry__1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.049 r  u_vga_ctrl/u2/i_/i__carry__2/O[0]
                         net (fo=1, routed)           0.000     1.049    u_vga_ctrl/u2/wbm/vmemA_reg[17]_1[0]
    SLICE_X50Y50         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.835     0.835    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X50Y50         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[14]/C
                         clock pessimism              0.000     0.835    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     0.969    u_vga_ctrl/u2/wbm/vmemA_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.049    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbs/VBARa_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/vmemA_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.275ns (56.063%)  route 0.216ns (43.937%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=571, routed)         1.351     1.351    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y60         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.379     1.730 r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/Q
                         net (fo=7, routed)           0.924     2.655    u_vga_ctrl/u2/wbm/vmemA_reg[3]
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.105     2.760 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28/O
                         net (fo=1, routed)           0.760     3.520    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.105     3.625 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13/O
                         net (fo=1, routed)           0.669     4.294    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I4_O)        0.105     4.399 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.999     5.398    u_vga_ctrl/vga_odd_line0
    SLICE_X40Y63         FDCE                                         f  u_vga_ctrl/vga_frame_offset_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.241    20.472    u_vga_ctrl/clk_52m
    SLICE_X40Y63         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[14]/C
                         clock pessimism              0.066    20.538    
                         clock uncertainty           -0.134    20.404    
    SLICE_X40Y63         FDCE (Recov_fdce_C_CLR)     -0.331    20.073    u_vga_ctrl/vga_frame_offset_reg[14]
  -------------------------------------------------------------------
                         required time                         20.073    
                         arrival time                          -5.398    
  -------------------------------------------------------------------
                         slack                                 14.675    

Slack (MET) :             14.686ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[4]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.694ns (17.193%)  route 3.342ns (82.807%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 20.473 - 19.231 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns
=======
                         net (fo=551, routed)         0.567     0.567    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X52Y48         FDCE                                         r  u_vga_ctrl/u2/wbs/VBARa_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDCE (Prop_fdce_C_Q)         0.164     0.731 r  u_vga_ctrl/u2/wbs/VBARa_reg[9]/Q
                         net (fo=3, routed)           0.216     0.946    u_vga_ctrl/u2/wbm/vmemA_reg[29]_3[5]
    SLICE_X50Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.991 r  u_vga_ctrl/u2/wbm/i__carry__3_i_3/O
                         net (fo=1, routed)           0.000     0.991    u_vga_ctrl/u2/wbm_n_66
    SLICE_X50Y51         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.057 r  u_vga_ctrl/u2/i_/i__carry__3/O[1]
                         net (fo=1, routed)           0.000     1.057    u_vga_ctrl/u2/wbm/vmemA_reg[21]_1[1]
    SLICE_X50Y51         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.835     0.835    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X50Y51         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[19]/C
                         clock pessimism              0.000     0.835    
    SLICE_X50Y51         FDRE (Hold_fdre_C_D)         0.134     0.969    u_vga_ctrl/u2/wbm/vmemA_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbs/VBARb_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/wbm/vmemA_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.404ns (81.593%)  route 0.091ns (18.407%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=571, routed)         1.351     1.351    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y60         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.379     1.730 r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/Q
                         net (fo=7, routed)           0.924     2.655    u_vga_ctrl/u2/wbm/vmemA_reg[3]
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.105     2.760 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28/O
                         net (fo=1, routed)           0.760     3.520    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.105     3.625 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13/O
                         net (fo=1, routed)           0.669     4.294    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I4_O)        0.105     4.399 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.989     5.388    u_vga_ctrl/vga_odd_line0
    SLICE_X40Y61         FDCE                                         f  u_vga_ctrl/vga_frame_offset_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.242    20.473    u_vga_ctrl/clk_52m
    SLICE_X40Y61         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[4]/C
                         clock pessimism              0.066    20.539    
                         clock uncertainty           -0.134    20.405    
    SLICE_X40Y61         FDCE (Recov_fdce_C_CLR)     -0.331    20.074    u_vga_ctrl/vga_frame_offset_reg[4]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                 14.686    

Slack (MET) :             14.686ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[5]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.694ns (17.193%)  route 3.342ns (82.807%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 20.473 - 19.231 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns
=======
                         net (fo=551, routed)         0.567     0.567    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X51Y49         FDCE                                         r  u_vga_ctrl/u2/wbs/VBARb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDCE (Prop_fdce_C_Q)         0.141     0.708 r  u_vga_ctrl/u2/wbs/VBARb_reg[11]/Q
                         net (fo=1, routed)           0.090     0.798    u_vga_ctrl/u2/wbm/vmemA_reg[29]_2[6]
    SLICE_X50Y49         LUT6 (Prop_lut6_I3_O)        0.045     0.843 r  u_vga_ctrl/u2/wbm/i__carry__1_i_3/O
                         net (fo=1, routed)           0.000     0.843    u_vga_ctrl/u2/wbm_n_58
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     0.995 r  u_vga_ctrl/u2/i_/i__carry__1/CO[3]
                         net (fo=1, routed)           0.001     0.996    u_vga_ctrl/u2/i_/i__carry__1_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.062 r  u_vga_ctrl/u2/i_/i__carry__2/O[2]
                         net (fo=1, routed)           0.000     1.062    u_vga_ctrl/u2/wbm/vmemA_reg[17]_1[2]
    SLICE_X50Y50         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.835     0.835    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X50Y50         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[16]/C
                         clock pessimism              0.000     0.835    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.134     0.969    u_vga_ctrl/u2/wbm/vmemA_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.969    
                         arrival time                           1.062    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/pixel_generator/color_proc/g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.257ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=571, routed)         1.351     1.351    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y60         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.379     1.730 r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/Q
                         net (fo=7, routed)           0.924     2.655    u_vga_ctrl/u2/wbm/vmemA_reg[3]
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.105     2.760 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28/O
                         net (fo=1, routed)           0.760     3.520    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.105     3.625 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13/O
                         net (fo=1, routed)           0.669     4.294    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I4_O)        0.105     4.399 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.989     5.388    u_vga_ctrl/vga_odd_line0
    SLICE_X40Y61         FDCE                                         f  u_vga_ctrl/vga_frame_offset_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.242    20.473    u_vga_ctrl/clk_52m
    SLICE_X40Y61         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[5]/C
                         clock pessimism              0.066    20.539    
                         clock uncertainty           -0.134    20.405    
    SLICE_X40Y61         FDCE (Recov_fdce_C_CLR)     -0.331    20.074    u_vga_ctrl/vga_frame_offset_reg[5]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                 14.686    

Slack (MET) :             14.686ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[6]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.694ns (17.193%)  route 3.342ns (82.807%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 20.473 - 19.231 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns
=======
                         net (fo=551, routed)         0.560     0.560    u_vga_ctrl/u2/pixel_generator/color_proc/clk_52m
    SLICE_X43Y59         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/color_proc/g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  u_vga_ctrl/u2/pixel_generator/color_proc/g_reg[0]/Q
                         net (fo=1, routed)           0.114     0.815    u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_6_11/DIB0
    SLICE_X42Y59         RAMD32                                       r  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.830     0.830    u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_6_11/WCLK
    SLICE_X42Y59         RAMD32                                       r  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.257     0.573    
    SLICE_X42Y59         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.719    u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/pixel_generator/color_proc/r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.257ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=571, routed)         1.351     1.351    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y60         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.379     1.730 r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/Q
                         net (fo=7, routed)           0.924     2.655    u_vga_ctrl/u2/wbm/vmemA_reg[3]
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.105     2.760 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28/O
                         net (fo=1, routed)           0.760     3.520    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.105     3.625 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13/O
                         net (fo=1, routed)           0.669     4.294    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I4_O)        0.105     4.399 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.989     5.388    u_vga_ctrl/vga_odd_line0
    SLICE_X40Y61         FDCE                                         f  u_vga_ctrl/vga_frame_offset_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.242    20.473    u_vga_ctrl/clk_52m
    SLICE_X40Y61         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[6]/C
                         clock pessimism              0.066    20.539    
                         clock uncertainty           -0.134    20.405    
    SLICE_X40Y61         FDCE (Recov_fdce_C_CLR)     -0.331    20.074    u_vga_ctrl/vga_frame_offset_reg[6]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                 14.686    

Slack (MET) :             14.686ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[7]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        4.036ns  (logic 0.694ns (17.193%)  route 3.342ns (82.807%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 20.473 - 19.231 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns
=======
                         net (fo=551, routed)         0.559     0.559    u_vga_ctrl/u2/pixel_generator/color_proc/clk_52m
    SLICE_X43Y60         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/color_proc/r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  u_vga_ctrl/u2/pixel_generator/color_proc/r_reg[0]/Q
                         net (fo=1, routed)           0.114     0.814    u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_12_17/DIC0
    SLICE_X42Y60         RAMD32                                       r  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.829     0.829    u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_12_17/WCLK
    SLICE_X42Y60         RAMD32                                       r  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_12_17/RAMC/CLK
                         clock pessimism             -0.257     0.572    
    SLICE_X42Y60         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.716    u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/pixel_generator/rgb_fifo/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.975%)  route 0.287ns (67.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.253ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=571, routed)         1.351     1.351    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y60         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.379     1.730 r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/Q
                         net (fo=7, routed)           0.924     2.655    u_vga_ctrl/u2/wbm/vmemA_reg[3]
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.105     2.760 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28/O
                         net (fo=1, routed)           0.760     3.520    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.105     3.625 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13/O
                         net (fo=1, routed)           0.669     4.294    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I4_O)        0.105     4.399 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.989     5.388    u_vga_ctrl/vga_odd_line0
    SLICE_X40Y61         FDCE                                         f  u_vga_ctrl/vga_frame_offset_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.242    20.473    u_vga_ctrl/clk_52m
    SLICE_X40Y61         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[7]/C
                         clock pessimism              0.066    20.539    
                         clock uncertainty           -0.134    20.405    
    SLICE_X40Y61         FDCE (Recov_fdce_C_CLR)     -0.331    20.074    u_vga_ctrl/vga_frame_offset_reg[7]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                 14.686    

Slack (MET) :             14.785ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[10]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.694ns (17.623%)  route 3.244ns (82.377%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 20.473 - 19.231 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns
=======
                         net (fo=551, routed)         0.559     0.559    u_vga_ctrl/u2/pixel_generator/rgb_fifo/clk_52m
    SLICE_X37Y61         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/rgb_fifo/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  u_vga_ctrl/u2/pixel_generator/rgb_fifo/wp_reg[1]/Q
                         net (fo=35, routed)          0.287     0.986    u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_18_23/ADDRD0
    SLICE_X38Y60         RAMD32                                       r  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_18_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.827     0.827    u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_18_23/WCLK
    SLICE_X38Y60         RAMD32                                       r  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X38Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/pixel_generator/rgb_fifo/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_18_23/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.975%)  route 0.287ns (67.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.253ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=571, routed)         1.351     1.351    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y60         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.379     1.730 r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/Q
                         net (fo=7, routed)           0.924     2.655    u_vga_ctrl/u2/wbm/vmemA_reg[3]
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.105     2.760 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28/O
                         net (fo=1, routed)           0.760     3.520    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.105     3.625 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13/O
                         net (fo=1, routed)           0.669     4.294    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I4_O)        0.105     4.399 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.891     5.289    u_vga_ctrl/vga_odd_line0
    SLICE_X40Y62         FDCE                                         f  u_vga_ctrl/vga_frame_offset_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.242    20.473    u_vga_ctrl/clk_52m
    SLICE_X40Y62         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[10]/C
                         clock pessimism              0.066    20.539    
                         clock uncertainty           -0.134    20.405    
    SLICE_X40Y62         FDCE (Recov_fdce_C_CLR)     -0.331    20.074    u_vga_ctrl/vga_frame_offset_reg[10]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                          -5.289    
  -------------------------------------------------------------------
                         slack                                 14.785    

Slack (MET) :             14.785ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[11]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.694ns (17.623%)  route 3.244ns (82.377%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 20.473 - 19.231 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.351     1.351    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y60         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.379     1.730 r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/Q
                         net (fo=7, routed)           0.924     2.655    u_vga_ctrl/u2/wbm/vmemA_reg[3]
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.105     2.760 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28/O
                         net (fo=1, routed)           0.760     3.520    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.105     3.625 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13/O
                         net (fo=1, routed)           0.669     4.294    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I4_O)        0.105     4.399 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.891     5.289    u_vga_ctrl/vga_odd_line0
    SLICE_X40Y62         FDCE                                         f  u_vga_ctrl/vga_frame_offset_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.242    20.473    u_vga_ctrl/clk_52m
    SLICE_X40Y62         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[11]/C
                         clock pessimism              0.066    20.539    
                         clock uncertainty           -0.134    20.405    
    SLICE_X40Y62         FDCE (Recov_fdce_C_CLR)     -0.331    20.074    u_vga_ctrl/vga_frame_offset_reg[11]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                          -5.289    
  -------------------------------------------------------------------
                         slack                                 14.785    

Slack (MET) :             14.785ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[8]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 0.694ns (17.623%)  route 3.244ns (82.377%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns = ( 20.473 - 19.231 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.351     1.351    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X39Y60         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.379     1.730 r  u_vga_ctrl/u2/wbm/vmemA_reg[3]/Q
                         net (fo=7, routed)           0.924     2.655    u_vga_ctrl/u2/wbm/vmemA_reg[3]
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.105     2.760 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28/O
                         net (fo=1, routed)           0.760     3.520    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_28_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.105     3.625 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13/O
                         net (fo=1, routed)           0.669     4.294    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_13_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I4_O)        0.105     4.399 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.891     5.289    u_vga_ctrl/vga_odd_line0
    SLICE_X40Y62         FDCE                                         f  u_vga_ctrl/vga_frame_offset_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.242    20.473    u_vga_ctrl/clk_52m
    SLICE_X40Y62         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[8]/C
                         clock pessimism              0.066    20.539    
                         clock uncertainty           -0.134    20.405    
    SLICE_X40Y62         FDCE (Recov_fdce_C_CLR)     -0.331    20.074    u_vga_ctrl/vga_frame_offset_reg[8]
  -------------------------------------------------------------------
                         required time                         20.074    
                         arrival time                          -5.289    
  -------------------------------------------------------------------
                         slack                                 14.785    
=======
                         net (fo=551, routed)         0.559     0.559    u_vga_ctrl/u2/pixel_generator/rgb_fifo/clk_52m
    SLICE_X37Y61         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/rgb_fifo/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  u_vga_ctrl/u2/pixel_generator/rgb_fifo/wp_reg[1]/Q
                         net (fo=35, routed)          0.287     0.986    u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_18_23/ADDRD0
    SLICE_X38Y60         RAMD32                                       r  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_18_23/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.827     0.827    u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_18_23/WCLK
    SLICE_X38Y60         RAMD32                                       r  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X38Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/pixel_generator/rgb_fifo/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_18_23/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.975%)  route 0.287ns (67.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.559     0.559    u_vga_ctrl/u2/pixel_generator/rgb_fifo/clk_52m
    SLICE_X37Y61         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/rgb_fifo/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  u_vga_ctrl/u2/pixel_generator/rgb_fifo/wp_reg[1]/Q
                         net (fo=35, routed)          0.287     0.986    u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_18_23/ADDRD0
    SLICE_X38Y60         RAMD32                                       r  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_18_23/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.827     0.827    u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_18_23/WCLK
    SLICE_X38Y60         RAMD32                                       r  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_18_23/RAMB/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X38Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/pixel_generator/rgb_fifo/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_18_23/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             clk_52M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.975%)  route 0.287ns (67.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.559     0.559    u_vga_ctrl/u2/pixel_generator/rgb_fifo/clk_52m
    SLICE_X37Y61         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/rgb_fifo/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y61         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  u_vga_ctrl/u2/pixel_generator/rgb_fifo/wp_reg[1]/Q
                         net (fo=35, routed)          0.287     0.986    u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_18_23/ADDRD0
    SLICE_X38Y60         RAMD32                                       r  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_18_23/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.827     0.827    u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_18_23/WCLK
    SLICE_X38Y60         RAMD32                                       r  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X38Y60         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_52M
Waveform(ns):       { 0.000 9.616 }
Period(ns):         19.231
Sources:            { clk_gen_0/clk_52m }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         19.231      17.061     RAMB18_X1Y22  u_vga_ctrl/u2/clut_mem/clut_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         19.231      17.061     RAMB18_X1Y22  u_vga_ctrl/u2/clut_mem/clut_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         19.231      17.061     RAMB18_X1Y24  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         19.231      18.231     SLICE_X49Y54  u_vga_ctrl/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.231      18.231     SLICE_X49Y54  u_vga_ctrl/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.231      18.231     SLICE_X49Y54  u_vga_ctrl/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.231      18.231     SLICE_X49Y54  u_vga_ctrl/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.231      18.231     SLICE_X49Y56  u_vga_ctrl/icnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.231      18.231     SLICE_X49Y56  u_vga_ctrl/icnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         19.231      18.231     SLICE_X49Y56  u_vga_ctrl/icnt_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X38Y59  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X38Y59  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X38Y59  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X38Y59  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X38Y59  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X38Y59  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X38Y59  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X38Y59  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X38Y59  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         9.615       8.485      SLICE_X38Y59  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X38Y59  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X38Y59  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X38Y59  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X38Y59  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X38Y59  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X38Y59  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X38Y59  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X38Y59  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X38Y59  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         9.616       8.486      SLICE_X38Y59  u_vga_ctrl/u2/pixel_generator/rgb_fifo/mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  i_clk_main
  To Clock:  i_clk_main

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_main
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_main }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_52m_clk_wiz_1
  To Clock:  clk_52m_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.638ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_52m_clk_wiz_1
Waveform(ns):       { 0.000 9.615 }
Period(ns):         19.231
Sources:            { clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         19.231      17.638     BUFGCTRL_X0Y1    clk_gen_0/clk_gen/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         19.231      17.982     MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.231      194.129    MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_1
  To Clock:  clk_sys_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       52.998ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_clk_wiz_1
Waveform(ns):       { 0.000 27.295 }
Period(ns):         54.591
Sources:            { clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         54.591      52.998     BUFGCTRL_X0Y4    clk_gen_0/clk_gen/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         54.591      53.342     MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       54.591      158.769    MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_clk_wiz_1
  To Clock:  clk_vga_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_clk_wiz_1
Waveform(ns):       { 0.000 19.851 }
Period(ns):         39.702
Sources:            { clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         39.702      38.110     BUFGCTRL_X0Y2    clk_gen_0/clk_gen/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         39.702      38.453     MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       39.702      173.658    MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         50.000      48.408     BUFGCTRL_X0Y5    clk_gen_0/clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_6M_STAR
  To Clock:  CLK_6M

Setup :            0  Failing Endpoints,  Worst Slack      103.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       54.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             103.320ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M rise@163.800ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        5.693ns  (logic 0.913ns (16.038%)  route 4.780ns (83.962%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.126ns = ( 167.926 - 163.800 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 f  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.426    60.182    u_Core/u_rams/sprite_xy_ram[4].inst_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I1_O)        0.105    60.287 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.368    60.655    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.108    60.763 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.636    61.399    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X58Y87         LUT5 (Prop_lut5_I0_O)        0.267    61.666 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1/O
                         net (fo=32, routed)          2.350    64.015    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/WE
    SLICE_X56Y105        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.402   167.926    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/WCLK
    SLICE_X56Y105        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism              0.000   167.926    
                         clock uncertainty           -0.155   167.771    
    SLICE_X56Y105        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435   167.336    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                        167.336    
                         arrival time                         -64.015    
  -------------------------------------------------------------------
                         slack                                103.320    

Slack (MET) :             103.320ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M rise@163.800ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        5.693ns  (logic 0.913ns (16.038%)  route 4.780ns (83.962%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.126ns = ( 167.926 - 163.800 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 f  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.426    60.182    u_Core/u_rams/sprite_xy_ram[4].inst_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I1_O)        0.105    60.287 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.368    60.655    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.108    60.763 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.636    61.399    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X58Y87         LUT5 (Prop_lut5_I0_O)        0.267    61.666 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1/O
                         net (fo=32, routed)          2.350    64.015    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/WE
    SLICE_X56Y105        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.402   167.926    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/WCLK
    SLICE_X56Y105        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism              0.000   167.926    
                         clock uncertainty           -0.155   167.771    
    SLICE_X56Y105        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435   167.336    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                        167.336    
                         arrival time                         -64.015    
  -------------------------------------------------------------------
                         slack                                103.320    

Slack (MET) :             103.320ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M rise@163.800ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        5.693ns  (logic 0.913ns (16.038%)  route 4.780ns (83.962%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.126ns = ( 167.926 - 163.800 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 f  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.426    60.182    u_Core/u_rams/sprite_xy_ram[4].inst_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I1_O)        0.105    60.287 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.368    60.655    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.108    60.763 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.636    61.399    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X58Y87         LUT5 (Prop_lut5_I0_O)        0.267    61.666 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1/O
                         net (fo=32, routed)          2.350    64.015    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/WE
    SLICE_X56Y105        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.402   167.926    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/WCLK
    SLICE_X56Y105        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_C/CLK
                         clock pessimism              0.000   167.926    
                         clock uncertainty           -0.155   167.771    
    SLICE_X56Y105        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435   167.336    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                        167.336    
                         arrival time                         -64.015    
  -------------------------------------------------------------------
                         slack                                103.320    

Slack (MET) :             103.320ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M rise@163.800ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        5.693ns  (logic 0.913ns (16.038%)  route 4.780ns (83.962%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.126ns = ( 167.926 - 163.800 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 f  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.426    60.182    u_Core/u_rams/sprite_xy_ram[4].inst_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I1_O)        0.105    60.287 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.368    60.655    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.108    60.763 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.636    61.399    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X58Y87         LUT5 (Prop_lut5_I0_O)        0.267    61.666 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_i_1/O
                         net (fo=32, routed)          2.350    64.015    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/WE
    SLICE_X56Y105        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.402   167.926    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/WCLK
    SLICE_X56Y105        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_D/CLK
                         clock pessimism              0.000   167.926    
                         clock uncertainty           -0.155   167.771    
    SLICE_X56Y105        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.435   167.336    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                        167.336    
                         arrival time                         -64.015    
  -------------------------------------------------------------------
                         slack                                103.320    

Slack (MET) :             103.560ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M rise@163.800ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        5.283ns  (logic 0.927ns (17.546%)  route 4.356ns (82.454%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.126ns = ( 167.926 - 163.800 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 f  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.426    60.182    u_Core/u_rams/sprite_xy_ram[4].inst_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I1_O)        0.105    60.287 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.368    60.655    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.108    60.763 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.720    61.483    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X59Y86         LUT5 (Prop_lut5_I3_O)        0.281    61.764 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_0_0_i_1/O
                         net (fo=32, routed)          1.842    63.606    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/WE
    SLICE_X56Y104        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.402   167.926    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/WCLK
    SLICE_X56Y104        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_A/CLK
                         clock pessimism              0.000   167.926    
                         clock uncertainty           -0.155   167.771    
    SLICE_X56Y104        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605   167.166    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                        167.166    
                         arrival time                         -63.606    
  -------------------------------------------------------------------
                         slack                                103.560    

Slack (MET) :             103.560ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M rise@163.800ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        5.283ns  (logic 0.927ns (17.546%)  route 4.356ns (82.454%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.126ns = ( 167.926 - 163.800 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 f  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.426    60.182    u_Core/u_rams/sprite_xy_ram[4].inst_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I1_O)        0.105    60.287 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.368    60.655    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.108    60.763 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.720    61.483    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X59Y86         LUT5 (Prop_lut5_I3_O)        0.281    61.764 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_0_0_i_1/O
                         net (fo=32, routed)          1.842    63.606    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/WE
    SLICE_X56Y104        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.402   167.926    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/WCLK
    SLICE_X56Y104        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_B/CLK
                         clock pessimism              0.000   167.926    
                         clock uncertainty           -0.155   167.771    
    SLICE_X56Y104        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605   167.166    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                        167.166    
                         arrival time                         -63.606    
  -------------------------------------------------------------------
                         slack                                103.560    

Slack (MET) :             103.560ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M rise@163.800ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        5.283ns  (logic 0.927ns (17.546%)  route 4.356ns (82.454%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.126ns = ( 167.926 - 163.800 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 f  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.426    60.182    u_Core/u_rams/sprite_xy_ram[4].inst_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I1_O)        0.105    60.287 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.368    60.655    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.108    60.763 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.720    61.483    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X59Y86         LUT5 (Prop_lut5_I3_O)        0.281    61.764 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_0_0_i_1/O
                         net (fo=32, routed)          1.842    63.606    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/WE
    SLICE_X56Y104        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.402   167.926    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/WCLK
    SLICE_X56Y104        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_C/CLK
                         clock pessimism              0.000   167.926    
                         clock uncertainty           -0.155   167.771    
    SLICE_X56Y104        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605   167.166    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                        167.166    
                         arrival time                         -63.606    
  -------------------------------------------------------------------
                         slack                                103.560    

Slack (MET) :             103.560ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M rise@163.800ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        5.283ns  (logic 0.927ns (17.546%)  route 4.356ns (82.454%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.126ns = ( 167.926 - 163.800 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 f  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.426    60.182    u_Core/u_rams/sprite_xy_ram[4].inst_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I1_O)        0.105    60.287 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.368    60.655    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.108    60.763 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.720    61.483    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X59Y86         LUT5 (Prop_lut5_I3_O)        0.281    61.764 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_0_0_i_1/O
                         net (fo=32, routed)          1.842    63.606    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/WE
    SLICE_X56Y104        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.402   167.926    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/WCLK
    SLICE_X56Y104        RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_D/CLK
                         clock pessimism              0.000   167.926    
                         clock uncertainty           -0.155   167.771    
    SLICE_X56Y104        RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605   167.166    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                        167.166    
                         arrival time                         -63.606    
  -------------------------------------------------------------------
                         slack                                103.560    

Slack (MET) :             103.576ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M rise@163.800ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        5.101ns  (logic 0.927ns (18.174%)  route 4.174ns (81.826%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.959ns = ( 167.759 - 163.800 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 f  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.426    60.182    u_Core/u_rams/sprite_xy_ram[4].inst_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I1_O)        0.105    60.287 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.368    60.655    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.108    60.763 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.712    61.475    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X61Y85         LUT5 (Prop_lut5_I0_O)        0.281    61.756 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1/O
                         net (fo=32, routed)          1.667    63.423    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/WE
    SLICE_X56Y75         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.235   167.759    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/WCLK
    SLICE_X56Y75         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_A/CLK
                         clock pessimism              0.000   167.759    
                         clock uncertainty           -0.155   167.604    
    SLICE_X56Y75         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605   166.999    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                        166.999    
                         arrival time                         -63.423    
  -------------------------------------------------------------------
                         slack                                103.576    

Slack (MET) :             103.576ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M rise@163.800ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        5.101ns  (logic 0.927ns (18.174%)  route 4.174ns (81.826%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.959ns = ( 167.759 - 163.800 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 f  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.426    60.182    u_Core/u_rams/sprite_xy_ram[4].inst_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I1_O)        0.105    60.287 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.368    60.655    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.108    60.763 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.712    61.475    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X61Y85         LUT5 (Prop_lut5_I0_O)        0.281    61.756 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1/O
                         net (fo=32, routed)          1.667    63.423    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/WE
    SLICE_X56Y75         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.235   167.759    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/WCLK
    SLICE_X56Y75         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_B/CLK
                         clock pessimism              0.000   167.759    
                         clock uncertainty           -0.155   167.604    
    SLICE_X56Y75         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.605   166.999    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_1_1/RAMS64E_B
  -------------------------------------------------------------------
                         required time                        166.999    
                         arrival time                         -63.423    
  -------------------------------------------------------------------
                         slack                                103.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             54.372ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_rp_U4_1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_6_6/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -54.600ns  (CLK_6M rise@0.000ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        1.034ns  (logic 0.341ns (32.981%)  route 0.693ns (67.019%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        1.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    1.529ns = ( 56.129 - 54.600 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.589    56.129    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X62Y86         FDRE                                         r  u_Core/sync_bus_rp_U4_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141    56.270 r  u_Core/sync_bus_rp_U4_1_reg/Q
                         net (fo=3, routed)           0.106    56.376    u_Core/u_rams/sync_bus_rp_U4_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.045    56.421 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.152    56.573    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.048    56.621 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.248    56.869    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X59Y86         LUT5 (Prop_lut5_I4_O)        0.107    56.976 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_0_0_i_1/O
                         net (fo=32, routed)          0.187    57.163    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_6_6/WE
    SLICE_X64Y82         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_6_6/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.855     2.589    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_6_6/WCLK
    SLICE_X64Y82         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_6_6/RAMS64E_A/CLK
                         clock pessimism              0.000     2.589    
                         clock uncertainty            0.155     2.744    
    SLICE_X64Y82         RAMS64E (Hold_rams64e_CLK_WE)
                                                      0.047     2.791    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_6_6/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -2.791    
                         arrival time                          57.163    
  -------------------------------------------------------------------
                         slack                                 54.372    

Slack (MET) :             54.372ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_rp_U4_1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_6_6/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -54.600ns  (CLK_6M rise@0.000ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        1.034ns  (logic 0.341ns (32.981%)  route 0.693ns (67.019%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        1.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    1.529ns = ( 56.129 - 54.600 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.589    56.129    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X62Y86         FDRE                                         r  u_Core/sync_bus_rp_U4_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141    56.270 r  u_Core/sync_bus_rp_U4_1_reg/Q
                         net (fo=3, routed)           0.106    56.376    u_Core/u_rams/sync_bus_rp_U4_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.045    56.421 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.152    56.573    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.048    56.621 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.248    56.869    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X59Y86         LUT5 (Prop_lut5_I4_O)        0.107    56.976 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_0_0_i_1/O
                         net (fo=32, routed)          0.187    57.163    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_6_6/WE
    SLICE_X64Y82         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_6_6/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.855     2.589    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_6_6/WCLK
    SLICE_X64Y82         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_6_6/RAMS64E_B/CLK
                         clock pessimism              0.000     2.589    
                         clock uncertainty            0.155     2.744    
    SLICE_X64Y82         RAMS64E (Hold_rams64e_CLK_WE)
                                                      0.047     2.791    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_6_6/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -2.791    
                         arrival time                          57.163    
  -------------------------------------------------------------------
                         slack                                 54.372    

Slack (MET) :             54.372ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_rp_U4_1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_6_6/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -54.600ns  (CLK_6M rise@0.000ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        1.034ns  (logic 0.341ns (32.981%)  route 0.693ns (67.019%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        1.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    1.529ns = ( 56.129 - 54.600 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.589    56.129    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X62Y86         FDRE                                         r  u_Core/sync_bus_rp_U4_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141    56.270 r  u_Core/sync_bus_rp_U4_1_reg/Q
                         net (fo=3, routed)           0.106    56.376    u_Core/u_rams/sync_bus_rp_U4_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.045    56.421 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.152    56.573    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.048    56.621 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.248    56.869    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X59Y86         LUT5 (Prop_lut5_I4_O)        0.107    56.976 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_0_0_i_1/O
                         net (fo=32, routed)          0.187    57.163    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_6_6/WE
    SLICE_X64Y82         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_6_6/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.855     2.589    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_6_6/WCLK
    SLICE_X64Y82         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_6_6/RAMS64E_C/CLK
                         clock pessimism              0.000     2.589    
                         clock uncertainty            0.155     2.744    
    SLICE_X64Y82         RAMS64E (Hold_rams64e_CLK_WE)
                                                      0.047     2.791    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_6_6/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -2.791    
                         arrival time                          57.163    
  -------------------------------------------------------------------
                         slack                                 54.372    

Slack (MET) :             54.372ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_rp_U4_1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_6_6/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -54.600ns  (CLK_6M rise@0.000ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        1.034ns  (logic 0.341ns (32.981%)  route 0.693ns (67.019%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        1.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    1.529ns = ( 56.129 - 54.600 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.589    56.129    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X62Y86         FDRE                                         r  u_Core/sync_bus_rp_U4_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141    56.270 r  u_Core/sync_bus_rp_U4_1_reg/Q
                         net (fo=3, routed)           0.106    56.376    u_Core/u_rams/sync_bus_rp_U4_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.045    56.421 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.152    56.573    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.048    56.621 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.248    56.869    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X59Y86         LUT5 (Prop_lut5_I4_O)        0.107    56.976 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_0_0_i_1/O
                         net (fo=32, routed)          0.187    57.163    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_6_6/WE
    SLICE_X64Y82         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_6_6/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.855     2.589    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_6_6/WCLK
    SLICE_X64Y82         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_6_6/RAMS64E_D/CLK
                         clock pessimism              0.000     2.589    
                         clock uncertainty            0.155     2.744    
    SLICE_X64Y82         RAMS64E (Hold_rams64e_CLK_WE)
                                                      0.047     2.791    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_6_6/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.791    
                         arrival time                          57.163    
  -------------------------------------------------------------------
                         slack                                 54.372    

Slack (MET) :             54.390ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_rp_U4_1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -54.600ns  (CLK_6M rise@0.000ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        0.965ns  (logic 0.231ns (23.942%)  route 0.734ns (76.058%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.588ns
    Source Clock Delay      (SCD):    1.529ns = ( 56.129 - 54.600 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.589    56.129    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X62Y86         FDRE                                         r  u_Core/sync_bus_rp_U4_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141    56.270 r  u_Core/sync_bus_rp_U4_1_reg/Q
                         net (fo=3, routed)           0.106    56.376    u_Core/u_audio/sync_bus_rp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I5_O)        0.045    56.421 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           0.499    56.921    u_Core/u_audio_n_0
    SLICE_X62Y81         LUT6 (Prop_lut6_I2_O)        0.045    56.966 r  u_Core/control_reg[3]_i_2/O
                         net (fo=1, routed)           0.128    57.094    u_Core/ena[3]
    SLICE_X62Y81         FDRE                                         r  u_Core/control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.854     2.588    u_Core/out
    SLICE_X62Y81         FDRE                                         r  u_Core/control_reg_reg[3]/C
                         clock pessimism              0.000     2.588    
                         clock uncertainty            0.155     2.743    
    SLICE_X62Y81         FDRE (Hold_fdre_C_CE)       -0.039     2.704    u_Core/control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.704    
                         arrival time                          57.094    
  -------------------------------------------------------------------
                         slack                                 54.390    

Slack (MET) :             54.393ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_rp_U4_1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_7_7/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -54.600ns  (CLK_6M rise@0.000ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        1.061ns  (logic 0.341ns (32.154%)  route 0.720ns (67.846%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        1.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    1.529ns = ( 56.129 - 54.600 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.589    56.129    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X62Y86         FDRE                                         r  u_Core/sync_bus_rp_U4_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141    56.270 r  u_Core/sync_bus_rp_U4_1_reg/Q
                         net (fo=3, routed)           0.106    56.376    u_Core/u_rams/sync_bus_rp_U4_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.045    56.421 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.152    56.573    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.048    56.621 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.247    56.868    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X59Y86         LUT5 (Prop_lut5_I0_O)        0.107    56.975 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_0_0_i_1/O
                         net (fo=32, routed)          0.214    57.189    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_7_7/WE
    SLICE_X60Y93         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_7_7/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.861     2.595    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_7_7/WCLK
    SLICE_X60Y93         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_7_7/RAMS64E_A/CLK
                         clock pessimism              0.000     2.595    
                         clock uncertainty            0.155     2.750    
    SLICE_X60Y93         RAMS64E (Hold_rams64e_CLK_WE)
                                                      0.047     2.797    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_7_7/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -2.797    
                         arrival time                          57.189    
  -------------------------------------------------------------------
                         slack                                 54.393    

Slack (MET) :             54.393ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_rp_U4_1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_7_7/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -54.600ns  (CLK_6M rise@0.000ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        1.061ns  (logic 0.341ns (32.154%)  route 0.720ns (67.846%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        1.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    1.529ns = ( 56.129 - 54.600 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.589    56.129    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X62Y86         FDRE                                         r  u_Core/sync_bus_rp_U4_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141    56.270 r  u_Core/sync_bus_rp_U4_1_reg/Q
                         net (fo=3, routed)           0.106    56.376    u_Core/u_rams/sync_bus_rp_U4_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.045    56.421 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.152    56.573    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.048    56.621 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.247    56.868    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X59Y86         LUT5 (Prop_lut5_I0_O)        0.107    56.975 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_0_0_i_1/O
                         net (fo=32, routed)          0.214    57.189    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_7_7/WE
    SLICE_X60Y93         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_7_7/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.861     2.595    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_7_7/WCLK
    SLICE_X60Y93         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_7_7/RAMS64E_B/CLK
                         clock pessimism              0.000     2.595    
                         clock uncertainty            0.155     2.750    
    SLICE_X60Y93         RAMS64E (Hold_rams64e_CLK_WE)
                                                      0.047     2.797    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_7_7/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -2.797    
                         arrival time                          57.189    
  -------------------------------------------------------------------
                         slack                                 54.393    

Slack (MET) :             54.393ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_rp_U4_1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_7_7/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -54.600ns  (CLK_6M rise@0.000ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        1.061ns  (logic 0.341ns (32.154%)  route 0.720ns (67.846%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        1.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    1.529ns = ( 56.129 - 54.600 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.589    56.129    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X62Y86         FDRE                                         r  u_Core/sync_bus_rp_U4_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141    56.270 r  u_Core/sync_bus_rp_U4_1_reg/Q
                         net (fo=3, routed)           0.106    56.376    u_Core/u_rams/sync_bus_rp_U4_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.045    56.421 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.152    56.573    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.048    56.621 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.247    56.868    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X59Y86         LUT5 (Prop_lut5_I0_O)        0.107    56.975 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_0_0_i_1/O
                         net (fo=32, routed)          0.214    57.189    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_7_7/WE
    SLICE_X60Y93         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_7_7/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.861     2.595    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_7_7/WCLK
    SLICE_X60Y93         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_7_7/RAMS64E_C/CLK
                         clock pessimism              0.000     2.595    
                         clock uncertainty            0.155     2.750    
    SLICE_X60Y93         RAMS64E (Hold_rams64e_CLK_WE)
                                                      0.047     2.797    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_7_7/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -2.797    
                         arrival time                          57.189    
  -------------------------------------------------------------------
                         slack                                 54.393    

Slack (MET) :             54.393ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_rp_U4_1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_7_7/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -54.600ns  (CLK_6M rise@0.000ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        1.061ns  (logic 0.341ns (32.154%)  route 0.720ns (67.846%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        1.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    1.529ns = ( 56.129 - 54.600 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.589    56.129    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X62Y86         FDRE                                         r  u_Core/sync_bus_rp_U4_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141    56.270 r  u_Core/sync_bus_rp_U4_1_reg/Q
                         net (fo=3, routed)           0.106    56.376    u_Core/u_rams/sync_bus_rp_U4_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.045    56.421 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.152    56.573    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.048    56.621 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.247    56.868    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X59Y86         LUT5 (Prop_lut5_I0_O)        0.107    56.975 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_0_0_i_1/O
                         net (fo=32, routed)          0.214    57.189    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_7_7/WE
    SLICE_X60Y93         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_7_7/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.861     2.595    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_7_7/WCLK
    SLICE_X60Y93         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_7_7/RAMS64E_D/CLK
                         clock pessimism              0.000     2.595    
                         clock uncertainty            0.155     2.750    
    SLICE_X60Y93         RAMS64E (Hold_rams64e_CLK_WE)
                                                      0.047     2.797    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2048_2303_7_7/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.797    
                         arrival time                          57.189    
  -------------------------------------------------------------------
                         slack                                 54.393    

Slack (MET) :             54.416ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_rp_U4_1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_7_7/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -54.600ns  (CLK_6M rise@0.000ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        1.080ns  (logic 0.341ns (31.576%)  route 0.739ns (68.424%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    1.529ns = ( 56.129 - 54.600 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.589    56.129    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X62Y86         FDRE                                         r  u_Core/sync_bus_rp_U4_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141    56.270 r  u_Core/sync_bus_rp_U4_1_reg/Q
                         net (fo=3, routed)           0.106    56.376    u_Core/u_rams/sync_bus_rp_U4_1
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.045    56.421 f  u_Core/u_rams/u_rams_i_22/O
                         net (fo=1, routed)           0.152    56.573    u_Core/u_rams/u_rams_i_22_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.048    56.621 r  u_Core/u_rams/u_rams_i_13/O
                         net (fo=16, routed)          0.306    56.927    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X61Y85         LUT5 (Prop_lut5_I4_O)        0.107    57.034 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0_i_1/O
                         net (fo=32, routed)          0.174    57.209    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_7_7/WE
    SLICE_X64Y84         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_7_7/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.857     2.591    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_7_7/WCLK
    SLICE_X64Y84         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_7_7/RAMS64E_A/CLK
                         clock pessimism              0.000     2.591    
                         clock uncertainty            0.155     2.746    
    SLICE_X64Y84         RAMS64E (Hold_rams64e_CLK_WE)
                                                      0.047     2.793    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_7_7/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -2.793    
                         arrival time                          57.209    
  -------------------------------------------------------------------
                         slack                                 54.416    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_Z80
  To Clock:  CLK_6M

Setup :            0  Failing Endpoints,  Worst Slack       97.623ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.623ns  (required time - arrival time)
  Source:                 i_cpu_a_core[0]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/u_video/vout_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M rise@163.800ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        7.891ns  (logic 2.766ns (35.056%)  route 5.125ns (64.944%))
  Logic Levels:           9  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -1.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 167.825 - 163.800 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    C5                                                0.000    62.490 r  i_cpu_a_core[0] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[0]
    C5                   IBUF (Prop_ibuf_I_O)         1.420    63.910 r  i_cpu_a_core_IBUF[0]_inst/O
                         net (fo=1483, routed)        1.487    65.397    u_Core/u_video/i_cpu_a_core_IBUF[0]
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.105    65.502 r  u_Core/u_video/u_rams_i_21_replica/O
                         net (fo=24, routed)          0.968    66.470    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_3_3/A0
    SLICE_X56Y71         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.175    66.645 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    66.645    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_3_3/OA
    SLICE_X56Y71         MUXF7 (Prop_muxf7_I1_O)      0.178    66.823 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_3_3/F7.A/O
                         net (fo=1, routed)           0.000    66.823    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_3_3/O1
    SLICE_X56Y71         MUXF8 (Prop_muxf8_I1_O)      0.074    66.897 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_3_3/F8/O
                         net (fo=1, routed)           0.976    67.873    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_3_3_n_0
    SLICE_X58Y83         LUT6 (Prop_lut6_I3_O)        0.259    68.132 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    68.132    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0_i_4_n_0
    SLICE_X58Y83         MUXF7 (Prop_muxf7_I1_O)      0.206    68.338 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    68.338    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X58Y83         MUXF8 (Prop_muxf8_I0_O)      0.085    68.423 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.334    68.757    u_Core/u_rams/ram_data[3]
    SLICE_X61Y84         LUT6 (Prop_lut6_I2_O)        0.264    69.021 r  u_Core/u_rams/sprite_xy_ram[3].inst_i_1/O
                         net (fo=6, routed)           1.360    70.381    u_Core/u_video/D[3]
    SLICE_X60Y74         FDRE                                         r  u_Core/u_video/vout_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.301   167.825    u_Core/u_video/out
    SLICE_X60Y74         FDRE                                         r  u_Core/u_video/vout_db_reg[3]/C
                         clock pessimism              0.361   168.186    
                         clock uncertainty           -0.155   168.031    
    SLICE_X60Y74         FDRE (Setup_fdre_C_D)       -0.027   168.004    u_Core/u_video/vout_db_reg[3]
  -------------------------------------------------------------------
                         required time                        168.004    
                         arrival time                         -70.381    
  -------------------------------------------------------------------
                         slack                                 97.623    

Slack (MET) :             97.644ns  (required time - arrival time)
  Source:                 i_cpu_a_core[0]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/u_video/vout_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M rise@163.800ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 2.794ns (35.429%)  route 5.092ns (64.571%))
  Logic Levels:           9  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -1.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 167.825 - 163.800 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    C5                                                0.000    62.490 r  i_cpu_a_core[0] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[0]
    C5                   IBUF (Prop_ibuf_I_O)         1.420    63.910 r  i_cpu_a_core_IBUF[0]_inst/O
                         net (fo=1483, routed)        1.148    65.058    u_Core/u_video/i_cpu_a_core_IBUF[0]
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.105    65.163 r  u_Core/u_video/u_rams_i_21_replica_4/O
                         net (fo=60, routed)          1.146    66.309    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/A0
    SLICE_X60Y77         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.207    66.517 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/RAMS64E_B/O
                         net (fo=1, routed)           0.000    66.517    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/OB
    SLICE_X60Y77         MUXF7 (Prop_muxf7_I0_O)      0.173    66.690 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/F7.A/O
                         net (fo=1, routed)           0.000    66.690    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/O1
    SLICE_X60Y77         MUXF8 (Prop_muxf8_I1_O)      0.074    66.764 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/F8/O
                         net (fo=1, routed)           0.945    67.709    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.259    67.968 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    67.968    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_4_n_0
    SLICE_X61Y86         MUXF7 (Prop_muxf7_I1_O)      0.206    68.174 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    68.174    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_1_n_0
    SLICE_X61Y86         MUXF8 (Prop_muxf8_I0_O)      0.085    68.259 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0/O
                         net (fo=1, routed)           0.352    68.611    u_Core/u_rams/ram_data[4]
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.264    68.875 r  u_Core/u_rams/sprite_xy_ram[4].inst_i_1/O
                         net (fo=5, routed)           1.500    70.375    u_Core/u_video/D[4]
    SLICE_X60Y74         FDRE                                         r  u_Core/u_video/vout_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.301   167.825    u_Core/u_video/out
    SLICE_X60Y74         FDRE                                         r  u_Core/u_video/vout_db_reg[4]/C
                         clock pessimism              0.361   168.186    
                         clock uncertainty           -0.155   168.031    
    SLICE_X60Y74         FDRE (Setup_fdre_C_D)       -0.012   168.019    u_Core/u_video/vout_db_reg[4]
  -------------------------------------------------------------------
                         required time                        168.019    
                         arrival time                         -70.375    
  -------------------------------------------------------------------
                         slack                                 97.644    

Slack (MET) :             97.664ns  (required time - arrival time)
  Source:                 i_cpu_a_core[0]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/u_video/vout_db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M rise@163.800ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        7.862ns  (logic 2.697ns (34.305%)  route 5.165ns (65.691%))
  Logic Levels:           9  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -1.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 167.825 - 163.800 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    C5                                                0.000    62.490 r  i_cpu_a_core[0] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[0]
    C5                   IBUF (Prop_ibuf_I_O)         1.420    63.910 r  i_cpu_a_core_IBUF[0]_inst/O
                         net (fo=1483, routed)        1.077    64.987    u_Core/u_video/i_cpu_a_core_IBUF[0]
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.105    65.092 r  u_Core/u_video/u_rams_i_21_replica_10/O
                         net (fo=40, routed)          1.299    66.392    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_1_1/A0
    SLICE_X50Y84         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.136    66.527 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000    66.527    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_1_1/OA
    SLICE_X50Y84         MUXF7 (Prop_muxf7_I1_O)      0.178    66.705 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_1_1/F7.A/O
                         net (fo=1, routed)           0.000    66.705    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_1_1/O1
    SLICE_X50Y84         MUXF8 (Prop_muxf8_I1_O)      0.074    66.779 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_1_1/F8/O
                         net (fo=1, routed)           1.118    67.897    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_1_1_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I3_O)        0.259    68.156 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    68.156    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_6_n_0
    SLICE_X59Y84         MUXF7 (Prop_muxf7_I1_O)      0.182    68.338 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    68.338    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_2_n_0
    SLICE_X59Y84         MUXF8 (Prop_muxf8_I1_O)      0.079    68.417 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0/O
                         net (fo=1, routed)           0.233    68.650    u_Core/u_rams/ram_data[1]
    SLICE_X58Y85         LUT6 (Prop_lut6_I2_O)        0.264    68.914 r  u_Core/u_rams/sprite_xy_ram[1].inst_i_1/O
                         net (fo=6, routed)           1.438    70.352    u_Core/u_video/D[1]
    SLICE_X60Y74         FDRE                                         r  u_Core/u_video/vout_db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.301   167.825    u_Core/u_video/out
    SLICE_X60Y74         FDRE                                         r  u_Core/u_video/vout_db_reg[1]/C
                         clock pessimism              0.361   168.186    
                         clock uncertainty           -0.155   168.031    
    SLICE_X60Y74         FDRE (Setup_fdre_C_D)       -0.015   168.016    u_Core/u_video/vout_db_reg[1]
  -------------------------------------------------------------------
                         required time                        168.016    
                         arrival time                         -70.352    
  -------------------------------------------------------------------
                         slack                                 97.664    

Slack (MET) :             97.826ns  (required time - arrival time)
  Source:                 i_cpu_a_core[0]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/u_video/db_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M rise@163.800ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        7.658ns  (logic 2.766ns (36.127%)  route 4.891ns (63.873%))
  Logic Levels:           9  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -1.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 167.826 - 163.800 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    C5                                                0.000    62.490 r  i_cpu_a_core[0] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[0]
    C5                   IBUF (Prop_ibuf_I_O)         1.420    63.910 r  i_cpu_a_core_IBUF[0]_inst/O
                         net (fo=1483, routed)        1.487    65.397    u_Core/u_video/i_cpu_a_core_IBUF[0]
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.105    65.502 r  u_Core/u_video/u_rams_i_21_replica/O
                         net (fo=24, routed)          0.968    66.470    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_3_3/A0
    SLICE_X56Y71         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.175    66.645 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    66.645    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_3_3/OA
    SLICE_X56Y71         MUXF7 (Prop_muxf7_I1_O)      0.178    66.823 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_3_3/F7.A/O
                         net (fo=1, routed)           0.000    66.823    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_3_3/O1
    SLICE_X56Y71         MUXF8 (Prop_muxf8_I1_O)      0.074    66.897 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_3_3/F8/O
                         net (fo=1, routed)           0.976    67.873    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_3_3_n_0
    SLICE_X58Y83         LUT6 (Prop_lut6_I3_O)        0.259    68.132 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    68.132    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0_i_4_n_0
    SLICE_X58Y83         MUXF7 (Prop_muxf7_I1_O)      0.206    68.338 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    68.338    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X58Y83         MUXF8 (Prop_muxf8_I0_O)      0.085    68.423 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.334    68.757    u_Core/u_rams/ram_data[3]
    SLICE_X61Y84         LUT6 (Prop_lut6_I2_O)        0.264    69.021 r  u_Core/u_rams/sprite_xy_ram[3].inst_i_1/O
                         net (fo=6, routed)           1.126    70.147    u_Core/u_video/D[3]
    SLICE_X61Y73         FDRE                                         r  u_Core/u_video/db_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.302   167.826    u_Core/u_video/out
    SLICE_X61Y73         FDRE                                         r  u_Core/u_video/db_reg_reg[3]/C
                         clock pessimism              0.361   168.187    
                         clock uncertainty           -0.155   168.032    
    SLICE_X61Y73         FDRE (Setup_fdre_C_D)       -0.059   167.973    u_Core/u_video/db_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        167.973    
                         arrival time                         -70.147    
  -------------------------------------------------------------------
                         slack                                 97.826    

Slack (MET) :             97.894ns  (required time - arrival time)
  Source:                 i_cpu_a_core[1]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/u_video/vout_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M rise@163.800ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        7.601ns  (logic 2.873ns (37.796%)  route 4.728ns (62.204%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -1.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 167.825 - 163.800 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    B4                                                0.000    62.490 r  i_cpu_a_core[1] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[1]
    B4                   IBUF (Prop_ibuf_I_O)         1.439    63.929 r  i_cpu_a_core_IBUF[1]_inst/O
                         net (fo=1478, routed)        1.055    64.984    u_Core/u_video/i_cpu_a_core_IBUF[1]
    SLICE_X57Y89         LUT3 (Prop_lut3_I2_O)        0.105    65.089 r  u_Core/u_video/u_rams_i_11_replica_2/O
                         net (fo=164, routed)         1.201    66.290    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0/A1
    SLICE_X52Y96         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.263    66.553 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    66.553    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0/OA
    SLICE_X52Y96         MUXF7 (Prop_muxf7_I1_O)      0.178    66.731 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0/F7.A/O
                         net (fo=1, routed)           0.000    66.731    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0/O1
    SLICE_X52Y96         MUXF8 (Prop_muxf8_I1_O)      0.074    66.805 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0/F8/O
                         net (fo=1, routed)           1.132    67.937    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I5_O)        0.259    68.196 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    68.196    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_4_n_0
    SLICE_X62Y86         MUXF7 (Prop_muxf7_I1_O)      0.206    68.402 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    68.402    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_1_n_0
    SLICE_X62Y86         MUXF8 (Prop_muxf8_I0_O)      0.085    68.487 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.262    68.749    u_Core/u_rams/ram_data[0]
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.264    69.013 r  u_Core/u_rams/sprite_xy_ram[0].inst_i_1/O
                         net (fo=6, routed)           1.078    70.090    u_Core/u_video/D[0]
    SLICE_X58Y74         FDRE                                         r  u_Core/u_video/vout_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.301   167.825    u_Core/u_video/out
    SLICE_X58Y74         FDRE                                         r  u_Core/u_video/vout_db_reg[0]/C
                         clock pessimism              0.361   168.186    
                         clock uncertainty           -0.155   168.031    
    SLICE_X58Y74         FDRE (Setup_fdre_C_D)       -0.047   167.984    u_Core/u_video/vout_db_reg[0]
  -------------------------------------------------------------------
                         required time                        167.984    
                         arrival time                         -70.090    
  -------------------------------------------------------------------
                         slack                                 97.894    

Slack (MET) :             97.900ns  (required time - arrival time)
  Source:                 i_cpu_a_core[0]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/u_video/db_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M rise@163.800ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        7.595ns  (logic 2.794ns (36.785%)  route 4.801ns (63.215%))
  Logic Levels:           9  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -1.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 167.825 - 163.800 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    C5                                                0.000    62.490 r  i_cpu_a_core[0] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[0]
    C5                   IBUF (Prop_ibuf_I_O)         1.420    63.910 r  i_cpu_a_core_IBUF[0]_inst/O
                         net (fo=1483, routed)        1.148    65.058    u_Core/u_video/i_cpu_a_core_IBUF[0]
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.105    65.163 r  u_Core/u_video/u_rams_i_21_replica_4/O
                         net (fo=60, routed)          1.146    66.309    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/A0
    SLICE_X60Y77         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.207    66.517 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/RAMS64E_B/O
                         net (fo=1, routed)           0.000    66.517    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/OB
    SLICE_X60Y77         MUXF7 (Prop_muxf7_I0_O)      0.173    66.690 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/F7.A/O
                         net (fo=1, routed)           0.000    66.690    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/O1
    SLICE_X60Y77         MUXF8 (Prop_muxf8_I1_O)      0.074    66.764 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/F8/O
                         net (fo=1, routed)           0.945    67.709    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.259    67.968 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    67.968    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_4_n_0
    SLICE_X61Y86         MUXF7 (Prop_muxf7_I1_O)      0.206    68.174 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    68.174    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_1_n_0
    SLICE_X61Y86         MUXF8 (Prop_muxf8_I0_O)      0.085    68.259 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0/O
                         net (fo=1, routed)           0.352    68.611    u_Core/u_rams/ram_data[4]
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.264    68.875 r  u_Core/u_rams/sprite_xy_ram[4].inst_i_1/O
                         net (fo=5, routed)           1.209    70.084    u_Core/u_video/D[4]
    SLICE_X61Y74         FDRE                                         r  u_Core/u_video/db_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.301   167.825    u_Core/u_video/out
    SLICE_X61Y74         FDRE                                         r  u_Core/u_video/db_reg_reg[4]/C
                         clock pessimism              0.361   168.186    
                         clock uncertainty           -0.155   168.031    
    SLICE_X61Y74         FDRE (Setup_fdre_C_D)       -0.047   167.984    u_Core/u_video/db_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        167.984    
                         arrival time                         -70.084    
  -------------------------------------------------------------------
                         slack                                 97.900    

Slack (MET) :             97.976ns  (required time - arrival time)
  Source:                 i_cpu_a_core[0]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/u_video/db_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M rise@163.800ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 2.697ns (35.774%)  route 4.842ns (64.222%))
  Logic Levels:           9  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -1.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 167.826 - 163.800 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    C5                                                0.000    62.490 r  i_cpu_a_core[0] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[0]
    C5                   IBUF (Prop_ibuf_I_O)         1.420    63.910 r  i_cpu_a_core_IBUF[0]_inst/O
                         net (fo=1483, routed)        1.077    64.987    u_Core/u_video/i_cpu_a_core_IBUF[0]
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.105    65.092 r  u_Core/u_video/u_rams_i_21_replica_10/O
                         net (fo=40, routed)          1.299    66.392    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_1_1/A0
    SLICE_X50Y84         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.136    66.527 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000    66.527    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_1_1/OA
    SLICE_X50Y84         MUXF7 (Prop_muxf7_I1_O)      0.178    66.705 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_1_1/F7.A/O
                         net (fo=1, routed)           0.000    66.705    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_1_1/O1
    SLICE_X50Y84         MUXF8 (Prop_muxf8_I1_O)      0.074    66.779 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_1_1/F8/O
                         net (fo=1, routed)           1.118    67.897    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_1_1_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I3_O)        0.259    68.156 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    68.156    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_6_n_0
    SLICE_X59Y84         MUXF7 (Prop_muxf7_I1_O)      0.182    68.338 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    68.338    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_2_n_0
    SLICE_X59Y84         MUXF8 (Prop_muxf8_I1_O)      0.079    68.417 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0/O
                         net (fo=1, routed)           0.233    68.650    u_Core/u_rams/ram_data[1]
    SLICE_X58Y85         LUT6 (Prop_lut6_I2_O)        0.264    68.914 r  u_Core/u_rams/sprite_xy_ram[1].inst_i_1/O
                         net (fo=6, routed)           1.115    70.029    u_Core/u_video/D[1]
    SLICE_X62Y75         FDRE                                         r  u_Core/u_video/db_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.302   167.826    u_Core/u_video/out
    SLICE_X62Y75         FDRE                                         r  u_Core/u_video/db_reg_reg[1]/C
                         clock pessimism              0.361   168.187    
                         clock uncertainty           -0.155   168.032    
    SLICE_X62Y75         FDRE (Setup_fdre_C_D)       -0.027   168.005    u_Core/u_video/db_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        168.005    
                         arrival time                         -70.029    
  -------------------------------------------------------------------
                         slack                                 97.976    

Slack (MET) :             98.006ns  (required time - arrival time)
  Source:                 i_cpu_a_core[0]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/u_video/char_match_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M rise@163.800ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        7.567ns  (logic 2.886ns (38.143%)  route 4.681ns (61.857%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=1 RAMD32=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -1.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 167.827 - 163.800 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    C5                                                0.000    62.490 r  i_cpu_a_core[0] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[0]
    C5                   IBUF (Prop_ibuf_I_O)         1.420    63.910 r  i_cpu_a_core_IBUF[0]_inst/O
                         net (fo=1483, routed)        0.658    64.568    u_Core/u_video/i_cpu_a_core_IBUF[0]
    SLICE_X65Y97         LUT6 (Prop_lut6_I0_O)        0.105    64.674 r  u_Core/u_video/u_rams_i_21/O
                         net (fo=191, routed)         2.484    67.157    u_Core/u_video/sprite_xy_ram[1].inst/DPRA0
    SLICE_X56Y70         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.119    67.276 r  u_Core/u_video/sprite_xy_ram[1].inst/DP/O
                         net (fo=2, routed)           0.995    68.271    u_Core/u_video/sprite_xy_ram[1].inst_n_0
    SLICE_X62Y75         LUT3 (Prop_lut3_I1_O)        0.268    68.539 r  u_Core/u_video/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    68.539    u_Core/u_video/plusOp_carry_i_4_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    68.996 r  u_Core/u_video/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    68.996    u_Core/u_video/plusOp_carry_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    69.256 r  u_Core/u_video/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.544    69.800    u_Core/u_video/plusOp__0[8]
    SLICE_X63Y76         LUT4 (Prop_lut4_I3_O)        0.257    70.057 r  u_Core/u_video/char_match_reg_i_2/O
                         net (fo=1, routed)           0.000    70.057    u_Core/u_video/eqOp0_in
    SLICE_X63Y76         FDRE                                         r  u_Core/u_video/char_match_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.303   167.827    u_Core/u_video/out
    SLICE_X63Y76         FDRE                                         r  u_Core/u_video/char_match_reg_reg/C
                         clock pessimism              0.361   168.188    
                         clock uncertainty           -0.155   168.033    
    SLICE_X63Y76         FDRE (Setup_fdre_C_D)        0.030   168.063    u_Core/u_video/char_match_reg_reg
  -------------------------------------------------------------------
                         required time                        168.063    
                         arrival time                         -70.057    
  -------------------------------------------------------------------
                         slack                                 98.006    

Slack (MET) :             98.180ns  (required time - arrival time)
  Source:                 i_cpu_a_core[1]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/u_video/vout_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M rise@163.800ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        7.302ns  (logic 2.797ns (38.301%)  route 4.505ns (61.699%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -1.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 167.825 - 163.800 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    B4                                                0.000    62.490 r  i_cpu_a_core[1] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[1]
    B4                   IBUF (Prop_ibuf_I_O)         1.439    63.929 r  i_cpu_a_core_IBUF[1]_inst/O
                         net (fo=1478, routed)        1.129    65.058    u_Core/u_video/i_cpu_a_core_IBUF[1]
    SLICE_X63Y97         LUT3 (Prop_lut3_I2_O)        0.105    65.163 r  u_Core/u_video/u_rams_i_11_replica/O
                         net (fo=32, routed)          1.137    66.300    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_2_2/A1
    SLICE_X56Y102        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.187    66.487 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000    66.487    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_2_2/OA
    SLICE_X56Y102        MUXF7 (Prop_muxf7_I1_O)      0.178    66.665 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_2_2/F7.A/O
                         net (fo=1, routed)           0.000    66.665    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_2_2/O1
    SLICE_X56Y102        MUXF8 (Prop_muxf8_I1_O)      0.074    66.739 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_2_2/F8/O
                         net (fo=1, routed)           1.109    67.848    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_2_2_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I1_O)        0.259    68.107 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    68.107    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0_i_4_n_0
    SLICE_X58Y84         MUXF7 (Prop_muxf7_I1_O)      0.206    68.313 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    68.313    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X58Y84         MUXF8 (Prop_muxf8_I0_O)      0.085    68.398 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=1, routed)           0.231    68.629    u_Core/u_rams/ram_data[2]
    SLICE_X61Y84         LUT6 (Prop_lut6_I2_O)        0.264    68.893 r  u_Core/u_rams/sprite_xy_ram[2].inst_i_1/O
                         net (fo=6, routed)           0.899    69.792    u_Core/u_video/D[2]
    SLICE_X58Y74         FDRE                                         r  u_Core/u_video/vout_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.301   167.825    u_Core/u_video/out
    SLICE_X58Y74         FDRE                                         r  u_Core/u_video/vout_db_reg[2]/C
                         clock pessimism              0.361   168.186    
                         clock uncertainty           -0.155   168.031    
    SLICE_X58Y74         FDRE (Setup_fdre_C_D)       -0.059   167.972    u_Core/u_video/vout_db_reg[2]
  -------------------------------------------------------------------
                         required time                        167.972    
                         arrival time                         -69.792    
  -------------------------------------------------------------------
                         slack                                 98.180    

Slack (MET) :             98.197ns  (required time - arrival time)
  Source:                 i_cpu_a_core[1]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/u_video/db_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M rise@163.800ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 2.873ns (39.273%)  route 4.442ns (60.727%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -1.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 167.827 - 163.800 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    B4                                                0.000    62.490 r  i_cpu_a_core[1] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[1]
    B4                   IBUF (Prop_ibuf_I_O)         1.439    63.929 r  i_cpu_a_core_IBUF[1]_inst/O
                         net (fo=1478, routed)        1.055    64.984    u_Core/u_video/i_cpu_a_core_IBUF[1]
    SLICE_X57Y89         LUT3 (Prop_lut3_I2_O)        0.105    65.089 r  u_Core/u_video/u_rams_i_11_replica_2/O
                         net (fo=164, routed)         1.201    66.290    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0/A1
    SLICE_X52Y96         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.263    66.553 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    66.553    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0/OA
    SLICE_X52Y96         MUXF7 (Prop_muxf7_I1_O)      0.178    66.731 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0/F7.A/O
                         net (fo=1, routed)           0.000    66.731    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0/O1
    SLICE_X52Y96         MUXF8 (Prop_muxf8_I1_O)      0.074    66.805 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0/F8/O
                         net (fo=1, routed)           1.132    67.937    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I5_O)        0.259    68.196 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    68.196    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_4_n_0
    SLICE_X62Y86         MUXF7 (Prop_muxf7_I1_O)      0.206    68.402 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    68.402    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_1_n_0
    SLICE_X62Y86         MUXF8 (Prop_muxf8_I0_O)      0.085    68.487 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.262    68.749    u_Core/u_rams/ram_data[0]
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.264    69.013 r  u_Core/u_rams/sprite_xy_ram[0].inst_i_1/O
                         net (fo=6, routed)           0.792    69.805    u_Core/u_video/D[0]
    SLICE_X63Y76         FDRE                                         r  u_Core/u_video/db_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.303   167.827    u_Core/u_video/out
    SLICE_X63Y76         FDRE                                         r  u_Core/u_video/db_reg_reg[0]/C
                         clock pessimism              0.361   168.188    
                         clock uncertainty           -0.155   168.033    
    SLICE_X63Y76         FDRE (Setup_fdre_C_D)       -0.032   168.001    u_Core/u_video/db_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        168.001    
                         arrival time                         -69.805    
  -------------------------------------------------------------------
                         slack                                 98.197    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_6M
  To Clock:  CLK_6M_STAR

Setup :            0  Failing Endpoints,  Worst Slack       44.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.940ns  (required time - arrival time)
  Source:                 u_Core/control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/sync_bus_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR rise@54.600ns - CLK_6M rise@0.000ns)
  Data Path Delay:        8.410ns  (logic 1.886ns (22.426%)  route 6.524ns (77.574%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -1.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.375ns = ( 57.975 - 54.600 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X62Y81         FDRE                                         r  u_Core/control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.379     4.880 r  u_Core/control_reg_reg[3]/Q
                         net (fo=42, routed)          1.966     6.846    u_Core/u_rams/o_in0_l_cs_OBUF_inst_i_2[0]
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.119     6.965 r  u_Core/u_rams/u_rams_i_15/O
                         net (fo=14, routed)          2.301     9.266    u_Core/u_rams/hcnt_reg[5]
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.267     9.533 r  u_Core/u_rams/u_rams_i_6_replica_5/O
                         net (fo=36, routed)          1.019    10.552    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_3_3/A6
    SLICE_X54Y73         MUXF7 (Prop_muxf7_S_O)       0.259    10.811 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_3_3/F7.B/O
                         net (fo=1, routed)           0.000    10.811    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_3_3/O0
    SLICE_X54Y73         MUXF8 (Prop_muxf8_I0_O)      0.082    10.893 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_3_3/F8/O
                         net (fo=1, routed)           0.904    11.797    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_3_3_n_0
    SLICE_X58Y83         LUT6 (Prop_lut6_I0_O)        0.259    12.056 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    12.056    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0_i_5_n_0
    SLICE_X58Y83         MUXF7 (Prop_muxf7_I0_O)      0.178    12.234 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.234    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X58Y83         MUXF8 (Prop_muxf8_I1_O)      0.079    12.313 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.334    12.648    u_Core/u_rams/ram_data[3]
    SLICE_X61Y84         LUT6 (Prop_lut6_I2_O)        0.264    12.912 r  u_Core/u_rams/sprite_xy_ram[3].inst_i_1/O
                         net (fo=6, routed)           0.000    12.912    u_Core/sync_bus_reg[3]
    SLICE_X61Y84         FDRE                                         r  u_Core/sync_bus_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258    55.858    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304    56.162 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426    56.587    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    56.664 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.310    57.975    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X61Y84         FDRE                                         r  u_Core/sync_bus_reg_reg[3]/C
                         clock pessimism              0.000    57.975    
                         clock uncertainty           -0.155    57.820    
    SLICE_X61Y84         FDRE (Setup_fdre_C_D)        0.032    57.852    u_Core/sync_bus_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         57.852    
                         arrival time                         -12.912    
  -------------------------------------------------------------------
                         slack                                 44.940    

Slack (MET) :             45.017ns  (required time - arrival time)
  Source:                 u_Core/control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/sync_bus_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR rise@54.600ns - CLK_6M rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 1.920ns (23.037%)  route 6.414ns (76.963%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -1.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 57.976 - 54.600 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X62Y81         FDRE                                         r  u_Core/control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.379     4.880 r  u_Core/control_reg_reg[3]/Q
                         net (fo=42, routed)          1.966     6.846    u_Core/u_rams/o_in0_l_cs_OBUF_inst_i_2[0]
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.119     6.965 r  u_Core/u_rams/u_rams_i_15/O
                         net (fo=14, routed)          2.301     9.266    u_Core/u_rams/hcnt_reg[5]
    SLICE_X65Y62         LUT6 (Prop_lut6_I0_O)        0.267     9.533 r  u_Core/u_rams/u_rams_i_6_replica_5/O
                         net (fo=36, routed)          0.882    10.415    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_1_1/A6
    SLICE_X56Y74         MUXF7 (Prop_muxf7_S_O)       0.259    10.674 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_1_1/F7.B/O
                         net (fo=1, routed)           0.000    10.674    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_1_1/O0
    SLICE_X56Y74         MUXF8 (Prop_muxf8_I0_O)      0.082    10.756 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_1_1/F8/O
                         net (fo=1, routed)           1.033    11.789    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_1_1_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I1_O)        0.259    12.048 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    12.048    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_4_n_0
    SLICE_X59Y84         MUXF7 (Prop_muxf7_I1_O)      0.206    12.254 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    12.254    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X59Y84         MUXF8 (Prop_muxf8_I0_O)      0.085    12.339 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0/O
                         net (fo=1, routed)           0.233    12.572    u_Core/u_rams/ram_data[1]
    SLICE_X58Y85         LUT6 (Prop_lut6_I2_O)        0.264    12.836 r  u_Core/u_rams/sprite_xy_ram[1].inst_i_1/O
                         net (fo=6, routed)           0.000    12.836    u_Core/sync_bus_reg[1]
    SLICE_X58Y85         FDRE                                         r  u_Core/sync_bus_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258    55.858    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304    56.162 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426    56.587    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    56.664 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.311    57.976    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X58Y85         FDRE                                         r  u_Core/sync_bus_reg_reg[1]/C
                         clock pessimism              0.000    57.976    
                         clock uncertainty           -0.155    57.821    
    SLICE_X58Y85         FDRE (Setup_fdre_C_D)        0.032    57.853    u_Core/sync_bus_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         57.853    
                         arrival time                         -12.836    
  -------------------------------------------------------------------
                         slack                                 45.017    

Slack (MET) :             45.478ns  (required time - arrival time)
  Source:                 u_Core/control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/sync_bus_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR rise@54.600ns - CLK_6M rise@0.000ns)
  Data Path Delay:        7.875ns  (logic 1.897ns (24.096%)  route 5.977ns (75.904%))
  Logic Levels:           9  (LUT6=4 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -1.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.378ns = ( 57.978 - 54.600 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X62Y81         FDRE                                         r  u_Core/control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.379     4.880 r  u_Core/control_reg_reg[3]/Q
                         net (fo=42, routed)          2.024     6.904    u_Core/u_video/vout_yflip_reg_0[0]
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.105     7.009 f  u_Core/u_video/u_rams_i_23/O
                         net (fo=14, routed)          1.833     8.843    u_Core/u_video/u_rams_i_23_n_0
    SLICE_X55Y103        LUT6 (Prop_lut6_I5_O)        0.105     8.948 r  u_Core/u_video/u_rams_i_21_replica_6/O
                         net (fo=12, routed)          0.840     9.788    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/A0
    SLICE_X56Y105        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.249    10.037 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    10.037    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/OA
    SLICE_X56Y105        MUXF7 (Prop_muxf7_I1_O)      0.178    10.215 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/F7.A/O
                         net (fo=1, routed)           0.000    10.215    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/O1
    SLICE_X56Y105        MUXF8 (Prop_muxf8_I1_O)      0.074    10.289 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/F8/O
                         net (fo=1, routed)           1.018    11.307    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I3_O)        0.259    11.566 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    11.566    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_3_n_0
    SLICE_X62Y86         MUXF7 (Prop_muxf7_I0_O)      0.199    11.765 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    11.765    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_1_n_0
    SLICE_X62Y86         MUXF8 (Prop_muxf8_I0_O)      0.085    11.850 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.262    12.112    u_Core/u_rams/ram_data[0]
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.264    12.376 r  u_Core/u_rams/sprite_xy_ram[0].inst_i_1/O
                         net (fo=6, routed)           0.000    12.376    u_Core/sync_bus_reg[0]
    SLICE_X63Y86         FDRE                                         r  u_Core/sync_bus_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258    55.858    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304    56.162 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426    56.587    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    56.664 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.313    57.978    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X63Y86         FDRE                                         r  u_Core/sync_bus_reg_reg[0]/C
                         clock pessimism              0.000    57.978    
                         clock uncertainty           -0.155    57.823    
    SLICE_X63Y86         FDRE (Setup_fdre_C_D)        0.032    57.855    u_Core/sync_bus_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         57.855    
                         arrival time                         -12.376    
  -------------------------------------------------------------------
                         slack                                 45.478    

Slack (MET) :             45.638ns  (required time - arrival time)
  Source:                 u_Core/control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/sync_bus_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR rise@54.600ns - CLK_6M rise@0.000ns)
  Data Path Delay:        7.712ns  (logic 1.757ns (22.783%)  route 5.955ns (77.217%))
  Logic Levels:           9  (LUT6=4 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -1.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.375ns = ( 57.975 - 54.600 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X62Y81         FDRE                                         r  u_Core/control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.379     4.880 r  u_Core/control_reg_reg[3]/Q
                         net (fo=42, routed)          2.024     6.904    u_Core/u_video/vout_yflip_reg_0[0]
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.105     7.009 f  u_Core/u_video/u_rams_i_23/O
                         net (fo=14, routed)          1.171     8.180    u_Core/u_video/u_rams_i_23_n_0
    SLICE_X65Y97         LUT6 (Prop_lut6_I5_O)        0.105     8.285 r  u_Core/u_video/u_rams_i_21_replica_12/O
                         net (fo=40, routed)          1.540     9.825    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_5_5/A0
    SLICE_X56Y81         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105     9.930 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.930    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_5_5/OD
    SLICE_X56Y81         MUXF7 (Prop_muxf7_I0_O)      0.201    10.131 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_5_5/F7.B/O
                         net (fo=1, routed)           0.000    10.131    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_5_5/O0
    SLICE_X56Y81         MUXF8 (Prop_muxf8_I0_O)      0.082    10.213 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_5_5/F8/O
                         net (fo=1, routed)           0.972    11.186    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2560_2815_5_5_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I1_O)        0.259    11.445 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    11.445    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_5_n_0
    SLICE_X61Y82         MUXF7 (Prop_muxf7_I0_O)      0.178    11.623 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.623    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_2_n_0
    SLICE_X61Y82         MUXF8 (Prop_muxf8_I1_O)      0.079    11.702 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           0.248    11.949    u_Core/u_rams/ram_data[5]
    SLICE_X62Y82         LUT6 (Prop_lut6_I2_O)        0.264    12.213 r  u_Core/u_rams/sprite_xy_ram[5].inst_i_1/O
                         net (fo=4, routed)           0.000    12.213    u_Core/sync_bus_reg[5]
    SLICE_X62Y82         FDRE                                         r  u_Core/sync_bus_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258    55.858    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304    56.162 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426    56.587    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    56.664 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.310    57.975    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X62Y82         FDRE                                         r  u_Core/sync_bus_reg_reg[5]/C
                         clock pessimism              0.000    57.975    
                         clock uncertainty           -0.155    57.820    
    SLICE_X62Y82         FDRE (Setup_fdre_C_D)        0.032    57.852    u_Core/sync_bus_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         57.852    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                 45.638    

Slack (MET) :             45.684ns  (required time - arrival time)
  Source:                 u_Core/hcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/sync_bus_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR rise@54.600ns - CLK_6M rise@0.000ns)
  Data Path Delay:        7.671ns  (logic 1.906ns (24.844%)  route 5.766ns (75.156%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -1.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 57.976 - 54.600 ) 
    Source Clock Delay      (SCD):    4.497ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.412     4.497    u_Core/out
    SLICE_X61Y79         FDRE                                         r  u_Core/hcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.379     4.876 r  u_Core/hcnt_reg[6]/Q
                         net (fo=15, routed)          2.223     7.100    u_Core/u_video/vout_obj_on_reg_0[6]
    SLICE_X65Y91         LUT6 (Prop_lut6_I1_O)        0.105     7.205 r  u_Core/u_video/u_rams_i_18/O
                         net (fo=1, routed)           0.653     7.858    u_Core/u_video/u_rams_i_18_n_0
    SLICE_X65Y92         LUT3 (Prop_lut3_I0_O)        0.105     7.963 r  u_Core/u_video/u_rams_i_9/O
                         net (fo=544, routed)         1.489     9.451    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_7_7/A3
    SLICE_X64Y81         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.251     9.702 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.702    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_7_7/OA
    SLICE_X64Y81         MUXF7 (Prop_muxf7_I1_O)      0.178     9.880 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_7_7/F7.A/O
                         net (fo=1, routed)           0.000     9.880    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_7_7/O1
    SLICE_X64Y81         MUXF8 (Prop_muxf8_I1_O)      0.074     9.954 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_7_7/F8/O
                         net (fo=1, routed)           1.050    11.004    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_7_7_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I5_O)        0.259    11.263 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    11.263    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_4_n_0
    SLICE_X58Y86         MUXF7 (Prop_muxf7_I1_O)      0.206    11.469 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    11.469    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_1_n_0
    SLICE_X58Y86         MUXF8 (Prop_muxf8_I0_O)      0.085    11.554 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=1, routed)           0.351    11.905    u_Core/u_rams/ram_data[7]
    SLICE_X59Y85         LUT6 (Prop_lut6_I2_O)        0.264    12.169 r  u_Core/u_rams/sprite_xy_ram[7].inst_i_1/O
                         net (fo=4, routed)           0.000    12.169    u_Core/sync_bus_reg[7]
    SLICE_X59Y85         FDRE                                         r  u_Core/sync_bus_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258    55.858    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304    56.162 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426    56.587    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    56.664 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.311    57.976    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X59Y85         FDRE                                         r  u_Core/sync_bus_reg_reg[7]/C
                         clock pessimism              0.000    57.976    
                         clock uncertainty           -0.155    57.821    
    SLICE_X59Y85         FDRE (Setup_fdre_C_D)        0.032    57.853    u_Core/sync_bus_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         57.853    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                 45.684    

Slack (MET) :             45.700ns  (required time - arrival time)
  Source:                 u_Core/control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/sync_bus_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR rise@54.600ns - CLK_6M rise@0.000ns)
  Data Path Delay:        7.650ns  (logic 1.831ns (23.932%)  route 5.819ns (76.068%))
  Logic Levels:           9  (LUT6=4 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -1.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.375ns = ( 57.975 - 54.600 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X62Y81         FDRE                                         r  u_Core/control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.379     4.880 r  u_Core/control_reg_reg[3]/Q
                         net (fo=42, routed)          2.024     6.904    u_Core/u_video/vout_yflip_reg_0[0]
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.105     7.009 f  u_Core/u_video/u_rams_i_23/O
                         net (fo=14, routed)          1.833     8.843    u_Core/u_video/u_rams_i_23_n_0
    SLICE_X55Y103        LUT6 (Prop_lut6_I5_O)        0.105     8.948 r  u_Core/u_video/u_rams_i_21_replica_6/O
                         net (fo=12, routed)          0.847     9.795    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/A0
    SLICE_X56Y104        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.206    10.001 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000    10.001    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/OA
    SLICE_X56Y104        MUXF7 (Prop_muxf7_I1_O)      0.178    10.179 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/F7.A/O
                         net (fo=1, routed)           0.000    10.179    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/O1
    SLICE_X56Y104        MUXF8 (Prop_muxf8_I1_O)      0.074    10.253 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2/F8/O
                         net (fo=1, routed)           0.884    11.137    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_2_2_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I3_O)        0.259    11.396 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    11.396    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0_i_6_n_0
    SLICE_X58Y84         MUXF7 (Prop_muxf7_I1_O)      0.182    11.578 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.578    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X58Y84         MUXF8 (Prop_muxf8_I1_O)      0.079    11.657 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=1, routed)           0.231    11.888    u_Core/u_rams/ram_data[2]
    SLICE_X61Y84         LUT6 (Prop_lut6_I2_O)        0.264    12.152 r  u_Core/u_rams/sprite_xy_ram[2].inst_i_1/O
                         net (fo=6, routed)           0.000    12.152    u_Core/sync_bus_reg[2]
    SLICE_X61Y84         FDRE                                         r  u_Core/sync_bus_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258    55.858    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304    56.162 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426    56.587    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    56.664 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.310    57.975    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X61Y84         FDRE                                         r  u_Core/sync_bus_reg_reg[2]/C
                         clock pessimism              0.000    57.975    
                         clock uncertainty           -0.155    57.820    
    SLICE_X61Y84         FDRE (Setup_fdre_C_D)        0.032    57.852    u_Core/sync_bus_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         57.852    
                         arrival time                         -12.152    
  -------------------------------------------------------------------
                         slack                                 45.700    

Slack (MET) :             45.713ns  (required time - arrival time)
  Source:                 u_Core/control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/sync_bus_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR rise@54.600ns - CLK_6M rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 1.924ns (25.185%)  route 5.714ns (74.816%))
  Logic Levels:           9  (LUT6=4 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -1.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 57.976 - 54.600 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X62Y81         FDRE                                         r  u_Core/control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.379     4.880 r  u_Core/control_reg_reg[3]/Q
                         net (fo=42, routed)          2.024     6.904    u_Core/u_video/vout_yflip_reg_0[0]
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.105     7.009 f  u_Core/u_video/u_rams_i_23/O
                         net (fo=14, routed)          1.175     8.184    u_Core/u_video/u_rams_i_23_n_0
    SLICE_X65Y97         LUT6 (Prop_lut6_I5_O)        0.105     8.289 r  u_Core/u_video/u_rams_i_21/O
                         net (fo=191, routed)         1.153     9.442    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_6_6/A0
    SLICE_X54Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.269     9.711 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_6_6/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.711    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_6_6/OA
    SLICE_X54Y97         MUXF7 (Prop_muxf7_I1_O)      0.178     9.889 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_6_6/F7.A/O
                         net (fo=1, routed)           0.000     9.889    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_6_6/O1
    SLICE_X54Y97         MUXF8 (Prop_muxf8_I1_O)      0.074     9.963 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_6_6/F8/O
                         net (fo=1, routed)           0.962    10.925    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1792_2047_6_6_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I0_O)        0.259    11.184 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    11.184    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X57Y85         MUXF7 (Prop_muxf7_I1_O)      0.206    11.390 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    11.390    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X57Y85         MUXF8 (Prop_muxf8_I0_O)      0.085    11.475 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0/O
                         net (fo=1, routed)           0.400    11.875    u_Core/u_rams/ram_data[6]
    SLICE_X59Y85         LUT6 (Prop_lut6_I2_O)        0.264    12.139 r  u_Core/u_rams/sprite_xy_ram[6].inst_i_1/O
                         net (fo=4, routed)           0.000    12.139    u_Core/sync_bus_reg[6]
    SLICE_X59Y85         FDRE                                         r  u_Core/sync_bus_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258    55.858    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304    56.162 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426    56.587    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    56.664 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.311    57.976    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X59Y85         FDRE                                         r  u_Core/sync_bus_reg_reg[6]/C
                         clock pessimism              0.000    57.976    
                         clock uncertainty           -0.155    57.821    
    SLICE_X59Y85         FDRE (Setup_fdre_C_D)        0.032    57.853    u_Core/sync_bus_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         57.853    
                         arrival time                         -12.139    
  -------------------------------------------------------------------
                         slack                                 45.713    

Slack (MET) :             45.888ns  (required time - arrival time)
  Source:                 u_Core/hcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/sync_bus_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR rise@54.600ns - CLK_6M rise@0.000ns)
  Data Path Delay:        7.466ns  (logic 1.813ns (24.290%)  route 5.652ns (75.710%))
  Logic Levels:           9  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -1.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.377ns = ( 57.977 - 54.600 ) 
    Source Clock Delay      (SCD):    4.497ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.412     4.497    u_Core/out
    SLICE_X61Y79         FDRE                                         r  u_Core/hcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.379     4.876 r  u_Core/hcnt_reg[6]/Q
                         net (fo=15, routed)          2.223     7.100    u_Core/u_video/vout_obj_on_reg_0[6]
    SLICE_X65Y91         LUT6 (Prop_lut6_I1_O)        0.105     7.205 r  u_Core/u_video/u_rams_i_18/O
                         net (fo=1, routed)           0.653     7.858    u_Core/u_video/u_rams_i_18_n_0
    SLICE_X65Y92         LUT3 (Prop_lut3_I0_O)        0.105     7.963 r  u_Core/u_video/u_rams_i_9/O
                         net (fo=544, routed)         1.479     9.441    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/A3
    SLICE_X60Y77         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.158     9.600 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.600    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/OA
    SLICE_X60Y77         MUXF7 (Prop_muxf7_I1_O)      0.178     9.778 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/F7.A/O
                         net (fo=1, routed)           0.000     9.778    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/O1
    SLICE_X60Y77         MUXF8 (Prop_muxf8_I1_O)      0.074     9.852 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/F8/O
                         net (fo=1, routed)           0.945    10.797    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.259    11.056 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    11.056    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_4_n_0
    SLICE_X61Y86         MUXF7 (Prop_muxf7_I1_O)      0.206    11.262 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    11.262    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_1_n_0
    SLICE_X61Y86         MUXF8 (Prop_muxf8_I0_O)      0.085    11.347 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0/O
                         net (fo=1, routed)           0.352    11.699    u_Core/u_rams/ram_data[4]
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.264    11.963 r  u_Core/u_rams/sprite_xy_ram[4].inst_i_1/O
                         net (fo=5, routed)           0.000    11.963    u_Core/sync_bus_reg[4]
    SLICE_X63Y85         FDRE                                         r  u_Core/sync_bus_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258    55.858    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304    56.162 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426    56.587    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    56.664 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.312    57.977    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X63Y85         FDRE                                         r  u_Core/sync_bus_reg_reg[4]/C
                         clock pessimism              0.000    57.977    
                         clock uncertainty           -0.155    57.822    
    SLICE_X63Y85         FDRE (Setup_fdre_C_D)        0.030    57.852    u_Core/sync_bus_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         57.852    
                         arrival time                         -11.963    
  -------------------------------------------------------------------
                         slack                                 45.888    

Slack (MET) :             50.487ns  (required time - arrival time)
  Source:                 u_Core/hcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/sync_bus_r_w_l_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR rise@54.600ns - CLK_6M rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.484ns (16.629%)  route 2.427ns (83.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.379ns = ( 57.979 - 54.600 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE                                         r  u_Core/hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.379     4.880 r  u_Core/hcnt_reg[1]/Q
                         net (fo=78, routed)          2.427     7.307    u_Core/p_0_in_1
    SLICE_X64Y61         LUT5 (Prop_lut5_I0_O)        0.105     7.412 r  u_Core/sync_bus_r_w_l_i_1/O
                         net (fo=1, routed)           0.000     7.412    u_Core/sync_bus_r_w_l_i_1_n_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258    55.858    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304    56.162 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426    56.587    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    56.664 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.314    57.979    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
                         clock pessimism              0.000    57.979    
                         clock uncertainty           -0.155    57.824    
    SLICE_X64Y61         FDRE (Setup_fdre_C_D)        0.076    57.900    u_Core/sync_bus_r_w_l_reg
  -------------------------------------------------------------------
                         required time                         57.900    
                         arrival time                          -7.412    
  -------------------------------------------------------------------
                         slack                                 50.487    

Slack (MET) :             50.744ns  (required time - arrival time)
  Source:                 u_Core/hcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/sync_bus_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR rise@54.600ns - CLK_6M rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 0.484ns (20.105%)  route 1.923ns (79.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 57.976 - 54.600 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE                                         r  u_Core/hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.379     4.880 f  u_Core/hcnt_reg[1]/Q
                         net (fo=78, routed)          1.363     6.244    u_Core/p_0_in_1
    SLICE_X63Y86         LUT2 (Prop_lut2_I1_O)        0.105     6.349 r  u_Core/sync_bus_reg[7]_i_1/O
                         net (fo=8, routed)           0.560     6.909    u_Core/sync_bus_reg[7]_i_1_n_0
    SLICE_X58Y85         FDRE                                         r  u_Core/sync_bus_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258    55.858    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304    56.162 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426    56.587    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    56.664 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.311    57.976    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X58Y85         FDRE                                         r  u_Core/sync_bus_reg_reg[1]/C
                         clock pessimism              0.000    57.976    
                         clock uncertainty           -0.155    57.821    
    SLICE_X58Y85         FDRE (Setup_fdre_C_CE)      -0.168    57.653    u_Core/sync_bus_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         57.653    
                         arrival time                          -6.909    
  -------------------------------------------------------------------
                         slack                                 50.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/vol_ram[0].inst/DP/WE
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR fall@109.200ns - CLK_6M fall@109.200ns)
  Data Path Delay:        1.734ns  (logic 0.236ns (13.610%)  route 1.498ns (86.391%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 111.321 - 109.200 ) 
    Source Clock Delay      (SCD):    1.929ns = ( 111.129 - 109.200 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561   109.761    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141   109.902 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309   110.211    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045   110.256 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257   110.514    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   110.540 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.590   111.129    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.146   111.275 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.473   111.749    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.045   111.794 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           0.662   112.455    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.045   112.500 r  u_Core/u_audio/vol_ram[0].inst_i_2/O
                         net (fo=8, routed)           0.363   112.863    u_Core/u_audio/vol_ram[0].inst/WE
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[0].inst/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.850   111.321    u_Core/u_audio/vol_ram[0].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[0].inst/DP/CLK  (IS_INVERTED)
                         clock pessimism              0.000   111.321    
    SLICE_X64Y77         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.051   111.372    u_Core/u_audio/vol_ram[0].inst/DP
  -------------------------------------------------------------------
                         required time                       -111.372    
                         arrival time                         112.863    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/vol_ram[0].inst/SP/WE
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR fall@109.200ns - CLK_6M fall@109.200ns)
  Data Path Delay:        1.734ns  (logic 0.236ns (13.610%)  route 1.498ns (86.391%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 111.321 - 109.200 ) 
    Source Clock Delay      (SCD):    1.929ns = ( 111.129 - 109.200 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561   109.761    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141   109.902 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309   110.211    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045   110.256 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257   110.514    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   110.540 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.590   111.129    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.146   111.275 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.473   111.749    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.045   111.794 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           0.662   112.455    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.045   112.500 r  u_Core/u_audio/vol_ram[0].inst_i_2/O
                         net (fo=8, routed)           0.363   112.863    u_Core/u_audio/vol_ram[0].inst/WE
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[0].inst/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.850   111.321    u_Core/u_audio/vol_ram[0].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[0].inst/SP/CLK  (IS_INVERTED)
                         clock pessimism              0.000   111.321    
    SLICE_X64Y77         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.051   111.372    u_Core/u_audio/vol_ram[0].inst/SP
  -------------------------------------------------------------------
                         required time                       -111.372    
                         arrival time                         112.863    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/vol_ram[1].inst/DP/WE
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR fall@109.200ns - CLK_6M fall@109.200ns)
  Data Path Delay:        1.734ns  (logic 0.236ns (13.610%)  route 1.498ns (86.391%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 111.321 - 109.200 ) 
    Source Clock Delay      (SCD):    1.929ns = ( 111.129 - 109.200 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561   109.761    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141   109.902 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309   110.211    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045   110.256 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257   110.514    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   110.540 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.590   111.129    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.146   111.275 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.473   111.749    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.045   111.794 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           0.662   112.455    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.045   112.500 r  u_Core/u_audio/vol_ram[0].inst_i_2/O
                         net (fo=8, routed)           0.363   112.863    u_Core/u_audio/vol_ram[1].inst/WE
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[1].inst/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.850   111.321    u_Core/u_audio/vol_ram[1].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[1].inst/DP/CLK  (IS_INVERTED)
                         clock pessimism              0.000   111.321    
    SLICE_X64Y77         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.051   111.372    u_Core/u_audio/vol_ram[1].inst/DP
  -------------------------------------------------------------------
                         required time                       -111.372    
                         arrival time                         112.863    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/vol_ram[1].inst/SP/WE
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR fall@109.200ns - CLK_6M fall@109.200ns)
  Data Path Delay:        1.734ns  (logic 0.236ns (13.610%)  route 1.498ns (86.391%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 111.321 - 109.200 ) 
    Source Clock Delay      (SCD):    1.929ns = ( 111.129 - 109.200 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561   109.761    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141   109.902 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309   110.211    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045   110.256 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257   110.514    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   110.540 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.590   111.129    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.146   111.275 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.473   111.749    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.045   111.794 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           0.662   112.455    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.045   112.500 r  u_Core/u_audio/vol_ram[0].inst_i_2/O
                         net (fo=8, routed)           0.363   112.863    u_Core/u_audio/vol_ram[1].inst/WE
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[1].inst/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.850   111.321    u_Core/u_audio/vol_ram[1].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[1].inst/SP/CLK  (IS_INVERTED)
                         clock pessimism              0.000   111.321    
    SLICE_X64Y77         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.051   111.372    u_Core/u_audio/vol_ram[1].inst/SP
  -------------------------------------------------------------------
                         required time                       -111.372    
                         arrival time                         112.863    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/vol_ram[2].inst/DP/WE
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR fall@109.200ns - CLK_6M fall@109.200ns)
  Data Path Delay:        1.734ns  (logic 0.236ns (13.610%)  route 1.498ns (86.391%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 111.321 - 109.200 ) 
    Source Clock Delay      (SCD):    1.929ns = ( 111.129 - 109.200 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561   109.761    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141   109.902 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309   110.211    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045   110.256 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257   110.514    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   110.540 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.590   111.129    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.146   111.275 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.473   111.749    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.045   111.794 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           0.662   112.455    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.045   112.500 r  u_Core/u_audio/vol_ram[0].inst_i_2/O
                         net (fo=8, routed)           0.363   112.863    u_Core/u_audio/vol_ram[2].inst/WE
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[2].inst/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.850   111.321    u_Core/u_audio/vol_ram[2].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[2].inst/DP/CLK  (IS_INVERTED)
                         clock pessimism              0.000   111.321    
    SLICE_X64Y77         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.051   111.372    u_Core/u_audio/vol_ram[2].inst/DP
  -------------------------------------------------------------------
                         required time                       -111.372    
                         arrival time                         112.863    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/vol_ram[2].inst/SP/WE
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR fall@109.200ns - CLK_6M fall@109.200ns)
  Data Path Delay:        1.734ns  (logic 0.236ns (13.610%)  route 1.498ns (86.391%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 111.321 - 109.200 ) 
    Source Clock Delay      (SCD):    1.929ns = ( 111.129 - 109.200 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561   109.761    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141   109.902 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309   110.211    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045   110.256 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257   110.514    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   110.540 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.590   111.129    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.146   111.275 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.473   111.749    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.045   111.794 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           0.662   112.455    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.045   112.500 r  u_Core/u_audio/vol_ram[0].inst_i_2/O
                         net (fo=8, routed)           0.363   112.863    u_Core/u_audio/vol_ram[2].inst/WE
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[2].inst/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.850   111.321    u_Core/u_audio/vol_ram[2].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[2].inst/SP/CLK  (IS_INVERTED)
                         clock pessimism              0.000   111.321    
    SLICE_X64Y77         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.051   111.372    u_Core/u_audio/vol_ram[2].inst/SP
  -------------------------------------------------------------------
                         required time                       -111.372    
                         arrival time                         112.863    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/vol_ram[3].inst/DP/WE
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR fall@109.200ns - CLK_6M fall@109.200ns)
  Data Path Delay:        1.734ns  (logic 0.236ns (13.610%)  route 1.498ns (86.391%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 111.321 - 109.200 ) 
    Source Clock Delay      (SCD):    1.929ns = ( 111.129 - 109.200 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561   109.761    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141   109.902 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309   110.211    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045   110.256 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257   110.514    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   110.540 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.590   111.129    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.146   111.275 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.473   111.749    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.045   111.794 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           0.662   112.455    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.045   112.500 r  u_Core/u_audio/vol_ram[0].inst_i_2/O
                         net (fo=8, routed)           0.363   112.863    u_Core/u_audio/vol_ram[3].inst/WE
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[3].inst/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.850   111.321    u_Core/u_audio/vol_ram[3].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[3].inst/DP/CLK  (IS_INVERTED)
                         clock pessimism              0.000   111.321    
    SLICE_X64Y77         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.051   111.372    u_Core/u_audio/vol_ram[3].inst/DP
  -------------------------------------------------------------------
                         required time                       -111.372    
                         arrival time                         112.863    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.492ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/vol_ram[3].inst/SP/WE
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR fall@109.200ns - CLK_6M fall@109.200ns)
  Data Path Delay:        1.734ns  (logic 0.236ns (13.610%)  route 1.498ns (86.391%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 111.321 - 109.200 ) 
    Source Clock Delay      (SCD):    1.929ns = ( 111.129 - 109.200 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561   109.761    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141   109.902 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309   110.211    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045   110.256 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257   110.514    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   110.540 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.590   111.129    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.146   111.275 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.473   111.749    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.045   111.794 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           0.662   112.455    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.045   112.500 r  u_Core/u_audio/vol_ram[0].inst_i_2/O
                         net (fo=8, routed)           0.363   112.863    u_Core/u_audio/vol_ram[3].inst/WE
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[3].inst/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.850   111.321    u_Core/u_audio/vol_ram[3].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[3].inst/SP/CLK  (IS_INVERTED)
                         clock pessimism              0.000   111.321    
    SLICE_X64Y77         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.051   111.372    u_Core/u_audio/vol_ram[3].inst/SP
  -------------------------------------------------------------------
                         required time                       -111.372    
                         arrival time                         112.863    
  -------------------------------------------------------------------
                         slack                                  1.492    

Slack (MET) :             1.658ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/frq_ram[0].inst/DP/WE
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR fall@109.200ns - CLK_6M fall@109.200ns)
  Data Path Delay:        1.899ns  (logic 0.356ns (18.751%)  route 1.543ns (81.249%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 111.319 - 109.200 ) 
    Source Clock Delay      (SCD):    1.929ns = ( 111.129 - 109.200 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561   109.761    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141   109.902 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309   110.211    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045   110.256 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257   110.514    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   110.540 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.590   111.129    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.146   111.275 f  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.473   111.749    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.045   111.794 r  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           0.662   112.455    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.047   112.502 r  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.245   112.747    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X64Y78         LUT4 (Prop_lut4_I1_O)        0.118   112.865 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=8, routed)           0.163   113.028    u_Core/u_audio/frq_ram[0].inst/WE
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[0].inst/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.848   111.319    u_Core/u_audio/frq_ram[0].inst/WCLK
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[0].inst/DP/CLK  (IS_INVERTED)
                         clock pessimism              0.000   111.319    
    SLICE_X64Y76         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.051   111.370    u_Core/u_audio/frq_ram[0].inst/DP
  -------------------------------------------------------------------
                         required time                       -111.370    
                         arrival time                         113.028    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.658ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/frq_ram[0].inst/SP/WE
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR fall@109.200ns - CLK_6M fall@109.200ns)
  Data Path Delay:        1.899ns  (logic 0.356ns (18.751%)  route 1.543ns (81.249%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 111.319 - 109.200 ) 
    Source Clock Delay      (SCD):    1.929ns = ( 111.129 - 109.200 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561   109.761    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141   109.902 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309   110.211    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045   110.256 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257   110.514    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   110.540 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.590   111.129    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.146   111.275 f  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.473   111.749    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.045   111.794 r  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           0.662   112.455    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.047   112.502 r  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.245   112.747    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X64Y78         LUT4 (Prop_lut4_I1_O)        0.118   112.865 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=8, routed)           0.163   113.028    u_Core/u_audio/frq_ram[0].inst/WE
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[0].inst/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.848   111.319    u_Core/u_audio/frq_ram[0].inst/WCLK
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[0].inst/SP/CLK  (IS_INVERTED)
                         clock pessimism              0.000   111.319    
    SLICE_X64Y76         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.051   111.370    u_Core/u_audio/frq_ram[0].inst/SP
  -------------------------------------------------------------------
                         required time                       -111.370    
                         arrival time                         113.028    
  -------------------------------------------------------------------
                         slack                                  1.658    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_6M_STAR_N
  To Clock:  CLK_6M_STAR

Setup :            0  Failing Endpoints,  Worst Slack      160.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.639ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             160.576ns  (required time - arrival time)
  Source:                 u_Core/u_audio/accum_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/vol_ram[3].inst/DP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M_STAR fall@273.000ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        1.627ns  (logic 0.507ns (31.154%)  route 1.120ns (68.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 276.370 - 273.000 ) 
    Source Clock Delay      (SCD):    4.674ns = ( 113.874 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.460   113.874    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.379   114.253 r  u_Core/u_audio/accum_reg_reg[4]/Q
                         net (fo=16, routed)          0.698   114.951    u_Core/u_audio/a[4]
    SLICE_X63Y77         LUT3 (Prop_lut3_I0_O)        0.128   115.079 r  u_Core/u_audio/vol_ram[3].inst_i_1/O
                         net (fo=4, routed)           0.423   115.501    u_Core/u_audio/vol_ram[3].inst/D
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[3].inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    273.000   273.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   273.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   274.258    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   274.562 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   274.987    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   275.064 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.305   276.370    u_Core/u_audio/vol_ram[3].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[3].inst/DP/CLK  (IS_INVERTED)
                         clock pessimism              0.235   276.605    
                         clock uncertainty           -0.155   276.449    
    SLICE_X64Y77         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.372   276.077    u_Core/u_audio/vol_ram[3].inst/DP
  -------------------------------------------------------------------
                         required time                        276.077    
                         arrival time                        -115.501    
  -------------------------------------------------------------------
                         slack                                160.576    

Slack (MET) :             160.597ns  (required time - arrival time)
  Source:                 u_Core/u_audio/accum_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/frq_ram[3].inst/SP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M_STAR fall@273.000ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        1.629ns  (logic 0.507ns (31.128%)  route 1.122ns (68.872%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 276.368 - 273.000 ) 
    Source Clock Delay      (SCD):    4.674ns = ( 113.874 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.460   113.874    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.379   114.253 r  u_Core/u_audio/accum_reg_reg[4]/Q
                         net (fo=16, routed)          0.698   114.951    u_Core/u_audio/a[4]
    SLICE_X63Y77         LUT3 (Prop_lut3_I0_O)        0.128   115.079 r  u_Core/u_audio/vol_ram[3].inst_i_1/O
                         net (fo=4, routed)           0.424   115.502    u_Core/u_audio/frq_ram[3].inst/D
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[3].inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    273.000   273.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   273.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   274.258    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   274.562 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   274.987    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   275.064 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.303   276.368    u_Core/u_audio/frq_ram[3].inst/WCLK
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[3].inst/SP/CLK  (IS_INVERTED)
                         clock pessimism              0.235   276.603    
                         clock uncertainty           -0.155   276.447    
    SLICE_X64Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.348   276.099    u_Core/u_audio/frq_ram[3].inst/SP
  -------------------------------------------------------------------
                         required time                        276.099    
                         arrival time                        -115.502    
  -------------------------------------------------------------------
                         slack                                160.597    

Slack (MET) :             160.688ns  (required time - arrival time)
  Source:                 u_Core/u_audio/accum_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/frq_ram[2].inst/DP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M_STAR fall@273.000ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        1.551ns  (logic 0.484ns (31.203%)  route 1.067ns (68.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 276.368 - 273.000 ) 
    Source Clock Delay      (SCD):    4.674ns = ( 113.874 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.460   113.874    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.379   114.253 r  u_Core/u_audio/accum_reg_reg[3]/Q
                         net (fo=12, routed)          0.695   114.948    u_Core/u_audio/a[3]
    SLICE_X63Y77         LUT3 (Prop_lut3_I0_O)        0.105   115.053 r  u_Core/u_audio/vol_ram[2].inst_i_1/O
                         net (fo=4, routed)           0.372   115.425    u_Core/u_audio/frq_ram[2].inst/D
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[2].inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    273.000   273.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   273.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   274.258    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   274.562 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   274.987    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   275.064 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.303   276.368    u_Core/u_audio/frq_ram[2].inst/WCLK
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[2].inst/DP/CLK  (IS_INVERTED)
                         clock pessimism              0.235   276.603    
                         clock uncertainty           -0.155   276.447    
    SLICE_X64Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.335   276.112    u_Core/u_audio/frq_ram[2].inst/DP
  -------------------------------------------------------------------
                         required time                        276.112    
                         arrival time                        -115.425    
  -------------------------------------------------------------------
                         slack                                160.688    

Slack (MET) :             160.688ns  (required time - arrival time)
  Source:                 u_Core/u_audio/accum_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/frq_ram[0].inst/SP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M_STAR fall@273.000ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        1.718ns  (logic 0.484ns (28.172%)  route 1.234ns (71.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 276.368 - 273.000 ) 
    Source Clock Delay      (SCD):    4.674ns = ( 113.874 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.460   113.874    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.379   114.253 r  u_Core/u_audio/accum_reg_reg[1]/Q
                         net (fo=14, routed)          0.720   114.973    u_Core/u_audio/a[1]
    SLICE_X63Y77         LUT3 (Prop_lut3_I0_O)        0.105   115.078 r  u_Core/u_audio/vol_ram[0].inst_i_1/O
                         net (fo=4, routed)           0.514   115.592    u_Core/u_audio/frq_ram[0].inst/D
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[0].inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    273.000   273.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   273.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   274.258    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   274.562 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   274.987    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   275.064 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.303   276.368    u_Core/u_audio/frq_ram[0].inst/WCLK
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[0].inst/SP/CLK  (IS_INVERTED)
                         clock pessimism              0.235   276.603    
                         clock uncertainty           -0.155   276.447    
    SLICE_X64Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.168   276.279    u_Core/u_audio/frq_ram[0].inst/SP
  -------------------------------------------------------------------
                         required time                        276.279    
                         arrival time                        -115.592    
  -------------------------------------------------------------------
                         slack                                160.688    

Slack (MET) :             160.712ns  (required time - arrival time)
  Source:                 u_Core/u_audio/accum_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/vol_ram[1].inst/DP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M_STAR fall@273.000ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        1.497ns  (logic 0.505ns (33.745%)  route 0.992ns (66.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 276.370 - 273.000 ) 
    Source Clock Delay      (SCD):    4.674ns = ( 113.874 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.460   113.874    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.379   114.253 r  u_Core/u_audio/accum_reg_reg[2]/Q
                         net (fo=12, routed)          0.605   114.857    u_Core/u_audio/a[2]
    SLICE_X63Y77         LUT3 (Prop_lut3_I0_O)        0.126   114.983 r  u_Core/u_audio/vol_ram[1].inst_i_1/O
                         net (fo=4, routed)           0.387   115.370    u_Core/u_audio/vol_ram[1].inst/D
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[1].inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    273.000   273.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   273.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   274.258    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   274.562 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   274.987    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   275.064 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.305   276.370    u_Core/u_audio/vol_ram[1].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[1].inst/DP/CLK  (IS_INVERTED)
                         clock pessimism              0.235   276.605    
                         clock uncertainty           -0.155   276.449    
    SLICE_X64Y77         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.367   276.082    u_Core/u_audio/vol_ram[1].inst/DP
  -------------------------------------------------------------------
                         required time                        276.082    
                         arrival time                        -115.370    
  -------------------------------------------------------------------
                         slack                                160.712    

Slack (MET) :             160.716ns  (required time - arrival time)
  Source:                 u_Core/u_audio/accum_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/frq_ram[3].inst/DP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M_STAR fall@273.000ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        1.486ns  (logic 0.507ns (34.116%)  route 0.979ns (65.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 276.368 - 273.000 ) 
    Source Clock Delay      (SCD):    4.674ns = ( 113.874 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.460   113.874    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.379   114.253 r  u_Core/u_audio/accum_reg_reg[4]/Q
                         net (fo=16, routed)          0.698   114.951    u_Core/u_audio/a[4]
    SLICE_X63Y77         LUT3 (Prop_lut3_I0_O)        0.128   115.079 r  u_Core/u_audio/vol_ram[3].inst_i_1/O
                         net (fo=4, routed)           0.281   115.360    u_Core/u_audio/frq_ram[3].inst/D
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[3].inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    273.000   273.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   273.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   274.258    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   274.562 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   274.987    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   275.064 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.303   276.368    u_Core/u_audio/frq_ram[3].inst/WCLK
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[3].inst/DP/CLK  (IS_INVERTED)
                         clock pessimism              0.235   276.603    
                         clock uncertainty           -0.155   276.447    
    SLICE_X64Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.372   276.075    u_Core/u_audio/frq_ram[3].inst/DP
  -------------------------------------------------------------------
                         required time                        276.075    
                         arrival time                        -115.360    
  -------------------------------------------------------------------
                         slack                                160.716    

Slack (MET) :             160.743ns  (required time - arrival time)
  Source:                 u_Core/u_audio/accum_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/vol_ram[3].inst/SP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M_STAR fall@273.000ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        1.485ns  (logic 0.507ns (34.147%)  route 0.978ns (65.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 276.370 - 273.000 ) 
    Source Clock Delay      (SCD):    4.674ns = ( 113.874 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.460   113.874    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.379   114.253 r  u_Core/u_audio/accum_reg_reg[4]/Q
                         net (fo=16, routed)          0.698   114.951    u_Core/u_audio/a[4]
    SLICE_X63Y77         LUT3 (Prop_lut3_I0_O)        0.128   115.079 r  u_Core/u_audio/vol_ram[3].inst_i_1/O
                         net (fo=4, routed)           0.280   115.358    u_Core/u_audio/vol_ram[3].inst/D
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[3].inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    273.000   273.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   273.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   274.258    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   274.562 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   274.987    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   275.064 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.305   276.370    u_Core/u_audio/vol_ram[3].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[3].inst/SP/CLK  (IS_INVERTED)
                         clock pessimism              0.235   276.605    
                         clock uncertainty           -0.155   276.449    
    SLICE_X64Y77         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.348   276.101    u_Core/u_audio/vol_ram[3].inst/SP
  -------------------------------------------------------------------
                         required time                        276.101    
                         arrival time                        -115.358    
  -------------------------------------------------------------------
                         slack                                160.743    

Slack (MET) :             160.795ns  (required time - arrival time)
  Source:                 u_Core/u_audio/accum_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/frq_ram[0].inst/DP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M_STAR fall@273.000ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        1.575ns  (logic 0.484ns (30.723%)  route 1.091ns (69.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 276.368 - 273.000 ) 
    Source Clock Delay      (SCD):    4.674ns = ( 113.874 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.460   113.874    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.379   114.253 r  u_Core/u_audio/accum_reg_reg[1]/Q
                         net (fo=14, routed)          0.720   114.973    u_Core/u_audio/a[1]
    SLICE_X63Y77         LUT3 (Prop_lut3_I0_O)        0.105   115.078 r  u_Core/u_audio/vol_ram[0].inst_i_1/O
                         net (fo=4, routed)           0.371   115.449    u_Core/u_audio/frq_ram[0].inst/D
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[0].inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    273.000   273.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   273.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   274.258    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   274.562 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   274.987    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   275.064 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.303   276.368    u_Core/u_audio/frq_ram[0].inst/WCLK
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[0].inst/DP/CLK  (IS_INVERTED)
                         clock pessimism              0.235   276.603    
                         clock uncertainty           -0.155   276.447    
    SLICE_X64Y76         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.203   276.244    u_Core/u_audio/frq_ram[0].inst/DP
  -------------------------------------------------------------------
                         required time                        276.245    
                         arrival time                        -115.449    
  -------------------------------------------------------------------
                         slack                                160.795    

Slack (MET) :             160.797ns  (required time - arrival time)
  Source:                 u_Core/u_audio/accum_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/vol_ram[2].inst/DP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M_STAR fall@273.000ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        1.443ns  (logic 0.484ns (33.534%)  route 0.959ns (66.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 276.370 - 273.000 ) 
    Source Clock Delay      (SCD):    4.674ns = ( 113.874 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.460   113.874    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.379   114.253 r  u_Core/u_audio/accum_reg_reg[3]/Q
                         net (fo=12, routed)          0.695   114.948    u_Core/u_audio/a[3]
    SLICE_X63Y77         LUT3 (Prop_lut3_I0_O)        0.105   115.053 r  u_Core/u_audio/vol_ram[2].inst_i_1/O
                         net (fo=4, routed)           0.265   115.317    u_Core/u_audio/vol_ram[2].inst/D
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[2].inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    273.000   273.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   273.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   274.258    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   274.562 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   274.987    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   275.064 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.305   276.370    u_Core/u_audio/vol_ram[2].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[2].inst/DP/CLK  (IS_INVERTED)
                         clock pessimism              0.235   276.605    
                         clock uncertainty           -0.155   276.449    
    SLICE_X64Y77         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.335   276.114    u_Core/u_audio/vol_ram[2].inst/DP
  -------------------------------------------------------------------
                         required time                        276.114    
                         arrival time                        -115.317    
  -------------------------------------------------------------------
                         slack                                160.797    

Slack (MET) :             160.798ns  (required time - arrival time)
  Source:                 u_Core/u_audio/accum_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/vol_ram[0].inst/SP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M_STAR fall@273.000ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        1.610ns  (logic 0.484ns (30.059%)  route 1.126ns (69.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 276.370 - 273.000 ) 
    Source Clock Delay      (SCD):    4.674ns = ( 113.874 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.460   113.874    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.379   114.253 r  u_Core/u_audio/accum_reg_reg[1]/Q
                         net (fo=14, routed)          0.720   114.973    u_Core/u_audio/a[1]
    SLICE_X63Y77         LUT3 (Prop_lut3_I0_O)        0.105   115.078 r  u_Core/u_audio/vol_ram[0].inst_i_1/O
                         net (fo=4, routed)           0.406   115.484    u_Core/u_audio/vol_ram[0].inst/D
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[0].inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    273.000   273.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   273.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   274.258    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   274.562 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   274.987    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   275.064 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.305   276.370    u_Core/u_audio/vol_ram[0].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[0].inst/SP/CLK  (IS_INVERTED)
                         clock pessimism              0.235   276.605    
                         clock uncertainty           -0.155   276.449    
    SLICE_X64Y77         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.168   276.281    u_Core/u_audio/vol_ram[0].inst/SP
  -------------------------------------------------------------------
                         required time                        276.281    
                         arrival time                        -115.484    
  -------------------------------------------------------------------
                         slack                                160.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 u_Core/u_audio/accum_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/vol_ram[2].inst/SP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR fall@109.200ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.577%)  route 0.422ns (69.423%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 111.321 - 109.200 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 111.172 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.242   111.172    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141   111.313 r  u_Core/u_audio/accum_reg_reg[3]/Q
                         net (fo=12, routed)          0.315   111.628    u_Core/u_audio/a[3]
    SLICE_X63Y77         LUT3 (Prop_lut3_I0_O)        0.045   111.673 r  u_Core/u_audio/vol_ram[2].inst_i_1/O
                         net (fo=4, routed)           0.108   111.780    u_Core/u_audio/vol_ram[2].inst/D
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[2].inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.850   111.321    u_Core/u_audio/vol_ram[2].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[2].inst/SP/CLK  (IS_INVERTED)
                         clock pessimism             -0.330   110.991    
    SLICE_X64Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.150   111.141    u_Core/u_audio/vol_ram[2].inst/SP
  -------------------------------------------------------------------
                         required time                       -111.141    
                         arrival time                         111.780    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 u_Core/u_audio/accum_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/frq_ram[1].inst/SP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR fall@109.200ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.025%)  route 0.361ns (65.975%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 111.319 - 109.200 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 111.172 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.242   111.172    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141   111.313 r  u_Core/u_audio/accum_reg_reg[2]/Q
                         net (fo=12, routed)          0.251   111.563    u_Core/u_audio/a[2]
    SLICE_X63Y77         LUT3 (Prop_lut3_I0_O)        0.045   111.608 r  u_Core/u_audio/vol_ram[1].inst_i_1/O
                         net (fo=4, routed)           0.110   111.719    u_Core/u_audio/frq_ram[1].inst/D
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[1].inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.848   111.319    u_Core/u_audio/frq_ram[1].inst/WCLK
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[1].inst/SP/CLK  (IS_INVERTED)
                         clock pessimism             -0.330   110.989    
    SLICE_X64Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.081   111.070    u_Core/u_audio/frq_ram[1].inst/SP
  -------------------------------------------------------------------
                         required time                       -111.070    
                         arrival time                         111.719    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 u_Core/u_audio/accum_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/frq_ram[1].inst/DP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR fall@109.200ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.025%)  route 0.361ns (65.975%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 111.319 - 109.200 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 111.172 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.242   111.172    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141   111.313 r  u_Core/u_audio/accum_reg_reg[2]/Q
                         net (fo=12, routed)          0.251   111.563    u_Core/u_audio/a[2]
    SLICE_X63Y77         LUT3 (Prop_lut3_I0_O)        0.045   111.608 r  u_Core/u_audio/vol_ram[1].inst_i_1/O
                         net (fo=4, routed)           0.110   111.719    u_Core/u_audio/frq_ram[1].inst/D
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[1].inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.848   111.319    u_Core/u_audio/frq_ram[1].inst/WCLK
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[1].inst/DP/CLK  (IS_INVERTED)
                         clock pessimism             -0.330   110.989    
    SLICE_X64Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.054   111.043    u_Core/u_audio/frq_ram[1].inst/DP
  -------------------------------------------------------------------
                         required time                       -111.043    
                         arrival time                         111.719    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 u_Core/u_audio/accum_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/frq_ram[2].inst/SP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR fall@109.200ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        0.660ns  (logic 0.186ns (28.175%)  route 0.474ns (71.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 111.319 - 109.200 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 111.172 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.242   111.172    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141   111.313 r  u_Core/u_audio/accum_reg_reg[3]/Q
                         net (fo=12, routed)          0.315   111.628    u_Core/u_audio/a[3]
    SLICE_X63Y77         LUT3 (Prop_lut3_I0_O)        0.045   111.673 r  u_Core/u_audio/vol_ram[2].inst_i_1/O
                         net (fo=4, routed)           0.159   111.832    u_Core/u_audio/frq_ram[2].inst/D
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[2].inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.848   111.319    u_Core/u_audio/frq_ram[2].inst/WCLK
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[2].inst/SP/CLK  (IS_INVERTED)
                         clock pessimism             -0.330   110.989    
    SLICE_X64Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.150   111.139    u_Core/u_audio/frq_ram[2].inst/SP
  -------------------------------------------------------------------
                         required time                       -111.139    
                         arrival time                         111.832    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 u_Core/u_audio/accum_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/vol_ram[0].inst/DP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR fall@109.200ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.500%)  route 0.445ns (70.500%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 111.321 - 109.200 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 111.172 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.242   111.172    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141   111.313 r  u_Core/u_audio/accum_reg_reg[1]/Q
                         net (fo=14, routed)          0.336   111.649    u_Core/u_audio/a[1]
    SLICE_X63Y77         LUT3 (Prop_lut3_I0_O)        0.045   111.694 r  u_Core/u_audio/vol_ram[0].inst_i_1/O
                         net (fo=4, routed)           0.108   111.802    u_Core/u_audio/vol_ram[0].inst/D
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[0].inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.850   111.321    u_Core/u_audio/vol_ram[0].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[0].inst/DP/CLK  (IS_INVERTED)
                         clock pessimism             -0.330   110.991    
    SLICE_X64Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.118   111.109    u_Core/u_audio/vol_ram[0].inst/DP
  -------------------------------------------------------------------
                         required time                       -111.109    
                         arrival time                         111.802    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 u_Core/u_audio/accum_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/vol_ram[1].inst/SP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR fall@109.200ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        0.601ns  (logic 0.186ns (30.974%)  route 0.415ns (69.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 111.321 - 109.200 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 111.172 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.242   111.172    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141   111.313 r  u_Core/u_audio/accum_reg_reg[2]/Q
                         net (fo=12, routed)          0.251   111.563    u_Core/u_audio/a[2]
    SLICE_X63Y77         LUT3 (Prop_lut3_I0_O)        0.045   111.608 r  u_Core/u_audio/vol_ram[1].inst_i_1/O
                         net (fo=4, routed)           0.164   111.772    u_Core/u_audio/vol_ram[1].inst/D
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[1].inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.850   111.321    u_Core/u_audio/vol_ram[1].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[1].inst/SP/CLK  (IS_INVERTED)
                         clock pessimism             -0.330   110.991    
    SLICE_X64Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.081   111.072    u_Core/u_audio/vol_ram[1].inst/SP
  -------------------------------------------------------------------
                         required time                       -111.072    
                         arrival time                         111.772    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.718ns  (arrival time - required time)
  Source:                 u_Core/u_audio/accum_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/vol_ram[2].inst/DP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR fall@109.200ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.577%)  route 0.422ns (69.423%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 111.321 - 109.200 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 111.172 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.242   111.172    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141   111.313 r  u_Core/u_audio/accum_reg_reg[3]/Q
                         net (fo=12, routed)          0.315   111.628    u_Core/u_audio/a[3]
    SLICE_X63Y77         LUT3 (Prop_lut3_I0_O)        0.045   111.673 r  u_Core/u_audio/vol_ram[2].inst_i_1/O
                         net (fo=4, routed)           0.108   111.780    u_Core/u_audio/vol_ram[2].inst/D
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[2].inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.850   111.321    u_Core/u_audio/vol_ram[2].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[2].inst/DP/CLK  (IS_INVERTED)
                         clock pessimism             -0.330   110.991    
    SLICE_X64Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.071   111.062    u_Core/u_audio/vol_ram[2].inst/DP
  -------------------------------------------------------------------
                         required time                       -111.062    
                         arrival time                         111.780    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 u_Core/u_audio/accum_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/vol_ram[1].inst/DP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR fall@109.200ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        0.601ns  (logic 0.186ns (30.974%)  route 0.415ns (69.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 111.321 - 109.200 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 111.172 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.242   111.172    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141   111.313 r  u_Core/u_audio/accum_reg_reg[2]/Q
                         net (fo=12, routed)          0.251   111.563    u_Core/u_audio/a[2]
    SLICE_X63Y77         LUT3 (Prop_lut3_I0_O)        0.045   111.608 r  u_Core/u_audio/vol_ram[1].inst_i_1/O
                         net (fo=4, routed)           0.164   111.772    u_Core/u_audio/vol_ram[1].inst/D
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[1].inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.850   111.321    u_Core/u_audio/vol_ram[1].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[1].inst/DP/CLK  (IS_INVERTED)
                         clock pessimism             -0.330   110.991    
    SLICE_X64Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.054   111.045    u_Core/u_audio/vol_ram[1].inst/DP
  -------------------------------------------------------------------
                         required time                       -111.045    
                         arrival time                         111.772    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.745ns  (arrival time - required time)
  Source:                 u_Core/u_audio/accum_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/vol_ram[0].inst/SP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR fall@109.200ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        0.689ns  (logic 0.186ns (26.990%)  route 0.503ns (73.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 111.321 - 109.200 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 111.172 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.242   111.172    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141   111.313 r  u_Core/u_audio/accum_reg_reg[1]/Q
                         net (fo=14, routed)          0.336   111.649    u_Core/u_audio/a[1]
    SLICE_X63Y77         LUT3 (Prop_lut3_I0_O)        0.045   111.694 r  u_Core/u_audio/vol_ram[0].inst_i_1/O
                         net (fo=4, routed)           0.167   111.861    u_Core/u_audio/vol_ram[0].inst/D
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[0].inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.850   111.321    u_Core/u_audio/vol_ram[0].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[0].inst/SP/CLK  (IS_INVERTED)
                         clock pessimism             -0.330   110.991    
    SLICE_X64Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.125   111.116    u_Core/u_audio/vol_ram[0].inst/SP
  -------------------------------------------------------------------
                         required time                       -111.116    
                         arrival time                         111.861    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 u_Core/u_audio/accum_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            u_Core/u_audio/frq_ram[0].inst/DP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR fall@109.200ns - CLK_6M_STAR_N rise@109.200ns)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.259%)  route 0.496ns (72.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 111.319 - 109.200 ) 
    Source Clock Delay      (SCD):    1.972ns = ( 111.172 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.242   111.172    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141   111.313 r  u_Core/u_audio/accum_reg_reg[1]/Q
                         net (fo=14, routed)          0.336   111.649    u_Core/u_audio/a[1]
    SLICE_X63Y77         LUT3 (Prop_lut3_I0_O)        0.045   111.694 r  u_Core/u_audio/vol_ram[0].inst_i_1/O
                         net (fo=4, routed)           0.160   111.854    u_Core/u_audio/frq_ram[0].inst/D
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[0].inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.848   111.319    u_Core/u_audio/frq_ram[0].inst/WCLK
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[0].inst/DP/CLK  (IS_INVERTED)
                         clock pessimism             -0.330   110.989    
    SLICE_X64Y76         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.118   111.107    u_Core/u_audio/frq_ram[0].inst/DP
  -------------------------------------------------------------------
                         required time                       -111.107    
                         arrival time                         111.854    
  -------------------------------------------------------------------
                         slack                                  0.748    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_Z80
  To Clock:  CLK_6M_STAR

Setup :           10  Failing Endpoints,  Worst Slack      -11.170ns,  Total Violation     -102.996ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.170ns  (required time - arrival time)
  Source:                 i_cpu_a_core[0]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/sync_bus_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR rise@54.600ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        6.531ns  (logic 2.766ns (42.356%)  route 3.765ns (57.644%))
  Logic Levels:           9  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -2.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.375ns = ( 57.975 - 54.600 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    C5                                                0.000    62.490 r  i_cpu_a_core[0] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[0]
    C5                   IBUF (Prop_ibuf_I_O)         1.420    63.910 r  i_cpu_a_core_IBUF[0]_inst/O
                         net (fo=1483, routed)        1.487    65.397    u_Core/u_video/i_cpu_a_core_IBUF[0]
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.105    65.502 r  u_Core/u_video/u_rams_i_21_replica/O
                         net (fo=24, routed)          0.968    66.470    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_3_3/A0
    SLICE_X56Y71         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.175    66.645 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    66.645    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_3_3/OA
    SLICE_X56Y71         MUXF7 (Prop_muxf7_I1_O)      0.178    66.823 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_3_3/F7.A/O
                         net (fo=1, routed)           0.000    66.823    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_3_3/O1
    SLICE_X56Y71         MUXF8 (Prop_muxf8_I1_O)      0.074    66.897 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_3_3/F8/O
                         net (fo=1, routed)           0.976    67.873    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_3_3_n_0
    SLICE_X58Y83         LUT6 (Prop_lut6_I3_O)        0.259    68.132 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    68.132    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0_i_4_n_0
    SLICE_X58Y83         MUXF7 (Prop_muxf7_I1_O)      0.206    68.338 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    68.338    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X58Y83         MUXF8 (Prop_muxf8_I0_O)      0.085    68.423 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.334    68.757    u_Core/u_rams/ram_data[3]
    SLICE_X61Y84         LUT6 (Prop_lut6_I2_O)        0.264    69.021 r  u_Core/u_rams/sprite_xy_ram[3].inst_i_1/O
                         net (fo=6, routed)           0.000    69.021    u_Core/sync_bus_reg[3]
    SLICE_X61Y84         FDRE                                         r  u_Core/sync_bus_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258    55.858    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304    56.162 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426    56.587    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    56.664 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.310    57.975    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X61Y84         FDRE                                         r  u_Core/sync_bus_reg_reg[3]/C
                         clock pessimism              0.000    57.975    
                         clock uncertainty           -0.155    57.820    
    SLICE_X61Y84         FDRE (Setup_fdre_C_D)        0.032    57.852    u_Core/sync_bus_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         57.852    
                         arrival time                         -69.021    
  -------------------------------------------------------------------
                         slack                                -11.170    

Slack (VIOLATED) :        -11.158ns  (required time - arrival time)
  Source:                 i_cpu_a_core[1]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/sync_bus_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR rise@54.600ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        6.523ns  (logic 2.873ns (44.041%)  route 3.650ns (55.959%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -2.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.378ns = ( 57.978 - 54.600 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    B4                                                0.000    62.490 r  i_cpu_a_core[1] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[1]
    B4                   IBUF (Prop_ibuf_I_O)         1.439    63.929 r  i_cpu_a_core_IBUF[1]_inst/O
                         net (fo=1478, routed)        1.055    64.984    u_Core/u_video/i_cpu_a_core_IBUF[1]
    SLICE_X57Y89         LUT3 (Prop_lut3_I2_O)        0.105    65.089 r  u_Core/u_video/u_rams_i_11_replica_2/O
                         net (fo=164, routed)         1.201    66.290    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0/A1
    SLICE_X52Y96         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.263    66.553 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    66.553    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0/OA
    SLICE_X52Y96         MUXF7 (Prop_muxf7_I1_O)      0.178    66.731 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0/F7.A/O
                         net (fo=1, routed)           0.000    66.731    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0/O1
    SLICE_X52Y96         MUXF8 (Prop_muxf8_I1_O)      0.074    66.805 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0/F8/O
                         net (fo=1, routed)           1.132    67.937    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_0_0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I5_O)        0.259    68.196 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    68.196    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_4_n_0
    SLICE_X62Y86         MUXF7 (Prop_muxf7_I1_O)      0.206    68.402 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    68.402    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_1_n_0
    SLICE_X62Y86         MUXF8 (Prop_muxf8_I0_O)      0.085    68.487 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.262    68.749    u_Core/u_rams/ram_data[0]
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.264    69.013 r  u_Core/u_rams/sprite_xy_ram[0].inst_i_1/O
                         net (fo=6, routed)           0.000    69.013    u_Core/sync_bus_reg[0]
    SLICE_X63Y86         FDRE                                         r  u_Core/sync_bus_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258    55.858    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304    56.162 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426    56.587    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    56.664 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.313    57.978    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X63Y86         FDRE                                         r  u_Core/sync_bus_reg_reg[0]/C
                         clock pessimism              0.000    57.978    
                         clock uncertainty           -0.155    57.823    
    SLICE_X63Y86         FDRE (Setup_fdre_C_D)        0.032    57.855    u_Core/sync_bus_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         57.855    
                         arrival time                         -69.013    
  -------------------------------------------------------------------
                         slack                                -11.158    

Slack (VIOLATED) :        -11.130ns  (required time - arrival time)
  Source:                 i_cpu_a_core[3]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/sync_bus_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR rise@54.600ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        6.492ns  (logic 2.855ns (43.972%)  route 3.638ns (56.028%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -2.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 57.976 - 54.600 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    A5                                                0.000    62.490 r  i_cpu_a_core[3] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[3]
    A5                   IBUF (Prop_ibuf_I_O)         1.433    63.923 r  i_cpu_a_core_IBUF[3]_inst/O
                         net (fo=1470, routed)        0.748    64.671    u_Core/u_video/i_cpu_a_core_IBUF[3]
    SLICE_X65Y92         LUT3 (Prop_lut3_I2_O)        0.105    64.776 r  u_Core/u_video/u_rams_i_9/O
                         net (fo=544, routed)         1.489    66.265    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_7_7/A3
    SLICE_X64Y81         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.251    66.515 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000    66.515    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_7_7/OA
    SLICE_X64Y81         MUXF7 (Prop_muxf7_I1_O)      0.178    66.693 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_7_7/F7.A/O
                         net (fo=1, routed)           0.000    66.693    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_7_7/O1
    SLICE_X64Y81         MUXF8 (Prop_muxf8_I1_O)      0.074    66.767 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_7_7/F8/O
                         net (fo=1, routed)           1.050    67.817    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_7_7_n_0
    SLICE_X58Y86         LUT6 (Prop_lut6_I5_O)        0.259    68.076 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    68.076    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_4_n_0
    SLICE_X58Y86         MUXF7 (Prop_muxf7_I1_O)      0.206    68.282 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    68.282    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_1_n_0
    SLICE_X58Y86         MUXF8 (Prop_muxf8_I0_O)      0.085    68.367 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=1, routed)           0.351    68.718    u_Core/u_rams/ram_data[7]
    SLICE_X59Y85         LUT6 (Prop_lut6_I2_O)        0.264    68.982 r  u_Core/u_rams/sprite_xy_ram[7].inst_i_1/O
                         net (fo=4, routed)           0.000    68.982    u_Core/sync_bus_reg[7]
    SLICE_X59Y85         FDRE                                         r  u_Core/sync_bus_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258    55.858    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304    56.162 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426    56.587    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    56.664 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.311    57.976    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X59Y85         FDRE                                         r  u_Core/sync_bus_reg_reg[7]/C
                         clock pessimism              0.000    57.976    
                         clock uncertainty           -0.155    57.821    
    SLICE_X59Y85         FDRE (Setup_fdre_C_D)        0.032    57.853    u_Core/sync_bus_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         57.853    
                         arrival time                         -68.982    
  -------------------------------------------------------------------
                         slack                                -11.130    

Slack (VIOLATED) :        -11.061ns  (required time - arrival time)
  Source:                 i_cpu_a_core[0]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/sync_bus_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR rise@54.600ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        6.424ns  (logic 2.697ns (41.985%)  route 3.727ns (58.010%))
  Logic Levels:           9  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -2.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 57.976 - 54.600 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    C5                                                0.000    62.490 r  i_cpu_a_core[0] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[0]
    C5                   IBUF (Prop_ibuf_I_O)         1.420    63.910 r  i_cpu_a_core_IBUF[0]_inst/O
                         net (fo=1483, routed)        1.077    64.987    u_Core/u_video/i_cpu_a_core_IBUF[0]
    SLICE_X58Y90         LUT6 (Prop_lut6_I0_O)        0.105    65.092 r  u_Core/u_video/u_rams_i_21_replica_10/O
                         net (fo=40, routed)          1.299    66.392    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_1_1/A0
    SLICE_X50Y84         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.136    66.527 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000    66.527    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_1_1/OA
    SLICE_X50Y84         MUXF7 (Prop_muxf7_I1_O)      0.178    66.705 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_1_1/F7.A/O
                         net (fo=1, routed)           0.000    66.705    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_1_1/O1
    SLICE_X50Y84         MUXF8 (Prop_muxf8_I1_O)      0.074    66.779 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_1_1/F8/O
                         net (fo=1, routed)           1.118    67.897    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_1_1_n_0
    SLICE_X59Y84         LUT6 (Prop_lut6_I3_O)        0.259    68.156 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    68.156    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_6_n_0
    SLICE_X59Y84         MUXF7 (Prop_muxf7_I1_O)      0.182    68.338 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    68.338    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_2_n_0
    SLICE_X59Y84         MUXF8 (Prop_muxf8_I1_O)      0.079    68.417 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0/O
                         net (fo=1, routed)           0.233    68.650    u_Core/u_rams/ram_data[1]
    SLICE_X58Y85         LUT6 (Prop_lut6_I2_O)        0.264    68.914 r  u_Core/u_rams/sprite_xy_ram[1].inst_i_1/O
                         net (fo=6, routed)           0.000    68.914    u_Core/sync_bus_reg[1]
    SLICE_X58Y85         FDRE                                         r  u_Core/sync_bus_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258    55.858    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304    56.162 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426    56.587    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    56.664 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.311    57.976    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X58Y85         FDRE                                         r  u_Core/sync_bus_reg_reg[1]/C
                         clock pessimism              0.000    57.976    
                         clock uncertainty           -0.155    57.821    
    SLICE_X58Y85         FDRE (Setup_fdre_C_D)        0.032    57.853    u_Core/sync_bus_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         57.853    
                         arrival time                         -68.914    
  -------------------------------------------------------------------
                         slack                                -11.061    

Slack (VIOLATED) :        -11.041ns  (required time - arrival time)
  Source:                 i_cpu_a_core[1]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/sync_bus_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR rise@54.600ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 2.797ns (43.681%)  route 3.606ns (56.319%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -2.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.375ns = ( 57.975 - 54.600 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    B4                                                0.000    62.490 r  i_cpu_a_core[1] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[1]
    B4                   IBUF (Prop_ibuf_I_O)         1.439    63.929 r  i_cpu_a_core_IBUF[1]_inst/O
                         net (fo=1478, routed)        1.129    65.058    u_Core/u_video/i_cpu_a_core_IBUF[1]
    SLICE_X63Y97         LUT3 (Prop_lut3_I2_O)        0.105    65.163 r  u_Core/u_video/u_rams_i_11_replica/O
                         net (fo=32, routed)          1.137    66.300    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_2_2/A1
    SLICE_X56Y102        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.187    66.487 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000    66.487    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_2_2/OA
    SLICE_X56Y102        MUXF7 (Prop_muxf7_I1_O)      0.178    66.665 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_2_2/F7.A/O
                         net (fo=1, routed)           0.000    66.665    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_2_2/O1
    SLICE_X56Y102        MUXF8 (Prop_muxf8_I1_O)      0.074    66.739 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_2_2/F8/O
                         net (fo=1, routed)           1.109    67.848    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1536_1791_2_2_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I1_O)        0.259    68.107 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    68.107    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0_i_4_n_0
    SLICE_X58Y84         MUXF7 (Prop_muxf7_I1_O)      0.206    68.313 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    68.313    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X58Y84         MUXF8 (Prop_muxf8_I0_O)      0.085    68.398 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=1, routed)           0.231    68.629    u_Core/u_rams/ram_data[2]
    SLICE_X61Y84         LUT6 (Prop_lut6_I2_O)        0.264    68.893 r  u_Core/u_rams/sprite_xy_ram[2].inst_i_1/O
                         net (fo=6, routed)           0.000    68.893    u_Core/sync_bus_reg[2]
    SLICE_X61Y84         FDRE                                         r  u_Core/sync_bus_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258    55.858    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304    56.162 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426    56.587    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    56.664 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.310    57.975    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X61Y84         FDRE                                         r  u_Core/sync_bus_reg_reg[2]/C
                         clock pessimism              0.000    57.975    
                         clock uncertainty           -0.155    57.820    
    SLICE_X61Y84         FDRE (Setup_fdre_C_D)        0.032    57.852    u_Core/sync_bus_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         57.852    
                         arrival time                         -68.893    
  -------------------------------------------------------------------
                         slack                                -11.041    

Slack (VIOLATED) :        -11.024ns  (required time - arrival time)
  Source:                 i_cpu_a_core[0]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/sync_bus_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR rise@54.600ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 2.794ns (43.752%)  route 3.592ns (56.248%))
  Logic Levels:           9  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -2.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.377ns = ( 57.977 - 54.600 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    C5                                                0.000    62.490 r  i_cpu_a_core[0] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[0]
    C5                   IBUF (Prop_ibuf_I_O)         1.420    63.910 r  i_cpu_a_core_IBUF[0]_inst/O
                         net (fo=1483, routed)        1.148    65.058    u_Core/u_video/i_cpu_a_core_IBUF[0]
    SLICE_X62Y83         LUT6 (Prop_lut6_I0_O)        0.105    65.163 r  u_Core/u_video/u_rams_i_21_replica_4/O
                         net (fo=60, routed)          1.146    66.309    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/A0
    SLICE_X60Y77         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.207    66.517 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/RAMS64E_B/O
                         net (fo=1, routed)           0.000    66.517    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/OB
    SLICE_X60Y77         MUXF7 (Prop_muxf7_I0_O)      0.173    66.690 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/F7.A/O
                         net (fo=1, routed)           0.000    66.690    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/O1
    SLICE_X60Y77         MUXF8 (Prop_muxf8_I1_O)      0.074    66.764 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4/F8/O
                         net (fo=1, routed)           0.945    67.709    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1024_1279_4_4_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.259    67.968 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    67.968    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_4_n_0
    SLICE_X61Y86         MUXF7 (Prop_muxf7_I1_O)      0.206    68.174 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    68.174    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_1_n_0
    SLICE_X61Y86         MUXF8 (Prop_muxf8_I0_O)      0.085    68.259 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0/O
                         net (fo=1, routed)           0.352    68.611    u_Core/u_rams/ram_data[4]
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.264    68.875 r  u_Core/u_rams/sprite_xy_ram[4].inst_i_1/O
                         net (fo=5, routed)           0.000    68.875    u_Core/sync_bus_reg[4]
    SLICE_X63Y85         FDRE                                         r  u_Core/sync_bus_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258    55.858    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304    56.162 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426    56.587    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    56.664 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.312    57.977    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X63Y85         FDRE                                         r  u_Core/sync_bus_reg_reg[4]/C
                         clock pessimism              0.000    57.977    
                         clock uncertainty           -0.155    57.822    
    SLICE_X63Y85         FDRE (Setup_fdre_C_D)        0.030    57.852    u_Core/sync_bus_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         57.852    
                         arrival time                         -68.875    
  -------------------------------------------------------------------
                         slack                                -11.024    

Slack (VIOLATED) :        -10.948ns  (required time - arrival time)
  Source:                 i_cpu_a_core[0]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/sync_bus_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR rise@54.600ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 2.697ns (42.747%)  route 3.613ns (57.254%))
  Logic Levels:           9  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -2.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 57.976 - 54.600 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    C5                                                0.000    62.490 r  i_cpu_a_core[0] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[0]
    C5                   IBUF (Prop_ibuf_I_O)         1.420    63.910 r  i_cpu_a_core_IBUF[0]_inst/O
                         net (fo=1483, routed)        1.220    65.130    u_Core/u_video/i_cpu_a_core_IBUF[0]
    SLICE_X57Y92         LUT6 (Prop_lut6_I0_O)        0.105    65.235 r  u_Core/u_video/u_rams_i_21_replica_3/O
                         net (fo=80, routed)          1.090    66.325    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/A0
    SLICE_X54Y88         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105    66.430 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000    66.430    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/OD
    SLICE_X54Y88         MUXF7 (Prop_muxf7_I0_O)      0.201    66.631 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/F7.B/O
                         net (fo=1, routed)           0.000    66.631    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/O0
    SLICE_X54Y88         MUXF8 (Prop_muxf8_I0_O)      0.082    66.713 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6/F8/O
                         net (fo=1, routed)           0.903    67.616    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3072_3327_6_6_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I5_O)        0.259    67.875 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    67.875    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_6_n_0
    SLICE_X57Y85         MUXF7 (Prop_muxf7_I1_O)      0.182    68.057 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    68.057    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0_i_2_n_0
    SLICE_X57Y85         MUXF8 (Prop_muxf8_I1_O)      0.079    68.136 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[6]_INST_0/O
                         net (fo=1, routed)           0.400    68.536    u_Core/u_rams/ram_data[6]
    SLICE_X59Y85         LUT6 (Prop_lut6_I2_O)        0.264    68.800 r  u_Core/u_rams/sprite_xy_ram[6].inst_i_1/O
                         net (fo=4, routed)           0.000    68.800    u_Core/sync_bus_reg[6]
    SLICE_X59Y85         FDRE                                         r  u_Core/sync_bus_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258    55.858    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304    56.162 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426    56.587    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    56.664 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.311    57.976    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X59Y85         FDRE                                         r  u_Core/sync_bus_reg_reg[6]/C
                         clock pessimism              0.000    57.976    
                         clock uncertainty           -0.155    57.821    
    SLICE_X59Y85         FDRE (Setup_fdre_C_D)        0.032    57.853    u_Core/sync_bus_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         57.853    
                         arrival time                         -68.800    
  -------------------------------------------------------------------
                         slack                                -10.948    

Slack (VIOLATED) :        -10.848ns  (required time - arrival time)
  Source:                 i_cpu_a_core[0]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/sync_bus_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR rise@54.600ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 2.919ns (47.016%)  route 3.290ns (52.983%))
  Logic Levels:           9  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -2.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.375ns = ( 57.975 - 54.600 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    C5                                                0.000    62.490 r  i_cpu_a_core[0] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[0]
    C5                   IBUF (Prop_ibuf_I_O)         1.420    63.910 r  i_cpu_a_core_IBUF[0]_inst/O
                         net (fo=1483, routed)        1.220    65.130    u_Core/u_video/i_cpu_a_core_IBUF[0]
    SLICE_X57Y92         LUT6 (Prop_lut6_I0_O)        0.105    65.235 r  u_Core/u_video/u_rams_i_21_replica_3/O
                         net (fo=80, routed)          1.000    66.235    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/A0
    SLICE_X56Y84         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.340    66.575 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/RAMS64E_B/O
                         net (fo=1, routed)           0.000    66.575    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/OB
    SLICE_X56Y84         MUXF7 (Prop_muxf7_I0_O)      0.173    66.748 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/F7.A/O
                         net (fo=1, routed)           0.000    66.748    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/O1
    SLICE_X56Y84         MUXF8 (Prop_muxf8_I1_O)      0.074    66.822 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5/F8/O
                         net (fo=1, routed)           0.822    67.645    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_5_5_n_0
    SLICE_X61Y82         LUT6 (Prop_lut6_I0_O)        0.259    67.904 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    67.904    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_3_n_0
    SLICE_X61Y82         MUXF7 (Prop_muxf7_I0_O)      0.199    68.103 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    68.103    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_1_n_0
    SLICE_X61Y82         MUXF8 (Prop_muxf8_I0_O)      0.085    68.188 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           0.248    68.435    u_Core/u_rams/ram_data[5]
    SLICE_X62Y82         LUT6 (Prop_lut6_I2_O)        0.264    68.699 r  u_Core/u_rams/sprite_xy_ram[5].inst_i_1/O
                         net (fo=4, routed)           0.000    68.699    u_Core/sync_bus_reg[5]
    SLICE_X62Y82         FDRE                                         r  u_Core/sync_bus_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258    55.858    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304    56.162 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426    56.587    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    56.664 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.310    57.975    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X62Y82         FDRE                                         r  u_Core/sync_bus_reg_reg[5]/C
                         clock pessimism              0.000    57.975    
                         clock uncertainty           -0.155    57.820    
    SLICE_X62Y82         FDRE (Setup_fdre_C_D)        0.032    57.852    u_Core/sync_bus_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         57.852    
                         arrival time                         -68.699    
  -------------------------------------------------------------------
                         slack                                -10.848    

Slack (VIOLATED) :        -7.456ns  (required time - arrival time)
  Source:                 i_cpu_a_core[14]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/sync_bus_stb_U2_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR rise@54.600ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 1.622ns (56.770%)  route 1.235ns (43.230%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -2.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 57.970 - 54.600 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    F6                                                0.000    62.490 f  i_cpu_a_core[14] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[14]
    F6                   IBUF (Prop_ibuf_I_O)         1.412    63.901 f  i_cpu_a_core_IBUF[14]_inst/O
                         net (fo=6, routed)           1.013    64.914    u_Core/i_cpu_a_core_IBUF[13]
    SLICE_X64Y72         LUT5 (Prop_lut5_I1_O)        0.105    65.019 f  u_Core/sync_bus_stb_U2_i_2/O
                         net (fo=1, routed)           0.222    65.241    u_Core/sync_bus_stb_U2_i_2_n_0
    SLICE_X64Y72         LUT4 (Prop_lut4_I3_O)        0.105    65.346 r  u_Core/sync_bus_stb_U2_i_1/O
                         net (fo=1, routed)           0.000    65.346    u_Core/sync_bus_stb_U2_i_1_n_0
    SLICE_X64Y72         FDRE                                         r  u_Core/sync_bus_stb_U2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258    55.858    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304    56.162 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426    56.587    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    56.664 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.305    57.970    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y72         FDRE                                         r  u_Core/sync_bus_stb_U2_reg/C
                         clock pessimism              0.000    57.970    
                         clock uncertainty           -0.155    57.815    
    SLICE_X64Y72         FDRE (Setup_fdre_C_D)        0.076    57.891    u_Core/sync_bus_stb_U2_reg
  -------------------------------------------------------------------
                         required time                         57.891    
                         arrival time                         -65.346    
  -------------------------------------------------------------------
                         slack                                 -7.456    

Slack (VIOLATED) :        -7.162ns  (required time - arrival time)
  Source:                 i_cpu_a_core[14]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/sync_bus_r_w_l_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             CLK_6M_STAR
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR rise@54.600ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 1.622ns (63.053%)  route 0.950ns (36.947%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -2.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.379ns = ( 57.979 - 54.600 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    F6                                                0.000    62.490 f  i_cpu_a_core[14] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[14]
    F6                   IBUF (Prop_ibuf_I_O)         1.412    63.901 f  i_cpu_a_core_IBUF[14]_inst/O
                         net (fo=6, routed)           0.728    64.629    u_Core/i_cpu_a_core_IBUF[13]
    SLICE_X64Y61         LUT3 (Prop_lut3_I0_O)        0.105    64.734 r  u_Core/sync_bus_r_w_l_i_2/O
                         net (fo=1, routed)           0.222    64.956    u_Core/sync_bus_r_w_l_i_2_n_0
    SLICE_X64Y61         LUT5 (Prop_lut5_I3_O)        0.105    65.061 r  u_Core/sync_bus_r_w_l_i_1/O
                         net (fo=1, routed)           0.000    65.061    u_Core/sync_bus_r_w_l_i_1_n_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258    55.858    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304    56.162 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426    56.587    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    56.664 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.314    57.979    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
                         clock pessimism              0.000    57.979    
                         clock uncertainty           -0.155    57.824    
    SLICE_X64Y61         FDRE (Setup_fdre_C_D)        0.076    57.900    u_Core/sync_bus_r_w_l_reg
  -------------------------------------------------------------------
                         required time                         57.900    
                         arrival time                         -65.061    
  -------------------------------------------------------------------
                         slack                                 -7.162    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_6M
  To Clock:  CLK_6M_STAR_N

Setup :            0  Failing Endpoints,  Worst Slack      100.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             100.810ns  (required time - arrival time)
  Source:                 u_Core/control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/audio_wav_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M rise@0.000ns)
  Data Path Delay:        7.660ns  (logic 1.292ns (16.868%)  route 6.368ns (83.132%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 113.457 - 109.200 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X62Y81         FDRE                                         r  u_Core/control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.379     4.880 r  u_Core/control_reg_reg[3]/Q
                         net (fo=42, routed)          1.966     6.846    u_Core/u_rams/o_in0_l_cs_OBUF_inst_i_2[0]
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.119     6.965 f  u_Core/u_rams/u_rams_i_15/O
                         net (fo=14, routed)          0.775     7.740    u_Core/u_audio/vol_ram[3].inst_3
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.267     8.007 f  u_Core/u_audio/o_in0_l_cs_OBUF_inst_i_4/O
                         net (fo=651, routed)         1.894     9.901    u_Core/u_audio/hcnt_reg[8]
    SLICE_X64Y78         LUT5 (Prop_lut5_I2_O)        0.118    10.019 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.535    10.555    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.283    10.838 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.353    11.191    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.126    11.317 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=8, routed)           0.844    12.161    u_Core/u_audio/rom3m_data[2]
    SLICE_X59Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.478   113.457    u_Core/u_audio/CLK
    SLICE_X59Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[2]/C
                         clock pessimism              0.000   113.457    
                         clock uncertainty           -0.155   113.302    
    SLICE_X59Y77         FDRE (Setup_fdre_C_CE)      -0.330   112.972    u_Core/u_audio/audio_wav_out_reg[2]
  -------------------------------------------------------------------
                         required time                        112.972    
                         arrival time                         -12.161    
  -------------------------------------------------------------------
                         slack                                100.810    

Slack (MET) :             100.916ns  (required time - arrival time)
  Source:                 u_Core/control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M rise@0.000ns)
  Data Path Delay:        7.448ns  (logic 1.271ns (17.065%)  route 6.177ns (82.935%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 113.373 - 109.200 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X62Y81         FDRE                                         r  u_Core/control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.379     4.880 r  u_Core/control_reg_reg[3]/Q
                         net (fo=42, routed)          1.966     6.846    u_Core/u_rams/o_in0_l_cs_OBUF_inst_i_2[0]
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.119     6.965 f  u_Core/u_rams/u_rams_i_15/O
                         net (fo=14, routed)          0.775     7.740    u_Core/u_audio/vol_ram[3].inst_3
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.267     8.007 f  u_Core/u_audio/o_in0_l_cs_OBUF_inst_i_4/O
                         net (fo=651, routed)         1.894     9.901    u_Core/u_audio/hcnt_reg[8]
    SLICE_X64Y78         LUT5 (Prop_lut5_I2_O)        0.118    10.019 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.646    10.665    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.283    10.948 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.379    11.328    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.105    11.433 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=6, routed)           0.517    11.950    u_Core/u_audio/rom3m_data[3]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.394   113.373    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[0]/C
                         clock pessimism              0.000   113.373    
                         clock uncertainty           -0.155   113.217    
    SLICE_X63Y78         FDRE (Setup_fdre_C_R)       -0.352   112.865    u_Core/u_audio/accum_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        112.865    
                         arrival time                         -11.950    
  -------------------------------------------------------------------
                         slack                                100.916    

Slack (MET) :             100.916ns  (required time - arrival time)
  Source:                 u_Core/control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M rise@0.000ns)
  Data Path Delay:        7.448ns  (logic 1.271ns (17.065%)  route 6.177ns (82.935%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 113.373 - 109.200 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X62Y81         FDRE                                         r  u_Core/control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.379     4.880 r  u_Core/control_reg_reg[3]/Q
                         net (fo=42, routed)          1.966     6.846    u_Core/u_rams/o_in0_l_cs_OBUF_inst_i_2[0]
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.119     6.965 f  u_Core/u_rams/u_rams_i_15/O
                         net (fo=14, routed)          0.775     7.740    u_Core/u_audio/vol_ram[3].inst_3
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.267     8.007 f  u_Core/u_audio/o_in0_l_cs_OBUF_inst_i_4/O
                         net (fo=651, routed)         1.894     9.901    u_Core/u_audio/hcnt_reg[8]
    SLICE_X64Y78         LUT5 (Prop_lut5_I2_O)        0.118    10.019 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.646    10.665    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.283    10.948 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.379    11.328    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.105    11.433 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=6, routed)           0.517    11.950    u_Core/u_audio/rom3m_data[3]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.394   113.373    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[1]/C
                         clock pessimism              0.000   113.373    
                         clock uncertainty           -0.155   113.217    
    SLICE_X63Y78         FDRE (Setup_fdre_C_R)       -0.352   112.865    u_Core/u_audio/accum_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        112.865    
                         arrival time                         -11.950    
  -------------------------------------------------------------------
                         slack                                100.916    

Slack (MET) :             100.916ns  (required time - arrival time)
  Source:                 u_Core/control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M rise@0.000ns)
  Data Path Delay:        7.448ns  (logic 1.271ns (17.065%)  route 6.177ns (82.935%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 113.373 - 109.200 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X62Y81         FDRE                                         r  u_Core/control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.379     4.880 r  u_Core/control_reg_reg[3]/Q
                         net (fo=42, routed)          1.966     6.846    u_Core/u_rams/o_in0_l_cs_OBUF_inst_i_2[0]
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.119     6.965 f  u_Core/u_rams/u_rams_i_15/O
                         net (fo=14, routed)          0.775     7.740    u_Core/u_audio/vol_ram[3].inst_3
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.267     8.007 f  u_Core/u_audio/o_in0_l_cs_OBUF_inst_i_4/O
                         net (fo=651, routed)         1.894     9.901    u_Core/u_audio/hcnt_reg[8]
    SLICE_X64Y78         LUT5 (Prop_lut5_I2_O)        0.118    10.019 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.646    10.665    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.283    10.948 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.379    11.328    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.105    11.433 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=6, routed)           0.517    11.950    u_Core/u_audio/rom3m_data[3]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.394   113.373    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[2]/C
                         clock pessimism              0.000   113.373    
                         clock uncertainty           -0.155   113.217    
    SLICE_X63Y78         FDRE (Setup_fdre_C_R)       -0.352   112.865    u_Core/u_audio/accum_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        112.865    
                         arrival time                         -11.950    
  -------------------------------------------------------------------
                         slack                                100.916    

Slack (MET) :             100.916ns  (required time - arrival time)
  Source:                 u_Core/control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M rise@0.000ns)
  Data Path Delay:        7.448ns  (logic 1.271ns (17.065%)  route 6.177ns (82.935%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 113.373 - 109.200 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X62Y81         FDRE                                         r  u_Core/control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.379     4.880 r  u_Core/control_reg_reg[3]/Q
                         net (fo=42, routed)          1.966     6.846    u_Core/u_rams/o_in0_l_cs_OBUF_inst_i_2[0]
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.119     6.965 f  u_Core/u_rams/u_rams_i_15/O
                         net (fo=14, routed)          0.775     7.740    u_Core/u_audio/vol_ram[3].inst_3
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.267     8.007 f  u_Core/u_audio/o_in0_l_cs_OBUF_inst_i_4/O
                         net (fo=651, routed)         1.894     9.901    u_Core/u_audio/hcnt_reg[8]
    SLICE_X64Y78         LUT5 (Prop_lut5_I2_O)        0.118    10.019 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.646    10.665    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.283    10.948 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.379    11.328    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.105    11.433 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=6, routed)           0.517    11.950    u_Core/u_audio/rom3m_data[3]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.394   113.373    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[3]/C
                         clock pessimism              0.000   113.373    
                         clock uncertainty           -0.155   113.217    
    SLICE_X63Y78         FDRE (Setup_fdre_C_R)       -0.352   112.865    u_Core/u_audio/accum_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        112.865    
                         arrival time                         -11.950    
  -------------------------------------------------------------------
                         slack                                100.916    

Slack (MET) :             100.916ns  (required time - arrival time)
  Source:                 u_Core/control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M rise@0.000ns)
  Data Path Delay:        7.448ns  (logic 1.271ns (17.065%)  route 6.177ns (82.935%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 113.373 - 109.200 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X62Y81         FDRE                                         r  u_Core/control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.379     4.880 r  u_Core/control_reg_reg[3]/Q
                         net (fo=42, routed)          1.966     6.846    u_Core/u_rams/o_in0_l_cs_OBUF_inst_i_2[0]
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.119     6.965 f  u_Core/u_rams/u_rams_i_15/O
                         net (fo=14, routed)          0.775     7.740    u_Core/u_audio/vol_ram[3].inst_3
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.267     8.007 f  u_Core/u_audio/o_in0_l_cs_OBUF_inst_i_4/O
                         net (fo=651, routed)         1.894     9.901    u_Core/u_audio/hcnt_reg[8]
    SLICE_X64Y78         LUT5 (Prop_lut5_I2_O)        0.118    10.019 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.646    10.665    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.283    10.948 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.379    11.328    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.105    11.433 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=6, routed)           0.517    11.950    u_Core/u_audio/rom3m_data[3]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.394   113.373    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[4]/C
                         clock pessimism              0.000   113.373    
                         clock uncertainty           -0.155   113.217    
    SLICE_X63Y78         FDRE (Setup_fdre_C_R)       -0.352   112.865    u_Core/u_audio/accum_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        112.865    
                         arrival time                         -11.950    
  -------------------------------------------------------------------
                         slack                                100.916    

Slack (MET) :             100.916ns  (required time - arrival time)
  Source:                 u_Core/control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M rise@0.000ns)
  Data Path Delay:        7.448ns  (logic 1.271ns (17.065%)  route 6.177ns (82.935%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 113.373 - 109.200 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X62Y81         FDRE                                         r  u_Core/control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.379     4.880 r  u_Core/control_reg_reg[3]/Q
                         net (fo=42, routed)          1.966     6.846    u_Core/u_rams/o_in0_l_cs_OBUF_inst_i_2[0]
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.119     6.965 f  u_Core/u_rams/u_rams_i_15/O
                         net (fo=14, routed)          0.775     7.740    u_Core/u_audio/vol_ram[3].inst_3
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.267     8.007 f  u_Core/u_audio/o_in0_l_cs_OBUF_inst_i_4/O
                         net (fo=651, routed)         1.894     9.901    u_Core/u_audio/hcnt_reg[8]
    SLICE_X64Y78         LUT5 (Prop_lut5_I2_O)        0.118    10.019 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.646    10.665    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.283    10.948 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.379    11.328    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.105    11.433 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=6, routed)           0.517    11.950    u_Core/u_audio/rom3m_data[3]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.394   113.373    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[5]/C
                         clock pessimism              0.000   113.373    
                         clock uncertainty           -0.155   113.217    
    SLICE_X63Y78         FDRE (Setup_fdre_C_R)       -0.352   112.865    u_Core/u_audio/accum_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        112.865    
                         arrival time                         -11.950    
  -------------------------------------------------------------------
                         slack                                100.916    

Slack (MET) :             101.094ns  (required time - arrival time)
  Source:                 u_Core/control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/audio_wav_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M rise@0.000ns)
  Data Path Delay:        7.408ns  (logic 1.292ns (17.440%)  route 6.116ns (82.560%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 113.488 - 109.200 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X62Y81         FDRE                                         r  u_Core/control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.379     4.880 r  u_Core/control_reg_reg[3]/Q
                         net (fo=42, routed)          1.966     6.846    u_Core/u_rams/o_in0_l_cs_OBUF_inst_i_2[0]
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.119     6.965 f  u_Core/u_rams/u_rams_i_15/O
                         net (fo=14, routed)          0.775     7.740    u_Core/u_audio/vol_ram[3].inst_3
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.267     8.007 f  u_Core/u_audio/o_in0_l_cs_OBUF_inst_i_4/O
                         net (fo=651, routed)         1.894     9.901    u_Core/u_audio/hcnt_reg[8]
    SLICE_X64Y78         LUT5 (Prop_lut5_I2_O)        0.118    10.019 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.535    10.555    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.283    10.838 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.353    11.191    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.126    11.317 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=8, routed)           0.593    11.910    u_Core/u_audio/rom3m_data[2]
    SLICE_X61Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.510   113.488    u_Core/u_audio/CLK
    SLICE_X61Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[1]/C
                         clock pessimism              0.000   113.488    
                         clock uncertainty           -0.155   113.333    
    SLICE_X61Y77         FDRE (Setup_fdre_C_CE)      -0.330   113.003    u_Core/u_audio/audio_wav_out_reg[1]
  -------------------------------------------------------------------
                         required time                        113.003    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                101.094    

Slack (MET) :             101.239ns  (required time - arrival time)
  Source:                 u_Core/control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/audio_vol_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M rise@0.000ns)
  Data Path Delay:        7.273ns  (logic 1.292ns (17.765%)  route 5.981ns (82.235%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 113.499 - 109.200 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X62Y81         FDRE                                         r  u_Core/control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.379     4.880 r  u_Core/control_reg_reg[3]/Q
                         net (fo=42, routed)          1.966     6.846    u_Core/u_rams/o_in0_l_cs_OBUF_inst_i_2[0]
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.119     6.965 f  u_Core/u_rams/u_rams_i_15/O
                         net (fo=14, routed)          0.775     7.740    u_Core/u_audio/vol_ram[3].inst_3
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.267     8.007 f  u_Core/u_audio/o_in0_l_cs_OBUF_inst_i_4/O
                         net (fo=651, routed)         1.894     9.901    u_Core/u_audio/hcnt_reg[8]
    SLICE_X64Y78         LUT5 (Prop_lut5_I2_O)        0.118    10.019 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.535    10.555    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.283    10.838 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.353    11.191    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.126    11.317 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=8, routed)           0.457    11.774    u_Core/u_audio/rom3m_data[2]
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.520   113.499    u_Core/u_audio/CLK
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[0]/C
                         clock pessimism              0.000   113.499    
                         clock uncertainty           -0.155   113.344    
    SLICE_X62Y77         FDRE (Setup_fdre_C_CE)      -0.330   113.014    u_Core/u_audio/audio_vol_out_reg[0]
  -------------------------------------------------------------------
                         required time                        113.014    
                         arrival time                         -11.774    
  -------------------------------------------------------------------
                         slack                                101.239    

Slack (MET) :             101.239ns  (required time - arrival time)
  Source:                 u_Core/control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/audio_vol_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M rise@0.000ns)
  Data Path Delay:        7.273ns  (logic 1.292ns (17.765%)  route 5.981ns (82.235%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 113.499 - 109.200 ) 
    Source Clock Delay      (SCD):    4.501ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X62Y81         FDRE                                         r  u_Core/control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.379     4.880 r  u_Core/control_reg_reg[3]/Q
                         net (fo=42, routed)          1.966     6.846    u_Core/u_rams/o_in0_l_cs_OBUF_inst_i_2[0]
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.119     6.965 f  u_Core/u_rams/u_rams_i_15/O
                         net (fo=14, routed)          0.775     7.740    u_Core/u_audio/vol_ram[3].inst_3
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.267     8.007 f  u_Core/u_audio/o_in0_l_cs_OBUF_inst_i_4/O
                         net (fo=651, routed)         1.894     9.901    u_Core/u_audio/hcnt_reg[8]
    SLICE_X64Y78         LUT5 (Prop_lut5_I2_O)        0.118    10.019 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.535    10.555    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.283    10.838 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.353    11.191    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.126    11.317 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=8, routed)           0.457    11.774    u_Core/u_audio/rom3m_data[2]
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.520   113.499    u_Core/u_audio/CLK
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[1]/C
                         clock pessimism              0.000   113.499    
                         clock uncertainty           -0.155   113.344    
    SLICE_X62Y77         FDRE (Setup_fdre_C_CE)      -0.330   113.014    u_Core/u_audio/audio_vol_out_reg[1]
  -------------------------------------------------------------------
                         required time                        113.014    
                         arrival time                         -11.774    
  -------------------------------------------------------------------
                         slack                                101.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M fall@109.200ns)
  Data Path Delay:        1.835ns  (logic 0.355ns (19.347%)  route 1.480ns (80.653%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 111.850 - 109.200 ) 
    Source Clock Delay      (SCD):    1.929ns = ( 111.129 - 109.200 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561   109.761    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141   109.902 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309   110.211    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045   110.256 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257   110.514    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   110.540 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.590   111.129    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.146   111.275 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.473   111.749    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.045   111.794 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           0.662   112.455    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.047   112.502 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.245   112.747    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X64Y78         LUT3 (Prop_lut3_I0_O)        0.117   112.864 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=6, routed)           0.100   112.964    u_Core/u_audio/rom3m_data[0]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.275   111.850    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[0]/C
                         clock pessimism              0.000   111.850    
    SLICE_X63Y78         FDRE (Hold_fdre_C_CE)       -0.105   111.745    u_Core/u_audio/accum_reg_reg[0]
  -------------------------------------------------------------------
                         required time                       -111.745    
                         arrival time                         112.964    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M fall@109.200ns)
  Data Path Delay:        1.835ns  (logic 0.355ns (19.347%)  route 1.480ns (80.653%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 111.850 - 109.200 ) 
    Source Clock Delay      (SCD):    1.929ns = ( 111.129 - 109.200 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561   109.761    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141   109.902 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309   110.211    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045   110.256 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257   110.514    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   110.540 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.590   111.129    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.146   111.275 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.473   111.749    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.045   111.794 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           0.662   112.455    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.047   112.502 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.245   112.747    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X64Y78         LUT3 (Prop_lut3_I0_O)        0.117   112.864 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=6, routed)           0.100   112.964    u_Core/u_audio/rom3m_data[0]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.275   111.850    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[1]/C
                         clock pessimism              0.000   111.850    
    SLICE_X63Y78         FDRE (Hold_fdre_C_CE)       -0.105   111.745    u_Core/u_audio/accum_reg_reg[1]
  -------------------------------------------------------------------
                         required time                       -111.745    
                         arrival time                         112.964    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M fall@109.200ns)
  Data Path Delay:        1.835ns  (logic 0.355ns (19.347%)  route 1.480ns (80.653%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 111.850 - 109.200 ) 
    Source Clock Delay      (SCD):    1.929ns = ( 111.129 - 109.200 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561   109.761    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141   109.902 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309   110.211    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045   110.256 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257   110.514    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   110.540 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.590   111.129    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.146   111.275 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.473   111.749    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.045   111.794 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           0.662   112.455    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.047   112.502 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.245   112.747    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X64Y78         LUT3 (Prop_lut3_I0_O)        0.117   112.864 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=6, routed)           0.100   112.964    u_Core/u_audio/rom3m_data[0]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.275   111.850    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[2]/C
                         clock pessimism              0.000   111.850    
    SLICE_X63Y78         FDRE (Hold_fdre_C_CE)       -0.105   111.745    u_Core/u_audio/accum_reg_reg[2]
  -------------------------------------------------------------------
                         required time                       -111.745    
                         arrival time                         112.964    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M fall@109.200ns)
  Data Path Delay:        1.835ns  (logic 0.355ns (19.347%)  route 1.480ns (80.653%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 111.850 - 109.200 ) 
    Source Clock Delay      (SCD):    1.929ns = ( 111.129 - 109.200 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561   109.761    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141   109.902 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309   110.211    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045   110.256 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257   110.514    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   110.540 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.590   111.129    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.146   111.275 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.473   111.749    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.045   111.794 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           0.662   112.455    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.047   112.502 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.245   112.747    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X64Y78         LUT3 (Prop_lut3_I0_O)        0.117   112.864 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=6, routed)           0.100   112.964    u_Core/u_audio/rom3m_data[0]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.275   111.850    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[3]/C
                         clock pessimism              0.000   111.850    
    SLICE_X63Y78         FDRE (Hold_fdre_C_CE)       -0.105   111.745    u_Core/u_audio/accum_reg_reg[3]
  -------------------------------------------------------------------
                         required time                       -111.745    
                         arrival time                         112.964    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M fall@109.200ns)
  Data Path Delay:        1.835ns  (logic 0.355ns (19.347%)  route 1.480ns (80.653%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 111.850 - 109.200 ) 
    Source Clock Delay      (SCD):    1.929ns = ( 111.129 - 109.200 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561   109.761    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141   109.902 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309   110.211    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045   110.256 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257   110.514    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   110.540 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.590   111.129    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.146   111.275 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.473   111.749    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.045   111.794 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           0.662   112.455    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.047   112.502 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.245   112.747    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X64Y78         LUT3 (Prop_lut3_I0_O)        0.117   112.864 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=6, routed)           0.100   112.964    u_Core/u_audio/rom3m_data[0]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.275   111.850    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[4]/C
                         clock pessimism              0.000   111.850    
    SLICE_X63Y78         FDRE (Hold_fdre_C_CE)       -0.105   111.745    u_Core/u_audio/accum_reg_reg[4]
  -------------------------------------------------------------------
                         required time                       -111.745    
                         arrival time                         112.964    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M fall@109.200ns)
  Data Path Delay:        1.835ns  (logic 0.355ns (19.347%)  route 1.480ns (80.653%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 111.850 - 109.200 ) 
    Source Clock Delay      (SCD):    1.929ns = ( 111.129 - 109.200 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561   109.761    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141   109.902 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309   110.211    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045   110.256 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257   110.514    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   110.540 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.590   111.129    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.146   111.275 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.473   111.749    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.045   111.794 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           0.662   112.455    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.047   112.502 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.245   112.747    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X64Y78         LUT3 (Prop_lut3_I0_O)        0.117   112.864 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=6, routed)           0.100   112.964    u_Core/u_audio/rom3m_data[0]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.275   111.850    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[5]/C
                         clock pessimism              0.000   111.850    
    SLICE_X63Y78         FDRE (Hold_fdre_C_CE)       -0.105   111.745    u_Core/u_audio/accum_reg_reg[5]
  -------------------------------------------------------------------
                         required time                       -111.745    
                         arrival time                         112.964    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.412ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/audio_wav_out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M fall@109.200ns)
  Data Path Delay:        2.031ns  (logic 0.402ns (19.789%)  route 1.629ns (80.211%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 111.850 - 109.200 ) 
    Source Clock Delay      (SCD):    1.929ns = ( 111.129 - 109.200 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561   109.761    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141   109.902 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309   110.211    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045   110.256 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257   110.514    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   110.540 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.590   111.129    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.146   111.275 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.473   111.749    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.045   111.794 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           0.662   112.455    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.047   112.502 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.225   112.728    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.118   112.846 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.144   112.990    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.046   113.036 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=8, routed)           0.124   113.161    u_Core/u_audio/rom3m_data[2]
    SLICE_X62Y78         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.275   111.850    u_Core/u_audio/CLK
    SLICE_X62Y78         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[3]/C
                         clock pessimism              0.000   111.850    
    SLICE_X62Y78         FDRE (Hold_fdre_C_CE)       -0.101   111.749    u_Core/u_audio/audio_wav_out_reg[3]
  -------------------------------------------------------------------
                         required time                       -111.749    
                         arrival time                         113.161    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.435ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/audio_wav_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M fall@109.200ns)
  Data Path Delay:        2.092ns  (logic 0.402ns (19.219%)  route 1.690ns (80.781%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 111.887 - 109.200 ) 
    Source Clock Delay      (SCD):    1.929ns = ( 111.129 - 109.200 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561   109.761    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141   109.902 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309   110.211    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045   110.256 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257   110.514    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   110.540 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.590   111.129    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.146   111.275 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.473   111.749    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.045   111.794 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           0.662   112.455    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.047   112.502 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.225   112.728    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.118   112.846 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.144   112.990    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.046   113.036 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=8, routed)           0.185   113.221    u_Core/u_audio/rom3m_data[2]
    SLICE_X59Y78         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.312   111.887    u_Core/u_audio/CLK
    SLICE_X59Y78         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[0]/C
                         clock pessimism              0.000   111.887    
    SLICE_X59Y78         FDRE (Hold_fdre_C_CE)       -0.101   111.786    u_Core/u_audio/audio_wav_out_reg[0]
  -------------------------------------------------------------------
                         required time                       -111.786    
                         arrival time                         113.221    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             1.445ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/audio_vol_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M fall@109.200ns)
  Data Path Delay:        2.118ns  (logic 0.402ns (18.978%)  route 1.716ns (81.022%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 111.904 - 109.200 ) 
    Source Clock Delay      (SCD):    1.929ns = ( 111.129 - 109.200 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561   109.761    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141   109.902 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309   110.211    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045   110.256 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257   110.514    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   110.540 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.590   111.129    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.146   111.275 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.473   111.749    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.045   111.794 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           0.662   112.455    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.047   112.502 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.225   112.728    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.118   112.846 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.144   112.990    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.046   113.036 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=8, routed)           0.211   113.247    u_Core/u_audio/rom3m_data[2]
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.329   111.904    u_Core/u_audio/CLK
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[0]/C
                         clock pessimism              0.000   111.904    
    SLICE_X62Y77         FDRE (Hold_fdre_C_CE)       -0.101   111.803    u_Core/u_audio/audio_vol_out_reg[0]
  -------------------------------------------------------------------
                         required time                       -111.803    
                         arrival time                         113.247    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.445ns  (arrival time - required time)
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/audio_vol_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M fall@109.200ns)
  Data Path Delay:        2.118ns  (logic 0.402ns (18.978%)  route 1.716ns (81.022%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 111.904 - 109.200 ) 
    Source Clock Delay      (SCD):    1.929ns = ( 111.129 - 109.200 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561   109.761    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141   109.902 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309   110.211    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045   110.256 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257   110.514    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   110.540 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.590   111.129    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.146   111.275 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.473   111.749    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.045   111.794 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           0.662   112.455    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.047   112.502 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.225   112.728    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.118   112.846 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.144   112.990    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.046   113.036 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=8, routed)           0.211   113.247    u_Core/u_audio/rom3m_data[2]
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.329   111.904    u_Core/u_audio/CLK
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[1]/C
                         clock pessimism              0.000   111.904    
    SLICE_X62Y77         FDRE (Hold_fdre_C_CE)       -0.101   111.803    u_Core/u_audio/audio_vol_out_reg[1]
  -------------------------------------------------------------------
                         required time                       -111.803    
                         arrival time                         113.247    
  -------------------------------------------------------------------
                         slack                                  1.445    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_6M_STAR
  To Clock:  CLK_6M_STAR_N

Setup :            0  Failing Endpoints,  Worst Slack       49.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.381ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/audio_wav_out_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        5.503ns  (logic 1.073ns (19.499%)  route 4.430ns (80.501%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 113.457 - 109.200 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 f  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.430    60.186    u_Core/u_audio/vol_ram[3].inst_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.105    60.291 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           1.267    61.558    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.126    61.684 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.535    62.219    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.283    62.502 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.353    62.855    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.126    62.981 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=8, routed)           0.844    63.825    u_Core/u_audio/rom3m_data[2]
    SLICE_X59Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.478   113.457    u_Core/u_audio/CLK
    SLICE_X59Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[2]/C
                         clock pessimism              0.235   113.692    
                         clock uncertainty           -0.155   113.537    
    SLICE_X59Y77         FDRE (Setup_fdre_C_CE)      -0.330   113.207    u_Core/u_audio/audio_wav_out_reg[2]
  -------------------------------------------------------------------
                         required time                        113.207    
                         arrival time                         -63.825    
  -------------------------------------------------------------------
                         slack                                 49.381    

Slack (MET) :             49.486ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        5.291ns  (logic 1.052ns (19.882%)  route 4.239ns (80.118%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 113.373 - 109.200 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 f  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.430    60.186    u_Core/u_audio/vol_ram[3].inst_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.105    60.291 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           1.267    61.558    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.126    61.684 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.646    62.330    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.283    62.613 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.379    62.992    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.105    63.097 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=6, routed)           0.517    63.614    u_Core/u_audio/rom3m_data[3]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.394   113.373    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[0]/C
                         clock pessimism              0.235   113.608    
                         clock uncertainty           -0.155   113.452    
    SLICE_X63Y78         FDRE (Setup_fdre_C_R)       -0.352   113.100    u_Core/u_audio/accum_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        113.100    
                         arrival time                         -63.614    
  -------------------------------------------------------------------
                         slack                                 49.486    

Slack (MET) :             49.486ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        5.291ns  (logic 1.052ns (19.882%)  route 4.239ns (80.118%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 113.373 - 109.200 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 f  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.430    60.186    u_Core/u_audio/vol_ram[3].inst_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.105    60.291 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           1.267    61.558    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.126    61.684 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.646    62.330    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.283    62.613 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.379    62.992    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.105    63.097 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=6, routed)           0.517    63.614    u_Core/u_audio/rom3m_data[3]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.394   113.373    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[1]/C
                         clock pessimism              0.235   113.608    
                         clock uncertainty           -0.155   113.452    
    SLICE_X63Y78         FDRE (Setup_fdre_C_R)       -0.352   113.100    u_Core/u_audio/accum_reg_reg[1]
  -------------------------------------------------------------------
                         required time                        113.100    
                         arrival time                         -63.614    
  -------------------------------------------------------------------
                         slack                                 49.486    

Slack (MET) :             49.486ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        5.291ns  (logic 1.052ns (19.882%)  route 4.239ns (80.118%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 113.373 - 109.200 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 f  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.430    60.186    u_Core/u_audio/vol_ram[3].inst_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.105    60.291 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           1.267    61.558    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.126    61.684 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.646    62.330    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.283    62.613 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.379    62.992    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.105    63.097 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=6, routed)           0.517    63.614    u_Core/u_audio/rom3m_data[3]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.394   113.373    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[2]/C
                         clock pessimism              0.235   113.608    
                         clock uncertainty           -0.155   113.452    
    SLICE_X63Y78         FDRE (Setup_fdre_C_R)       -0.352   113.100    u_Core/u_audio/accum_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        113.100    
                         arrival time                         -63.614    
  -------------------------------------------------------------------
                         slack                                 49.486    

Slack (MET) :             49.486ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        5.291ns  (logic 1.052ns (19.882%)  route 4.239ns (80.118%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 113.373 - 109.200 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 f  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.430    60.186    u_Core/u_audio/vol_ram[3].inst_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.105    60.291 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           1.267    61.558    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.126    61.684 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.646    62.330    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.283    62.613 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.379    62.992    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.105    63.097 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=6, routed)           0.517    63.614    u_Core/u_audio/rom3m_data[3]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.394   113.373    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[3]/C
                         clock pessimism              0.235   113.608    
                         clock uncertainty           -0.155   113.452    
    SLICE_X63Y78         FDRE (Setup_fdre_C_R)       -0.352   113.100    u_Core/u_audio/accum_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        113.100    
                         arrival time                         -63.614    
  -------------------------------------------------------------------
                         slack                                 49.486    

Slack (MET) :             49.486ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        5.291ns  (logic 1.052ns (19.882%)  route 4.239ns (80.118%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 113.373 - 109.200 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 f  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.430    60.186    u_Core/u_audio/vol_ram[3].inst_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.105    60.291 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           1.267    61.558    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.126    61.684 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.646    62.330    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.283    62.613 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.379    62.992    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.105    63.097 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=6, routed)           0.517    63.614    u_Core/u_audio/rom3m_data[3]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.394   113.373    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[4]/C
                         clock pessimism              0.235   113.608    
                         clock uncertainty           -0.155   113.452    
    SLICE_X63Y78         FDRE (Setup_fdre_C_R)       -0.352   113.100    u_Core/u_audio/accum_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        113.100    
                         arrival time                         -63.614    
  -------------------------------------------------------------------
                         slack                                 49.486    

Slack (MET) :             49.486ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        5.291ns  (logic 1.052ns (19.882%)  route 4.239ns (80.118%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.685ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 113.373 - 109.200 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 f  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.430    60.186    u_Core/u_audio/vol_ram[3].inst_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.105    60.291 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           1.267    61.558    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.126    61.684 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.646    62.330    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.283    62.613 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.379    62.992    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.105    63.097 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=6, routed)           0.517    63.614    u_Core/u_audio/rom3m_data[3]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.394   113.373    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[5]/C
                         clock pessimism              0.235   113.608    
                         clock uncertainty           -0.155   113.452    
    SLICE_X63Y78         FDRE (Setup_fdre_C_R)       -0.352   113.100    u_Core/u_audio/accum_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        113.100    
                         arrival time                         -63.614    
  -------------------------------------------------------------------
                         slack                                 49.486    

Slack (MET) :             49.664ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/audio_wav_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        5.251ns  (logic 1.073ns (20.433%)  route 4.178ns (79.567%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 113.488 - 109.200 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 f  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.430    60.186    u_Core/u_audio/vol_ram[3].inst_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.105    60.291 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           1.267    61.558    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.126    61.684 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.535    62.219    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.283    62.502 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.353    62.855    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.126    62.981 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=8, routed)           0.593    63.574    u_Core/u_audio/rom3m_data[2]
    SLICE_X61Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.510   113.488    u_Core/u_audio/CLK
    SLICE_X61Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[1]/C
                         clock pessimism              0.235   113.723    
                         clock uncertainty           -0.155   113.568    
    SLICE_X61Y77         FDRE (Setup_fdre_C_CE)      -0.330   113.238    u_Core/u_audio/audio_wav_out_reg[1]
  -------------------------------------------------------------------
                         required time                        113.238    
                         arrival time                         -63.574    
  -------------------------------------------------------------------
                         slack                                 49.664    

Slack (MET) :             49.810ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/audio_vol_out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        5.116ns  (logic 1.073ns (20.974%)  route 4.043ns (79.026%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 113.499 - 109.200 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 f  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.430    60.186    u_Core/u_audio/vol_ram[3].inst_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.105    60.291 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           1.267    61.558    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.126    61.684 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.535    62.219    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.283    62.502 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.353    62.855    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.126    62.981 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=8, routed)           0.457    63.439    u_Core/u_audio/rom3m_data[2]
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.520   113.499    u_Core/u_audio/CLK
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[0]/C
                         clock pessimism              0.235   113.734    
                         clock uncertainty           -0.155   113.579    
    SLICE_X62Y77         FDRE (Setup_fdre_C_CE)      -0.330   113.249    u_Core/u_audio/audio_vol_out_reg[0]
  -------------------------------------------------------------------
                         required time                        113.249    
                         arrival time                         -63.439    
  -------------------------------------------------------------------
                         slack                                 49.810    

Slack (MET) :             49.810ns  (required time - arrival time)
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/audio_vol_out_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            54.600ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR rise@54.600ns)
  Data Path Delay:        5.116ns  (logic 1.073ns (20.974%)  route 4.043ns (79.026%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 113.499 - 109.200 ) 
    Source Clock Delay      (SCD):    3.723ns = ( 58.323 - 54.600 ) 
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 f  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.430    60.186    u_Core/u_audio/vol_ram[3].inst_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I2_O)        0.105    60.291 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           1.267    61.558    u_Core/u_audio/sync_bus_wp_U4_1_reg
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.126    61.684 f  u_Core/u_audio/u_rom_3M_i_1/O
                         net (fo=4, routed)           0.535    62.219    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X62Y79         LUT6 (Prop_lut6_I5_O)        0.283    62.502 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.353    62.855    u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X62Y79         LUT2 (Prop_lut2_I0_O)        0.126    62.981 r  u_Core/u_audio/u_rom_3M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=8, routed)           0.457    63.439    u_Core/u_audio/rom3m_data[2]
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.520   113.499    u_Core/u_audio/CLK
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[1]/C
                         clock pessimism              0.235   113.734    
                         clock uncertainty           -0.155   113.579    
    SLICE_X62Y77         FDRE (Setup_fdre_C_CE)      -0.330   113.249    u_Core/u_audio/audio_vol_out_reg[1]
  -------------------------------------------------------------------
                         required time                        113.249    
                         arrival time                         -63.439    
  -------------------------------------------------------------------
                         slack                                 49.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_Core/u_audio/frq_ram[2].inst/DP/CLK
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/audio_wav_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR fall@109.200ns)
  Data Path Delay:        1.099ns  (logic 0.606ns (55.154%)  route 0.493ns (44.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 111.887 - 109.200 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 110.721 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.581   110.721    u_Core/u_audio/frq_ram[2].inst/WCLK
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[2].inst/DP/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.495   111.216 r  u_Core/u_audio/frq_ram[2].inst/DP/O
                         net (fo=7, routed)           0.493   111.709    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X59Y78         LUT5 (Prop_lut5_I1_O)        0.111   111.820 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.000   111.820    u_Core/u_audio/rom1m_data[0]
    SLICE_X59Y78         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.312   111.887    u_Core/u_audio/CLK
    SLICE_X59Y78         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[0]/C
                         clock pessimism             -0.330   111.557    
    SLICE_X59Y78         FDRE (Hold_fdre_C_D)         0.091   111.648    u_Core/u_audio/audio_wav_out_reg[0]
  -------------------------------------------------------------------
                         required time                       -111.648    
                         arrival time                         111.820    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_Core/u_audio/frq_ram[1].inst/DP/CLK
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/audio_wav_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR fall@109.200ns)
  Data Path Delay:        1.118ns  (logic 0.565ns (50.525%)  route 0.553ns (49.475%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 111.891 - 109.200 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 110.721 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.581   110.721    u_Core/u_audio/frq_ram[1].inst/WCLK
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[1].inst/DP/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393   111.114 r  u_Core/u_audio/frq_ram[1].inst/DP/O
                         net (fo=10, routed)          0.553   111.667    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X59Y77         MUXF7 (Prop_muxf7_S_O)       0.153   111.820 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   111.820    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X59Y77         MUXF8 (Prop_muxf8_I1_O)      0.019   111.839 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=1, routed)           0.000   111.839    u_Core/u_audio/rom1m_data[2]
    SLICE_X59Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.316   111.891    u_Core/u_audio/CLK
    SLICE_X59Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[2]/C
                         clock pessimism             -0.330   111.561    
    SLICE_X59Y77         FDRE (Hold_fdre_C_D)         0.105   111.666    u_Core/u_audio/audio_wav_out_reg[2]
  -------------------------------------------------------------------
                         required time                       -111.666    
                         arrival time                         111.839    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 u_Core/u_audio/frq_ram[2].inst/DP/CLK
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/audio_wav_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR fall@109.200ns)
  Data Path Delay:        1.141ns  (logic 0.641ns (56.191%)  route 0.500ns (43.809%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 111.911 - 109.200 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 110.721 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.581   110.721    u_Core/u_audio/frq_ram[2].inst/WCLK
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[2].inst/DP/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.495   111.216 r  u_Core/u_audio/frq_ram[2].inst/DP/O
                         net (fo=7, routed)           0.500   111.716    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X61Y77         MUXF8 (Prop_muxf8_S_O)       0.146   111.862 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=1, routed)           0.000   111.862    u_Core/u_audio/rom1m_data[1]
    SLICE_X61Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.337   111.911    u_Core/u_audio/CLK
    SLICE_X61Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[1]/C
                         clock pessimism             -0.330   111.581    
    SLICE_X61Y77         FDRE (Hold_fdre_C_D)         0.105   111.686    u_Core/u_audio/audio_wav_out_reg[1]
  -------------------------------------------------------------------
                         required time                       -111.686    
                         arrival time                         111.862    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_Core/u_audio/frq_ram[2].inst/DP/CLK
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/audio_wav_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR fall@109.200ns)
  Data Path Delay:        1.072ns  (logic 0.606ns (56.509%)  route 0.466ns (43.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 111.850 - 109.200 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 110.721 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.581   110.721    u_Core/u_audio/frq_ram[2].inst/WCLK
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[2].inst/DP/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.495   111.216 r  u_Core/u_audio/frq_ram[2].inst/DP/O
                         net (fo=7, routed)           0.466   111.682    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X62Y78         LUT5 (Prop_lut5_I1_O)        0.111   111.793 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.000   111.793    u_Core/u_audio/rom1m_data[3]
    SLICE_X62Y78         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.275   111.850    u_Core/u_audio/CLK
    SLICE_X62Y78         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[3]/C
                         clock pessimism             -0.330   111.520    
    SLICE_X62Y78         FDRE (Hold_fdre_C_D)         0.091   111.611    u_Core/u_audio/audio_wav_out_reg[3]
  -------------------------------------------------------------------
                         required time                       -111.611    
                         arrival time                         111.793    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 u_Core/u_audio/vol_ram[0].inst/DP/CLK
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR fall@109.200ns)
  Data Path Delay:        1.097ns  (logic 0.434ns (39.549%)  route 0.663ns (60.451%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 111.850 - 109.200 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 110.723 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.583   110.723    u_Core/u_audio/vol_ram[0].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[0].inst/DP/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389   111.112 r  u_Core/u_audio/vol_ram[0].inst/DP/O
                         net (fo=4, routed)           0.663   111.775    u_Core/u_audio/DPO
    SLICE_X63Y78         LUT3 (Prop_lut3_I2_O)        0.045   111.820 r  u_Core/u_audio/accum_reg[1]_i_1/O
                         net (fo=1, routed)           0.000   111.820    u_Core/u_audio/p_2_in[1]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.275   111.850    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[1]/C
                         clock pessimism             -0.330   111.520    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.092   111.612    u_Core/u_audio/accum_reg_reg[1]
  -------------------------------------------------------------------
                         required time                       -111.612    
                         arrival time                         111.820    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 u_Core/u_audio/vol_ram[0].inst/DP/CLK
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/audio_vol_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR fall@109.200ns)
  Data Path Delay:        1.150ns  (logic 0.389ns (33.839%)  route 0.761ns (66.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 111.904 - 109.200 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 110.723 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.583   110.723    u_Core/u_audio/vol_ram[0].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[0].inst/DP/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389   111.112 r  u_Core/u_audio/vol_ram[0].inst/DP/O
                         net (fo=4, routed)           0.761   111.873    u_Core/u_audio/DPO
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.329   111.904    u_Core/u_audio/CLK
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[0]/C
                         clock pessimism             -0.330   111.574    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.070   111.644    u_Core/u_audio/audio_vol_out_reg[0]
  -------------------------------------------------------------------
                         required time                       -111.644    
                         arrival time                         111.873    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_Core/u_audio/vol_ram[2].inst/DP/CLK
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/audio_vol_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR fall@109.200ns)
  Data Path Delay:        1.105ns  (logic 0.495ns (44.815%)  route 0.610ns (55.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 111.904 - 109.200 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 110.723 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.583   110.723    u_Core/u_audio/vol_ram[2].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[2].inst/DP/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.495   111.218 r  u_Core/u_audio/vol_ram[2].inst/DP/O
                         net (fo=4, routed)           0.610   111.828    u_Core/u_audio/vol_ram[2].inst_n_0
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.329   111.904    u_Core/u_audio/CLK
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[2]/C
                         clock pessimism             -0.330   111.574    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.004   111.578    u_Core/u_audio/audio_vol_out_reg[2]
  -------------------------------------------------------------------
                         required time                       -111.578    
                         arrival time                         111.828    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_Core/u_audio/frq_ram[2].inst/DP/CLK
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR fall@109.200ns)
  Data Path Delay:        1.146ns  (logic 0.606ns (52.900%)  route 0.540ns (47.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 111.850 - 109.200 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 110.721 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.581   110.721    u_Core/u_audio/frq_ram[2].inst/WCLK
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[2].inst/DP/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.495   111.216 r  u_Core/u_audio/frq_ram[2].inst/DP/O
                         net (fo=7, routed)           0.540   111.756    u_Core/u_audio/a[7]
    SLICE_X63Y78         LUT3 (Prop_lut3_I1_O)        0.111   111.867 r  u_Core/u_audio/accum_reg[3]_i_1/O
                         net (fo=1, routed)           0.000   111.867    u_Core/u_audio/p_2_in[3]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.275   111.850    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[3]/C
                         clock pessimism             -0.330   111.520    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.091   111.611    u_Core/u_audio/accum_reg_reg[3]
  -------------------------------------------------------------------
                         required time                       -111.611    
                         arrival time                         111.867    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 u_Core/u_audio/frq_ram[3].inst/DP/CLK
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/accum_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR fall@109.200ns)
  Data Path Delay:        1.187ns  (logic 0.526ns (44.299%)  route 0.661ns (55.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 111.850 - 109.200 ) 
    Source Clock Delay      (SCD):    1.521ns = ( 110.721 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.581   110.721    u_Core/u_audio/frq_ram[3].inst/WCLK
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[3].inst/DP/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.481   111.202 r  u_Core/u_audio/frq_ram[3].inst/DP/O
                         net (fo=2, routed)           0.661   111.863    u_Core/u_audio/frq_ram[3].inst_n_0
    SLICE_X63Y78         LUT5 (Prop_lut5_I0_O)        0.045   111.908 r  u_Core/u_audio/accum_reg[5]_i_1/O
                         net (fo=1, routed)           0.000   111.908    u_Core/u_audio/p_2_in[5]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.275   111.850    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[5]/C
                         clock pessimism             -0.330   111.520    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.107   111.627    u_Core/u_audio/accum_reg_reg[5]
  -------------------------------------------------------------------
                         required time                       -111.627    
                         arrival time                         111.908    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 u_Core/u_audio/vol_ram[1].inst/DP/CLK
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_audio/audio_vol_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M_STAR_N rise@109.200ns - CLK_6M_STAR fall@109.200ns)
  Data Path Delay:        1.133ns  (logic 0.393ns (34.689%)  route 0.740ns (65.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 111.904 - 109.200 ) 
    Source Clock Delay      (SCD):    1.523ns = ( 110.723 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.583   110.723    u_Core/u_audio/vol_ram[1].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[1].inst/DP/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y77         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393   111.116 r  u_Core/u_audio/vol_ram[1].inst/DP/O
                         net (fo=3, routed)           0.740   111.856    u_Core/u_audio/vol_ram[1].inst_n_0
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833   110.033    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175   110.208 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234   110.441    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029   110.470 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.049   111.519    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.056   111.575 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.329   111.904    u_Core/u_audio/CLK
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[1]/C
                         clock pessimism             -0.330   111.574    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)        -0.002   111.572    u_Core/u_audio/audio_vol_out_reg[1]
  -------------------------------------------------------------------
                         required time                       -111.572    
                         arrival time                         111.856    
  -------------------------------------------------------------------
                         slack                                  0.284    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_Z80
  To Clock:  CLK_6M_STAR_N

Setup :            0  Failing Endpoints,  Worst Slack       35.988ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.988ns  (required time - arrival time)
  Source:                 i_cpu_a_core[3]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/u_audio/accum_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M_STAR_N rise@109.200ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        14.772ns  (logic 2.219ns (15.021%)  route 12.553ns (84.979%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 RAMD32=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 113.373 - 109.200 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    A5                                                0.000    62.490 r  i_cpu_a_core[3] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[3]
    A5                   IBUF (Prop_ibuf_I_O)         1.433    63.923 r  i_cpu_a_core_IBUF[3]_inst/O
                         net (fo=1470, routed)        9.267    73.190    u_Core/u_audio/i_cpu_a_core_IBUF[3]
    SLICE_X65Y77         LUT3 (Prop_lut3_I2_O)        0.124    73.314 r  u_Core/u_audio/vol_ram[0].inst_i_6/O
                         net (fo=32, routed)          0.755    74.068    u_Core/u_audio/vol_ram[1].inst/DPRA3
    SLICE_X64Y77         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.289    74.357 r  u_Core/u_audio/vol_ram[1].inst/DP/O
                         net (fo=3, routed)           1.724    76.081    u_Core/u_audio/vol_ram[1].inst_n_0
    SLICE_X63Y78         LUT5 (Prop_lut5_I1_O)        0.268    76.349 r  u_Core/u_audio/accum_reg[5]_i_2/O
                         net (fo=3, routed)           0.807    77.156    u_Core/u_audio/accum_reg[5]_i_2_n_0
    SLICE_X63Y78         LUT5 (Prop_lut5_I0_O)        0.105    77.261 r  u_Core/u_audio/accum_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    77.261    u_Core/u_audio/p_2_in[4]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.394   113.373    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[4]/C
                         clock pessimism              0.000   113.373    
                         clock uncertainty           -0.155   113.217    
    SLICE_X63Y78         FDRE (Setup_fdre_C_D)        0.032   113.249    u_Core/u_audio/accum_reg_reg[4]
  -------------------------------------------------------------------
                         required time                        113.249    
                         arrival time                         -77.261    
  -------------------------------------------------------------------
                         slack                                 35.988    

Slack (MET) :             36.004ns  (required time - arrival time)
  Source:                 i_cpu_a_core[3]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/u_audio/accum_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M_STAR_N rise@109.200ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        14.793ns  (logic 2.240ns (15.142%)  route 12.553ns (84.858%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 RAMD32=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 113.373 - 109.200 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    A5                                                0.000    62.490 r  i_cpu_a_core[3] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[3]
    A5                   IBUF (Prop_ibuf_I_O)         1.433    63.923 r  i_cpu_a_core_IBUF[3]_inst/O
                         net (fo=1470, routed)        9.267    73.190    u_Core/u_audio/i_cpu_a_core_IBUF[3]
    SLICE_X65Y77         LUT3 (Prop_lut3_I2_O)        0.124    73.314 r  u_Core/u_audio/vol_ram[0].inst_i_6/O
                         net (fo=32, routed)          0.755    74.068    u_Core/u_audio/vol_ram[1].inst/DPRA3
    SLICE_X64Y77         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.289    74.357 r  u_Core/u_audio/vol_ram[1].inst/DP/O
                         net (fo=3, routed)           1.724    76.081    u_Core/u_audio/vol_ram[1].inst_n_0
    SLICE_X63Y78         LUT5 (Prop_lut5_I1_O)        0.268    76.349 r  u_Core/u_audio/accum_reg[5]_i_2/O
                         net (fo=3, routed)           0.807    77.156    u_Core/u_audio/accum_reg[5]_i_2_n_0
    SLICE_X63Y78         LUT5 (Prop_lut5_I2_O)        0.126    77.282 r  u_Core/u_audio/accum_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    77.282    u_Core/u_audio/p_2_in[5]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.394   113.373    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[5]/C
                         clock pessimism              0.000   113.373    
                         clock uncertainty           -0.155   113.217    
    SLICE_X63Y78         FDRE (Setup_fdre_C_D)        0.069   113.286    u_Core/u_audio/accum_reg_reg[5]
  -------------------------------------------------------------------
                         required time                        113.286    
                         arrival time                         -77.282    
  -------------------------------------------------------------------
                         slack                                 36.004    

Slack (MET) :             36.248ns  (required time - arrival time)
  Source:                 i_cpu_a_core[3]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/u_audio/audio_wav_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M_STAR_N rise@109.200ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        14.611ns  (logic 2.034ns (13.921%)  route 12.577ns (86.080%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -1.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.274ns = ( 113.474 - 109.200 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    A5                                                0.000    62.490 r  i_cpu_a_core[3] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[3]
    A5                   IBUF (Prop_ibuf_I_O)         1.433    63.923 r  i_cpu_a_core_IBUF[3]_inst/O
                         net (fo=1470, routed)        9.267    73.190    u_Core/u_audio/i_cpu_a_core_IBUF[3]
    SLICE_X65Y77         LUT3 (Prop_lut3_I2_O)        0.124    73.314 r  u_Core/u_audio/vol_ram[0].inst_i_6/O
                         net (fo=32, routed)          0.664    73.978    u_Core/u_audio/frq_ram[0].inst/DPRA3
    SLICE_X64Y76         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.267    74.245 r  u_Core/u_audio/frq_ram[0].inst/DP/O
                         net (fo=17, routed)          1.619    75.863    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X59Y78         LUT6 (Prop_lut6_I1_O)        0.105    75.968 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_3/O
                         net (fo=1, routed)           1.027    76.995    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_3_n_0
    SLICE_X59Y78         LUT5 (Prop_lut5_I4_O)        0.105    77.101 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.000    77.101    u_Core/u_audio/rom1m_data[0]
    SLICE_X59Y78         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.495   113.474    u_Core/u_audio/CLK
    SLICE_X59Y78         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[0]/C
                         clock pessimism              0.000   113.474    
                         clock uncertainty           -0.155   113.319    
    SLICE_X59Y78         FDRE (Setup_fdre_C_D)        0.030   113.349    u_Core/u_audio/audio_wav_out_reg[0]
  -------------------------------------------------------------------
                         required time                        113.349    
                         arrival time                         -77.100    
  -------------------------------------------------------------------
                         slack                                 36.248    

Slack (MET) :             36.364ns  (required time - arrival time)
  Source:                 i_cpu_a_core[3]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/u_audio/audio_wav_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M_STAR_N rise@109.200ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        14.394ns  (logic 2.034ns (14.130%)  route 12.360ns (85.870%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 113.373 - 109.200 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    A5                                                0.000    62.490 r  i_cpu_a_core[3] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[3]
    A5                   IBUF (Prop_ibuf_I_O)         1.433    63.923 r  i_cpu_a_core_IBUF[3]_inst/O
                         net (fo=1470, routed)        9.267    73.190    u_Core/u_audio/i_cpu_a_core_IBUF[3]
    SLICE_X65Y77         LUT3 (Prop_lut3_I2_O)        0.124    73.314 r  u_Core/u_audio/vol_ram[0].inst_i_6/O
                         net (fo=32, routed)          0.664    73.978    u_Core/u_audio/frq_ram[0].inst/DPRA3
    SLICE_X64Y76         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.267    74.245 r  u_Core/u_audio/frq_ram[0].inst/DP/O
                         net (fo=17, routed)          1.391    75.635    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X62Y78         LUT6 (Prop_lut6_I0_O)        0.105    75.740 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.038    76.779    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I2_O)        0.105    76.884 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.000    76.884    u_Core/u_audio/rom1m_data[3]
    SLICE_X62Y78         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.394   113.373    u_Core/u_audio/CLK
    SLICE_X62Y78         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[3]/C
                         clock pessimism              0.000   113.373    
                         clock uncertainty           -0.155   113.217    
    SLICE_X62Y78         FDRE (Setup_fdre_C_D)        0.030   113.247    u_Core/u_audio/audio_wav_out_reg[3]
  -------------------------------------------------------------------
                         required time                        113.247    
                         arrival time                         -76.884    
  -------------------------------------------------------------------
                         slack                                 36.364    

Slack (MET) :             36.410ns  (required time - arrival time)
  Source:                 i_cpu_a_core[3]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/u_audio/audio_wav_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M_STAR_N rise@109.200ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        14.494ns  (logic 2.220ns (15.316%)  route 12.274ns (84.684%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD32=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -1.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.288ns = ( 113.488 - 109.200 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    A5                                                0.000    62.490 r  i_cpu_a_core[3] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[3]
    A5                   IBUF (Prop_ibuf_I_O)         1.433    63.923 r  i_cpu_a_core_IBUF[3]_inst/O
                         net (fo=1470, routed)        9.267    73.190    u_Core/u_audio/i_cpu_a_core_IBUF[3]
    SLICE_X65Y77         LUT3 (Prop_lut3_I2_O)        0.124    73.314 r  u_Core/u_audio/vol_ram[0].inst_i_6/O
                         net (fo=32, routed)          0.664    73.978    u_Core/u_audio/frq_ram[0].inst/DPRA3
    SLICE_X64Y76         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.267    74.245 r  u_Core/u_audio/frq_ram[0].inst/DP/O
                         net (fo=17, routed)          2.343    76.587    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X61Y77         LUT6 (Prop_lut6_I0_O)        0.105    76.692 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    76.692    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_4_n_0
    SLICE_X61Y77         MUXF7 (Prop_muxf7_I1_O)      0.206    76.898 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    76.898    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X61Y77         MUXF8 (Prop_muxf8_I0_O)      0.085    76.983 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=1, routed)           0.000    76.983    u_Core/u_audio/rom1m_data[1]
    SLICE_X61Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.510   113.488    u_Core/u_audio/CLK
    SLICE_X61Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[1]/C
                         clock pessimism              0.000   113.488    
                         clock uncertainty           -0.155   113.333    
    SLICE_X61Y77         FDRE (Setup_fdre_C_D)        0.060   113.393    u_Core/u_audio/audio_wav_out_reg[1]
  -------------------------------------------------------------------
                         required time                        113.393    
                         arrival time                         -76.983    
  -------------------------------------------------------------------
                         slack                                 36.410    

Slack (MET) :             36.413ns  (required time - arrival time)
  Source:                 i_cpu_a_core[3]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/u_audio/accum_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M_STAR_N rise@109.200ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        14.345ns  (logic 2.219ns (15.468%)  route 12.126ns (84.532%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT5=1 RAMD32=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 113.373 - 109.200 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    A5                                                0.000    62.490 r  i_cpu_a_core[3] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[3]
    A5                   IBUF (Prop_ibuf_I_O)         1.433    63.923 r  i_cpu_a_core_IBUF[3]_inst/O
                         net (fo=1470, routed)        9.267    73.190    u_Core/u_audio/i_cpu_a_core_IBUF[3]
    SLICE_X65Y77         LUT3 (Prop_lut3_I2_O)        0.124    73.314 r  u_Core/u_audio/vol_ram[0].inst_i_6/O
                         net (fo=32, routed)          0.755    74.068    u_Core/u_audio/vol_ram[1].inst/DPRA3
    SLICE_X64Y77         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.289    74.357 r  u_Core/u_audio/vol_ram[1].inst/DP/O
                         net (fo=3, routed)           1.724    76.081    u_Core/u_audio/vol_ram[1].inst_n_0
    SLICE_X63Y78         LUT5 (Prop_lut5_I1_O)        0.268    76.349 r  u_Core/u_audio/accum_reg[5]_i_2/O
                         net (fo=3, routed)           0.380    76.729    u_Core/u_audio/accum_reg[5]_i_2_n_0
    SLICE_X63Y78         LUT3 (Prop_lut3_I0_O)        0.105    76.834 r  u_Core/u_audio/accum_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    76.834    u_Core/u_audio/p_2_in[3]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.394   113.373    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[3]/C
                         clock pessimism              0.000   113.373    
                         clock uncertainty           -0.155   113.217    
    SLICE_X63Y78         FDRE (Setup_fdre_C_D)        0.030   113.247    u_Core/u_audio/accum_reg_reg[3]
  -------------------------------------------------------------------
                         required time                        113.247    
                         arrival time                         -76.834    
  -------------------------------------------------------------------
                         slack                                 36.413    

Slack (MET) :             36.669ns  (required time - arrival time)
  Source:                 i_cpu_a_core[3]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/u_audio/audio_wav_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M_STAR_N rise@109.200ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        14.203ns  (logic 2.186ns (15.391%)  route 12.017ns (84.609%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 MUXF7=1 MUXF8=1 RAMD32=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -1.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 113.457 - 109.200 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    A5                                                0.000    62.490 r  i_cpu_a_core[3] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[3]
    A5                   IBUF (Prop_ibuf_I_O)         1.433    63.923 r  i_cpu_a_core_IBUF[3]_inst/O
                         net (fo=1470, routed)        9.267    73.190    u_Core/u_audio/i_cpu_a_core_IBUF[3]
    SLICE_X65Y77         LUT3 (Prop_lut3_I2_O)        0.124    73.314 r  u_Core/u_audio/vol_ram[0].inst_i_6/O
                         net (fo=32, routed)          0.664    73.978    u_Core/u_audio/frq_ram[0].inst/DPRA3
    SLICE_X64Y76         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.267    74.245 r  u_Core/u_audio/frq_ram[0].inst/DP/O
                         net (fo=17, routed)          2.086    76.330    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X59Y77         LUT5 (Prop_lut5_I1_O)        0.105    76.435 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    76.435    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_5_n_0
    SLICE_X59Y77         MUXF7 (Prop_muxf7_I0_O)      0.178    76.613 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    76.613    u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_2_n_0
    SLICE_X59Y77         MUXF8 (Prop_muxf8_I1_O)      0.079    76.692 r  u_Core/u_audio/u_rom_1M/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=1, routed)           0.000    76.692    u_Core/u_audio/rom1m_data[2]
    SLICE_X59Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.478   113.457    u_Core/u_audio/CLK
    SLICE_X59Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[2]/C
                         clock pessimism              0.000   113.457    
                         clock uncertainty           -0.155   113.302    
    SLICE_X59Y77         FDRE (Setup_fdre_C_D)        0.060   113.362    u_Core/u_audio/audio_wav_out_reg[2]
  -------------------------------------------------------------------
                         required time                        113.362    
                         arrival time                         -76.692    
  -------------------------------------------------------------------
                         slack                                 36.669    

Slack (MET) :             36.889ns  (required time - arrival time)
  Source:                 i_cpu_a_core[3]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/u_audio/accum_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M_STAR_N rise@109.200ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        13.881ns  (logic 2.136ns (15.387%)  route 11.745ns (84.613%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 RAMD32=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -1.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.173ns = ( 113.373 - 109.200 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    A5                                                0.000    62.490 r  i_cpu_a_core[3] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[3]
    A5                   IBUF (Prop_ibuf_I_O)         1.433    63.923 r  i_cpu_a_core_IBUF[3]_inst/O
                         net (fo=1470, routed)        9.267    73.190    u_Core/u_audio/i_cpu_a_core_IBUF[3]
    SLICE_X65Y77         LUT3 (Prop_lut3_I2_O)        0.124    73.314 r  u_Core/u_audio/vol_ram[0].inst_i_6/O
                         net (fo=32, routed)          0.755    74.068    u_Core/u_audio/vol_ram[1].inst/DPRA3
    SLICE_X64Y77         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.289    74.357 r  u_Core/u_audio/vol_ram[1].inst/DP/O
                         net (fo=3, routed)           1.724    76.081    u_Core/u_audio/vol_ram[1].inst_n_0
    SLICE_X63Y78         LUT5 (Prop_lut5_I4_O)        0.290    76.371 r  u_Core/u_audio/accum_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    76.371    u_Core/u_audio/p_2_in[2]
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.394   113.373    u_Core/u_audio/CLK
    SLICE_X63Y78         FDRE                                         r  u_Core/u_audio/accum_reg_reg[2]/C
                         clock pessimism              0.000   113.373    
                         clock uncertainty           -0.155   113.217    
    SLICE_X63Y78         FDRE (Setup_fdre_C_D)        0.043   113.260    u_Core/u_audio/accum_reg_reg[2]
  -------------------------------------------------------------------
                         required time                        113.260    
                         arrival time                         -76.371    
  -------------------------------------------------------------------
                         slack                                 36.889    

Slack (MET) :             37.296ns  (required time - arrival time)
  Source:                 i_cpu_a_core[3]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/u_audio/audio_vol_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M_STAR_N rise@109.200ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        13.336ns  (logic 1.846ns (13.841%)  route 11.490ns (86.159%))
  Logic Levels:           3  (IBUF=1 LUT3=1 RAMD32=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -1.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 113.499 - 109.200 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    A5                                                0.000    62.490 r  i_cpu_a_core[3] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[3]
    A5                   IBUF (Prop_ibuf_I_O)         1.433    63.923 r  i_cpu_a_core_IBUF[3]_inst/O
                         net (fo=1470, routed)        9.267    73.190    u_Core/u_audio/i_cpu_a_core_IBUF[3]
    SLICE_X65Y77         LUT3 (Prop_lut3_I2_O)        0.124    73.314 r  u_Core/u_audio/vol_ram[0].inst_i_6/O
                         net (fo=32, routed)          0.755    74.068    u_Core/u_audio/vol_ram[1].inst/DPRA3
    SLICE_X64Y77         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.289    74.357 r  u_Core/u_audio/vol_ram[1].inst/DP/O
                         net (fo=3, routed)           1.469    75.826    u_Core/u_audio/vol_ram[1].inst_n_0
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.520   113.499    u_Core/u_audio/CLK
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[1]/C
                         clock pessimism              0.000   113.499    
                         clock uncertainty           -0.155   113.344    
    SLICE_X62Y77         FDRE (Setup_fdre_C_D)       -0.222   113.122    u_Core/u_audio/audio_vol_out_reg[1]
  -------------------------------------------------------------------
                         required time                        113.122    
                         arrival time                         -75.826    
  -------------------------------------------------------------------
                         slack                                 37.296    

Slack (MET) :             37.464ns  (required time - arrival time)
  Source:                 i_cpu_a_core[3]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            u_Core/u_audio/audio_vol_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Path Group:             CLK_6M_STAR_N
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            109.200ns  (CLK_6M_STAR_N rise@109.200ns - CLK_Z80 rise@0.000ns)
  Data Path Delay:        13.343ns  (logic 1.824ns (13.669%)  route 11.519ns (86.331%))
  Logic Levels:           3  (IBUF=1 LUT3=1 RAMD32=1)
  Input Delay:            57.000ns
  Clock Path Skew:        -1.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 113.499 - 109.200 ) 
    Source Clock Delay      (SCD):    5.490ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    A5                                                0.000    62.490 r  i_cpu_a_core[3] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[3]
    A5                   IBUF (Prop_ibuf_I_O)         1.433    63.923 r  i_cpu_a_core_IBUF[3]_inst/O
                         net (fo=1470, routed)        9.267    73.190    u_Core/u_audio/i_cpu_a_core_IBUF[3]
    SLICE_X65Y77         LUT3 (Prop_lut3_I2_O)        0.124    73.314 r  u_Core/u_audio/vol_ram[0].inst_i_6/O
                         net (fo=32, routed)          0.755    74.068    u_Core/u_audio/vol_ram[0].inst/DPRA3
    SLICE_X64Y77         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.267    74.335 r  u_Core/u_audio/vol_ram[0].inst/DP/O
                         net (fo=4, routed)           1.498    75.833    u_Core/u_audio/DPO
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.630   112.895    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.084   112.979 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.520   113.499    u_Core/u_audio/CLK
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[0]/C
                         clock pessimism              0.000   113.499    
                         clock uncertainty           -0.155   113.344    
    SLICE_X62Y77         FDRE (Setup_fdre_C_D)       -0.047   113.297    u_Core/u_audio/audio_vol_out_reg[0]
  -------------------------------------------------------------------
                         required time                        113.297    
                         arrival time                         -75.833    
  -------------------------------------------------------------------
                         slack                                 37.464    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_6M
  To Clock:  CLK_6M

Setup :            0  Failing Endpoints,  Worst Slack      159.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             159.835ns  (required time - arrival time)
  Source:                 u_Core/vcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/video_mem_addr_pacman_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M rise@163.800ns - CLK_6M rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.590ns (17.319%)  route 2.817ns (82.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 167.787 - 163.800 ) 
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.408     4.493    u_Core/out
    SLICE_X62Y74         FDRE                                         r  u_Core/vcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.348     4.841 r  u_Core/vcnt_reg[8]/Q
                         net (fo=9, routed)           1.843     6.685    u_Core/vsync_l
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.242     6.927 f  u_Core/video_mem_addr_pacman[0]_i_2/O
                         net (fo=16, routed)          0.974     7.900    u_vga_ctrl/video_mem_addr_pacman0
    SLICE_X54Y41         FDCE                                         f  u_vga_ctrl/video_mem_addr_pacman_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.263   167.787    u_vga_ctrl/out
    SLICE_X54Y41         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[0]/C
                         clock pessimism              0.361   168.148    
                         clock uncertainty           -0.155   167.993    
    SLICE_X54Y41         FDCE (Recov_fdce_C_CLR)     -0.258   167.735    u_vga_ctrl/video_mem_addr_pacman_reg[0]
  -------------------------------------------------------------------
                         required time                        167.735    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                159.835    

Slack (MET) :             159.835ns  (required time - arrival time)
  Source:                 u_Core/vcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/video_mem_addr_pacman_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M rise@163.800ns - CLK_6M rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.590ns (17.319%)  route 2.817ns (82.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 167.787 - 163.800 ) 
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.408     4.493    u_Core/out
    SLICE_X62Y74         FDRE                                         r  u_Core/vcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.348     4.841 r  u_Core/vcnt_reg[8]/Q
                         net (fo=9, routed)           1.843     6.685    u_Core/vsync_l
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.242     6.927 f  u_Core/video_mem_addr_pacman[0]_i_2/O
                         net (fo=16, routed)          0.974     7.900    u_vga_ctrl/video_mem_addr_pacman0
    SLICE_X54Y41         FDCE                                         f  u_vga_ctrl/video_mem_addr_pacman_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.263   167.787    u_vga_ctrl/out
    SLICE_X54Y41         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[1]/C
                         clock pessimism              0.361   168.148    
                         clock uncertainty           -0.155   167.993    
    SLICE_X54Y41         FDCE (Recov_fdce_C_CLR)     -0.258   167.735    u_vga_ctrl/video_mem_addr_pacman_reg[1]
  -------------------------------------------------------------------
                         required time                        167.735    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                159.835    

Slack (MET) :             159.835ns  (required time - arrival time)
  Source:                 u_Core/vcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/video_mem_addr_pacman_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M rise@163.800ns - CLK_6M rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.590ns (17.319%)  route 2.817ns (82.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 167.787 - 163.800 ) 
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.408     4.493    u_Core/out
    SLICE_X62Y74         FDRE                                         r  u_Core/vcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.348     4.841 r  u_Core/vcnt_reg[8]/Q
                         net (fo=9, routed)           1.843     6.685    u_Core/vsync_l
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.242     6.927 f  u_Core/video_mem_addr_pacman[0]_i_2/O
                         net (fo=16, routed)          0.974     7.900    u_vga_ctrl/video_mem_addr_pacman0
    SLICE_X54Y41         FDCE                                         f  u_vga_ctrl/video_mem_addr_pacman_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.263   167.787    u_vga_ctrl/out
    SLICE_X54Y41         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[2]/C
                         clock pessimism              0.361   168.148    
                         clock uncertainty           -0.155   167.993    
    SLICE_X54Y41         FDCE (Recov_fdce_C_CLR)     -0.258   167.735    u_vga_ctrl/video_mem_addr_pacman_reg[2]
  -------------------------------------------------------------------
                         required time                        167.735    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                159.835    

Slack (MET) :             159.835ns  (required time - arrival time)
  Source:                 u_Core/vcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/video_mem_addr_pacman_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M rise@163.800ns - CLK_6M rise@0.000ns)
  Data Path Delay:        3.407ns  (logic 0.590ns (17.319%)  route 2.817ns (82.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.987ns = ( 167.787 - 163.800 ) 
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.408     4.493    u_Core/out
    SLICE_X62Y74         FDRE                                         r  u_Core/vcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.348     4.841 r  u_Core/vcnt_reg[8]/Q
                         net (fo=9, routed)           1.843     6.685    u_Core/vsync_l
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.242     6.927 f  u_Core/video_mem_addr_pacman[0]_i_2/O
                         net (fo=16, routed)          0.974     7.900    u_vga_ctrl/video_mem_addr_pacman0
    SLICE_X54Y41         FDCE                                         f  u_vga_ctrl/video_mem_addr_pacman_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.263   167.787    u_vga_ctrl/out
    SLICE_X54Y41         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[3]/C
                         clock pessimism              0.361   168.148    
                         clock uncertainty           -0.155   167.993    
    SLICE_X54Y41         FDCE (Recov_fdce_C_CLR)     -0.258   167.735    u_vga_ctrl/video_mem_addr_pacman_reg[3]
  -------------------------------------------------------------------
                         required time                        167.735    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                159.835    

Slack (MET) :             159.945ns  (required time - arrival time)
  Source:                 u_Core/vcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/video_mem_addr_pacman_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M rise@163.800ns - CLK_6M rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.590ns (17.890%)  route 2.708ns (82.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 167.788 - 163.800 ) 
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.408     4.493    u_Core/out
    SLICE_X62Y74         FDRE                                         r  u_Core/vcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.348     4.841 r  u_Core/vcnt_reg[8]/Q
                         net (fo=9, routed)           1.843     6.685    u_Core/vsync_l
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.242     6.927 f  u_Core/video_mem_addr_pacman[0]_i_2/O
                         net (fo=16, routed)          0.865     7.791    u_vga_ctrl/video_mem_addr_pacman0
    SLICE_X54Y42         FDCE                                         f  u_vga_ctrl/video_mem_addr_pacman_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.264   167.788    u_vga_ctrl/out
    SLICE_X54Y42         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[4]/C
                         clock pessimism              0.361   168.149    
                         clock uncertainty           -0.155   167.994    
    SLICE_X54Y42         FDCE (Recov_fdce_C_CLR)     -0.258   167.736    u_vga_ctrl/video_mem_addr_pacman_reg[4]
  -------------------------------------------------------------------
                         required time                        167.736    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                159.945    

Slack (MET) :             159.945ns  (required time - arrival time)
  Source:                 u_Core/vcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/video_mem_addr_pacman_reg[5]/CLR
                            (recovery check against rising-edge clock CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M rise@163.800ns - CLK_6M rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.590ns (17.890%)  route 2.708ns (82.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 167.788 - 163.800 ) 
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.408     4.493    u_Core/out
    SLICE_X62Y74         FDRE                                         r  u_Core/vcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.348     4.841 r  u_Core/vcnt_reg[8]/Q
                         net (fo=9, routed)           1.843     6.685    u_Core/vsync_l
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.242     6.927 f  u_Core/video_mem_addr_pacman[0]_i_2/O
                         net (fo=16, routed)          0.865     7.791    u_vga_ctrl/video_mem_addr_pacman0
    SLICE_X54Y42         FDCE                                         f  u_vga_ctrl/video_mem_addr_pacman_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.264   167.788    u_vga_ctrl/out
    SLICE_X54Y42         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[5]/C
                         clock pessimism              0.361   168.149    
                         clock uncertainty           -0.155   167.994    
    SLICE_X54Y42         FDCE (Recov_fdce_C_CLR)     -0.258   167.736    u_vga_ctrl/video_mem_addr_pacman_reg[5]
  -------------------------------------------------------------------
                         required time                        167.736    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                159.945    

Slack (MET) :             159.945ns  (required time - arrival time)
  Source:                 u_Core/vcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/video_mem_addr_pacman_reg[6]/CLR
                            (recovery check against rising-edge clock CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M rise@163.800ns - CLK_6M rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.590ns (17.890%)  route 2.708ns (82.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 167.788 - 163.800 ) 
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.408     4.493    u_Core/out
    SLICE_X62Y74         FDRE                                         r  u_Core/vcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.348     4.841 r  u_Core/vcnt_reg[8]/Q
                         net (fo=9, routed)           1.843     6.685    u_Core/vsync_l
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.242     6.927 f  u_Core/video_mem_addr_pacman[0]_i_2/O
                         net (fo=16, routed)          0.865     7.791    u_vga_ctrl/video_mem_addr_pacman0
    SLICE_X54Y42         FDCE                                         f  u_vga_ctrl/video_mem_addr_pacman_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.264   167.788    u_vga_ctrl/out
    SLICE_X54Y42         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[6]/C
                         clock pessimism              0.361   168.149    
                         clock uncertainty           -0.155   167.994    
    SLICE_X54Y42         FDCE (Recov_fdce_C_CLR)     -0.258   167.736    u_vga_ctrl/video_mem_addr_pacman_reg[6]
  -------------------------------------------------------------------
                         required time                        167.736    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                159.945    

Slack (MET) :             159.945ns  (required time - arrival time)
  Source:                 u_Core/vcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/video_mem_addr_pacman_reg[7]/CLR
                            (recovery check against rising-edge clock CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M rise@163.800ns - CLK_6M rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 0.590ns (17.890%)  route 2.708ns (82.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 167.788 - 163.800 ) 
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.408     4.493    u_Core/out
    SLICE_X62Y74         FDRE                                         r  u_Core/vcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.348     4.841 r  u_Core/vcnt_reg[8]/Q
                         net (fo=9, routed)           1.843     6.685    u_Core/vsync_l
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.242     6.927 f  u_Core/video_mem_addr_pacman[0]_i_2/O
                         net (fo=16, routed)          0.865     7.791    u_vga_ctrl/video_mem_addr_pacman0
    SLICE_X54Y42         FDCE                                         f  u_vga_ctrl/video_mem_addr_pacman_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.264   167.788    u_vga_ctrl/out
    SLICE_X54Y42         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[7]/C
                         clock pessimism              0.361   168.149    
                         clock uncertainty           -0.155   167.994    
    SLICE_X54Y42         FDCE (Recov_fdce_C_CLR)     -0.258   167.736    u_vga_ctrl/video_mem_addr_pacman_reg[7]
  -------------------------------------------------------------------
                         required time                        167.736    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                159.945    

Slack (MET) :             160.062ns  (required time - arrival time)
  Source:                 u_Core/vcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/video_mem_addr_pacman_reg[10]/CLR
                            (recovery check against rising-edge clock CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M rise@163.800ns - CLK_6M rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.590ns (18.553%)  route 2.590ns (81.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 167.788 - 163.800 ) 
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.408     4.493    u_Core/out
    SLICE_X62Y74         FDRE                                         r  u_Core/vcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.348     4.841 r  u_Core/vcnt_reg[8]/Q
                         net (fo=9, routed)           1.843     6.685    u_Core/vsync_l
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.242     6.927 f  u_Core/video_mem_addr_pacman[0]_i_2/O
                         net (fo=16, routed)          0.747     7.674    u_vga_ctrl/video_mem_addr_pacman0
    SLICE_X54Y43         FDCE                                         f  u_vga_ctrl/video_mem_addr_pacman_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.264   167.788    u_vga_ctrl/out
    SLICE_X54Y43         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[10]/C
                         clock pessimism              0.361   168.149    
                         clock uncertainty           -0.155   167.994    
    SLICE_X54Y43         FDCE (Recov_fdce_C_CLR)     -0.258   167.736    u_vga_ctrl/video_mem_addr_pacman_reg[10]
  -------------------------------------------------------------------
                         required time                        167.736    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                160.062    

Slack (MET) :             160.062ns  (required time - arrival time)
  Source:                 u_Core/vcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/video_mem_addr_pacman_reg[11]/CLR
                            (recovery check against rising-edge clock CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            163.800ns  (CLK_6M rise@163.800ns - CLK_6M rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 0.590ns (18.553%)  route 2.590ns (81.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.988ns = ( 167.788 - 163.800 ) 
    Source Clock Delay      (SCD):    4.493ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.408     4.493    u_Core/out
    SLICE_X62Y74         FDRE                                         r  u_Core/vcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.348     4.841 r  u_Core/vcnt_reg[8]/Q
                         net (fo=9, routed)           1.843     6.685    u_Core/vsync_l
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.242     6.927 f  u_Core/video_mem_addr_pacman[0]_i_2/O
                         net (fo=16, routed)          0.747     7.674    u_vga_ctrl/video_mem_addr_pacman0
    SLICE_X54Y43         FDCE                                         f  u_vga_ctrl/video_mem_addr_pacman_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   163.800   163.800 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244   165.044    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304   165.348 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495   165.844    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084   165.928 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519   166.447    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077   166.524 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.264   167.788    u_vga_ctrl/out
    SLICE_X54Y43         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[11]/C
                         clock pessimism              0.361   168.149    
                         clock uncertainty           -0.155   167.994    
    SLICE_X54Y43         FDCE (Recov_fdce_C_CLR)     -0.258   167.736    u_vga_ctrl/video_mem_addr_pacman_reg[11]
  -------------------------------------------------------------------
                         required time                        167.736    
                         arrival time                          -7.674    
  -------------------------------------------------------------------
                         slack                                160.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 u_Core/vcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/video_mem_addr_pacman_reg[12]/CLR
                            (removal check against rising-edge clock CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.227ns (15.200%)  route 1.266ns (84.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.580     1.919    u_Core/out
    SLICE_X62Y74         FDRE                                         r  u_Core/vcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.128     2.047 r  u_Core/vcnt_reg[8]/Q
                         net (fo=9, routed)           0.956     3.003    u_Core/vsync_l
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.099     3.102 f  u_Core/video_mem_addr_pacman[0]_i_2/O
                         net (fo=16, routed)          0.310     3.413    u_vga_ctrl/video_mem_addr_pacman0
    SLICE_X54Y44         FDCE                                         f  u_vga_ctrl/video_mem_addr_pacman_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.837     2.570    u_vga_ctrl/out
    SLICE_X54Y44         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[12]/C
                         clock pessimism             -0.394     2.176    
    SLICE_X54Y44         FDCE (Remov_fdce_C_CLR)     -0.067     2.109    u_vga_ctrl/video_mem_addr_pacman_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 u_Core/vcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/video_mem_addr_pacman_reg[13]/CLR
                            (removal check against rising-edge clock CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.227ns (15.200%)  route 1.266ns (84.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.580     1.919    u_Core/out
    SLICE_X62Y74         FDRE                                         r  u_Core/vcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.128     2.047 r  u_Core/vcnt_reg[8]/Q
                         net (fo=9, routed)           0.956     3.003    u_Core/vsync_l
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.099     3.102 f  u_Core/video_mem_addr_pacman[0]_i_2/O
                         net (fo=16, routed)          0.310     3.413    u_vga_ctrl/video_mem_addr_pacman0
    SLICE_X54Y44         FDCE                                         f  u_vga_ctrl/video_mem_addr_pacman_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.837     2.570    u_vga_ctrl/out
    SLICE_X54Y44         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[13]/C
                         clock pessimism             -0.394     2.176    
    SLICE_X54Y44         FDCE (Remov_fdce_C_CLR)     -0.067     2.109    u_vga_ctrl/video_mem_addr_pacman_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 u_Core/vcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/video_mem_addr_pacman_reg[14]/CLR
                            (removal check against rising-edge clock CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.227ns (15.200%)  route 1.266ns (84.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.580     1.919    u_Core/out
    SLICE_X62Y74         FDRE                                         r  u_Core/vcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.128     2.047 r  u_Core/vcnt_reg[8]/Q
                         net (fo=9, routed)           0.956     3.003    u_Core/vsync_l
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.099     3.102 f  u_Core/video_mem_addr_pacman[0]_i_2/O
                         net (fo=16, routed)          0.310     3.413    u_vga_ctrl/video_mem_addr_pacman0
    SLICE_X54Y44         FDCE                                         f  u_vga_ctrl/video_mem_addr_pacman_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.837     2.570    u_vga_ctrl/out
    SLICE_X54Y44         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[14]/C
                         clock pessimism             -0.394     2.176    
    SLICE_X54Y44         FDCE (Remov_fdce_C_CLR)     -0.067     2.109    u_vga_ctrl/video_mem_addr_pacman_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 u_Core/vcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/video_mem_addr_pacman_reg[15]/CLR
                            (removal check against rising-edge clock CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.227ns (15.200%)  route 1.266ns (84.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.580     1.919    u_Core/out
    SLICE_X62Y74         FDRE                                         r  u_Core/vcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.128     2.047 r  u_Core/vcnt_reg[8]/Q
                         net (fo=9, routed)           0.956     3.003    u_Core/vsync_l
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.099     3.102 f  u_Core/video_mem_addr_pacman[0]_i_2/O
                         net (fo=16, routed)          0.310     3.413    u_vga_ctrl/video_mem_addr_pacman0
    SLICE_X54Y44         FDCE                                         f  u_vga_ctrl/video_mem_addr_pacman_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.837     2.570    u_vga_ctrl/out
    SLICE_X54Y44         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[15]/C
                         clock pessimism             -0.394     2.176    
    SLICE_X54Y44         FDCE (Remov_fdce_C_CLR)     -0.067     2.109    u_vga_ctrl/video_mem_addr_pacman_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.365ns  (arrival time - required time)
  Source:                 u_Core/vcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/video_mem_addr_pacman_reg[10]/CLR
                            (removal check against rising-edge clock CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.227ns (14.597%)  route 1.328ns (85.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.580     1.919    u_Core/out
    SLICE_X62Y74         FDRE                                         r  u_Core/vcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.128     2.047 r  u_Core/vcnt_reg[8]/Q
                         net (fo=9, routed)           0.956     3.003    u_Core/vsync_l
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.099     3.102 f  u_Core/video_mem_addr_pacman[0]_i_2/O
                         net (fo=16, routed)          0.372     3.474    u_vga_ctrl/video_mem_addr_pacman0
    SLICE_X54Y43         FDCE                                         f  u_vga_ctrl/video_mem_addr_pacman_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.837     2.570    u_vga_ctrl/out
    SLICE_X54Y43         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[10]/C
                         clock pessimism             -0.394     2.176    
    SLICE_X54Y43         FDCE (Remov_fdce_C_CLR)     -0.067     2.109    u_vga_ctrl/video_mem_addr_pacman_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           3.474    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.365ns  (arrival time - required time)
  Source:                 u_Core/vcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/video_mem_addr_pacman_reg[11]/CLR
                            (removal check against rising-edge clock CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.227ns (14.597%)  route 1.328ns (85.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.580     1.919    u_Core/out
    SLICE_X62Y74         FDRE                                         r  u_Core/vcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.128     2.047 r  u_Core/vcnt_reg[8]/Q
                         net (fo=9, routed)           0.956     3.003    u_Core/vsync_l
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.099     3.102 f  u_Core/video_mem_addr_pacman[0]_i_2/O
                         net (fo=16, routed)          0.372     3.474    u_vga_ctrl/video_mem_addr_pacman0
    SLICE_X54Y43         FDCE                                         f  u_vga_ctrl/video_mem_addr_pacman_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.837     2.570    u_vga_ctrl/out
    SLICE_X54Y43         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[11]/C
                         clock pessimism             -0.394     2.176    
    SLICE_X54Y43         FDCE (Remov_fdce_C_CLR)     -0.067     2.109    u_vga_ctrl/video_mem_addr_pacman_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           3.474    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.365ns  (arrival time - required time)
  Source:                 u_Core/vcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/video_mem_addr_pacman_reg[8]/CLR
                            (removal check against rising-edge clock CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.227ns (14.597%)  route 1.328ns (85.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.580     1.919    u_Core/out
    SLICE_X62Y74         FDRE                                         r  u_Core/vcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.128     2.047 r  u_Core/vcnt_reg[8]/Q
                         net (fo=9, routed)           0.956     3.003    u_Core/vsync_l
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.099     3.102 f  u_Core/video_mem_addr_pacman[0]_i_2/O
                         net (fo=16, routed)          0.372     3.474    u_vga_ctrl/video_mem_addr_pacman0
    SLICE_X54Y43         FDCE                                         f  u_vga_ctrl/video_mem_addr_pacman_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.837     2.570    u_vga_ctrl/out
    SLICE_X54Y43         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[8]/C
                         clock pessimism             -0.394     2.176    
    SLICE_X54Y43         FDCE (Remov_fdce_C_CLR)     -0.067     2.109    u_vga_ctrl/video_mem_addr_pacman_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           3.474    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.365ns  (arrival time - required time)
  Source:                 u_Core/vcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/video_mem_addr_pacman_reg[9]/CLR
                            (removal check against rising-edge clock CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.227ns (14.597%)  route 1.328ns (85.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.570ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.580     1.919    u_Core/out
    SLICE_X62Y74         FDRE                                         r  u_Core/vcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.128     2.047 r  u_Core/vcnt_reg[8]/Q
                         net (fo=9, routed)           0.956     3.003    u_Core/vsync_l
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.099     3.102 f  u_Core/video_mem_addr_pacman[0]_i_2/O
                         net (fo=16, routed)          0.372     3.474    u_vga_ctrl/video_mem_addr_pacman0
    SLICE_X54Y43         FDCE                                         f  u_vga_ctrl/video_mem_addr_pacman_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.837     2.570    u_vga_ctrl/out
    SLICE_X54Y43         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[9]/C
                         clock pessimism             -0.394     2.176    
    SLICE_X54Y43         FDCE (Remov_fdce_C_CLR)     -0.067     2.109    u_vga_ctrl/video_mem_addr_pacman_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           3.474    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 u_Core/vcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/video_mem_addr_pacman_reg[4]/CLR
                            (removal check against rising-edge clock CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.227ns (14.040%)  route 1.390ns (85.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.580     1.919    u_Core/out
    SLICE_X62Y74         FDRE                                         r  u_Core/vcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.128     2.047 r  u_Core/vcnt_reg[8]/Q
                         net (fo=9, routed)           0.956     3.003    u_Core/vsync_l
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.099     3.102 f  u_Core/video_mem_addr_pacman[0]_i_2/O
                         net (fo=16, routed)          0.434     3.536    u_vga_ctrl/video_mem_addr_pacman0
    SLICE_X54Y42         FDCE                                         f  u_vga_ctrl/video_mem_addr_pacman_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.836     2.569    u_vga_ctrl/out
    SLICE_X54Y42         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[4]/C
                         clock pessimism             -0.394     2.175    
    SLICE_X54Y42         FDCE (Remov_fdce_C_CLR)     -0.067     2.108    u_vga_ctrl/video_mem_addr_pacman_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           3.536    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 u_Core/vcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/video_mem_addr_pacman_reg[5]/CLR
                            (removal check against rising-edge clock CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.227ns (14.040%)  route 1.390ns (85.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.569ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.580     1.919    u_Core/out
    SLICE_X62Y74         FDRE                                         r  u_Core/vcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.128     2.047 r  u_Core/vcnt_reg[8]/Q
                         net (fo=9, routed)           0.956     3.003    u_Core/vsync_l
    SLICE_X53Y55         LUT2 (Prop_lut2_I0_O)        0.099     3.102 f  u_Core/video_mem_addr_pacman[0]_i_2/O
                         net (fo=16, routed)          0.434     3.536    u_vga_ctrl/video_mem_addr_pacman0
    SLICE_X54Y42         FDCE                                         f  u_vga_ctrl/video_mem_addr_pacman_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.836     2.569    u_vga_ctrl/out
    SLICE_X54Y42         FDCE                                         r  u_vga_ctrl/video_mem_addr_pacman_reg[5]/C
                         clock pessimism             -0.394     2.175    
    SLICE_X54Y42         FDCE (Remov_fdce_C_CLR)     -0.067     2.108    u_vga_ctrl/video_mem_addr_pacman_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.108    
                         arrival time                           3.536    
  -------------------------------------------------------------------
                         slack                                  1.428    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_52M
  To Clock:  clk_52M

Setup :            0  Failing Endpoints,  Worst Slack       13.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.543ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.095ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[29]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 1.088ns (19.348%)  route 4.535ns (80.652%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 20.480 - 19.231 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.480     3.198    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X53Y46         LUT3 (Prop_lut3_I1_O)        0.263     3.461 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[1]_i_1/O
                         net (fo=2, routed)           0.662     4.123    u_vga_ctrl/u2/wbm/vmemA_reg[31]_1[1]
    SLICE_X53Y47         LUT6 (Prop_lut6_I1_O)        0.267     4.390 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_23/O
                         net (fo=1, routed)           0.325     4.715    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_23_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I0_O)        0.105     4.820 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.932     5.752    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.105     5.857 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          1.137     6.993    u_vga_ctrl/u2_n_57
    SLICE_X52Y54         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.249    20.480    u_vga_ctrl/clk_52m
    SLICE_X52Y54         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[29]/C
                         clock pessimism              0.000    20.480    
                         clock uncertainty           -0.134    20.346    
    SLICE_X52Y54         FDCE (Recov_fdce_C_CLR)     -0.258    20.088    u_vga_ctrl/vga_addr_even_line_start_reg[29]
  -------------------------------------------------------------------
                         required time                         20.088    
                         arrival time                          -6.993    
  -------------------------------------------------------------------
                         slack                                 13.095    

Slack (MET) :             13.223ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[12]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 1.088ns (19.774%)  route 4.414ns (80.226%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 20.494 - 19.231 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.480     3.198    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X53Y46         LUT3 (Prop_lut3_I1_O)        0.263     3.461 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[1]_i_1/O
                         net (fo=2, routed)           0.662     4.123    u_vga_ctrl/u2/wbm/vmemA_reg[31]_1[1]
    SLICE_X53Y47         LUT6 (Prop_lut6_I1_O)        0.267     4.390 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_23/O
                         net (fo=1, routed)           0.325     4.715    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_23_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I0_O)        0.105     4.820 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.932     5.752    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.105     5.857 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          1.015     6.872    u_vga_ctrl/u2_n_57
    SLICE_X49Y48         FDCE                                         f  u_vga_ctrl/vga_frame_offset_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.263    20.494    u_vga_ctrl/clk_52m
    SLICE_X49Y48         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[12]/C
                         clock pessimism              0.066    20.560    
                         clock uncertainty           -0.134    20.425    
    SLICE_X49Y48         FDCE (Recov_fdce_C_CLR)     -0.331    20.094    u_vga_ctrl/vga_frame_offset_reg[12]
  -------------------------------------------------------------------
                         required time                         20.094    
                         arrival time                          -6.872    
  -------------------------------------------------------------------
                         slack                                 13.223    

Slack (MET) :             13.223ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[13]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 1.088ns (19.774%)  route 4.414ns (80.226%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 20.494 - 19.231 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.480     3.198    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X53Y46         LUT3 (Prop_lut3_I1_O)        0.263     3.461 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[1]_i_1/O
                         net (fo=2, routed)           0.662     4.123    u_vga_ctrl/u2/wbm/vmemA_reg[31]_1[1]
    SLICE_X53Y47         LUT6 (Prop_lut6_I1_O)        0.267     4.390 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_23/O
                         net (fo=1, routed)           0.325     4.715    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_23_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I0_O)        0.105     4.820 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.932     5.752    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.105     5.857 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          1.015     6.872    u_vga_ctrl/u2_n_57
    SLICE_X49Y48         FDCE                                         f  u_vga_ctrl/vga_frame_offset_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.263    20.494    u_vga_ctrl/clk_52m
    SLICE_X49Y48         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[13]/C
                         clock pessimism              0.066    20.560    
                         clock uncertainty           -0.134    20.425    
    SLICE_X49Y48         FDCE (Recov_fdce_C_CLR)     -0.331    20.094    u_vga_ctrl/vga_frame_offset_reg[13]
  -------------------------------------------------------------------
                         required time                         20.094    
                         arrival time                          -6.872    
  -------------------------------------------------------------------
                         slack                                 13.223    

Slack (MET) :             13.223ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_frame_offset_reg[14]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 1.088ns (19.774%)  route 4.414ns (80.226%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 20.494 - 19.231 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.066ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.480     3.198    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X53Y46         LUT3 (Prop_lut3_I1_O)        0.263     3.461 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[1]_i_1/O
                         net (fo=2, routed)           0.662     4.123    u_vga_ctrl/u2/wbm/vmemA_reg[31]_1[1]
    SLICE_X53Y47         LUT6 (Prop_lut6_I1_O)        0.267     4.390 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_23/O
                         net (fo=1, routed)           0.325     4.715    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_23_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I0_O)        0.105     4.820 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.932     5.752    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.105     5.857 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          1.015     6.872    u_vga_ctrl/u2_n_57
    SLICE_X49Y48         FDCE                                         f  u_vga_ctrl/vga_frame_offset_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.263    20.494    u_vga_ctrl/clk_52m
    SLICE_X49Y48         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[14]/C
                         clock pessimism              0.066    20.560    
                         clock uncertainty           -0.134    20.425    
    SLICE_X49Y48         FDCE (Recov_fdce_C_CLR)     -0.331    20.094    u_vga_ctrl/vga_frame_offset_reg[14]
  -------------------------------------------------------------------
                         required time                         20.094    
                         arrival time                          -6.872    
  -------------------------------------------------------------------
                         slack                                 13.223    

Slack (MET) :             13.256ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[24]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 1.088ns (20.190%)  route 4.301ns (79.810%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 20.480 - 19.231 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.480     3.198    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X53Y46         LUT3 (Prop_lut3_I1_O)        0.263     3.461 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[1]_i_1/O
                         net (fo=2, routed)           0.662     4.123    u_vga_ctrl/u2/wbm/vmemA_reg[31]_1[1]
    SLICE_X53Y47         LUT6 (Prop_lut6_I1_O)        0.267     4.390 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_23/O
                         net (fo=1, routed)           0.325     4.715    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_23_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I0_O)        0.105     4.820 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.932     5.752    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.105     5.857 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.902     6.759    u_vga_ctrl/u2_n_57
    SLICE_X53Y53         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.249    20.480    u_vga_ctrl/clk_52m
    SLICE_X53Y53         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[24]/C
                         clock pessimism              0.000    20.480    
                         clock uncertainty           -0.134    20.346    
    SLICE_X53Y53         FDCE (Recov_fdce_C_CLR)     -0.331    20.015    u_vga_ctrl/vga_addr_even_line_start_reg[24]
  -------------------------------------------------------------------
                         required time                         20.015    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                 13.256    

Slack (MET) :             13.256ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[25]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 1.088ns (20.190%)  route 4.301ns (79.810%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 20.480 - 19.231 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.480     3.198    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X53Y46         LUT3 (Prop_lut3_I1_O)        0.263     3.461 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[1]_i_1/O
                         net (fo=2, routed)           0.662     4.123    u_vga_ctrl/u2/wbm/vmemA_reg[31]_1[1]
    SLICE_X53Y47         LUT6 (Prop_lut6_I1_O)        0.267     4.390 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_23/O
                         net (fo=1, routed)           0.325     4.715    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_23_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I0_O)        0.105     4.820 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.932     5.752    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.105     5.857 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.902     6.759    u_vga_ctrl/u2_n_57
    SLICE_X53Y53         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.249    20.480    u_vga_ctrl/clk_52m
    SLICE_X53Y53         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[25]/C
                         clock pessimism              0.000    20.480    
                         clock uncertainty           -0.134    20.346    
    SLICE_X53Y53         FDCE (Recov_fdce_C_CLR)     -0.331    20.015    u_vga_ctrl/vga_addr_even_line_start_reg[25]
  -------------------------------------------------------------------
                         required time                         20.015    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                 13.256    

Slack (MET) :             13.256ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[26]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 1.088ns (20.190%)  route 4.301ns (79.810%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 20.480 - 19.231 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.480     3.198    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X53Y46         LUT3 (Prop_lut3_I1_O)        0.263     3.461 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[1]_i_1/O
                         net (fo=2, routed)           0.662     4.123    u_vga_ctrl/u2/wbm/vmemA_reg[31]_1[1]
    SLICE_X53Y47         LUT6 (Prop_lut6_I1_O)        0.267     4.390 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_23/O
                         net (fo=1, routed)           0.325     4.715    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_23_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I0_O)        0.105     4.820 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.932     5.752    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.105     5.857 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.902     6.759    u_vga_ctrl/u2_n_57
    SLICE_X53Y53         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.249    20.480    u_vga_ctrl/clk_52m
    SLICE_X53Y53         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[26]/C
                         clock pessimism              0.000    20.480    
                         clock uncertainty           -0.134    20.346    
    SLICE_X53Y53         FDCE (Recov_fdce_C_CLR)     -0.331    20.015    u_vga_ctrl/vga_addr_even_line_start_reg[26]
  -------------------------------------------------------------------
                         required time                         20.015    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                 13.256    

Slack (MET) :             13.256ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[28]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 1.088ns (20.190%)  route 4.301ns (79.810%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 20.480 - 19.231 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.480     3.198    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X53Y46         LUT3 (Prop_lut3_I1_O)        0.263     3.461 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[1]_i_1/O
                         net (fo=2, routed)           0.662     4.123    u_vga_ctrl/u2/wbm/vmemA_reg[31]_1[1]
    SLICE_X53Y47         LUT6 (Prop_lut6_I1_O)        0.267     4.390 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_23/O
                         net (fo=1, routed)           0.325     4.715    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_23_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I0_O)        0.105     4.820 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.932     5.752    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.105     5.857 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.902     6.759    u_vga_ctrl/u2_n_57
    SLICE_X53Y53         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.249    20.480    u_vga_ctrl/clk_52m
    SLICE_X53Y53         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[28]/C
                         clock pessimism              0.000    20.480    
                         clock uncertainty           -0.134    20.346    
    SLICE_X53Y53         FDCE (Recov_fdce_C_CLR)     -0.331    20.015    u_vga_ctrl/vga_addr_even_line_start_reg[28]
  -------------------------------------------------------------------
                         required time                         20.015    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                 13.256    

Slack (MET) :             13.329ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[17]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 1.088ns (20.190%)  route 4.301ns (79.810%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 20.480 - 19.231 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.480     3.198    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X53Y46         LUT3 (Prop_lut3_I1_O)        0.263     3.461 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[1]_i_1/O
                         net (fo=2, routed)           0.662     4.123    u_vga_ctrl/u2/wbm/vmemA_reg[31]_1[1]
    SLICE_X53Y47         LUT6 (Prop_lut6_I1_O)        0.267     4.390 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_23/O
                         net (fo=1, routed)           0.325     4.715    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_23_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I0_O)        0.105     4.820 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.932     5.752    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.105     5.857 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.902     6.759    u_vga_ctrl/u2_n_57
    SLICE_X52Y53         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.249    20.480    u_vga_ctrl/clk_52m
    SLICE_X52Y53         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[17]/C
                         clock pessimism              0.000    20.480    
                         clock uncertainty           -0.134    20.346    
    SLICE_X52Y53         FDCE (Recov_fdce_C_CLR)     -0.258    20.088    u_vga_ctrl/vga_addr_even_line_start_reg[17]
  -------------------------------------------------------------------
                         required time                         20.088    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                 13.329    

Slack (MET) :             13.329ns  (required time - arrival time)
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[22]/CLR
                            (recovery check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_52M rise@19.231ns - clk_52M rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 1.088ns (20.190%)  route 4.301ns (79.810%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 20.480 - 19.231 ) 
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.259ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.480     3.198    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X53Y46         LUT3 (Prop_lut3_I1_O)        0.263     3.461 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[1]_i_1/O
                         net (fo=2, routed)           0.662     4.123    u_vga_ctrl/u2/wbm/vmemA_reg[31]_1[1]
    SLICE_X53Y47         LUT6 (Prop_lut6_I1_O)        0.267     4.390 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_23/O
                         net (fo=1, routed)           0.325     4.715    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_23_n_0
    SLICE_X53Y49         LUT6 (Prop_lut6_I0_O)        0.105     4.820 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.932     5.752    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I4_O)        0.105     5.857 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.902     6.759    u_vga_ctrl/u2_n_57
    SLICE_X52Y53         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)   19.231    19.231 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    19.231 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.249    20.480    u_vga_ctrl/clk_52m
    SLICE_X52Y53         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[22]/C
                         clock pessimism              0.000    20.480    
                         clock uncertainty           -0.134    20.346    
    SLICE_X52Y53         FDCE (Recov_fdce_C_CLR)     -0.258    20.088    u_vga_ctrl/vga_addr_even_line_start_reg[22]
  -------------------------------------------------------------------
                         required time                         20.088    
                         arrival time                          -6.759    
  -------------------------------------------------------------------
                         slack                                 13.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[11]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.254ns (35.024%)  route 0.471ns (64.976%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.564     0.564    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X50Y54         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  u_vga_ctrl/u2/wbm/vmemA_reg[31]/Q
                         net (fo=5, routed)           0.127     0.855    u_vga_ctrl/u2/wbm/vmemA_reg[31]
    SLICE_X53Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.900 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_9/O
                         net (fo=1, routed)           0.139     1.039    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_9_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.084 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.205     1.289    u_vga_ctrl/u2_n_57
    SLICE_X53Y49         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.838     0.838    u_vga_ctrl/clk_52m
    SLICE_X53Y49         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[11]/C
                         clock pessimism              0.000     0.838    
    SLICE_X53Y49         FDCE (Remov_fdce_C_CLR)     -0.092     0.746    u_vga_ctrl/vga_addr_even_line_start_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[12]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.254ns (35.024%)  route 0.471ns (64.976%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.564     0.564    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X50Y54         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  u_vga_ctrl/u2/wbm/vmemA_reg[31]/Q
                         net (fo=5, routed)           0.127     0.855    u_vga_ctrl/u2/wbm/vmemA_reg[31]
    SLICE_X53Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.900 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_9/O
                         net (fo=1, routed)           0.139     1.039    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_9_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.084 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.205     1.289    u_vga_ctrl/u2_n_57
    SLICE_X53Y49         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.838     0.838    u_vga_ctrl/clk_52m
    SLICE_X53Y49         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[12]/C
                         clock pessimism              0.000     0.838    
    SLICE_X53Y49         FDCE (Remov_fdce_C_CLR)     -0.092     0.746    u_vga_ctrl/vga_addr_even_line_start_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[6]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.254ns (35.024%)  route 0.471ns (64.976%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.564     0.564    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X50Y54         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  u_vga_ctrl/u2/wbm/vmemA_reg[31]/Q
                         net (fo=5, routed)           0.127     0.855    u_vga_ctrl/u2/wbm/vmemA_reg[31]
    SLICE_X53Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.900 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_9/O
                         net (fo=1, routed)           0.139     1.039    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_9_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.084 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.205     1.289    u_vga_ctrl/u2_n_57
    SLICE_X53Y49         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.838     0.838    u_vga_ctrl/clk_52m
    SLICE_X53Y49         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[6]/C
                         clock pessimism              0.000     0.838    
    SLICE_X53Y49         FDCE (Remov_fdce_C_CLR)     -0.092     0.746    u_vga_ctrl/vga_addr_even_line_start_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[7]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.254ns (35.024%)  route 0.471ns (64.976%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.564     0.564    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X50Y54         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  u_vga_ctrl/u2/wbm/vmemA_reg[31]/Q
                         net (fo=5, routed)           0.127     0.855    u_vga_ctrl/u2/wbm/vmemA_reg[31]
    SLICE_X53Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.900 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_9/O
                         net (fo=1, routed)           0.139     1.039    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_9_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.084 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.205     1.289    u_vga_ctrl/u2_n_57
    SLICE_X53Y49         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.838     0.838    u_vga_ctrl/clk_52m
    SLICE_X53Y49         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[7]/C
                         clock pessimism              0.000     0.838    
    SLICE_X53Y49         FDCE (Remov_fdce_C_CLR)     -0.092     0.746    u_vga_ctrl/vga_addr_even_line_start_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[8]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.254ns (35.024%)  route 0.471ns (64.976%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.564     0.564    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X50Y54         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  u_vga_ctrl/u2/wbm/vmemA_reg[31]/Q
                         net (fo=5, routed)           0.127     0.855    u_vga_ctrl/u2/wbm/vmemA_reg[31]
    SLICE_X53Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.900 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_9/O
                         net (fo=1, routed)           0.139     1.039    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_9_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.084 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.205     1.289    u_vga_ctrl/u2_n_57
    SLICE_X53Y49         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.838     0.838    u_vga_ctrl/clk_52m
    SLICE_X53Y49         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[8]/C
                         clock pessimism              0.000     0.838    
    SLICE_X53Y49         FDCE (Remov_fdce_C_CLR)     -0.092     0.746    u_vga_ctrl/vga_addr_even_line_start_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[9]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.254ns (35.024%)  route 0.471ns (64.976%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.564     0.564    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X50Y54         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  u_vga_ctrl/u2/wbm/vmemA_reg[31]/Q
                         net (fo=5, routed)           0.127     0.855    u_vga_ctrl/u2/wbm/vmemA_reg[31]
    SLICE_X53Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.900 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_9/O
                         net (fo=1, routed)           0.139     1.039    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_9_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.084 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.205     1.289    u_vga_ctrl/u2_n_57
    SLICE_X53Y49         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.838     0.838    u_vga_ctrl/clk_52m
    SLICE_X53Y49         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[9]/C
                         clock pessimism              0.000     0.838    
    SLICE_X53Y49         FDCE (Remov_fdce_C_CLR)     -0.092     0.746    u_vga_ctrl/vga_addr_even_line_start_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[0]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.254ns (31.776%)  route 0.545ns (68.224%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.564     0.564    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X50Y54         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  u_vga_ctrl/u2/wbm/vmemA_reg[31]/Q
                         net (fo=5, routed)           0.127     0.855    u_vga_ctrl/u2/wbm/vmemA_reg[31]
    SLICE_X53Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.900 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_9/O
                         net (fo=1, routed)           0.139     1.039    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_9_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.084 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.279     1.363    u_vga_ctrl/u2_n_57
    SLICE_X52Y47         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.838     0.838    u_vga_ctrl/clk_52m
    SLICE_X52Y47         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[0]/C
                         clock pessimism              0.000     0.838    
    SLICE_X52Y47         FDCE (Remov_fdce_C_CLR)     -0.067     0.771    u_vga_ctrl/vga_addr_even_line_start_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[1]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.254ns (31.776%)  route 0.545ns (68.224%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.564     0.564    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X50Y54         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  u_vga_ctrl/u2/wbm/vmemA_reg[31]/Q
                         net (fo=5, routed)           0.127     0.855    u_vga_ctrl/u2/wbm/vmemA_reg[31]
    SLICE_X53Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.900 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_9/O
                         net (fo=1, routed)           0.139     1.039    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_9_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.084 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.279     1.363    u_vga_ctrl/u2_n_57
    SLICE_X52Y47         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.838     0.838    u_vga_ctrl/clk_52m
    SLICE_X52Y47         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[1]/C
                         clock pessimism              0.000     0.838    
    SLICE_X52Y47         FDCE (Remov_fdce_C_CLR)     -0.067     0.771    u_vga_ctrl/vga_addr_even_line_start_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[2]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.254ns (31.776%)  route 0.545ns (68.224%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.564     0.564    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X50Y54         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  u_vga_ctrl/u2/wbm/vmemA_reg[31]/Q
                         net (fo=5, routed)           0.127     0.855    u_vga_ctrl/u2/wbm/vmemA_reg[31]
    SLICE_X53Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.900 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_9/O
                         net (fo=1, routed)           0.139     1.039    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_9_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.084 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.279     1.363    u_vga_ctrl/u2_n_57
    SLICE_X53Y47         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.838     0.838    u_vga_ctrl/clk_52m
    SLICE_X53Y47         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[2]/C
                         clock pessimism              0.000     0.838    
    SLICE_X53Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.746    u_vga_ctrl/vga_addr_even_line_start_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[3]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.254ns (31.776%)  route 0.545ns (68.224%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.564     0.564    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X50Y54         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  u_vga_ctrl/u2/wbm/vmemA_reg[31]/Q
                         net (fo=5, routed)           0.127     0.855    u_vga_ctrl/u2/wbm/vmemA_reg[31]
    SLICE_X53Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.900 r  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_9/O
                         net (fo=1, routed)           0.139     1.039    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_9_n_0
    SLICE_X53Y51         LUT6 (Prop_lut6_I2_O)        0.045     1.084 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.279     1.363    u_vga_ctrl/u2_n_57
    SLICE_X53Y47         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.838     0.838    u_vga_ctrl/clk_52m
    SLICE_X53Y47         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[3]/C
                         clock pessimism              0.000     0.838    
    SLICE_X53Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.746    u_vga_ctrl/vga_addr_even_line_start_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.617    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_6M
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Core/control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            o_dip_l_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.534ns  (logic 4.169ns (36.148%)  route 7.365ns (63.852%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X62Y81         FDRE                                         r  u_Core/control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.379     4.880 r  u_Core/control_reg_reg[3]/Q
                         net (fo=42, routed)          1.966     6.846    u_Core/u_rams/o_in0_l_cs_OBUF_inst_i_2[0]
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.119     6.965 f  u_Core/u_rams/u_rams_i_15/O
                         net (fo=14, routed)          0.775     7.740    u_Core/u_audio/vol_ram[3].inst_3
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.267     8.007 f  u_Core/u_audio/o_in0_l_cs_OBUF_inst_i_4/O
                         net (fo=651, routed)         1.882     9.889    u_Core/u_audio_n_1
    SLICE_X62Y77         LUT3 (Prop_lut3_I0_O)        0.105     9.994 r  u_Core/o_dip_l_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.742    12.736    o_dip_l_cs_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.299    16.036 r  o_dip_l_cs_OBUF_inst/O
                         net (fo=0)                   0.000    16.036    o_dip_l_cs
    U2                                                                r  o_dip_l_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            o_in1_l_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.400ns  (logic 4.353ns (38.186%)  route 7.047ns (61.814%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X62Y81         FDRE                                         r  u_Core/control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.379     4.880 r  u_Core/control_reg_reg[3]/Q
                         net (fo=42, routed)          1.966     6.846    u_Core/u_rams/o_in0_l_cs_OBUF_inst_i_2[0]
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.119     6.965 r  u_Core/u_rams/u_rams_i_15/O
                         net (fo=14, routed)          0.775     7.740    u_Core/u_audio/vol_ram[3].inst_3
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.267     8.007 r  u_Core/u_audio/o_in0_l_cs_OBUF_inst_i_4/O
                         net (fo=651, routed)         1.682     9.689    u_Core/u_audio_n_1
    SLICE_X63Y77         LUT3 (Prop_lut3_I0_O)        0.108     9.797 r  u_Core/o_in1_l_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.624    12.421    o_in1_l_cs_OBUF
    U3                   OBUF (Prop_obuf_I_O)         3.480    15.902 r  o_in1_l_cs_OBUF_inst/O
                         net (fo=0)                   0.000    15.902    o_in1_l_cs
    U3                                                                r  o_in1_l_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            o_in0_l_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.195ns  (logic 4.176ns (37.306%)  route 7.018ns (62.694%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X62Y81         FDRE                                         r  u_Core/control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.379     4.880 r  u_Core/control_reg_reg[3]/Q
                         net (fo=42, routed)          1.966     6.846    u_Core/u_rams/o_in0_l_cs_OBUF_inst_i_2[0]
    SLICE_X62Y88         LUT5 (Prop_lut5_I3_O)        0.119     6.965 r  u_Core/u_rams/u_rams_i_15/O
                         net (fo=14, routed)          0.775     7.740    u_Core/u_audio/vol_ram[3].inst_3
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.267     8.007 r  u_Core/u_audio/o_in0_l_cs_OBUF_inst_i_4/O
                         net (fo=651, routed)         1.682     9.689    u_Core/u_audio_n_1
    SLICE_X63Y77         LUT3 (Prop_lut3_I2_O)        0.105     9.794 r  u_Core/o_in0_l_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.596    12.390    o_in0_l_cs_OBUF
    U1                   OBUF (Prop_obuf_I_O)         3.306    15.696 r  o_in0_l_cs_OBUF_inst/O
                         net (fo=0)                   0.000    15.696    o_in0_l_cs
    U1                                                                r  o_in0_l_cs (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Core/control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            o_in0_l_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.223ns  (logic 1.492ns (46.297%)  route 1.731ns (53.703%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.586     1.925    u_Core/out
    SLICE_X62Y81         FDRE                                         r  u_Core/control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141     2.066 r  u_Core/control_reg_reg[3]/Q
                         net (fo=42, routed)          0.386     2.452    u_Core/u_audio/vol_ram[3].inst_2[1]
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.045     2.497 f  u_Core/u_audio/o_in0_l_cs_OBUF_inst_i_2/O
                         net (fo=11, routed)          0.414     2.911    u_Core/u_audio_n_2
    SLICE_X63Y77         LUT3 (Prop_lut3_I0_O)        0.045     2.956 r  u_Core/o_in0_l_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.932     3.887    o_in0_l_cs_OBUF
    U1                   OBUF (Prop_obuf_I_O)         1.261     5.148 r  o_in0_l_cs_OBUF_inst/O
                         net (fo=0)                   0.000     5.148    o_in0_l_cs
    U1                                                                r  o_in0_l_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            o_dip_l_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.236ns  (logic 1.485ns (45.910%)  route 1.750ns (54.090%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.586     1.925    u_Core/out
    SLICE_X62Y81         FDRE                                         r  u_Core/control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141     2.066 r  u_Core/control_reg_reg[3]/Q
                         net (fo=42, routed)          0.386     2.452    u_Core/u_audio/vol_ram[3].inst_2[1]
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.045     2.497 f  u_Core/u_audio/o_in0_l_cs_OBUF_inst_i_2/O
                         net (fo=11, routed)          0.341     2.837    u_Core/u_audio_n_2
    SLICE_X62Y77         LUT3 (Prop_lut3_I1_O)        0.045     2.882 r  u_Core/o_dip_l_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.024     3.906    o_dip_l_cs_OBUF
    U2                   OBUF (Prop_obuf_I_O)         1.254     5.161 r  o_dip_l_cs_OBUF_inst/O
                         net (fo=0)                   0.000     5.161    o_dip_l_cs
    U2                                                                r  o_dip_l_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            o_in1_l_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.334ns  (logic 1.565ns (46.950%)  route 1.769ns (53.050%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.586     1.925    u_Core/out
    SLICE_X62Y81         FDRE                                         r  u_Core/control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y81         FDRE (Prop_fdre_C_Q)         0.141     2.066 r  u_Core/control_reg_reg[3]/Q
                         net (fo=42, routed)          0.386     2.452    u_Core/u_audio/vol_ram[3].inst_2[1]
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.045     2.497 r  u_Core/u_audio/o_in0_l_cs_OBUF_inst_i_2/O
                         net (fo=11, routed)          0.414     2.911    u_Core/u_audio_n_2
    SLICE_X63Y77         LUT3 (Prop_lut3_I1_O)        0.044     2.955 r  u_Core/o_in1_l_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.969     3.924    o_in1_l_cs_OBUF
    U3                   OBUF (Prop_obuf_I_O)         1.335     5.259 r  o_in1_l_cs_OBUF_inst/O
                         net (fo=0)                   0.000     5.259    o_in1_l_cs
    U3                                                                r  o_in1_l_cs (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_6M_STAR
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            o_dip_l_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.350ns  (logic 3.942ns (42.164%)  route 5.408ns (57.836%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 f  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.450    60.206    u_Core/u_video/o_in0_l_cs_OBUF_inst_i_1_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.105    60.311 r  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           1.216    61.527    u_Core/u_video_n_7
    SLICE_X62Y77         LUT3 (Prop_lut3_I2_O)        0.105    61.632 r  u_Core/o_dip_l_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.742    64.374    o_dip_l_cs_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.299    67.673 r  o_dip_l_cs_OBUF_inst/O
                         net (fo=0)                   0.000    67.673    o_dip_l_cs
    U2                                                                r  o_dip_l_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            o_in1_l_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.333ns  (logic 4.144ns (44.402%)  route 5.189ns (55.598%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 f  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.450    60.206    u_Core/u_video/o_in0_l_cs_OBUF_inst_i_1_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.105    60.311 r  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           1.115    61.426    u_Core/u_video_n_7
    SLICE_X63Y77         LUT3 (Prop_lut3_I2_O)        0.126    61.552 r  u_Core/o_in1_l_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.624    64.176    o_in1_l_cs_OBUF
    U3                   OBUF (Prop_obuf_I_O)         3.480    67.656 r  o_in1_l_cs_OBUF_inst/O
                         net (fo=0)                   0.000    67.656    o_in1_l_cs
    U3                                                                r  o_in1_l_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            o_in0_l_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.110ns  (logic 3.949ns (43.351%)  route 5.161ns (56.649%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 f  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.450    60.206    u_Core/u_video/o_in0_l_cs_OBUF_inst_i_1_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.105    60.311 r  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           1.115    61.426    u_Core/u_video_n_7
    SLICE_X63Y77         LUT3 (Prop_lut3_I1_O)        0.105    61.531 r  u_Core/o_in0_l_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.596    64.126    o_in0_l_cs_OBUF
    U1                   OBUF (Prop_obuf_I_O)         3.306    67.433 r  o_in0_l_cs_OBUF_inst/O
                         net (fo=0)                   0.000    67.433    o_in0_l_cs
    U1                                                                r  o_in0_l_cs (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Core/sync_bus_rp_U4_1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            o_in0_l_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.355ns  (logic 1.492ns (44.480%)  route 1.863ns (55.520%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.589    56.129    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X62Y86         FDRE                                         r  u_Core/sync_bus_rp_U4_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141    56.270 f  u_Core/sync_bus_rp_U4_1_reg/Q
                         net (fo=3, routed)           0.354    56.624    u_Core/u_video/sync_bus_rp_U4_1
    SLICE_X63Y83         LUT5 (Prop_lut5_I3_O)        0.045    56.669 r  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.577    57.246    u_Core/u_video_n_7
    SLICE_X63Y77         LUT3 (Prop_lut3_I1_O)        0.045    57.291 r  u_Core/o_in0_l_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.932    58.223    o_in0_l_cs_OBUF
    U1                   OBUF (Prop_obuf_I_O)         1.261    59.484 r  o_in0_l_cs_OBUF_inst/O
                         net (fo=0)                   0.000    59.484    o_in0_l_cs
    U1                                                                r  o_in0_l_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/sync_bus_rp_U4_1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            o_in1_l_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.467ns  (logic 1.567ns (45.197%)  route 1.900ns (54.803%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.589    56.129    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X62Y86         FDRE                                         r  u_Core/sync_bus_rp_U4_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141    56.270 f  u_Core/sync_bus_rp_U4_1_reg/Q
                         net (fo=3, routed)           0.354    56.624    u_Core/u_video/sync_bus_rp_U4_1
    SLICE_X63Y83         LUT5 (Prop_lut5_I3_O)        0.045    56.669 r  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.577    57.246    u_Core/u_video_n_7
    SLICE_X63Y77         LUT3 (Prop_lut3_I2_O)        0.046    57.292 r  u_Core/o_in1_l_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.969    58.261    o_in1_l_cs_OBUF
    U3                   OBUF (Prop_obuf_I_O)         1.335    59.596 r  o_in1_l_cs_OBUF_inst/O
                         net (fo=0)                   0.000    59.596    o_in1_l_cs
    U3                                                                r  o_in1_l_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/sync_bus_rp_U4_1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            o_dip_l_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.480ns  (logic 1.485ns (42.682%)  route 1.995ns (57.318%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.589    56.129    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X62Y86         FDRE                                         r  u_Core/sync_bus_rp_U4_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141    56.270 f  u_Core/sync_bus_rp_U4_1_reg/Q
                         net (fo=3, routed)           0.354    56.624    u_Core/u_video/sync_bus_rp_U4_1
    SLICE_X63Y83         LUT5 (Prop_lut5_I3_O)        0.045    56.669 r  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.617    57.286    u_Core/u_video_n_7
    SLICE_X62Y77         LUT3 (Prop_lut3_I2_O)        0.045    57.331 r  u_Core/o_dip_l_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.024    58.355    o_dip_l_cs_OBUF
    U2                   OBUF (Prop_obuf_I_O)         1.254    59.609 r  o_dip_l_cs_OBUF_inst/O
                         net (fo=0)                   0.000    59.609    o_dip_l_cs
    U2                                                                r  o_dip_l_cs (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_6M_STAR_N
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Core/u_audio/audio_vol_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            o_audio_vol_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.185ns  (logic 3.659ns (50.918%)  route 3.527ns (49.082%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.616   114.030    u_Core/u_audio/CLK
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.379   114.409 r  u_Core/u_audio/audio_vol_out_reg[1]/Q
                         net (fo=1, routed)           3.527   117.935    o_audio_vol_out_OBUF[1]
    R7                   OBUF (Prop_obuf_I_O)         3.280   121.215 r  o_audio_vol_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000   121.215    o_audio_vol_out[1]
    R7                                                                r  o_audio_vol_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_vol_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            o_audio_vol_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.100ns  (logic 3.668ns (51.672%)  route 3.431ns (48.328%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.616   114.030    u_Core/u_audio/CLK
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.379   114.409 r  u_Core/u_audio/audio_vol_out_reg[0]/Q
                         net (fo=1, routed)           3.431   117.840    o_audio_vol_out_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         3.289   121.129 r  o_audio_vol_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000   121.129    o_audio_vol_out[0]
    V7                                                                r  o_audio_vol_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_vol_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            o_audio_vol_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.093ns  (logic 3.648ns (51.435%)  route 3.445ns (48.565%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.616   114.030    u_Core/u_audio/CLK
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.379   114.409 r  u_Core/u_audio/audio_vol_out_reg[3]/Q
                         net (fo=1, routed)           3.445   117.853    o_audio_vol_out_OBUF[3]
    R5                   OBUF (Prop_obuf_I_O)         3.269   121.122 r  o_audio_vol_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000   121.122    o_audio_vol_out[3]
    R5                                                                r  o_audio_vol_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_wav_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            o_audio_wav_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.000ns  (logic 3.666ns (52.378%)  route 3.333ns (47.622%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.597   114.010    u_Core/u_audio/CLK
    SLICE_X61Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.379   114.389 r  u_Core/u_audio/audio_wav_out_reg[1]/Q
                         net (fo=1, routed)           3.333   117.723    o_audio_wav_out_OBUF[1]
    U9                   OBUF (Prop_obuf_I_O)         3.287   121.010 r  o_audio_wav_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000   121.010    o_audio_wav_out[1]
    U9                                                                r  o_audio_wav_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_wav_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            o_audio_wav_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.817ns  (logic 3.642ns (53.428%)  route 3.175ns (46.572%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.558   113.972    u_Core/u_audio/CLK
    SLICE_X59Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.379   114.351 r  u_Core/u_audio/audio_wav_out_reg[2]/Q
                         net (fo=1, routed)           3.175   117.526    o_audio_wav_out_OBUF[2]
    M6                   OBUF (Prop_obuf_I_O)         3.263   120.789 r  o_audio_wav_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000   120.789    o_audio_wav_out[2]
    M6                                                                r  o_audio_wav_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_wav_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            o_audio_wav_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.623ns  (logic 3.651ns (55.128%)  route 2.972ns (44.872%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.581   113.995    u_Core/u_audio/CLK
    SLICE_X59Y78         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.379   114.374 r  u_Core/u_audio/audio_wav_out_reg[0]/Q
                         net (fo=1, routed)           2.972   117.345    o_audio_wav_out_OBUF[0]
    R8                   OBUF (Prop_obuf_I_O)         3.272   120.617 r  o_audio_wav_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000   120.617    o_audio_wav_out[0]
    R8                                                                r  o_audio_wav_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_vol_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            o_audio_vol_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.465ns  (logic 3.683ns (56.973%)  route 2.782ns (43.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.616   114.030    u_Core/u_audio/CLK
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.379   114.409 r  u_Core/u_audio/audio_vol_out_reg[2]/Q
                         net (fo=1, routed)           2.782   117.190    o_audio_vol_out_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         3.304   120.495 r  o_audio_vol_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000   120.495    o_audio_vol_out[2]
    V5                                                                r  o_audio_vol_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_wav_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            o_audio_wav_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.482ns  (logic 3.662ns (56.489%)  route 2.820ns (43.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.809   113.309    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.105   113.414 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.460   113.874    u_Core/u_audio/CLK
    SLICE_X62Y78         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.379   114.253 r  u_Core/u_audio/audio_wav_out_reg[3]/Q
                         net (fo=1, routed)           2.820   117.073    o_audio_wav_out_OBUF[3]
    U7                   OBUF (Prop_obuf_I_O)         3.283   120.356 r  o_audio_wav_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000   120.356    o_audio_wav_out[3]
    U7                                                                r  o_audio_wav_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Core/u_audio/audio_wav_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            o_audio_wav_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.407ns  (logic 1.379ns (57.279%)  route 1.028ns (42.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.242   111.172    u_Core/u_audio/CLK
    SLICE_X62Y78         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141   111.313 r  u_Core/u_audio/audio_wav_out_reg[3]/Q
                         net (fo=1, routed)           1.028   112.341    o_audio_wav_out_OBUF[3]
    U7                   OBUF (Prop_obuf_I_O)         1.238   113.579 r  o_audio_wav_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000   113.579    o_audio_wav_out[3]
    U7                                                                r  o_audio_wav_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_vol_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            o_audio_vol_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.400ns (57.769%)  route 1.024ns (42.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.286   111.216    u_Core/u_audio/CLK
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.141   111.357 r  u_Core/u_audio/audio_vol_out_reg[2]/Q
                         net (fo=1, routed)           1.024   112.381    o_audio_vol_out_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         1.259   113.640 r  o_audio_vol_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000   113.640    o_audio_vol_out[2]
    V5                                                                r  o_audio_vol_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_wav_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            o_audio_wav_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.466ns  (logic 1.368ns (55.486%)  route 1.098ns (44.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.273   111.203    u_Core/u_audio/CLK
    SLICE_X59Y78         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y78         FDRE (Prop_fdre_C_Q)         0.141   111.344 r  u_Core/u_audio/audio_wav_out_reg[0]/Q
                         net (fo=1, routed)           1.098   112.442    o_audio_wav_out_OBUF[0]
    R8                   OBUF (Prop_obuf_I_O)         1.227   113.669 r  o_audio_wav_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000   113.669    o_audio_wav_out[0]
    R8                                                                r  o_audio_wav_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_wav_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            o_audio_wav_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.597ns  (logic 1.360ns (52.344%)  route 1.238ns (47.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.277   111.207    u_Core/u_audio/CLK
    SLICE_X59Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y77         FDRE (Prop_fdre_C_Q)         0.141   111.348 r  u_Core/u_audio/audio_wav_out_reg[2]/Q
                         net (fo=1, routed)           1.238   112.586    o_audio_wav_out_OBUF[2]
    M6                   OBUF (Prop_obuf_I_O)         1.219   113.804 r  o_audio_wav_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000   113.804    o_audio_wav_out[2]
    M6                                                                r  o_audio_wav_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_wav_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            o_audio_wav_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.717ns  (logic 1.383ns (50.922%)  route 1.333ns (49.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.296   111.226    u_Core/u_audio/CLK
    SLICE_X61Y77         FDRE                                         r  u_Core/u_audio/audio_wav_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y77         FDRE (Prop_fdre_C_Q)         0.141   111.367 r  u_Core/u_audio/audio_wav_out_reg[1]/Q
                         net (fo=1, routed)           1.333   112.700    o_audio_wav_out_OBUF[1]
    U9                   OBUF (Prop_obuf_I_O)         1.242   113.942 r  o_audio_wav_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000   113.942    o_audio_wav_out[1]
    U9                                                                r  o_audio_wav_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_vol_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            o_audio_vol_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.745ns  (logic 1.386ns (50.484%)  route 1.359ns (49.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.286   111.216    u_Core/u_audio/CLK
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.141   111.357 r  u_Core/u_audio/audio_vol_out_reg[0]/Q
                         net (fo=1, routed)           1.359   112.716    o_audio_vol_out_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         1.245   113.961 r  o_audio_vol_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000   113.961    o_audio_vol_out[0]
    V7                                                                r  o_audio_vol_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_vol_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            o_audio_vol_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.762ns  (logic 1.365ns (49.438%)  route 1.397ns (50.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.286   111.216    u_Core/u_audio/CLK
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.141   111.357 r  u_Core/u_audio/audio_vol_out_reg[3]/Q
                         net (fo=1, routed)           1.397   112.754    o_audio_vol_out_OBUF[3]
    R5                   OBUF (Prop_obuf_I_O)         1.224   113.978 r  o_audio_vol_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000   113.978    o_audio_vol_out[3]
    R5                                                                r  o_audio_vol_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_vol_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR_N  {rise@109.200ns fall@218.400ns period=163.800ns})
  Destination:            o_audio_vol_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.797ns  (logic 1.376ns (49.182%)  route 1.422ns (50.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR_N rise edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564   109.764    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141   109.905 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210   110.114    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   110.140 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.745   110.885    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045   110.930 r  clk_gen_0/sim_6M[0].inst/Qn/O
                         net (fo=14, routed)          0.286   111.216    u_Core/u_audio/CLK
    SLICE_X62Y77         FDRE                                         r  u_Core/u_audio/audio_vol_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.141   111.357 r  u_Core/u_audio/audio_vol_out_reg[1]/Q
                         net (fo=1, routed)           1.422   112.779    o_audio_vol_out_OBUF[1]
    R7                   OBUF (Prop_obuf_I_O)         1.235   114.013 r  o_audio_vol_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000   114.013    o_audio_vol_out[1]
    R7                                                                r  o_audio_vol_out[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_Z80
  To Clock:  

Max Delay             3 Endpoints
Min Delay             0 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_cpu_a_core[12]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            o_dip_l_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.319ns  (logic 4.944ns (47.906%)  route 5.376ns (52.094%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)
  Input Delay:            57.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    D8                                                0.000    62.490 f  i_cpu_a_core[12] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[12]
    D8                   IBUF (Prop_ibuf_I_O)         1.434    63.924 f  i_cpu_a_core_IBUF[12]_inst/O
                         net (fo=11, routed)          1.418    65.342    u_Core/u_video/i_cpu_a_core_IBUF[6]
    SLICE_X63Y83         LUT5 (Prop_lut5_I0_O)        0.105    65.447 r  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           1.216    66.663    u_Core/u_video_n_7
    SLICE_X62Y77         LUT3 (Prop_lut3_I2_O)        0.105    66.768 r  u_Core/o_dip_l_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.742    69.510    o_dip_l_cs_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.299    72.809 r  o_dip_l_cs_OBUF_inst/O
                         net (fo=0)                   0.000    72.809    o_dip_l_cs
    U2                                                                r  o_dip_l_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cpu_a_core[12]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            o_in1_l_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.303ns  (logic 5.145ns (49.944%)  route 5.157ns (50.056%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)
  Input Delay:            57.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    D8                                                0.000    62.490 f  i_cpu_a_core[12] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[12]
    D8                   IBUF (Prop_ibuf_I_O)         1.434    63.924 f  i_cpu_a_core_IBUF[12]_inst/O
                         net (fo=11, routed)          1.418    65.342    u_Core/u_video/i_cpu_a_core_IBUF[6]
    SLICE_X63Y83         LUT5 (Prop_lut5_I0_O)        0.105    65.447 r  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           1.115    66.562    u_Core/u_video_n_7
    SLICE_X63Y77         LUT3 (Prop_lut3_I2_O)        0.126    66.688 r  u_Core/o_in1_l_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.624    69.312    o_in1_l_cs_OBUF
    U3                   OBUF (Prop_obuf_I_O)         3.480    72.792 r  o_in1_l_cs_OBUF_inst/O
                         net (fo=0)                   0.000    72.792    o_in1_l_cs
    U3                                                                r  o_in1_l_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cpu_a_core[12]
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            o_in0_l_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.079ns  (logic 4.950ns (49.117%)  route 5.129ns (50.883%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)
  Input Delay:            57.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416     4.501    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348     4.849 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398     5.248    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242     5.490 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 57.000    62.490    
    D8                                                0.000    62.490 f  i_cpu_a_core[12] (IN)
                         net (fo=0)                   0.000    62.490    i_cpu_a_core[12]
    D8                   IBUF (Prop_ibuf_I_O)         1.434    63.924 f  i_cpu_a_core_IBUF[12]_inst/O
                         net (fo=11, routed)          1.418    65.342    u_Core/u_video/i_cpu_a_core_IBUF[6]
    SLICE_X63Y83         LUT5 (Prop_lut5_I0_O)        0.105    65.447 r  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           1.115    66.562    u_Core/u_video_n_7
    SLICE_X63Y77         LUT3 (Prop_lut3_I1_O)        0.105    66.667 r  u_Core/o_in0_l_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.596    69.263    o_in0_l_cs_OBUF
    U1                   OBUF (Prop_obuf_I_O)         3.306    72.569 r  o_in0_l_cs_OBUF_inst/O
                         net (fo=0)                   0.000    72.569    o_in0_l_cs
    U1                                                                r  o_in0_l_cs (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  VGA_CLK
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            o_vga[g_vga][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.045ns  (logic 4.105ns (51.027%)  route 3.940ns (48.973%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.394     1.394    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/clk_vga
    RAMB18_X1Y24         RAMB18E1                                     r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.734     2.128 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/DOADO[14]
                         net (fo=1, routed)           0.847     2.975    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_g[1]
    SLICE_X48Y60         LUT2 (Prop_lut2_I0_O)        0.105     3.080 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[g_vga][1]_INST_0_i_1/O
                         net (fo=1, routed)           3.093     6.173    o_vga[g_vga]_OBUF[1]
    T1                   OBUF (Prop_obuf_I_O)         3.266     9.439 r  o_vga[g_vga][1]_INST_0/O
                         net (fo=0)                   0.000     9.439    o_vga[g_vga][1]
    T1                                                                r  o_vga[g_vga][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            o_vga[b_vga][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.011ns  (logic 4.297ns (53.641%)  route 3.714ns (46.359%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.394     1.394    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/clk_vga
    RAMB18_X1Y24         RAMB18E1                                     r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.734     2.128 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/DOADO[7]
                         net (fo=1, routed)           0.944     3.072    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_b[2]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.115     3.187 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[b_vga][2]_INST_0_i_1/O
                         net (fo=1, routed)           2.770     5.957    o_vga[b_vga]_OBUF[2]
    T5                   OBUF (Prop_obuf_I_O)         3.448     9.405 r  o_vga[b_vga][2]_INST_0/O
                         net (fo=0)                   0.000     9.405    o_vga[b_vga][2]
    T5                                                                r  o_vga[b_vga][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            o_vga[r_vga][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.929ns  (logic 4.107ns (51.802%)  route 3.821ns (48.198%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.394     1.394    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/clk_vga
    RAMB18_X1Y24         RAMB18E1                                     r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[5])
                                                      0.734     2.128 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/DOBDO[5]
                         net (fo=1, routed)           0.834     2.962    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_r[0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.105     3.067 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[r_vga][0]_INST_0_i_1/O
                         net (fo=1, routed)           2.987     6.054    o_vga[r_vga]_OBUF[0]
    R2                   OBUF (Prop_obuf_I_O)         3.268     9.323 r  o_vga[r_vga][0]_INST_0/O
                         net (fo=0)                   0.000     9.323    o_vga[r_vga][0]
    R2                                                                r  o_vga[r_vga][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            o_vga[g_vga][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.889ns  (logic 4.261ns (54.011%)  route 3.628ns (45.989%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.394     1.394    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/clk_vga
    RAMB18_X1Y24         RAMB18E1                                     r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.734     2.128 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/DOADO[15]
                         net (fo=1, routed)           0.614     2.742    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_g[2]
    SLICE_X48Y60         LUT2 (Prop_lut2_I0_O)        0.108     2.850 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[g_vga][2]_INST_0_i_1/O
                         net (fo=1, routed)           3.014     5.864    o_vga[g_vga]_OBUF[2]
    N4                   OBUF (Prop_obuf_I_O)         3.419     9.283 r  o_vga[g_vga][2]_INST_0/O
                         net (fo=0)                   0.000     9.283    o_vga[g_vga][2]
    N4                                                                r  o_vga[g_vga][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            o_vga[b_vga][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.655ns  (logic 4.096ns (53.511%)  route 3.559ns (46.489%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.394     1.394    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/clk_vga
    RAMB18_X1Y24         RAMB18E1                                     r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.734     2.128 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/DOADO[6]
                         net (fo=1, routed)           0.747     2.875    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_b[1]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.105     2.980 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[b_vga][1]_INST_0_i_1/O
                         net (fo=1, routed)           2.812     5.792    o_vga[b_vga]_OBUF[1]
    N5                   OBUF (Prop_obuf_I_O)         3.257     9.049 r  o_vga[b_vga][1]_INST_0/O
                         net (fo=0)                   0.000     9.049    o_vga[b_vga][1]
    N5                                                                r  o_vga[b_vga][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            o_vga[r_vga][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.402ns  (logic 4.300ns (58.094%)  route 3.102ns (41.906%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.394     1.394    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/clk_vga
    RAMB18_X1Y24         RAMB18E1                                     r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[6])
                                                      0.734     2.128 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/DOBDO[6]
                         net (fo=1, routed)           0.733     2.861    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_r[1]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.128     2.989 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[r_vga][1]_INST_0_i_1/O
                         net (fo=1, routed)           2.369     5.358    o_vga[r_vga]_OBUF[1]
    N1                   OBUF (Prop_obuf_I_O)         3.438     8.796 r  o_vga[r_vga][1]_INST_0/O
                         net (fo=0)                   0.000     8.796    o_vga[r_vga][1]
    N1                                                                r  o_vga[r_vga][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            o_vga[r_vga][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.327ns  (logic 4.308ns (58.801%)  route 3.019ns (41.199%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.394     1.394    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/clk_vga
    RAMB18_X1Y24         RAMB18E1                                     r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      0.734     2.128 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/DOBDO[7]
                         net (fo=1, routed)           0.800     2.928    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_r[2]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.125     3.053 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[r_vga][2]_INST_0_i_1/O
                         net (fo=1, routed)           2.218     5.272    o_vga[r_vga]_OBUF[2]
    M1                   OBUF (Prop_obuf_I_O)         3.449     8.721 r  o_vga[r_vga][2]_INST_0/O
                         net (fo=0)                   0.000     8.721    o_vga[r_vga][2]
    M1                                                                r  o_vga[r_vga][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            o_vga[g_vga][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.188ns  (logic 4.101ns (57.049%)  route 3.087ns (42.951%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.394     1.394    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/clk_vga
    RAMB18_X1Y24         RAMB18E1                                     r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y24         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      0.734     2.128 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/DOADO[13]
                         net (fo=1, routed)           0.932     3.060    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_g[0]
    SLICE_X49Y60         LUT2 (Prop_lut2_I0_O)        0.105     3.165 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[g_vga][0]_INST_0_i_1/O
                         net (fo=1, routed)           2.155     5.320    o_vga[g_vga]_OBUF[0]
    M3                   OBUF (Prop_obuf_I_O)         3.262     8.582 r  o_vga[g_vga][0]_INST_0/O
                         net (fo=0)                   0.000     8.582    o_vga[g_vga][0]
    M3                                                                r  o_vga[g_vga][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/hsync_o_reg/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            o_vga[hsync]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.656ns  (logic 3.646ns (54.777%)  route 3.010ns (45.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.354     1.354    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X39Y55         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/hsync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.379     1.733 r  u_vga_ctrl/u2/pixel_generator/hsync_o_reg/Q
                         net (fo=1, routed)           3.010     4.743    u_vga_ctrl_n_0
    P4                   OBUF (Prop_obuf_I_O)         3.267     8.010 r  o_vga[hsync]_INST_0/O
                         net (fo=0)                   0.000     8.010    o_vga[hsync]
    P4                                                                r  o_vga[hsync] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/vsync_o_reg/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            o_vga[vsync]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.462ns  (logic 3.768ns (58.306%)  route 2.694ns (41.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.356     1.356    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X45Y54         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vsync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.348     1.704 r  u_vga_ctrl/u2/pixel_generator/vsync_o_reg/Q
                         net (fo=1, routed)           2.694     4.399    u_vga_ctrl_n_1
    T3                   OBUF (Prop_obuf_I_O)         3.420     7.818 r  o_vga[vsync]_INST_0/O
                         net (fo=0)                   0.000     7.818    o_vga[vsync]
    T3                                                                r  o_vga[vsync] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            o_vga[g_vga][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.403ns (61.194%)  route 0.890ns (38.806%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.562     0.562    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X48Y60         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  u_vga_ctrl/u2/pixel_generator/blank_o_reg/Q
                         net (fo=8, routed)           0.117     0.820    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/blank_vga
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.865 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[g_vga][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.772     1.637    o_vga[g_vga]_OBUF[0]
    M3                   OBUF (Prop_obuf_I_O)         1.217     2.854 r  o_vga[g_vga][0]_INST_0/O
                         net (fo=0)                   0.000     2.854    o_vga[g_vga][0]
    M3                                                                r  o_vga[g_vga][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            o_vga[r_vga][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.417ns  (logic 1.491ns (61.703%)  route 0.926ns (38.297%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.562     0.562    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X48Y60         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  u_vga_ctrl/u2/pixel_generator/blank_o_reg/Q
                         net (fo=8, routed)           0.117     0.820    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/blank_vga
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.049     0.869 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[r_vga][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.808     1.677    o_vga[r_vga]_OBUF[2]
    M1                   OBUF (Prop_obuf_I_O)         1.301     2.979 r  o_vga[r_vga][2]_INST_0/O
                         net (fo=0)                   0.000     2.979    o_vga[r_vga][2]
    M1                                                                r  o_vga[r_vga][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/vsync_o_reg/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            o_vga[vsync]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.475ns  (logic 1.420ns (57.367%)  route 1.055ns (42.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.562     0.562    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X45Y54         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vsync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.128     0.690 r  u_vga_ctrl/u2/pixel_generator/vsync_o_reg/Q
                         net (fo=1, routed)           1.055     1.745    u_vga_ctrl_n_1
    T3                   OBUF (Prop_obuf_I_O)         1.292     3.037 r  o_vga[vsync]_INST_0/O
                         net (fo=0)                   0.000     3.037    o_vga[vsync]
    T3                                                                r  o_vga[vsync] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            o_vga[r_vga][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.595ns  (logic 1.481ns (57.052%)  route 1.115ns (42.948%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.562     0.562    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X48Y60         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  u_vga_ctrl/u2/pixel_generator/blank_o_reg/Q
                         net (fo=8, routed)           0.256     0.959    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/blank_vga
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.044     1.003 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[r_vga][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.858     1.861    o_vga[r_vga]_OBUF[1]
    N1                   OBUF (Prop_obuf_I_O)         1.296     3.157 r  o_vga[r_vga][1]_INST_0/O
                         net (fo=0)                   0.000     3.157    o_vga[r_vga][1]
    N1                                                                r  o_vga[r_vga][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/hsync_o_reg/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            o_vga[hsync]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.614ns  (logic 1.363ns (52.147%)  route 1.251ns (47.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.561     0.561    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X39Y55         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/hsync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  u_vga_ctrl/u2/pixel_generator/hsync_o_reg/Q
                         net (fo=1, routed)           1.251     1.953    u_vga_ctrl_n_0
    P4                   OBUF (Prop_obuf_I_O)         1.222     3.175 r  o_vga[hsync]_INST_0/O
                         net (fo=0)                   0.000     3.175    o_vga[hsync]
    P4                                                                r  o_vga[hsync] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            o_vga[b_vga][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.618ns  (logic 1.399ns (53.412%)  route 1.220ns (46.588%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.562     0.562    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X48Y60         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  u_vga_ctrl/u2/pixel_generator/blank_o_reg/Q
                         net (fo=8, routed)           0.116     0.819    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/blank_vga
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.864 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[b_vga][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.104     1.968    o_vga[b_vga]_OBUF[1]
    N5                   OBUF (Prop_obuf_I_O)         1.213     3.180 r  o_vga[b_vga][1]_INST_0/O
                         net (fo=0)                   0.000     3.180    o_vga[b_vga][1]
    N5                                                                r  o_vga[b_vga][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            o_vga[b_vga][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.684ns  (logic 1.492ns (55.613%)  route 1.191ns (44.387%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.562     0.562    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X48Y60         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  u_vga_ctrl/u2/pixel_generator/blank_o_reg/Q
                         net (fo=8, routed)           0.116     0.819    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/blank_vga
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.048     0.867 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[b_vga][2]_INST_0_i_1/O
                         net (fo=1, routed)           1.075     1.942    o_vga[b_vga]_OBUF[2]
    T5                   OBUF (Prop_obuf_I_O)         1.303     3.245 r  o_vga[b_vga][2]_INST_0/O
                         net (fo=0)                   0.000     3.245    o_vga[b_vga][2]
    T5                                                                r  o_vga[b_vga][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            o_vga[g_vga][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.841ns  (logic 1.408ns (49.545%)  route 1.434ns (50.455%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.562     0.562    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X48Y60         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  u_vga_ctrl/u2/pixel_generator/blank_o_reg/Q
                         net (fo=8, routed)           0.197     0.900    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/blank_vga
    SLICE_X48Y60         LUT2 (Prop_lut2_I1_O)        0.045     0.945 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[g_vga][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.236     2.181    o_vga[g_vga]_OBUF[1]
    T1                   OBUF (Prop_obuf_I_O)         1.222     3.403 r  o_vga[g_vga][1]_INST_0/O
                         net (fo=0)                   0.000     3.403    o_vga[g_vga][1]
    T1                                                                r  o_vga[g_vga][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            o_vga[r_vga][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.865ns  (logic 1.410ns (49.198%)  route 1.455ns (50.802%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.562     0.562    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X48Y60         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  u_vga_ctrl/u2/pixel_generator/blank_o_reg/Q
                         net (fo=8, routed)           0.256     0.959    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/blank_vga
    SLICE_X49Y60         LUT2 (Prop_lut2_I1_O)        0.045     1.004 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[r_vga][0]_INST_0_i_1/O
                         net (fo=1, routed)           1.199     2.203    o_vga[r_vga]_OBUF[0]
    R2                   OBUF (Prop_obuf_I_O)         1.224     3.427 r  o_vga[r_vga][0]_INST_0/O
                         net (fo=0)                   0.000     3.427    o_vga[r_vga][0]
    R2                                                                r  o_vga[r_vga][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            o_vga[g_vga][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.873ns  (logic 1.457ns (50.729%)  route 1.415ns (49.271%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.444ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.562     0.562    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X48Y60         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y60         FDRE (Prop_fdre_C_Q)         0.141     0.703 f  u_vga_ctrl/u2/pixel_generator/blank_o_reg/Q
                         net (fo=8, routed)           0.197     0.900    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/blank_vga
    SLICE_X48Y60         LUT2 (Prop_lut2_I1_O)        0.042     0.942 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[g_vga][2]_INST_0_i_1/O
                         net (fo=1, routed)           1.218     2.160    o_vga[g_vga]_OBUF[2]
    N4                   OBUF (Prop_obuf_I_O)         1.274     3.434 r  o_vga[g_vga][2]_INST_0/O
                         net (fo=0)                   0.000     3.434    o_vga[g_vga][2]
    N4                                                                r  o_vga[g_vga][2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_52M
  To Clock:  CLK_6M

Max Delay           200 Endpoints
Min Delay           200 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.703ns  (logic 1.700ns (29.808%)  route 4.003ns (70.192%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.379     3.097    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.242     3.339 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     3.339    u_vga_ctrl/u2_n_36
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.796 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.796    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.894 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.894    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.992 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.992    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191     4.183 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__2/O[0]
                         net (fo=17, routed)          1.342     5.525    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[1]
    SLICE_X50Y37         LUT4 (Prop_lut4_I0_O)        0.266     5.791 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6/O
                         net (fo=1, routed)           1.282     7.073    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y1          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244     1.244    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304     1.548 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495     2.044    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084     2.128 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519     2.647    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.724 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.301     4.025    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.669ns  (logic 1.345ns (23.725%)  route 4.324ns (76.275%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.379     3.097    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.242     3.339 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     3.339    u_vga_ctrl/u2_n_36
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.796 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.796    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.894 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.894    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     4.094 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/O[2]
                         net (fo=16, routed)          2.945     7.039    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y1          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244     1.244    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304     1.548 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495     2.044    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084     2.128 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519     2.647    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.724 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.301     4.025    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.650ns  (logic 1.312ns (23.219%)  route 4.338ns (76.781%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.379     3.097    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.242     3.339 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     3.339    u_vga_ctrl/u2_n_36
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.796 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.796    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.061 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/O[1]
                         net (fo=16, routed)          2.960     7.020    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y1          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244     1.244    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304     1.548 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495     2.044    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084     2.128 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519     2.647    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.724 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.301     4.025    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.618ns  (logic 1.410ns (25.099%)  route 4.208ns (74.901%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.379     3.097    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.242     3.339 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     3.339    u_vga_ctrl/u2_n_36
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.796 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.796    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.894 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.894    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.159 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/O[1]
                         net (fo=16, routed)          2.829     6.987    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y1          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244     1.244    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304     1.548 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495     2.044    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084     2.128 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519     2.647    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.724 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.301     4.025    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.584ns  (logic 1.720ns (30.804%)  route 3.864ns (69.196%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.022ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.379     3.097    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.242     3.339 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     3.339    u_vga_ctrl/u2_n_36
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.796 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.796    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.894 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.894    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.992 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.992    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     4.206 f  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__2/O[2]
                         net (fo=17, routed)          1.350     5.555    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X50Y37         LUT4 (Prop_lut4_I3_O)        0.263     5.818 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10/O
                         net (fo=1, routed)           1.135     6.953    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y2          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244     1.244    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304     1.548 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495     2.044    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084     2.128 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519     2.647    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.724 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.298     4.022    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.582ns  (logic 1.247ns (22.338%)  route 4.335ns (77.662%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.379     3.097    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.242     3.339 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     3.339    u_vga_ctrl/u2_n_36
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.796 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.796    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.996 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/O[2]
                         net (fo=16, routed)          2.957     6.952    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y1          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244     1.244    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304     1.548 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495     2.044    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084     2.128 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519     2.647    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.724 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.301     4.025    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.581ns  (logic 1.710ns (30.637%)  route 3.871ns (69.363%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.023ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.379     3.097    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.242     3.339 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     3.339    u_vga_ctrl/u2_n_36
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.796 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.796    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.894 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.894    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.992 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.992    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     4.206 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__2/O[2]
                         net (fo=17, routed)          1.344     5.549    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X50Y37         LUT4 (Prop_lut4_I0_O)        0.253     5.802 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13/O
                         net (fo=1, routed)           1.149     6.951    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y2          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244     1.244    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304     1.548 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495     2.044    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084     2.128 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519     2.647    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.724 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.299     4.023    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.561ns  (logic 1.325ns (23.827%)  route 4.236ns (76.173%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.379     3.097    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.242     3.339 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     3.339    u_vga_ctrl/u2_n_36
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.796 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.796    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.894 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.894    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     4.074 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/O[0]
                         net (fo=16, routed)          2.857     6.931    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y1          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244     1.244    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304     1.548 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495     2.044    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084     2.128 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519     2.647    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.724 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.301     4.025    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.534ns  (logic 1.307ns (23.616%)  route 4.227ns (76.384%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.379     3.097    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.242     3.339 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     3.339    u_vga_ctrl/u2_n_36
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.796 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.796    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     4.056 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/O[3]
                         net (fo=16, routed)          2.849     6.904    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y1          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244     1.244    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304     1.548 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495     2.044    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084     2.128 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519     2.647    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.724 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.301     4.025    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
                            (rising edge-triggered cell FDSE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.510ns  (logic 1.721ns (31.234%)  route 3.789ns (68.766%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT4=1)
  Clock Path Skew:        2.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.019ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.370     1.370    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X47Y49         FDSE                                         r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDSE (Prop_fdse_C_Q)         0.348     1.718 r  u_vga_ctrl/u2/wbm/cur_acc_reg_inv/Q
                         net (fo=152, routed)         1.379     3.097    u_vga_ctrl/u2/wbm/cur_acc
    SLICE_X51Y45         LUT3 (Prop_lut3_I1_O)        0.242     3.339 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     3.339    u_vga_ctrl/u2_n_36
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.796 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/CO[3]
                         net (fo=1, routed)           0.000     3.796    u_vga_ctrl/video_dpram_vga_core_addr_l_carry_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.894 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.894    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0_n_0
    SLICE_X51Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.992 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.992    u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214     4.206 f  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__2/O[2]
                         net (fo=17, routed)          1.344     5.549    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X50Y37         LUT4 (Prop_lut4_I2_O)        0.264     5.813 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=1, routed)           1.066     6.880    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y3          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244     1.244    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304     1.548 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495     2.044    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084     2.128 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519     2.647    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.724 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.295     4.019    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_ctrl/vga_frame_offset_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.251ns (52.337%)  route 0.229ns (47.663%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.567     0.567    u_vga_ctrl/clk_52m
    SLICE_X49Y48         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDCE (Prop_fdce_C_Q)         0.141     0.708 r  u_vga_ctrl/vga_frame_offset_reg[13]/Q
                         net (fo=2, routed)           0.229     0.936    u_vga_ctrl/u2/wbm/out[9]
    SLICE_X51Y48         LUT4 (Prop_lut4_I3_O)        0.045     0.981 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry__2_i_4/O
                         net (fo=1, routed)           0.000     0.981    u_vga_ctrl/u2_n_55
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.046 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__2/O[1]
                         net (fo=17, routed)          0.000     1.046    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[2]
    SLICE_X51Y48         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.838     2.571    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X51Y48         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.279ns (57.751%)  route 0.204ns (42.249%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.565     0.565    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X50Y50         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  u_vga_ctrl/u2/wbm/vmemA_reg[14]/Q
                         net (fo=6, routed)           0.204     0.933    u_vga_ctrl/u2/wbm/vmemA_reg[14]
    SLICE_X51Y48         LUT4 (Prop_lut4_I0_O)        0.045     0.978 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry__2_i_5/O
                         net (fo=1, routed)           0.000     0.978    u_vga_ctrl/u2_n_56
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.048 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__2/O[0]
                         net (fo=17, routed)          0.000     1.048    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[1]
    SLICE_X51Y48         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.838     2.571    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X51Y48         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.275ns (53.634%)  route 0.238ns (46.366%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.565     0.565    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X50Y50         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  u_vga_ctrl/u2/wbm/vmemA_reg[16]/Q
                         net (fo=6, routed)           0.238     0.966    u_vga_ctrl/u2/wbm/vmemA_reg[16]
    SLICE_X51Y48         LUT4 (Prop_lut4_I1_O)        0.045     1.011 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry__2_i_3/O
                         net (fo=1, routed)           0.000     1.011    u_vga_ctrl/u2_n_54
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.077 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__2/O[2]
                         net (fo=17, routed)          0.000     1.077    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[3]
    SLICE_X51Y48         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.838     2.571    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X51Y48         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C

Slack:                    inf
  Source:                 u_vga_ctrl/vga_frame_offset_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.285ns (55.081%)  route 0.232ns (44.919%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.567     0.567    u_vga_ctrl/clk_52m
    SLICE_X49Y47         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDCE (Prop_fdce_C_Q)         0.141     0.708 r  u_vga_ctrl/vga_frame_offset_reg[10]/Q
                         net (fo=2, routed)           0.232     0.940    u_vga_ctrl/u2/wbm/out[6]
    SLICE_X51Y47         LUT3 (Prop_lut3_I2_O)        0.045     0.985 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry__1_i_6/O
                         net (fo=1, routed)           0.000     0.985    u_vga_ctrl/u2_n_59
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.084 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/O[3]
                         net (fo=17, routed)          0.000     1.084    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/addrb[0]
    SLICE_X51Y47         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.838     2.571    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X51Y47         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.663ns  (logic 0.272ns (41.055%)  route 0.391ns (58.945%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.567     0.567    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X50Y48         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  u_vga_ctrl/u2/wbm/vmemA_reg[9]/Q
                         net (fo=6, routed)           0.162     0.892    u_vga_ctrl/u2/wbm/vmemA_reg[9]
    SLICE_X51Y46         LUT4 (Prop_lut4_I0_O)        0.045     0.937 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.937    u_vga_ctrl/u2_n_62
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.000 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/O[3]
                         net (fo=16, routed)          0.229     1.229    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.874     2.608    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.279ns (40.222%)  route 0.415ns (59.778%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.567     0.567    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X50Y48         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  u_vga_ctrl/u2/wbm/vmemA_reg[6]/Q
                         net (fo=6, routed)           0.163     0.894    u_vga_ctrl/u2/wbm/vmemA_reg[6]
    SLICE_X51Y46         LUT4 (Prop_lut4_I0_O)        0.045     0.939 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.939    u_vga_ctrl/u2_n_65
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.009 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__0/O[0]
                         net (fo=16, routed)          0.252     1.260    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.874     2.608    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbm/cursor_adr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.251ns (35.225%)  route 0.462ns (64.775%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.566     0.566    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X53Y46         FDRE                                         r  u_vga_ctrl/u2/wbm/cursor_adr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141     0.707 f  u_vga_ctrl/u2/wbm/cursor_adr_reg[1]/Q
                         net (fo=11, routed)          0.179     0.886    u_vga_ctrl/u2/wbm/cursor_adr[1]
    SLICE_X51Y45         LUT3 (Prop_lut3_I2_O)        0.045     0.931 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_7/O
                         net (fo=1, routed)           0.000     0.931    u_vga_ctrl/u2_n_36
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.996 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/O[1]
                         net (fo=16, routed)          0.282     1.278    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.874     2.608    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 u_vga_ctrl/vga_frame_offset_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.251ns (35.030%)  route 0.466ns (64.970%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.567     0.567    u_vga_ctrl/clk_52m
    SLICE_X49Y47         FDCE                                         r  u_vga_ctrl/vga_frame_offset_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDCE (Prop_fdce_C_Q)         0.141     0.708 r  u_vga_ctrl/vga_frame_offset_reg[9]/Q
                         net (fo=2, routed)           0.229     0.936    u_vga_ctrl/u2/wbm/out[5]
    SLICE_X51Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.981 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry__1_i_7/O
                         net (fo=1, routed)           0.000     0.981    u_vga_ctrl/u2_n_60
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.046 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/O[1]
                         net (fo=16, routed)          0.237     1.283    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.874     2.608    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.279ns (38.158%)  route 0.452ns (61.842%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.567     0.567    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X50Y49         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     0.731 r  u_vga_ctrl/u2/wbm/vmemA_reg[10]/Q
                         net (fo=6, routed)           0.216     0.947    u_vga_ctrl/u2/wbm/vmemA_reg[10]
    SLICE_X51Y47         LUT4 (Prop_lut4_I0_O)        0.045     0.992 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry__1_i_8/O
                         net (fo=1, routed)           0.000     0.992    u_vga_ctrl/u2_n_61
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.062 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry__1/O[0]
                         net (fo=16, routed)          0.236     1.298    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.874     2.608    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbm/vmemA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.272ns (37.177%)  route 0.460ns (62.823%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.567     0.567    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X50Y47         FDRE                                         r  u_vga_ctrl/u2/wbm/vmemA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164     0.731 f  u_vga_ctrl/u2/wbm/vmemA_reg[5]/Q
                         net (fo=6, routed)           0.162     0.892    u_vga_ctrl/u2/wbm/vmemA_reg[5]
    SLICE_X51Y45         LUT3 (Prop_lut3_I0_O)        0.045     0.937 r  u_vga_ctrl/u2/wbm/video_dpram_vga_core_addr_l_carry_i_5/O
                         net (fo=1, routed)           0.000     0.937    u_vga_ctrl/u2_n_34
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.000 r  u_vga_ctrl/video_dpram_vga_core_addr_l_carry/O[3]
                         net (fo=16, routed)          0.298     1.298    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.874     2.608    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_6M_STAR
  To Clock:  SYS_CLK

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                            (clock source 'CLK_6M_STAR'  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            clk_gen_0/sim_6M[1].inst/Q0_reg/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@27.300ns period=54.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.011ns  (logic 0.105ns (5.220%)  route 1.906ns (94.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    2.299ns = ( 111.499 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.906   113.406    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X36Y55         LUT2 (Prop_lut2_I0_O)        0.105   113.511 f  clk_gen_0/sim_6M[0].inst/Q0_i_1__0/O
                         net (fo=1, routed)           0.000   113.511    clk_gen_0/sim_6M[1].inst/Q0_reg_1
    SLICE_X36Y55         FDCE                                         f  clk_gen_0/sim_6M[1].inst/Q0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244     1.244    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE                                         r  clk_gen_0/sim_6M[1].inst/Q0_reg/C

Slack:                    inf
  Source:                 clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                            (clock source 'CLK_6M_STAR'  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            clk_gen_0/sim_6M[0].inst/Q0_reg/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@27.300ns period=54.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.592ns  (logic 0.105ns (6.595%)  route 1.487ns (93.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    2.299ns = ( 111.499 - 109.200 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368   110.568    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379   110.947 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472   111.418    clk_gen_0/sim_6M[0].inst/Q_0
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081   111.499 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.487   112.987    clk_gen_0/sim_6M[1].inst/Q_0
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.105   113.092 r  clk_gen_0/sim_6M[1].inst/Q0_i_1/O
                         net (fo=1, routed)           0.000   113.092    clk_gen_0/sim_6M[0].inst/Q0_reg_1
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[0].inst/Q0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258     1.258    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[0].inst/Q0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                            (clock source 'CLK_6M_STAR'  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            clk_gen_0/sim_6M[0].inst/Q0_reg/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@27.300ns period=54.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.045ns (6.747%)  route 0.622ns (93.253%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.940ns = ( 55.540 - 54.600 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.622    56.162    clk_gen_0/sim_6M[1].inst/Q_0
    SLICE_X36Y47         LUT2 (Prop_lut2_I1_O)        0.045    56.207 f  clk_gen_0/sim_6M[1].inst/Q0_i_1/O
                         net (fo=1, routed)           0.000    56.207    clk_gen_0/sim_6M[0].inst/Q0_reg_1
    SLICE_X36Y47         FDCE                                         f  clk_gen_0/sim_6M[0].inst/Q0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833     0.833    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE                                         r  clk_gen_0/sim_6M[0].inst/Q0_reg/C

Slack:                    inf
  Source:                 clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                            (clock source 'CLK_6M_STAR'  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            clk_gen_0/sim_6M[1].inst/Q0_reg/D
                            (rising edge-triggered cell FDCE clocked by SYS_CLK  {rise@0.000ns fall@27.300ns period=54.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.045ns (5.384%)  route 0.791ns (94.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.940ns = ( 55.540 - 54.600 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
  -------------------------------------------------------------------    -------------------
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.791    56.331    clk_gen_0/sim_6M[0].inst/Q_0_BUFG
    SLICE_X36Y55         LUT2 (Prop_lut2_I0_O)        0.045    56.376 r  clk_gen_0/sim_6M[0].inst/Q0_i_1__0/O
                         net (fo=1, routed)           0.000    56.376    clk_gen_0/sim_6M[1].inst/Q0_reg_1
    SLICE_X36Y55         FDCE                                         r  clk_gen_0/sim_6M[1].inst/Q0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SYS_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE                                         r  clk_gen_0/sim_6M[1].inst/Q0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_52M
  To Clock:  VGA_CLK

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/htim_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.372ns  (logic 0.765ns (32.257%)  route 1.607ns (67.743%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.355     1.355    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X43Y55         FDCE                                         r  u_vga_ctrl/u2/wbs/htim_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.379     1.734 r  u_vga_ctrl/u2/wbs/htim_reg[5]/Q
                         net (fo=7, routed)           0.953     2.687    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[6]_0[2]
    SLICE_X37Y56         LUT3 (Prop_lut3_I0_O)        0.119     2.806 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[4]_i_2/O
                         net (fo=1, routed)           0.653     3.460    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[4]_i_2_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I2_O)        0.267     3.727 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.727    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[4]
    SLICE_X37Y55         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.244     1.244    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X37Y55         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[4]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/vtim_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.875ns  (logic 0.643ns (34.298%)  route 1.232ns (65.702%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.355     1.355    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X42Y52         FDCE                                         r  u_vga_ctrl/u2/wbs/vtim_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDCE (Prop_fdce_C_Q)         0.433     1.788 r  u_vga_ctrl/u2/wbs/vtim_reg[9]/Q
                         net (fo=4, routed)           0.692     2.480    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[6]_0[6]
    SLICE_X41Y51         LUT6 (Prop_lut6_I1_O)        0.105     2.585 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]_i_3/O
                         net (fo=1, routed)           0.540     3.125    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]_i_3_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.105     3.230 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.230    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]
    SLICE_X40Y51         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.245     1.245    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X40Y51         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/vtim_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.873ns  (logic 0.643ns (34.327%)  route 1.230ns (65.673%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.355     1.355    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X42Y52         FDCE                                         r  u_vga_ctrl/u2/wbs/vtim_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDCE (Prop_fdce_C_Q)         0.433     1.788 r  u_vga_ctrl/u2/wbs/vtim_reg[6]/Q
                         net (fo=2, routed)           0.684     2.472    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[6]_0[3]
    SLICE_X44Y52         LUT5 (Prop_lut5_I1_O)        0.105     2.577 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_2__0/O
                         net (fo=1, routed)           0.546     3.123    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_2__0_n_0
    SLICE_X44Y52         LUT5 (Prop_lut5_I2_O)        0.105     3.228 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     3.228    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]
    SLICE_X44Y52         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.246     1.246    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y52         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[6]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/htim_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.852ns  (logic 0.589ns (31.800%)  route 1.263ns (68.200%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.355     1.355    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X43Y55         FDCE                                         r  u_vga_ctrl/u2/wbs/htim_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.379     1.734 r  u_vga_ctrl/u2/wbs/htim_reg[5]/Q
                         net (fo=7, routed)           0.953     2.687    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[6]_0[2]
    SLICE_X37Y56         LUT5 (Prop_lut5_I1_O)        0.105     2.792 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[1]_i_2/O
                         net (fo=1, routed)           0.310     3.103    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[1]_i_2_n_0
    SLICE_X37Y55         LUT5 (Prop_lut5_I2_O)        0.105     3.208 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.208    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[1]
    SLICE_X37Y55         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.244     1.244    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X37Y55         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[1]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/vtim_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.834ns  (logic 0.589ns (32.114%)  route 1.245ns (67.886%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.356     1.356    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X45Y53         FDCE                                         r  u_vga_ctrl/u2/wbs/vtim_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDCE (Prop_fdce_C_Q)         0.379     1.735 r  u_vga_ctrl/u2/wbs/vtim_reg[30]/Q
                         net (fo=3, routed)           0.691     2.426    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[6]_0[17]
    SLICE_X45Y51         LUT4 (Prop_lut4_I0_O)        0.105     2.531 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[4]_i_3__0/O
                         net (fo=2, routed)           0.554     3.085    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[4]_i_3__0_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I5_O)        0.105     3.190 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.190    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[2]
    SLICE_X44Y51         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.246     1.246    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y51         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/vtim_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.831ns  (logic 0.589ns (32.171%)  route 1.242ns (67.829%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.356ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.356     1.356    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X45Y53         FDCE                                         r  u_vga_ctrl/u2/wbs/vtim_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDCE (Prop_fdce_C_Q)         0.379     1.735 r  u_vga_ctrl/u2/wbs/vtim_reg[30]/Q
                         net (fo=3, routed)           0.691     2.426    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[6]_0[17]
    SLICE_X45Y51         LUT4 (Prop_lut4_I0_O)        0.105     2.531 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[4]_i_3__0/O
                         net (fo=2, routed)           0.551     3.082    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[4]_i_3__0_n_0
    SLICE_X44Y51         LUT6 (Prop_lut6_I5_O)        0.105     3.187 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     3.187    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[4]
    SLICE_X44Y51         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.246     1.246    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X44Y51         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[4]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/htim_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.727ns  (logic 0.643ns (37.232%)  route 1.084ns (62.768%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.355     1.355    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X42Y54         FDCE                                         r  u_vga_ctrl/u2/wbs/htim_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.433     1.788 r  u_vga_ctrl/u2/wbs/htim_reg[30]/Q
                         net (fo=3, routed)           0.528     2.317    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[6]_0[17]
    SLICE_X41Y55         LUT5 (Prop_lut5_I1_O)        0.105     2.422 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[3]_i_2__0/O
                         net (fo=2, routed)           0.556     2.977    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[3]_i_2__0_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I2_O)        0.105     3.082 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.082    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[3]
    SLICE_X40Y55         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.245     1.245    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X40Y55         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/htim_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.721ns  (logic 0.643ns (37.368%)  route 1.078ns (62.632%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.355     1.355    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X42Y54         FDCE                                         r  u_vga_ctrl/u2/wbs/htim_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDCE (Prop_fdce_C_Q)         0.433     1.788 r  u_vga_ctrl/u2/wbs/htim_reg[30]/Q
                         net (fo=3, routed)           0.528     2.317    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[6]_0[17]
    SLICE_X41Y55         LUT5 (Prop_lut5_I1_O)        0.105     2.422 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[3]_i_2__0/O
                         net (fo=2, routed)           0.549     2.971    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[3]_i_2__0_n_0
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.105     3.076 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.076    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[2]
    SLICE_X40Y55         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.245     1.245    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X40Y55         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[2]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/vtim_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.530ns  (logic 0.589ns (38.501%)  route 0.941ns (61.499%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.355     1.355    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X43Y52         FDCE                                         r  u_vga_ctrl/u2/wbs/vtim_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDCE (Prop_fdce_C_Q)         0.379     1.734 r  u_vga_ctrl/u2/wbs/vtim_reg[5]/Q
                         net (fo=6, routed)           0.598     2.332    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[6]_0[2]
    SLICE_X45Y51         LUT5 (Prop_lut5_I1_O)        0.105     2.437 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[1]_i_2__0/O
                         net (fo=1, routed)           0.343     2.780    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[1]_i_2__0_n_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I2_O)        0.105     2.885 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.885    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[1]
    SLICE_X45Y51         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.246     1.246    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X45Y51         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[1]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/hvlen_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.473ns  (logic 0.538ns (36.528%)  route 0.935ns (63.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.355     1.355    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X42Y51         FDCE                                         r  u_vga_ctrl/u2/wbs/hvlen_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDCE (Prop_fdce_C_Q)         0.433     1.788 r  u_vga_ctrl/u2/wbs/hvlen_reg[30]/Q
                         net (fo=4, routed)           0.935     2.723    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[10]_0[8]
    SLICE_X36Y53         LUT6 (Prop_lut6_I3_O)        0.105     2.828 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[12]_i_1__0/O
                         net (fo=1, routed)           0.000     2.828    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_1[12]
    SLICE_X36Y53         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.244     1.244    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X36Y53         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/hvlen_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.247%)  route 0.051ns (19.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.562     0.562    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X38Y50         FDCE                                         r  u_vga_ctrl/u2/wbs/hvlen_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  u_vga_ctrl/u2/wbs/hvlen_reg[7]/Q
                         net (fo=1, routed)           0.051     0.777    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[9]_0[3]
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.045     0.822 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len[7]_i_1/O
                         net (fo=1, routed)           0.000     0.822    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len[7]
    SLICE_X39Y50         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.830     0.830    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X39Y50         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[7]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/htim_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.947%)  route 0.080ns (30.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.561     0.561    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X41Y56         FDCE                                         r  u_vga_ctrl/u2/wbs/htim_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  u_vga_ctrl/u2/wbs/htim_reg[9]/Q
                         net (fo=5, routed)           0.080     0.782    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[6]_0[6]
    SLICE_X40Y56         LUT5 (Prop_lut5_I3_O)        0.045     0.827 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.827    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[9]
    SLICE_X40Y56         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.831     0.831    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X40Y56         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[9]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/ctrl_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vsync_reg/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.663%)  route 0.085ns (31.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.562     0.562    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X44Y54         FDCE                                         r  u_vga_ctrl/u2/wbs/ctrl_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  u_vga_ctrl/u2/wbs/ctrl_reg[13]/Q
                         net (fo=1, routed)           0.085     0.788    u_vga_ctrl/u2/wbs/ctrl_vsl
    SLICE_X45Y54         LUT2 (Prop_lut2_I0_O)        0.045     0.833 r  u_vga_ctrl/u2/wbs/vsync_i_1/O
                         net (fo=1, routed)           0.000     0.833    u_vga_ctrl/u2/pixel_generator/vsync0
    SLICE_X45Y54         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.831     0.831    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X45Y54         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vsync_reg/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/hvlen_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.193%)  route 0.073ns (25.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.562     0.562    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X38Y51         FDCE                                         r  u_vga_ctrl/u2/wbs/hvlen_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y51         FDCE (Prop_fdce_C_Q)         0.164     0.726 r  u_vga_ctrl/u2/wbs/hvlen_reg[25]/Q
                         net (fo=3, routed)           0.073     0.798    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[9]_0[10]
    SLICE_X39Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.843 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len[9]_i_1/O
                         net (fo=1, routed)           0.000     0.843    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len[9]
    SLICE_X39Y51         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.830     0.830    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X39Y51         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_len_reg[9]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/htim_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.045%)  route 0.104ns (35.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.561     0.561    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X37Y56         FDCE                                         r  u_vga_ctrl/u2/wbs/htim_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y56         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  u_vga_ctrl/u2/wbs/htim_reg[7]/Q
                         net (fo=3, routed)           0.104     0.806    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[6]_0[4]
    SLICE_X38Y56         LUT6 (Prop_lut6_I4_O)        0.045     0.851 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.851    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[7]
    SLICE_X38Y56         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.829     0.829    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X38Y56         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[7]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/hvlen_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.131%)  route 0.104ns (35.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.562     0.562    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X37Y52         FDCE                                         r  u_vga_ctrl/u2/wbs/hvlen_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  u_vga_ctrl/u2/wbs/hvlen_reg[18]/Q
                         net (fo=2, routed)           0.104     0.807    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[10]_0[1]
    SLICE_X36Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.852 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.852    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_1[0]
    SLICE_X36Y52         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.830     0.830    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X36Y52         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[0]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/hvlen_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.344%)  route 0.122ns (39.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.562     0.562    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X37Y52         FDCE                                         r  u_vga_ctrl/u2/wbs/hvlen_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  u_vga_ctrl/u2/wbs/hvlen_reg[18]/Q
                         net (fo=2, routed)           0.122     0.825    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[10]_0[1]
    SLICE_X36Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.870 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.870    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_1[2]
    SLICE_X36Y51         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.830     0.830    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X36Y51         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[2]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/hvlen_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.477%)  route 0.138ns (42.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.562     0.562    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X37Y52         FDCE                                         r  u_vga_ctrl/u2/wbs/hvlen_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  u_vga_ctrl/u2/wbs/hvlen_reg[21]/Q
                         net (fo=1, routed)           0.138     0.840    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[10]_0[3]
    SLICE_X36Y52         LUT6 (Prop_lut6_I5_O)        0.045     0.885 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.885    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_1[5]
    SLICE_X36Y52         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.830     0.830    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X36Y52         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[5]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/hvlen_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.593%)  route 0.143ns (43.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.562     0.562    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X37Y52         FDCE                                         r  u_vga_ctrl/u2/wbs/hvlen_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  u_vga_ctrl/u2/wbs/hvlen_reg[22]/Q
                         net (fo=1, routed)           0.143     0.845    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[10]_0[4]
    SLICE_X36Y52         LUT6 (Prop_lut6_I5_O)        0.045     0.890 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.890    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_1[6]
    SLICE_X36Y52         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.830     0.830    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X36Y52         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[6]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/hvlen_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.147%)  route 0.145ns (43.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.562     0.562    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X37Y51         FDCE                                         r  u_vga_ctrl/u2/wbs/hvlen_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  u_vga_ctrl/u2/wbs/hvlen_reg[17]/Q
                         net (fo=1, routed)           0.145     0.848    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[10]_0[0]
    SLICE_X36Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.893 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.893    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_1[1]
    SLICE_X36Y51         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.830     0.830    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X36Y51         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_6M
  To Clock:  clk_52M

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.920ns  (logic 2.491ns (42.076%)  route 3.429ns (57.924%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    4.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.412     4.498    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.125     6.623 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=1, routed)           1.614     8.237    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_2_7[13]
    SLICE_X48Y29         LUT6 (Prop_lut6_I5_O)        0.105     8.342 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     8.342    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_6_n_0
    SLICE_X48Y29         MUXF7 (Prop_muxf7_I1_O)      0.182     8.524 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.524    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_2_n_0
    SLICE_X48Y29         MUXF8 (Prop_muxf8_I1_O)      0.079     8.603 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0/O
                         net (fo=2, routed)           1.815    10.418    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/DIA1
    SLICE_X42Y57         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.245     1.245    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/WCLK
    SLICE_X42Y57         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/RAMA_D1/CLK

Slack:                    inf
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.879ns  (logic 2.514ns (42.761%)  route 3.365ns (57.239%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.409     4.495    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     6.620 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.432     8.052    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_1_1[2]
    SLICE_X48Y25         LUT6 (Prop_lut6_I3_O)        0.105     8.157 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     8.157    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X48Y25         MUXF7 (Prop_muxf7_I0_O)      0.199     8.356 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.356    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X48Y25         MUXF8 (Prop_muxf8_I0_O)      0.085     8.441 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=2, routed)           1.933    10.374    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/DIB0
    SLICE_X42Y58         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.244     1.244    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/WCLK
    SLICE_X42Y58         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMB/CLK

Slack:                    inf
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.857ns  (logic 2.521ns (43.042%)  route 3.336ns (56.958%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    4.497ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.411     4.497    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     6.622 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.794     8.415    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_1_4[5]
    SLICE_X49Y30         LUT6 (Prop_lut6_I1_O)        0.105     8.520 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.520    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X49Y30         MUXF7 (Prop_muxf7_I1_O)      0.206     8.726 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.726    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X49Y30         MUXF8 (Prop_muxf8_I0_O)      0.085     8.811 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=2, routed)           1.542    10.354    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/DIB1
    SLICE_X46Y58         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.245     1.245    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/WCLK
    SLICE_X46Y58         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMB_D1/CLK

Slack:                    inf
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.810ns  (logic 2.521ns (43.391%)  route 3.289ns (56.609%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    4.497ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.411     4.497    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.125     6.622 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.794     8.415    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_1_4[5]
    SLICE_X49Y30         LUT6 (Prop_lut6_I1_O)        0.105     8.520 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.520    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_4_n_0
    SLICE_X49Y30         MUXF7 (Prop_muxf7_I1_O)      0.206     8.726 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.726    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X49Y30         MUXF8 (Prop_muxf8_I0_O)      0.085     8.811 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=2, routed)           1.495    10.307    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/DIC1
    SLICE_X42Y58         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.244     1.244    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/WCLK
    SLICE_X42Y58         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMC_D1/CLK

Slack:                    inf
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.768ns  (logic 2.487ns (43.115%)  route 3.281ns (56.885%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    4.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.412     4.498    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.125     6.623 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.651     8.274    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_2_1[4]
    SLICE_X49Y24         LUT6 (Prop_lut6_I1_O)        0.105     8.379 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     8.379    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_5_n_0
    SLICE_X49Y24         MUXF7 (Prop_muxf7_I0_O)      0.178     8.557 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.557    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X49Y24         MUXF8 (Prop_muxf8_I1_O)      0.079     8.636 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=2, routed)           1.630    10.266    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/DIB0
    SLICE_X46Y58         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.245     1.245    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/WCLK
    SLICE_X46Y58         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMB/CLK

Slack:                    inf
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.721ns  (logic 2.491ns (43.539%)  route 3.230ns (56.461%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    4.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.412     4.498    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.125     6.623 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.640     8.263    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_2_7[3]
    SLICE_X49Y28         LUT6 (Prop_lut6_I5_O)        0.105     8.368 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     8.368    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_6_n_0
    SLICE_X49Y28         MUXF7 (Prop_muxf7_I1_O)      0.182     8.550 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.550    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X49Y28         MUXF8 (Prop_muxf8_I1_O)      0.079     8.629 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           1.590    10.219    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/DIB1
    SLICE_X42Y58         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.244     1.244    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/WCLK
    SLICE_X42Y58         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_24_29/RAMB_D1/CLK

Slack:                    inf
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.696ns  (logic 2.487ns (43.664%)  route 3.209ns (56.336%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    4.496ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.410     4.496    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.125     6.621 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.638     8.259    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_2_0[7]
    SLICE_X49Y29         LUT6 (Prop_lut6_I0_O)        0.105     8.364 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     8.364    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_5_n_0
    SLICE_X49Y29         MUXF7 (Prop_muxf7_I0_O)      0.178     8.542 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.542    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2_n_0
    SLICE_X49Y29         MUXF8 (Prop_muxf8_I1_O)      0.079     8.621 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=3, routed)           1.571    10.191    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/DIC1
    SLICE_X46Y58         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.245     1.245    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/WCLK
    SLICE_X46Y58         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMC_D1/CLK

Slack:                    inf
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.661ns  (logic 2.491ns (44.001%)  route 3.170ns (55.999%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    4.498ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.412     4.498    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125     6.623 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.493     8.115    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_2_7[0]
    SLICE_X48Y24         LUT6 (Prop_lut6_I5_O)        0.105     8.220 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     8.220    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_6_n_0
    SLICE_X48Y24         MUXF7 (Prop_muxf7_I1_O)      0.182     8.402 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.402    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_n_0
    SLICE_X48Y24         MUXF8 (Prop_muxf8_I1_O)      0.079     8.481 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=2, routed)           1.678    10.159    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/DIC0
    SLICE_X42Y57         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.245     1.245    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/WCLK
    SLICE_X42Y57         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/RAMC/CLK

Slack:                    inf
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.622ns  (logic 2.521ns (44.841%)  route 3.101ns (55.159%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    4.497ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.411     4.497    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.125     6.622 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[14]
                         net (fo=1, routed)           1.471     8.093    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_1_4[14]
    SLICE_X49Y27         LUT6 (Prop_lut6_I1_O)        0.105     8.198 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.198    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_4_n_0
    SLICE_X49Y27         MUXF7 (Prop_muxf7_I1_O)      0.206     8.404 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.404    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_1_n_0
    SLICE_X49Y27         MUXF8 (Prop_muxf8_I0_O)      0.085     8.489 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=2, routed)           1.630    10.119    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/DIB0
    SLICE_X42Y57         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.245     1.245    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/WCLK
    SLICE_X42Y57         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/RAMB/CLK

Slack:                    inf
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.606ns  (logic 2.521ns (44.973%)  route 3.085ns (55.027%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    4.497ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354     1.354    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379     1.733 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580     2.314    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105     2.419 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585     3.004    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.085 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.411     4.497    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.125     6.622 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=1, routed)           1.552     8.174    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_1_4[15]
    SLICE_X48Y32         LUT6 (Prop_lut6_I1_O)        0.105     8.279 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.279    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_4_n_0
    SLICE_X48Y32         MUXF7 (Prop_muxf7_I1_O)      0.206     8.485 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.485    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_1_n_0
    SLICE_X48Y32         MUXF8 (Prop_muxf8_I0_O)      0.085     8.570 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0/O
                         net (fo=2, routed)           1.533    10.102    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/DIA1
    SLICE_X46Y56         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.246     1.246    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/WCLK
    SLICE_X46Y56         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMA_D1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.210ns  (logic 0.283ns (23.384%)  route 0.927ns (76.616%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.567     1.906    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X51Y48         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDRE (Prop_fdre_C_Q)         0.141     2.047 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=64, routed)          0.466     2.513    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X48Y30         LUT6 (Prop_lut6_I2_O)        0.045     2.558 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.558    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_4_n_0
    SLICE_X48Y30         MUXF7 (Prop_muxf7_I1_O)      0.074     2.632 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.632    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X48Y30         MUXF8 (Prop_muxf8_I0_O)      0.023     2.655 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=2, routed)           0.461     3.116    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/DIC1
    SLICE_X46Y56         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.831     0.831    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/WCLK
    SLICE_X46Y56         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMC_D1/CLK

Slack:                    inf
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.257ns (20.234%)  route 1.013ns (79.766%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.567     1.906    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X51Y48         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDRE (Prop_fdre_C_Q)         0.141     2.047 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=32, routed)          0.437     2.484    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X48Y31         MUXF7 (Prop_muxf7_S_O)       0.093     2.577 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.577    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1_n_0
    SLICE_X48Y31         MUXF8 (Prop_muxf8_I0_O)      0.023     2.600 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=2, routed)           0.577     3.176    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/DIB1
    SLICE_X46Y56         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.831     0.831    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/WCLK
    SLICE_X46Y56         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMB_D1/CLK

Slack:                    inf
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.294ns  (logic 0.257ns (19.864%)  route 1.037ns (80.136%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.567     1.906    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X51Y48         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDRE (Prop_fdre_C_Q)         0.141     2.047 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=32, routed)          0.437     2.484    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X48Y31         MUXF7 (Prop_muxf7_S_O)       0.093     2.577 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.577    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_1_n_0
    SLICE_X48Y31         MUXF8 (Prop_muxf8_I0_O)      0.023     2.600 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=2, routed)           0.600     3.200    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/DIA1
    SLICE_X42Y56         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.831     0.831    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X42Y56         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.221ns (16.984%)  route 1.080ns (83.016%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        -1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.567     1.906    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X51Y48         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDRE (Prop_fdre_C_Q)         0.141     2.047 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=16, routed)          0.524     2.571    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X48Y27         MUXF8 (Prop_muxf8_S_O)       0.080     2.651 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0/O
                         net (fo=2, routed)           0.556     3.207    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/DIA0
    SLICE_X42Y57         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.830     0.830    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/WCLK
    SLICE_X42Y57         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/RAMA/CLK

Slack:                    inf
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.283ns (21.454%)  route 1.036ns (78.546%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.567     1.906    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X51Y48         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDRE (Prop_fdre_C_Q)         0.141     2.047 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=64, routed)          0.466     2.513    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X48Y30         LUT6 (Prop_lut6_I2_O)        0.045     2.558 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     2.558    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_4_n_0
    SLICE_X48Y30         MUXF7 (Prop_muxf7_I1_O)      0.074     2.632 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.632    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X48Y30         MUXF8 (Prop_muxf8_I0_O)      0.023     2.655 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=2, routed)           0.570     3.225    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/DIB1
    SLICE_X42Y56         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.831     0.831    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X42Y56         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMB_D1/CLK

Slack:                    inf
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.257ns (19.161%)  route 1.084ns (80.839%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.567     1.906    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X51Y48         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDRE (Prop_fdre_C_Q)         0.141     2.047 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=32, routed)          0.368     2.415    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X48Y32         MUXF7 (Prop_muxf7_S_O)       0.093     2.508 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.508    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_1_n_0
    SLICE_X48Y32         MUXF8 (Prop_muxf8_I0_O)      0.023     2.531 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0/O
                         net (fo=2, routed)           0.716     3.247    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/DIB1
    SLICE_X42Y57         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.830     0.830    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/WCLK
    SLICE_X42Y57         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_12_17/RAMB_D1/CLK

Slack:                    inf
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.360ns  (logic 0.221ns (16.252%)  route 1.139ns (83.748%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        -1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.567     1.906    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X51Y48         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDRE (Prop_fdre_C_Q)         0.141     2.047 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=16, routed)          0.524     2.571    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X48Y27         MUXF8 (Prop_muxf8_S_O)       0.080     2.651 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0/O
                         net (fo=2, routed)           0.615     3.266    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/DIC0
    SLICE_X42Y56         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.831     0.831    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/WCLK
    SLICE_X42Y56         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_0_5/RAMC/CLK

Slack:                    inf
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.383ns  (logic 0.221ns (15.985%)  route 1.162ns (84.015%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        -1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.567     1.906    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X51Y48         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDRE (Prop_fdre_C_Q)         0.141     2.047 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=16, routed)          0.582     2.629    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X48Y26         MUXF8 (Prop_muxf8_S_O)       0.080     2.709 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=2, routed)           0.579     3.289    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/DIC0
    SLICE_X46Y56         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.831     0.831    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/WCLK
    SLICE_X46Y56         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMC/CLK

Slack:                    inf
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.390ns  (logic 0.221ns (15.896%)  route 1.169ns (84.104%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        -1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.567     1.906    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X51Y48         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDRE (Prop_fdre_C_Q)         0.141     2.047 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=16, routed)          0.482     2.529    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X49Y28         MUXF8 (Prop_muxf8_S_O)       0.080     2.609 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=2, routed)           0.688     3.297    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/DIA1
    SLICE_X46Y58         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.831     0.831    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/WCLK
    SLICE_X46Y58         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_18_23/RAMA_D1/CLK

Slack:                    inf
  Source:                 u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.398ns  (logic 0.257ns (18.388%)  route 1.141ns (81.612%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.567     1.906    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X51Y48         FDRE                                         r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDRE (Prop_fdre_C_Q)         0.141     2.047 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=32, routed)          0.368     2.415    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X48Y32         MUXF7 (Prop_muxf7_S_O)       0.093     2.508 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.508    u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_1_n_0
    SLICE_X48Y32         MUXF8 (Prop_muxf8_I0_O)      0.023     2.531 r  u_vga_ctrl/u1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0/O
                         net (fo=2, routed)           0.773     3.304    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/DIA1
    SLICE_X46Y56         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         0.831     0.831    u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/WCLK
    SLICE_X46Y56         RAMD32                                       r  u_vga_ctrl/u2/wbm/data_fifo/mem_reg_0_15_6_11/RAMA_D1/CLK
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8





<<<<<<< HEAD
Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[12]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.231ns (27.477%)  route 0.610ns (72.523%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.556     0.556    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X41Y66         FDRE                                         r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/Q
                         net (fo=4, routed)           0.164     0.861    u_vga_ctrl/u2/wbm/cursor_ba[20]
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.906 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.215     1.121    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.166 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.230     1.396    u_vga_ctrl/vga_odd_line0
    SLICE_X37Y63         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[12]/CLR
=======
--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  VGA_CLK
  To Clock:  clk_52M

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.879ns  (logic 0.348ns (39.613%)  route 0.531ns (60.387%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.351     1.351    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X40Y61         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.348     1.699 r  u_vga_ctrl/u2/line_fifo/rptr_reg[6]/Q
                         net (fo=4, routed)           0.531     2.230    u_vga_ctrl/u2/line_fifo/rptr_reg[6]
    SLICE_X40Y62         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.242     1.242    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X40Y62         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[6]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.857ns  (logic 0.379ns (44.201%)  route 0.478ns (55.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.351     1.351    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X40Y61         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.379     1.730 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]/Q
                         net (fo=1, routed)           0.478     2.209    u_vga_ctrl/u2/line_fifo/rptr_gray[5]
    SLICE_X40Y62         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[5]/D
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=571, routed)         0.824     0.824    u_vga_ctrl/clk_52m
    SLICE_X37Y63         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[12]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X37Y63         FDCE (Remov_fdce_C_CLR)     -0.092     0.499    u_vga_ctrl/vga_addr_even_line_start_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.499    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[13]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.231ns (27.477%)  route 0.610ns (72.523%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.556     0.556    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X41Y66         FDRE                                         r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/Q
                         net (fo=4, routed)           0.164     0.861    u_vga_ctrl/u2/wbm/cursor_ba[20]
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.906 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.215     1.121    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.166 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.230     1.396    u_vga_ctrl/vga_odd_line0
    SLICE_X37Y63         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[13]/CLR
=======
                         net (fo=551, routed)         1.242     1.242    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X40Y62         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[5]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.852ns  (logic 0.379ns (44.476%)  route 0.473ns (55.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.350     1.350    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X41Y63         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.379     1.729 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/Q
                         net (fo=1, routed)           0.473     2.202    u_vga_ctrl/u2/line_fifo/rptr_gray[2]
    SLICE_X43Y64         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.240     1.240    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X43Y64         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[2]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.746ns  (logic 0.379ns (50.785%)  route 0.367ns (49.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.350     1.350    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X41Y63         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.379     1.729 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/Q
                         net (fo=1, routed)           0.367     2.097    u_vga_ctrl/u2/line_fifo/rptr_gray[4]
    SLICE_X42Y64         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[4]/D
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=571, routed)         0.824     0.824    u_vga_ctrl/clk_52m
    SLICE_X37Y63         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[13]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X37Y63         FDCE (Remov_fdce_C_CLR)     -0.092     0.499    u_vga_ctrl/vga_addr_even_line_start_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.499    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[14]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.231ns (25.610%)  route 0.671ns (74.390%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.556     0.556    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X41Y66         FDRE                                         r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/Q
                         net (fo=4, routed)           0.164     0.861    u_vga_ctrl/u2/wbm/cursor_ba[20]
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.906 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.215     1.121    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.166 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.292     1.458    u_vga_ctrl/vga_odd_line0
    SLICE_X37Y64         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[14]/CLR
=======
                         net (fo=551, routed)         1.240     1.240    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X42Y64         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[4]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.734ns  (logic 0.379ns (51.662%)  route 0.355ns (48.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.350     1.350    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X39Y62         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.379     1.729 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/Q
                         net (fo=1, routed)           0.355     2.084    u_vga_ctrl/u2/line_fifo/rptr_gray[0]
    SLICE_X40Y62         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.242     1.242    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X40Y62         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[0]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.643ns  (logic 0.379ns (58.967%)  route 0.264ns (41.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.350     1.350    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X41Y63         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.379     1.729 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/Q
                         net (fo=1, routed)           0.264     1.993    u_vga_ctrl/u2/line_fifo/rptr_gray[1]
    SLICE_X43Y64         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[1]/D
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=571, routed)         0.824     0.824    u_vga_ctrl/clk_52m
    SLICE_X37Y64         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[14]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X37Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.499    u_vga_ctrl/vga_addr_even_line_start_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.499    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[15]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.231ns (25.610%)  route 0.671ns (74.390%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.556     0.556    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X41Y66         FDRE                                         r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/Q
                         net (fo=4, routed)           0.164     0.861    u_vga_ctrl/u2/wbm/cursor_ba[20]
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.906 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.215     1.121    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.166 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.292     1.458    u_vga_ctrl/vga_odd_line0
    SLICE_X37Y64         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[15]/CLR
=======
                         net (fo=551, routed)         1.240     1.240    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X43Y64         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[1]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.582ns  (logic 0.348ns (59.797%)  route 0.234ns (40.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.351     1.351    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X40Y61         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.348     1.699 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/Q
                         net (fo=1, routed)           0.234     1.933    u_vga_ctrl/u2/line_fifo/rptr_gray[3]
    SLICE_X40Y62         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=551, routed)         1.242     1.242    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X40Y62         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.557     0.557    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X41Y63         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/Q
                         net (fo=1, routed)           0.098     0.795    u_vga_ctrl/u2/line_fifo/rptr_gray[1]
    SLICE_X43Y64         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[1]/D
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=571, routed)         0.824     0.824    u_vga_ctrl/clk_52m
    SLICE_X37Y64         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[15]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X37Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.499    u_vga_ctrl/vga_addr_even_line_start_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.499    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[16]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.231ns (25.610%)  route 0.671ns (74.390%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.556     0.556    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X41Y66         FDRE                                         r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/Q
                         net (fo=4, routed)           0.164     0.861    u_vga_ctrl/u2/wbm/cursor_ba[20]
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.906 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.215     1.121    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.166 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.292     1.458    u_vga_ctrl/vga_odd_line0
    SLICE_X37Y64         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[16]/CLR
=======
                         net (fo=551, routed)         0.826     0.826    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X43Y64         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[1]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.899%)  route 0.114ns (47.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.559     0.559    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X40Y61         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/Q
                         net (fo=1, routed)           0.114     0.801    u_vga_ctrl/u2/line_fifo/rptr_gray[3]
    SLICE_X40Y62         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[3]/D
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=571, routed)         0.824     0.824    u_vga_ctrl/clk_52m
    SLICE_X37Y64         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[16]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X37Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.499    u_vga_ctrl/vga_addr_even_line_start_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.499    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[17]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.231ns (25.610%)  route 0.671ns (74.390%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.556     0.556    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X41Y66         FDRE                                         r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/Q
                         net (fo=4, routed)           0.164     0.861    u_vga_ctrl/u2/wbm/cursor_ba[20]
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.906 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.215     1.121    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.166 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.292     1.458    u_vga_ctrl/vga_odd_line0
    SLICE_X37Y64         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[17]/CLR
=======
                         net (fo=551, routed)         0.827     0.827    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X40Y62         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[3]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.750%)  route 0.154ns (52.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.557     0.557    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X41Y63         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/Q
                         net (fo=1, routed)           0.154     0.852    u_vga_ctrl/u2/line_fifo/rptr_gray[4]
    SLICE_X42Y64         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[4]/D
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=571, routed)         0.824     0.824    u_vga_ctrl/clk_52m
    SLICE_X37Y64         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[17]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X37Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.499    u_vga_ctrl/vga_addr_even_line_start_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.499    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[18]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.231ns (25.610%)  route 0.671ns (74.390%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.556     0.556    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X41Y66         FDRE                                         r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/Q
                         net (fo=4, routed)           0.164     0.861    u_vga_ctrl/u2/wbm/cursor_ba[20]
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.906 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.215     1.121    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.166 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.292     1.458    u_vga_ctrl/vga_odd_line0
    SLICE_X37Y64         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[18]/CLR
=======
                         net (fo=551, routed)         0.826     0.826    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X42Y64         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[4]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.594%)  route 0.162ns (53.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.558     0.558    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X39Y62         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y62         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/Q
                         net (fo=1, routed)           0.162     0.860    u_vga_ctrl/u2/line_fifo/rptr_gray[0]
    SLICE_X40Y62         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[0]/D
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=571, routed)         0.824     0.824    u_vga_ctrl/clk_52m
    SLICE_X37Y64         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[18]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X37Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.499    u_vga_ctrl/vga_addr_even_line_start_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.499    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[23]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.231ns (25.610%)  route 0.671ns (74.390%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.556     0.556    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X41Y66         FDRE                                         r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/Q
                         net (fo=4, routed)           0.164     0.861    u_vga_ctrl/u2/wbm/cursor_ba[20]
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.906 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.215     1.121    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.166 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.292     1.458    u_vga_ctrl/vga_odd_line0
    SLICE_X37Y64         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[23]/CLR
=======
                         net (fo=551, routed)         0.827     0.827    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X40Y62         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[0]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.174%)  route 0.201ns (58.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.559     0.559    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X40Y61         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]/Q
                         net (fo=1, routed)           0.201     0.901    u_vga_ctrl/u2/line_fifo/rptr_gray[5]
    SLICE_X40Y62         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[5]/D
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=571, routed)         0.824     0.824    u_vga_ctrl/clk_52m
    SLICE_X37Y64         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[23]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X37Y64         FDCE (Remov_fdce_C_CLR)     -0.092     0.499    u_vga_ctrl/vga_addr_even_line_start_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.499    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.959    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[10]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.231ns (25.333%)  route 0.681ns (74.667%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.556     0.556    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X41Y66         FDRE                                         r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/Q
                         net (fo=4, routed)           0.164     0.861    u_vga_ctrl/u2/wbm/cursor_ba[20]
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.906 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.215     1.121    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.166 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.302     1.468    u_vga_ctrl/vga_odd_line0
    SLICE_X37Y62         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[10]/CLR
=======
                         net (fo=551, routed)         0.827     0.827    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X40Y62         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[5]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.735%)  route 0.205ns (59.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.557     0.557    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X41Y63         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/Q
                         net (fo=1, routed)           0.205     0.903    u_vga_ctrl/u2/line_fifo/rptr_gray[2]
    SLICE_X43Y64         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[2]/D
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=571, routed)         0.825     0.825    u_vga_ctrl/clk_52m
    SLICE_X37Y62         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[10]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092     0.500    u_vga_ctrl/vga_addr_even_line_start_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.968    

Slack (MET) :             0.968ns  (arrival time - required time)
  Source:                 u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/vga_addr_even_line_start_reg[11]/CLR
                            (removal check against rising-edge clock clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_52M rise@0.000ns - clk_52M rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.231ns (25.333%)  route 0.681ns (74.667%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.556     0.556    u_vga_ctrl/u2/wbm/clk_52m
    SLICE_X41Y66         FDRE                                         r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  u_vga_ctrl/u2/wbm/cursor_ba_reg[20]/Q
                         net (fo=4, routed)           0.164     0.861    u_vga_ctrl/u2/wbm/cursor_ba[20]
    SLICE_X38Y66         LUT6 (Prop_lut6_I2_O)        0.045     0.906 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11/O
                         net (fo=1, routed)           0.215     1.121    u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_11_n_0
    SLICE_X35Y63         LUT5 (Prop_lut5_I2_O)        0.045     1.166 f  u_vga_ctrl/u2/wbm/vga_addr_even_line_start[29]_i_3/O
                         net (fo=42, routed)          0.302     1.468    u_vga_ctrl/vga_odd_line0
    SLICE_X37Y62         FDCE                                         f  u_vga_ctrl/vga_addr_even_line_start_reg[11]/CLR
=======
                         net (fo=551, routed)         0.826     0.826    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X43Y64         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[2]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by VGA_CLK  {rise@0.000ns fall@19.850ns period=39.700ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.107%)  route 0.227ns (63.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.268ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.288ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VGA_CLK rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.559     0.559    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X40Y61         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  u_vga_ctrl/u2/line_fifo/rptr_reg[6]/Q
                         net (fo=4, routed)           0.227     0.913    u_vga_ctrl/u2/line_fifo/rptr_reg[6]
    SLICE_X40Y62         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[6]/D
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
<<<<<<< HEAD
                         net (fo=571, routed)         0.825     0.825    u_vga_ctrl/clk_52m
    SLICE_X37Y62         FDCE                                         r  u_vga_ctrl/vga_addr_even_line_start_reg[11]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X37Y62         FDCE (Remov_fdce_C_CLR)     -0.092     0.500    u_vga_ctrl/vga_addr_even_line_start_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.500    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.968    
=======
                         net (fo=551, routed)         0.827     0.827    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X40Y62         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[6]/C
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

<<<<<<< HEAD
Max Delay            11 Endpoints
Min Delay            11 Endpoints
=======
Max Delay            37 Endpoints
Min Delay            37 Endpoints
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
<<<<<<< HEAD
  Source:                 u_cpu/u0/RFSH_n_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            o_in0_l_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.119ns  (logic 3.868ns (42.415%)  route 5.251ns (57.585%))
  Logic Levels:           4  (FDPE=1 LUT4=1 LUT5=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDPE                         0.000     0.000 r  u_cpu/u0/RFSH_n_reg/C
    SLICE_X45Y27         FDPE (Prop_fdpe_C_Q)         0.379     0.379 f  u_cpu/u0/RFSH_n_reg/Q
                         net (fo=6, routed)           1.587     1.966    u_cpu/u0/cpu_rfrsh_l
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.105     2.071 r  u_cpu/u0/o_in0_l_cs_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.677     2.748    u_cpu/u0/o_in0_l_cs_OBUF_inst_i_2_n_0
    SLICE_X39Y35         LUT5 (Prop_lut5_I4_O)        0.105     2.853 r  u_cpu/u0/o_in0_l_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.987     5.840    o_in0_l_cs_OBUF
    T6                   OBUF (Prop_obuf_I_O)         3.279     9.119 r  o_in0_l_cs_OBUF_inst/O
                         net (fo=0)                   0.000     9.119    o_in0_l_cs
    T6                                                                r  o_in0_l_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/RFSH_n_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            o_in1_l_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.816ns  (logic 4.043ns (45.867%)  route 4.772ns (54.133%))
  Logic Levels:           4  (FDPE=1 LUT4=1 LUT5=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDPE                         0.000     0.000 r  u_cpu/u0/RFSH_n_reg/C
    SLICE_X45Y27         FDPE (Prop_fdpe_C_Q)         0.379     0.379 f  u_cpu/u0/RFSH_n_reg/Q
                         net (fo=6, routed)           1.587     1.966    u_cpu/u0/cpu_rfrsh_l
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.105     2.071 r  u_cpu/u0/o_in0_l_cs_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.476     2.548    u_cpu/u0/o_in0_l_cs_OBUF_inst_i_2_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I4_O)        0.108     2.656 r  u_cpu/u0/o_in1_l_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.708     5.364    o_in1_l_cs_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.451     8.816 r  o_in1_l_cs_OBUF_inst/O
                         net (fo=0)                   0.000     8.816    o_in1_l_cs
    V7                                                                r  o_in1_l_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/RFSH_n_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            o_dip_l_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.635ns  (logic 3.875ns (44.880%)  route 4.760ns (55.120%))
  Logic Levels:           4  (FDPE=1 LUT4=1 LUT5=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDPE                         0.000     0.000 r  u_cpu/u0/RFSH_n_reg/C
    SLICE_X45Y27         FDPE (Prop_fdpe_C_Q)         0.379     0.379 f  u_cpu/u0/RFSH_n_reg/Q
                         net (fo=6, routed)           1.587     1.966    u_cpu/u0/cpu_rfrsh_l
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.105     2.071 r  u_cpu/u0/o_in0_l_cs_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.476     2.548    u_cpu/u0/o_in0_l_cs_OBUF_inst_i_2_n_0
    SLICE_X40Y35         LUT5 (Prop_lut5_I4_O)        0.105     2.653 r  u_cpu/u0/o_dip_l_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.696     5.349    o_dip_l_cs_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.286     8.635 r  o_dip_l_cs_OBUF_inst/O
                         net (fo=0)                   0.000     8.635    o_dip_l_cs
    V6                                                                r  o_dip_l_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_wav_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_wav_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.539ns  (logic 3.641ns (55.678%)  route 2.898ns (44.322%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_wav_out_reg[0]/C
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.384     0.384 r  u_Core/u_audio/audio_wav_out_reg[0]/Q
                         net (fo=1, routed)           2.898     3.282    o_audio_wav_out_OBUF[0]
    N4                   OBUF (Prop_obuf_I_O)         3.257     6.539 r  o_audio_wav_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.539    o_audio_wav_out[0]
    N4                                                                r  o_audio_wav_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_wav_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_wav_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.272ns  (logic 3.648ns (58.161%)  route 2.624ns (41.839%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_wav_out_reg[1]/C
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.384     0.384 r  u_Core/u_audio/audio_wav_out_reg[1]/Q
                         net (fo=1, routed)           2.624     3.008    o_audio_wav_out_OBUF[1]
    P3                   OBUF (Prop_obuf_I_O)         3.264     6.272 r  o_audio_wav_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.272    o_audio_wav_out[1]
    P3                                                                r  o_audio_wav_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_wav_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_wav_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.193ns  (logic 3.666ns (59.194%)  route 2.527ns (40.806%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_wav_out_reg[3]/C
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.384     0.384 r  u_Core/u_audio/audio_wav_out_reg[3]/Q
                         net (fo=1, routed)           2.527     2.911    o_audio_wav_out_OBUF[3]
    R3                   OBUF (Prop_obuf_I_O)         3.282     6.193 r  o_audio_wav_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.193    o_audio_wav_out[3]
    R3                                                                r  o_audio_wav_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_wav_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_wav_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.147ns  (logic 3.651ns (59.397%)  route 2.496ns (40.603%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_wav_out_reg[2]/C
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.384     0.384 r  u_Core/u_audio/audio_wav_out_reg[2]/Q
                         net (fo=1, routed)           2.496     2.880    o_audio_wav_out_OBUF[2]
    P4                   OBUF (Prop_obuf_I_O)         3.267     6.147 r  o_audio_wav_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.147    o_audio_wav_out[2]
    P4                                                                r  o_audio_wav_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_vol_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_vol_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.120ns  (logic 3.668ns (59.944%)  route 2.451ns (40.056%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_vol_out_reg[1]/C
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.384     0.384 r  u_Core/u_audio/audio_vol_out_reg[1]/Q
                         net (fo=1, routed)           2.451     2.835    o_audio_vol_out_OBUF[1]
    T4                   OBUF (Prop_obuf_I_O)         3.284     6.120 r  o_audio_vol_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.120    o_audio_vol_out[1]
    T4                                                                r  o_audio_vol_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_vol_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_vol_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.107ns  (logic 3.642ns (59.637%)  route 2.465ns (40.363%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_vol_out_reg[3]/C
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.384     0.384 r  u_Core/u_audio/audio_vol_out_reg[3]/Q
                         net (fo=1, routed)           2.465     2.849    o_audio_vol_out_OBUF[3]
    P5                   OBUF (Prop_obuf_I_O)         3.258     6.107 r  o_audio_vol_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.107    o_audio_vol_out[3]
    P5                                                                r  o_audio_vol_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_vol_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_vol_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.101ns  (logic 3.667ns (60.098%)  route 2.435ns (39.902%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_vol_out_reg[0]/C
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.384     0.384 r  u_Core/u_audio/audio_vol_out_reg[0]/Q
                         net (fo=1, routed)           2.435     2.819    o_audio_vol_out_OBUF[0]
    T3                   OBUF (Prop_obuf_I_O)         3.283     6.101 r  o_audio_vol_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.101    o_audio_vol_out[0]
    T3                                                                r  o_audio_vol_out[0] (OUT)
=======
  Source:                 i_cpu_iorq_l_core
                            (input port)
  Destination:            o_cpu_di_core[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.505ns  (logic 5.216ns (54.870%)  route 4.290ns (45.130%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  i_cpu_iorq_l_core (IN)
                         net (fo=0)                   0.000     0.000    i_cpu_iorq_l_core
    F3                   IBUF (Prop_ibuf_I_O)         1.416     1.416 f  i_cpu_iorq_l_core_IBUF_inst/O
                         net (fo=10, routed)          1.144     2.561    u_Core/i_cpu_iorq_l_core_IBUF
    SLICE_X65Y80         LUT2 (Prop_lut2_I1_O)        0.105     2.666 f  u_Core/o_cpu_di_reg[7]_i_3/O
                         net (fo=1, routed)           0.229     2.894    u_Core/o_cpu_di_reg[7]_i_3_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I5_O)        0.105     2.999 r  u_Core/o_cpu_di_reg[7]_i_2/O
                         net (fo=17, routed)          0.504     3.503    u_Core/o_cpu_di_reg[7]_i_2_n_0
    SLICE_X65Y80         LUT3 (Prop_lut3_I0_O)        0.126     3.629 f  u_Core/o_cpu_di_core_OBUFT[7]_inst_i_4/O
                         net (fo=8, routed)           2.413     6.042    o_cpu_di_core_TRI[0]
    K2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.463     9.505 r  o_cpu_di_core_OBUFT[4]_inst/O
                         net (fo=0)                   0.000     9.505    o_cpu_di_core[4]
    K2                                                                r  o_cpu_di_core[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cpu_iorq_l_core
                            (input port)
  Destination:            o_cpu_di_core[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.391ns  (logic 5.210ns (55.472%)  route 4.182ns (44.528%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  i_cpu_iorq_l_core (IN)
                         net (fo=0)                   0.000     0.000    i_cpu_iorq_l_core
    F3                   IBUF (Prop_ibuf_I_O)         1.416     1.416 f  i_cpu_iorq_l_core_IBUF_inst/O
                         net (fo=10, routed)          1.144     2.561    u_Core/i_cpu_iorq_l_core_IBUF
    SLICE_X65Y80         LUT2 (Prop_lut2_I1_O)        0.105     2.666 f  u_Core/o_cpu_di_reg[7]_i_3/O
                         net (fo=1, routed)           0.229     2.894    u_Core/o_cpu_di_reg[7]_i_3_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I5_O)        0.105     2.999 r  u_Core/o_cpu_di_reg[7]_i_2/O
                         net (fo=17, routed)          0.504     3.503    u_Core/o_cpu_di_reg[7]_i_2_n_0
    SLICE_X65Y80         LUT3 (Prop_lut3_I0_O)        0.126     3.629 f  u_Core/o_cpu_di_core_OBUFT[7]_inst_i_4/O
                         net (fo=8, routed)           2.305     5.934    o_cpu_di_core_TRI[0]
    J2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.457     9.391 r  o_cpu_di_core_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     9.391    o_cpu_di_core[3]
    J2                                                                r  o_cpu_di_core[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cpu_iorq_l_core
                            (input port)
  Destination:            o_cpu_di_core[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.308ns  (logic 5.191ns (55.768%)  route 4.117ns (44.232%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  i_cpu_iorq_l_core (IN)
                         net (fo=0)                   0.000     0.000    i_cpu_iorq_l_core
    F3                   IBUF (Prop_ibuf_I_O)         1.416     1.416 f  i_cpu_iorq_l_core_IBUF_inst/O
                         net (fo=10, routed)          1.144     2.561    u_Core/i_cpu_iorq_l_core_IBUF
    SLICE_X65Y80         LUT2 (Prop_lut2_I1_O)        0.105     2.666 f  u_Core/o_cpu_di_reg[7]_i_3/O
                         net (fo=1, routed)           0.229     2.894    u_Core/o_cpu_di_reg[7]_i_3_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I5_O)        0.105     2.999 r  u_Core/o_cpu_di_reg[7]_i_2/O
                         net (fo=17, routed)          0.828     3.827    u_Core/o_cpu_di_reg[7]_i_2_n_0
    SLICE_X63Y79         LUT3 (Prop_lut3_I1_O)        0.115     3.942 r  u_Core/o_cpu_di_core_OBUFT[1]_inst_i_1/O
                         net (fo=1, routed)           1.916     5.858    o_cpu_di_core_OBUF[1]
    F1                   OBUFT (Prop_obuft_I_O)       3.450     9.308 r  o_cpu_di_core_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     9.308    o_cpu_di_core[1]
    F1                                                                r  o_cpu_di_core[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cpu_iorq_l_core
                            (input port)
  Destination:            o_cpu_di_core[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.058ns  (logic 5.020ns (55.417%)  route 4.038ns (44.583%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  i_cpu_iorq_l_core (IN)
                         net (fo=0)                   0.000     0.000    i_cpu_iorq_l_core
    F3                   IBUF (Prop_ibuf_I_O)         1.416     1.416 f  i_cpu_iorq_l_core_IBUF_inst/O
                         net (fo=10, routed)          1.144     2.561    u_Core/i_cpu_iorq_l_core_IBUF
    SLICE_X65Y80         LUT2 (Prop_lut2_I1_O)        0.105     2.666 f  u_Core/o_cpu_di_reg[7]_i_3/O
                         net (fo=1, routed)           0.229     2.894    u_Core/o_cpu_di_reg[7]_i_3_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I5_O)        0.105     2.999 r  u_Core/o_cpu_di_reg[7]_i_2/O
                         net (fo=17, routed)          0.934     3.933    u_Core/o_cpu_di_reg[7]_i_2_n_0
    SLICE_X64Y79         LUT3 (Prop_lut3_I1_O)        0.105     4.038 r  u_Core/o_cpu_di_core_OBUFT[0]_inst_i_1/O
                         net (fo=1, routed)           1.731     5.770    o_cpu_di_core_OBUF[0]
    H1                   OBUFT (Prop_obuft_I_O)       3.289     9.058 r  o_cpu_di_core_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     9.058    o_cpu_di_core[0]
    H1                                                                r  o_cpu_di_core[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cpu_iorq_l_core
                            (input port)
  Destination:            o_cpu_di_core[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.931ns  (logic 5.242ns (58.692%)  route 3.689ns (41.308%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  i_cpu_iorq_l_core (IN)
                         net (fo=0)                   0.000     0.000    i_cpu_iorq_l_core
    F3                   IBUF (Prop_ibuf_I_O)         1.416     1.416 f  i_cpu_iorq_l_core_IBUF_inst/O
                         net (fo=10, routed)          1.144     2.561    u_Core/i_cpu_iorq_l_core_IBUF
    SLICE_X65Y80         LUT2 (Prop_lut2_I1_O)        0.105     2.666 f  u_Core/o_cpu_di_reg[7]_i_3/O
                         net (fo=1, routed)           0.229     2.894    u_Core/o_cpu_di_reg[7]_i_3_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I5_O)        0.105     2.999 r  u_Core/o_cpu_di_reg[7]_i_2/O
                         net (fo=17, routed)          0.504     3.503    u_Core/o_cpu_di_reg[7]_i_2_n_0
    SLICE_X65Y80         LUT3 (Prop_lut3_I0_O)        0.126     3.629 f  u_Core/o_cpu_di_core_OBUFT[7]_inst_i_4/O
                         net (fo=8, routed)           1.812     5.441    o_cpu_di_core_TRI[0]
    H2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.489     8.931 r  o_cpu_di_core_OBUFT[5]_inst/O
                         net (fo=0)                   0.000     8.931    o_cpu_di_core[5]
    H2                                                                r  o_cpu_di_core[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cpu_iorq_l_core
                            (input port)
  Destination:            o_cpu_di_core[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.850ns  (logic 5.177ns (58.493%)  route 3.674ns (41.507%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  i_cpu_iorq_l_core (IN)
                         net (fo=0)                   0.000     0.000    i_cpu_iorq_l_core
    F3                   IBUF (Prop_ibuf_I_O)         1.416     1.416 f  i_cpu_iorq_l_core_IBUF_inst/O
                         net (fo=10, routed)          1.144     2.561    u_Core/i_cpu_iorq_l_core_IBUF
    SLICE_X65Y80         LUT2 (Prop_lut2_I1_O)        0.105     2.666 f  u_Core/o_cpu_di_reg[7]_i_3/O
                         net (fo=1, routed)           0.229     2.894    u_Core/o_cpu_di_reg[7]_i_3_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I5_O)        0.105     2.999 r  u_Core/o_cpu_di_reg[7]_i_2/O
                         net (fo=17, routed)          0.720     3.719    u_Core/o_cpu_di_reg[7]_i_2_n_0
    SLICE_X65Y79         LUT3 (Prop_lut3_I1_O)        0.108     3.827 r  u_Core/o_cpu_di_core_OBUFT[6]_inst_i_1/O
                         net (fo=1, routed)           1.581     5.408    o_cpu_di_core_OBUF[6]
    F4                   OBUFT (Prop_obuft_I_O)       3.443     8.850 r  o_cpu_di_core_OBUFT[6]_inst/O
                         net (fo=0)                   0.000     8.850    o_cpu_di_core[6]
    F4                                                                r  o_cpu_di_core[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cpu_iorq_l_core
                            (input port)
  Destination:            o_cpu_di_core[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.818ns  (logic 5.033ns (57.075%)  route 3.785ns (42.925%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  i_cpu_iorq_l_core (IN)
                         net (fo=0)                   0.000     0.000    i_cpu_iorq_l_core
    F3                   IBUF (Prop_ibuf_I_O)         1.416     1.416 f  i_cpu_iorq_l_core_IBUF_inst/O
                         net (fo=10, routed)          1.144     2.561    u_Core/i_cpu_iorq_l_core_IBUF
    SLICE_X65Y80         LUT2 (Prop_lut2_I1_O)        0.105     2.666 f  u_Core/o_cpu_di_reg[7]_i_3/O
                         net (fo=1, routed)           0.229     2.894    u_Core/o_cpu_di_reg[7]_i_3_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I5_O)        0.105     2.999 r  u_Core/o_cpu_di_reg[7]_i_2/O
                         net (fo=17, routed)          0.828     3.827    u_Core/o_cpu_di_reg[7]_i_2_n_0
    SLICE_X63Y79         LUT3 (Prop_lut3_I1_O)        0.105     3.932 r  u_Core/o_cpu_di_core_OBUFT[2]_inst_i_1/O
                         net (fo=1, routed)           1.584     5.516    o_cpu_di_core_OBUF[2]
    E2                   OBUFT (Prop_obuft_I_O)       3.302     8.818 r  o_cpu_di_core_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     8.818    o_cpu_di_core[2]
    E2                                                                r  o_cpu_di_core[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cpu_iorq_l_core
                            (input port)
  Destination:            o_cpu_di_core[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.510ns  (logic 5.235ns (61.520%)  route 3.275ns (38.480%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  i_cpu_iorq_l_core (IN)
                         net (fo=0)                   0.000     0.000    i_cpu_iorq_l_core
    F3                   IBUF (Prop_ibuf_I_O)         1.416     1.416 f  i_cpu_iorq_l_core_IBUF_inst/O
                         net (fo=10, routed)          1.144     2.561    u_Core/i_cpu_iorq_l_core_IBUF
    SLICE_X65Y80         LUT2 (Prop_lut2_I1_O)        0.105     2.666 f  u_Core/o_cpu_di_reg[7]_i_3/O
                         net (fo=1, routed)           0.229     2.894    u_Core/o_cpu_di_reg[7]_i_3_n_0
    SLICE_X65Y79         LUT6 (Prop_lut6_I5_O)        0.105     2.999 r  u_Core/o_cpu_di_reg[7]_i_2/O
                         net (fo=17, routed)          0.504     3.503    u_Core/o_cpu_di_reg[7]_i_2_n_0
    SLICE_X65Y80         LUT3 (Prop_lut3_I0_O)        0.126     3.629 f  u_Core/o_cpu_di_core_OBUFT[7]_inst_i_4/O
                         net (fo=8, routed)           1.397     5.027    o_cpu_di_core_TRI[0]
    E3                   OBUFT (TriStatE_obuft_T_O)
                                                      3.483     8.510 r  o_cpu_di_core_OBUFT[7]_inst/O
                         net (fo=0)                   0.000     8.510    o_cpu_di_core[7]
    E3                                                                r  o_cpu_di_core[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cpu_rfrsh_l_core
                            (input port)
  Destination:            o_cpu_wait_l_core
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.645ns  (logic 4.831ns (63.199%)  route 2.813ns (36.801%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 f  i_cpu_rfrsh_l_core (IN)
                         net (fo=0)                   0.000     0.000    i_cpu_rfrsh_l_core
    G1                   IBUF (Prop_ibuf_I_O)         1.416     1.416 f  i_cpu_rfrsh_l_core_IBUF_inst/O
                         net (fo=4, routed)           1.432     2.848    u_Core/i_cpu_rfrsh_l_core_IBUF
    SLICE_X65Y79         LUT5 (Prop_lut5_I2_O)        0.105     2.953 r  u_Core/o_cpu_wait_l_core_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.381     4.334    o_cpu_wait_l_core_OBUF
    B3                   OBUF (Prop_obuf_I_O)         3.310     7.645 r  o_cpu_wait_l_core_OBUF_inst/O
                         net (fo=0)                   0.000     7.645    o_cpu_wait_l_core
    B3                                                                r  o_cpu_wait_l_core (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_config_reg[0]
                            (input port)
  Destination:            u_Core/u_video/sprite_xy_ram[0].inst/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.299ns  (logic 1.509ns (23.950%)  route 4.791ns (76.050%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 r  i_config_reg[0] (IN)
                         net (fo=0)                   0.000     0.000    i_config_reg[0]
    R6                   IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_config_reg_IBUF[0]_inst/O
                         net (fo=1, routed)           3.051     4.455    u_Core/u_rams/i_config_reg_IBUF[0]
    SLICE_X63Y86         LUT6 (Prop_lut6_I0_O)        0.105     4.560 r  u_Core/u_rams/sprite_xy_ram[0].inst_i_1/O
                         net (fo=6, routed)           1.739     6.299    u_Core/u_video/sprite_xy_ram[0].inst/D
    SLICE_X56Y70         RAMD32                                       r  u_Core/u_video/sprite_xy_ram[0].inst/DP/I
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
<<<<<<< HEAD
Slack:                    inf
  Source:                 u_Core/u_audio/audio_vol_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_vol_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.165ns  (logic 1.387ns (64.085%)  route 0.778ns (35.915%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_vol_out_reg[2]/C
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  u_Core/u_audio/audio_vol_out_reg[2]/Q
                         net (fo=1, routed)           0.778     0.924    o_audio_vol_out_OBUF[2]
    T5                   OBUF (Prop_obuf_I_O)         1.241     2.165 r  o_audio_vol_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.165    o_audio_vol_out[2]
    T5                                                                r  o_audio_vol_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_vol_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_vol_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.324ns  (logic 1.384ns (59.564%)  route 0.940ns (40.436%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_vol_out_reg[0]/C
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  u_Core/u_audio/audio_vol_out_reg[0]/Q
                         net (fo=1, routed)           0.940     1.086    o_audio_vol_out_OBUF[0]
    T3                   OBUF (Prop_obuf_I_O)         1.238     2.324 r  o_audio_vol_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.324    o_audio_vol_out[0]
    T3                                                                r  o_audio_vol_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_vol_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_vol_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.360ns (58.462%)  route 0.966ns (41.538%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_vol_out_reg[3]/C
    SLICE_X33Y35         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  u_Core/u_audio/audio_vol_out_reg[3]/Q
                         net (fo=1, routed)           0.966     1.112    o_audio_vol_out_OBUF[3]
    P5                   OBUF (Prop_obuf_I_O)         1.214     2.326 r  o_audio_vol_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.326    o_audio_vol_out[3]
    P5                                                                r  o_audio_vol_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_vol_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_vol_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.327ns  (logic 1.386ns (59.546%)  route 0.941ns (40.454%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_vol_out_reg[1]/C
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  u_Core/u_audio/audio_vol_out_reg[1]/Q
                         net (fo=1, routed)           0.941     1.087    o_audio_vol_out_OBUF[1]
    T4                   OBUF (Prop_obuf_I_O)         1.240     2.327 r  o_audio_vol_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.327    o_audio_vol_out[1]
    T4                                                                r  o_audio_vol_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_wav_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_wav_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.368ns (58.225%)  route 0.982ns (41.775%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_wav_out_reg[2]/C
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  u_Core/u_audio/audio_wav_out_reg[2]/Q
                         net (fo=1, routed)           0.982     1.128    o_audio_wav_out_OBUF[2]
    P4                   OBUF (Prop_obuf_I_O)         1.222     2.350 r  o_audio_wav_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.350    o_audio_wav_out[2]
    P4                                                                r  o_audio_wav_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_wav_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_wav_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.354ns  (logic 1.383ns (58.749%)  route 0.971ns (41.251%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_wav_out_reg[3]/C
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  u_Core/u_audio/audio_wav_out_reg[3]/Q
                         net (fo=1, routed)           0.971     1.117    o_audio_wav_out_OBUF[3]
    R3                   OBUF (Prop_obuf_I_O)         1.237     2.354 r  o_audio_wav_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.354    o_audio_wav_out[3]
    R3                                                                r  o_audio_wav_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_wav_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_wav_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.417ns  (logic 1.365ns (56.477%)  route 1.052ns (43.523%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_wav_out_reg[1]/C
    SLICE_X31Y35         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  u_Core/u_audio/audio_wav_out_reg[1]/Q
                         net (fo=1, routed)           1.052     1.198    o_audio_wav_out_OBUF[1]
    P3                   OBUF (Prop_obuf_I_O)         1.219     2.417 r  o_audio_wav_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.417    o_audio_wav_out[1]
    P3                                                                r  o_audio_wav_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_audio/audio_wav_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_audio_wav_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.536ns  (logic 1.358ns (53.549%)  route 1.178ns (46.451%))
  Logic Levels:           2  (FDCE=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDCE                         0.000     0.000 r  u_Core/u_audio/audio_wav_out_reg[0]/C
    SLICE_X29Y36         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  u_Core/u_audio/audio_wav_out_reg[0]/Q
                         net (fo=1, routed)           1.178     1.324    o_audio_wav_out_OBUF[0]
    N4                   OBUF (Prop_obuf_I_O)         1.212     2.536 r  o_audio_wav_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.536    o_audio_wav_out[0]
    N4                                                                r  o_audio_wav_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/A_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_dip_l_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.796ns  (logic 1.428ns (51.059%)  route 1.368ns (48.941%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDCE                         0.000     0.000 r  u_cpu/u0/A_reg[6]/C
    SLICE_X44Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_cpu/u0/A_reg[6]/Q
                         net (fo=804, routed)         0.287     0.428    u_cpu/u0/Q[6]
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.045     0.473 r  u_cpu/u0/o_dip_l_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.082     1.554    o_dip_l_cs_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.242     2.796 r  o_dip_l_cs_OBUF_inst/O
                         net (fo=0)                   0.000     2.796    o_dip_l_cs
    V6                                                                r  o_dip_l_cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/A_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_in1_l_cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.850ns  (logic 1.490ns (52.275%)  route 1.360ns (47.725%))
  Logic Levels:           3  (FDCE=1 LUT5=1 OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y34         FDCE                         0.000     0.000 r  u_cpu/u0/A_reg[6]/C
    SLICE_X44Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_cpu/u0/A_reg[6]/Q
                         net (fo=804, routed)         0.287     0.428    u_cpu/u0/Q[6]
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.042     0.470 r  u_cpu/u0/o_in1_l_cs_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.073     1.543    o_in1_l_cs_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.307     2.850 r  o_in1_l_cs_OBUF_inst/O
                         net (fo=0)                   0.000     2.850    o_in1_l_cs
    V7                                                                r  o_in1_l_cs (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_vga_clk_wiz_1
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[b_vga][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.108ns  (logic 4.285ns (47.047%)  route 4.823ns (52.953%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.380    -0.564    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/clk_vga
    RAMB18_X0Y28         RAMB18E1                                     r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      0.734     0.170 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/DOADO[7]
                         net (fo=1, routed)           0.970     1.140    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_b[2]
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.125     1.265 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[b_vga][2]_INST_0_i_1/O
                         net (fo=1, routed)           3.853     5.117    o_vga[b_vga]_OBUF[2]
    R1                   OBUF (Prop_obuf_I_O)         3.426     8.543 r  o_vga[b_vga][2]_INST_0/O
                         net (fo=0)                   0.000     8.543    o_vga[b_vga][2]
    R1                                                                r  o_vga[b_vga][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[b_vga][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.973ns  (logic 4.107ns (45.772%)  route 4.866ns (54.228%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.380    -0.564    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/clk_vga
    RAMB18_X0Y28         RAMB18E1                                     r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      0.734     0.170 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/DOADO[6]
                         net (fo=1, routed)           1.099     1.268    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_b[1]
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.105     1.373 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[b_vga][1]_INST_0_i_1/O
                         net (fo=1, routed)           3.767     5.141    o_vga[b_vga]_OBUF[1]
    R2                   OBUF (Prop_obuf_I_O)         3.268     8.409 r  o_vga[b_vga][1]_INST_0/O
                         net (fo=0)                   0.000     8.409    o_vga[b_vga][1]
    R2                                                                r  o_vga[b_vga][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[g_vga][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.453ns  (logic 4.300ns (50.875%)  route 4.152ns (49.125%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.380    -0.564    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/clk_vga
    RAMB18_X0Y28         RAMB18E1                                     r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.734     0.170 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/DOADO[15]
                         net (fo=1, routed)           0.959     1.128    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_g[2]
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.128     1.256 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[g_vga][2]_INST_0_i_1/O
                         net (fo=1, routed)           3.194     4.450    o_vga[g_vga]_OBUF[2]
    N1                   OBUF (Prop_obuf_I_O)         3.438     7.888 r  o_vga[g_vga][2]_INST_0/O
                         net (fo=0)                   0.000     7.888    o_vga[g_vga][2]
    N1                                                                r  o_vga[g_vga][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[r_vga][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.289ns  (logic 4.304ns (51.920%)  route 3.985ns (48.080%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.380    -0.564    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/clk_vga
    RAMB18_X0Y28         RAMB18E1                                     r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[6])
                                                      0.734     0.170 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/DOBDO[6]
                         net (fo=1, routed)           0.990     1.160    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_r[1]
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.127     1.287 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[r_vga][1]_INST_0_i_1/O
                         net (fo=1, routed)           2.995     4.282    o_vga[r_vga]_OBUF[1]
    M3                   OBUF (Prop_obuf_I_O)         3.443     7.725 r  o_vga[r_vga][1]_INST_0/O
                         net (fo=0)                   0.000     7.725    o_vga[r_vga][1]
    M3                                                                r  o_vga[r_vga][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[r_vga][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.261ns  (logic 4.317ns (52.256%)  route 3.944ns (47.744%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.380    -0.564    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/clk_vga
    RAMB18_X0Y28         RAMB18E1                                     r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[7])
                                                      0.734     0.170 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/DOBDO[7]
                         net (fo=1, routed)           0.915     1.085    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_r[2]
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.126     1.211 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[r_vga][2]_INST_0_i_1/O
                         net (fo=1, routed)           3.029     4.240    o_vga[r_vga]_OBUF[2]
    L1                   OBUF (Prop_obuf_I_O)         3.457     7.696 r  o_vga[r_vga][2]_INST_0/O
                         net (fo=0)                   0.000     7.696    o_vga[r_vga][2]
    L1                                                                r  o_vga[r_vga][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[r_vga][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.259ns  (logic 4.101ns (49.655%)  route 4.158ns (50.345%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.380    -0.564    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/clk_vga
    RAMB18_X0Y28         RAMB18E1                                     r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[5])
                                                      0.734     0.170 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/DOBDO[5]
                         net (fo=1, routed)           0.911     1.080    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_r[0]
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.105     1.185 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[r_vga][0]_INST_0_i_1/O
                         net (fo=1, routed)           3.247     4.433    o_vga[r_vga]_OBUF[0]
    M2                   OBUF (Prop_obuf_I_O)         3.262     7.695 r  o_vga[r_vga][0]_INST_0/O
                         net (fo=0)                   0.000     7.695    o_vga[r_vga][0]
    M2                                                                r  o_vga[r_vga][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[g_vga][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.126ns  (logic 4.118ns (50.678%)  route 4.008ns (49.322%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.380    -0.564    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/clk_vga
    RAMB18_X0Y28         RAMB18E1                                     r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      0.734     0.170 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/DOADO[13]
                         net (fo=1, routed)           1.088     1.257    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_g[0]
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.105     1.362 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[g_vga][0]_INST_0_i_1/O
                         net (fo=1, routed)           2.920     4.283    o_vga[g_vga]_OBUF[0]
    M1                   OBUF (Prop_obuf_I_O)         3.279     7.562 r  o_vga[g_vga][0]_INST_0/O
                         net (fo=0)                   0.000     7.562    o_vga[g_vga][0]
    M1                                                                r  o_vga[g_vga][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[g_vga][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.898ns  (logic 4.121ns (52.174%)  route 3.777ns (47.826%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.380    -0.564    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/clk_vga
    RAMB18_X0Y28         RAMB18E1                                     r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      0.734     0.170 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/mem_reg/DOADO[14]
                         net (fo=1, routed)           0.668     0.838    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_g[1]
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.105     0.943 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[g_vga][1]_INST_0_i_1/O
                         net (fo=1, routed)           3.109     4.052    o_vga[g_vga]_OBUF[1]
    N2                   OBUF (Prop_obuf_I_O)         3.282     7.334 r  o_vga[g_vga][1]_INST_0/O
                         net (fo=0)                   0.000     7.334    o_vga[g_vga][1]
    N2                                                                r  o_vga[g_vga][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/hsync_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[hsync]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.130ns  (logic 3.645ns (51.129%)  route 3.484ns (48.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.341    -0.603    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X48Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/hsync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.379    -0.224 r  u_vga_ctrl/u2/pixel_generator/hsync_o_reg/Q
                         net (fo=1, routed)           3.484     3.260    u_vga_ctrl_n_0
    T1                   OBUF (Prop_obuf_I_O)         3.266     6.527 r  o_vga[hsync]_INST_0/O
                         net (fo=0)                   0.000     6.527    o_vga[hsync]
    T1                                                                r  o_vga[hsync] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/vsync_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[vsync]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.023ns  (logic 3.637ns (51.789%)  route 3.386ns (48.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.341    -0.603    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X48Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vsync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.379    -0.224 r  u_vga_ctrl/u2/pixel_generator/vsync_o_reg/Q
                         net (fo=1, routed)           3.386     3.162    u_vga_ctrl_n_1
    M4                   OBUF (Prop_obuf_I_O)         3.258     6.419 r  o_vga[vsync]_INST_0/O
                         net (fo=0)                   0.000     6.419    o_vga[vsync]
    M4                                                                r  o_vga[vsync] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/vsync_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[vsync]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.742ns  (logic 1.354ns (49.393%)  route 1.388ns (50.607%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.551    -0.610    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X48Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vsync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  u_vga_ctrl/u2/pixel_generator/vsync_o_reg/Q
                         net (fo=1, routed)           1.388     0.918    u_vga_ctrl_n_1
    M4                   OBUF (Prop_obuf_I_O)         1.213     2.132 r  o_vga[vsync]_INST_0/O
                         net (fo=0)                   0.000     2.132    o_vga[vsync]
    M4                                                                r  o_vga[vsync] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/hsync_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[hsync]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.803ns  (logic 1.363ns (48.614%)  route 1.440ns (51.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.551    -0.610    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X48Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/hsync_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  u_vga_ctrl/u2/pixel_generator/hsync_o_reg/Q
                         net (fo=1, routed)           1.440     0.971    u_vga_ctrl_n_0
    T1                   OBUF (Prop_obuf_I_O)         1.222     2.192 r  o_vga[hsync]_INST_0/O
                         net (fo=0)                   0.000     2.192    o_vga[hsync]
    T1                                                                r  o_vga[hsync] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[g_vga][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.876ns  (logic 1.443ns (50.187%)  route 1.433ns (49.813%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.554    -0.607    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X14Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.443 f  u_vga_ctrl/u2/pixel_generator/blank_o_reg/Q
                         net (fo=8, routed)           0.246    -0.197    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/blank_vga
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.152 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[g_vga][0]_INST_0_i_1/O
                         net (fo=1, routed)           1.186     1.034    o_vga[g_vga]_OBUF[0]
    M1                   OBUF (Prop_obuf_I_O)         1.234     2.269 r  o_vga[g_vga][0]_INST_0/O
                         net (fo=0)                   0.000     2.269    o_vga[g_vga][0]
    M1                                                                r  o_vga[g_vga][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[r_vga][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.988ns  (logic 1.514ns (50.661%)  route 1.474ns (49.339%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.554    -0.607    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X14Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.443 f  u_vga_ctrl/u2/pixel_generator/blank_o_reg/Q
                         net (fo=8, routed)           0.246    -0.197    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/blank_vga
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.043    -0.154 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[r_vga][2]_INST_0_i_1/O
                         net (fo=1, routed)           1.228     1.074    o_vga[r_vga]_OBUF[2]
    L1                   OBUF (Prop_obuf_I_O)         1.307     2.381 r  o_vga[r_vga][2]_INST_0/O
                         net (fo=0)                   0.000     2.381    o_vga[r_vga][2]
    L1                                                                r  o_vga[r_vga][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[r_vga][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.018ns  (logic 1.502ns (49.761%)  route 1.516ns (50.239%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.554    -0.607    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X14Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.443 f  u_vga_ctrl/u2/pixel_generator/blank_o_reg/Q
                         net (fo=8, routed)           0.277    -0.166    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/blank_vga
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.047    -0.119 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[r_vga][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.239     1.120    o_vga[r_vga]_OBUF[1]
    M3                   OBUF (Prop_obuf_I_O)         1.291     2.411 r  o_vga[r_vga][1]_INST_0/O
                         net (fo=0)                   0.000     2.411    o_vga[r_vga][1]
    M3                                                                r  o_vga[r_vga][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[r_vga][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.038ns  (logic 1.426ns (46.952%)  route 1.612ns (53.048%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.554    -0.607    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X14Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.443 f  u_vga_ctrl/u2/pixel_generator/blank_o_reg/Q
                         net (fo=8, routed)           0.277    -0.166    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/blank_vga
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.121 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[r_vga][0]_INST_0_i_1/O
                         net (fo=1, routed)           1.334     1.213    o_vga[r_vga]_OBUF[0]
    M2                   OBUF (Prop_obuf_I_O)         1.217     2.431 r  o_vga[r_vga][0]_INST_0/O
                         net (fo=0)                   0.000     2.431    o_vga[r_vga][0]
    M2                                                                r  o_vga[r_vga][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[g_vga][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.046ns  (logic 1.446ns (47.463%)  route 1.600ns (52.537%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.554    -0.607    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X14Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.443 f  u_vga_ctrl/u2/pixel_generator/blank_o_reg/Q
                         net (fo=8, routed)           0.308    -0.135    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/blank_vga
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.090 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[g_vga][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.292     1.202    o_vga[g_vga]_OBUF[1]
    N2                   OBUF (Prop_obuf_I_O)         1.237     2.439 r  o_vga[g_vga][1]_INST_0/O
                         net (fo=0)                   0.000     2.439    o_vga[g_vga][1]
    N2                                                                r  o_vga[g_vga][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[g_vga][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.115ns  (logic 1.507ns (48.373%)  route 1.608ns (51.627%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.554    -0.607    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X14Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.443 f  u_vga_ctrl/u2/pixel_generator/blank_o_reg/Q
                         net (fo=8, routed)           0.308    -0.135    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/blank_vga
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.044    -0.091 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[g_vga][2]_INST_0_i_1/O
                         net (fo=1, routed)           1.300     1.209    o_vga[g_vga]_OBUF[2]
    N1                   OBUF (Prop_obuf_I_O)         1.299     2.507 r  o_vga[g_vga][2]_INST_0/O
                         net (fo=0)                   0.000     2.507    o_vga[g_vga][2]
    N1                                                                r  o_vga[g_vga][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[b_vga][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.354ns  (logic 1.433ns (42.709%)  route 1.922ns (57.291%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.554    -0.607    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X14Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.443 f  u_vga_ctrl/u2/pixel_generator/blank_o_reg/Q
                         net (fo=8, routed)           0.306    -0.137    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/blank_vga
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.045    -0.092 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[b_vga][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.615     1.523    o_vga[b_vga]_OBUF[1]
    R2                   OBUF (Prop_obuf_I_O)         1.224     2.747 r  o_vga[b_vga][1]_INST_0/O
                         net (fo=0)                   0.000     2.747    o_vga[b_vga][1]
    R2                                                                r  o_vga[b_vga][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            o_vga[b_vga][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.474ns  (logic 1.496ns (43.064%)  route 1.978ns (56.936%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.298ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.554    -0.607    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X14Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/blank_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.443 f  u_vga_ctrl/u2/pixel_generator/blank_o_reg/Q
                         net (fo=8, routed)           0.306    -0.137    u_vga_ctrl/u2/line_fifo/fifo_dc_mem/blank_vga
    SLICE_X14Y70         LUT2 (Prop_lut2_I1_O)        0.044    -0.093 r  u_vga_ctrl/u2/line_fifo/fifo_dc_mem/o_vga[b_vga][2]_INST_0_i_1/O
                         net (fo=1, routed)           1.672     1.579    o_vga[b_vga]_OBUF[2]
    R1                   OBUF (Prop_obuf_I_O)         1.288     2.867 r  o_vga[b_vga][2]_INST_0/O
                         net (fo=0)                   0.000     2.867    o_vga[b_vga][2]
    R1                                                                r  o_vga[b_vga][2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_vga_clk_wiz_1
  To Clock:  clk_52M

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.941ns  (logic 0.379ns (40.297%)  route 0.562ns (59.703%))
  Logic Levels:           0  
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.342    -0.602    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.379    -0.223 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/Q
                         net (fo=1, routed)           0.562     0.338    u_vga_ctrl/u2/line_fifo/rptr_gray[1]
    SLICE_X30Y66         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.238     1.238    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X30Y66         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[1]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.935ns  (logic 0.433ns (46.286%)  route 0.502ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.342    -0.602    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X30Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.433    -0.169 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]/Q
                         net (fo=1, routed)           0.502     0.333    u_vga_ctrl/u2/line_fifo/rptr_gray[5]
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.238     1.238    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[5]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.895ns  (logic 0.379ns (42.338%)  route 0.516ns (57.662%))
  Logic Levels:           0  
  Clock Path Skew:        1.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.342    -0.602    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.379    -0.223 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/Q
                         net (fo=1, routed)           0.516     0.293    u_vga_ctrl/u2/line_fifo/rptr_gray[0]
    SLICE_X33Y68         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.236     1.236    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X33Y68         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[0]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.825ns  (logic 0.398ns (48.246%)  route 0.427ns (51.754%))
  Logic Levels:           0  
  Clock Path Skew:        1.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.342    -0.602    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X30Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.398    -0.204 r  u_vga_ctrl/u2/line_fifo/rptr_reg[6]/Q
                         net (fo=4, routed)           0.427     0.223    u_vga_ctrl/u2/line_fifo/rptr_reg[6]
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.238     1.238    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[6]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.794ns  (logic 0.379ns (47.718%)  route 0.415ns (52.282%))
  Logic Levels:           0  
  Clock Path Skew:        1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.343    -0.601    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.379    -0.222 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/Q
                         net (fo=1, routed)           0.415     0.193    u_vga_ctrl/u2/line_fifo/rptr_gray[2]
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.238     1.238    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[2]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.757ns  (logic 0.379ns (50.044%)  route 0.378ns (49.956%))
  Logic Levels:           0  
  Clock Path Skew:        1.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.343    -0.601    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.379    -0.222 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/Q
                         net (fo=1, routed)           0.378     0.156    u_vga_ctrl/u2/line_fifo/rptr_gray[4]
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.238     1.238    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[4]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.749ns  (logic 0.348ns (46.450%)  route 0.401ns (53.550%))
  Logic Levels:           0  
  Clock Path Skew:        1.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.450 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.025    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.944 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.343    -0.601    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.348    -0.253 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/Q
                         net (fo=1, routed)           0.401     0.148    u_vga_ctrl/u2/line_fifo/rptr_gray[3]
    SLICE_X32Y68         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.236     1.236    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X32Y68         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[3]/C
=======
Slack:                    inf
  Source:                 i_cpu_iorq_l_core
                            (input port)
  Destination:            u_Core/o_cpu_di_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.928ns  (logic 0.298ns (32.113%)  route 0.630ns (67.887%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 r  i_cpu_iorq_l_core (IN)
                         net (fo=0)                   0.000     0.000    i_cpu_iorq_l_core
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_cpu_iorq_l_core_IBUF_inst/O
                         net (fo=10, routed)          0.630     0.883    u_Core/i_cpu_iorq_l_core_IBUF
    SLICE_X65Y81         LUT4 (Prop_lut4_I2_O)        0.045     0.928 r  u_Core/o_cpu_di_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.928    u_Core/o_cpu_di_reg[2]_i_1_n_0
    SLICE_X65Y81         LDCE                                         r  u_Core/o_cpu_di_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cpu_iorq_l_core
                            (input port)
  Destination:            u_Core/o_cpu_di_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.930ns  (logic 0.298ns (32.044%)  route 0.632ns (67.956%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 r  i_cpu_iorq_l_core (IN)
                         net (fo=0)                   0.000     0.000    i_cpu_iorq_l_core
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_cpu_iorq_l_core_IBUF_inst/O
                         net (fo=10, routed)          0.632     0.885    u_Core/i_cpu_iorq_l_core_IBUF
    SLICE_X65Y81         LUT4 (Prop_lut4_I2_O)        0.045     0.930 r  u_Core/o_cpu_di_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.930    u_Core/o_cpu_di_reg[5]_i_1_n_0
    SLICE_X65Y81         LDCE                                         r  u_Core/o_cpu_di_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cpu_iorq_l_core
                            (input port)
  Destination:            u_Core/o_cpu_di_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.019ns  (logic 0.301ns (29.555%)  route 0.718ns (70.445%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 r  i_cpu_iorq_l_core (IN)
                         net (fo=0)                   0.000     0.000    i_cpu_iorq_l_core
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_cpu_iorq_l_core_IBUF_inst/O
                         net (fo=10, routed)          0.546     0.799    u_Core/i_cpu_iorq_l_core_IBUF
    SLICE_X63Y81         LUT4 (Prop_lut4_I2_O)        0.048     0.847 r  u_Core/o_cpu_di_reg[1]_i_1/O
                         net (fo=1, routed)           0.172     1.019    u_Core/o_cpu_di_reg[1]_i_1_n_0
    SLICE_X63Y79         LDCE                                         r  u_Core/o_cpu_di_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_video/u_sprite_ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            u_Core/u_video/u_sprite_ram/DIADI[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.134ns  (logic 0.630ns (55.579%)  route 0.504ns (44.421%))
  Logic Levels:           2  (LUT5=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1                     0.000     0.000 r  u_Core/u_video/u_sprite_ram/CLKBWRCLK
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.585 r  u_Core/u_video/u_sprite_ram/DOBDO[0]
                         net (fo=3, routed)           0.288     0.873    u_Core/u_video/DOB[0]
    SLICE_X59Y75         LUT5 (Prop_lut5_I3_O)        0.045     0.918 r  u_Core/u_video/u_sprite_ram_i_4/O
                         net (fo=1, routed)           0.216     1.134    u_Core/u_video/DIA[0]
    RAMB18_X2Y30         RAMB18E1                                     r  u_Core/u_video/u_sprite_ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_video/u_sprite_ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            u_Core/u_video/u_sprite_ram/DIADI[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.166ns  (logic 0.630ns (54.019%)  route 0.536ns (45.981%))
  Logic Levels:           2  (LUT5=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1                     0.000     0.000 r  u_Core/u_video/u_sprite_ram/CLKBWRCLK
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      0.585     0.585 r  u_Core/u_video/u_sprite_ram/DOBDO[3]
                         net (fo=3, routed)           0.283     0.868    u_Core/u_video/DOB[3]
    SLICE_X59Y75         LUT5 (Prop_lut5_I4_O)        0.045     0.913 r  u_Core/u_video/u_sprite_ram_i_1/O
                         net (fo=1, routed)           0.254     1.166    u_Core/u_video/DIA[3]
    RAMB18_X2Y30         RAMB18E1                                     r  u_Core/u_video/u_sprite_ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cpu_iorq_l_core
                            (input port)
  Destination:            u_Core/o_cpu_di_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.174ns  (logic 0.298ns (25.377%)  route 0.876ns (74.623%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 r  i_cpu_iorq_l_core (IN)
                         net (fo=0)                   0.000     0.000    i_cpu_iorq_l_core
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_cpu_iorq_l_core_IBUF_inst/O
                         net (fo=10, routed)          0.683     0.936    u_Core/i_cpu_iorq_l_core_IBUF
    SLICE_X63Y81         LUT4 (Prop_lut4_I2_O)        0.045     0.981 r  u_Core/o_cpu_di_reg[4]_i_1/O
                         net (fo=1, routed)           0.194     1.174    u_Core/o_cpu_di_reg[4]_i_1_n_0
    SLICE_X63Y79         LDCE                                         r  u_Core/o_cpu_di_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cpu_iorq_l_core
                            (input port)
  Destination:            u_Core/o_cpu_di_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.208ns  (logic 0.298ns (24.683%)  route 0.909ns (75.317%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 r  i_cpu_iorq_l_core (IN)
                         net (fo=0)                   0.000     0.000    i_cpu_iorq_l_core
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_cpu_iorq_l_core_IBUF_inst/O
                         net (fo=10, routed)          0.608     0.861    u_Core/i_cpu_iorq_l_core_IBUF
    SLICE_X65Y81         LUT4 (Prop_lut4_I2_O)        0.045     0.906 r  u_Core/o_cpu_di_reg[7]_i_1/O
                         net (fo=1, routed)           0.301     1.208    u_Core/o_cpu_di_reg[7]_i_1_n_0
    SLICE_X65Y80         LDCE                                         r  u_Core/o_cpu_di_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cpu_iorq_l_core
                            (input port)
  Destination:            u_Core/o_cpu_di_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.239ns  (logic 0.298ns (24.052%)  route 0.941ns (75.948%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 r  i_cpu_iorq_l_core (IN)
                         net (fo=0)                   0.000     0.000    i_cpu_iorq_l_core
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_cpu_iorq_l_core_IBUF_inst/O
                         net (fo=10, routed)          0.599     0.852    u_Core/i_cpu_iorq_l_core_IBUF
    SLICE_X63Y81         LUT4 (Prop_lut4_I2_O)        0.045     0.897 r  u_Core/o_cpu_di_reg[3]_i_1/O
                         net (fo=1, routed)           0.342     1.239    u_Core/o_cpu_di_reg[3]_i_1_n_0
    SLICE_X64Y79         LDCE                                         r  u_Core/o_cpu_di_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cpu_iorq_l_core
                            (input port)
  Destination:            u_Core/o_cpu_di_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.253ns  (logic 0.298ns (23.782%)  route 0.955ns (76.218%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 r  i_cpu_iorq_l_core (IN)
                         net (fo=0)                   0.000     0.000    i_cpu_iorq_l_core
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_cpu_iorq_l_core_IBUF_inst/O
                         net (fo=10, routed)          0.540     0.793    u_Core/i_cpu_iorq_l_core_IBUF
    SLICE_X65Y80         LUT4 (Prop_lut4_I2_O)        0.045     0.838 r  u_Core/o_cpu_di_reg[0]_i_1/O
                         net (fo=1, routed)           0.415     1.253    u_Core/o_cpu_di_reg[0]_i_1_n_0
    SLICE_X65Y80         LDCE                                         r  u_Core/o_cpu_di_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_video/u_sprite_ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            u_Core/u_video/u_sprite_ram/DIADI[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.309ns  (logic 0.630ns (48.120%)  route 0.679ns (51.880%))
  Logic Levels:           2  (LUT5=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1                     0.000     0.000 r  u_Core/u_video/u_sprite_ram/CLKBWRCLK
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     0.585 r  u_Core/u_video/u_sprite_ram/DOBDO[1]
                         net (fo=3, routed)           0.487     1.072    u_Core/u_video/DOB[1]
    SLICE_X58Y75         LUT5 (Prop_lut5_I4_O)        0.045     1.117 r  u_Core/u_video/u_sprite_ram_i_3/O
                         net (fo=1, routed)           0.193     1.309    u_Core/u_video/DIA[1]
    RAMB18_X2Y30         RAMB18E1                                     r  u_Core/u_video/u_sprite_ram/DIADI[1]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_6M
  To Clock:  

Max Delay           128 Endpoints
Min Delay           128 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/sprite_xy_ram[0].inst/DP/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.566ns  (logic 0.594ns (16.658%)  route 2.972ns (83.342%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   110.554    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   110.933 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   111.514    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   111.619 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   112.204    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   112.285 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.423   113.708    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.384   114.092 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.887   114.980    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.105   115.085 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           1.314   116.399    u_Core/u_video/sprite_xy_ram[7].inst_2
    SLICE_X62Y77         LUT5 (Prop_lut5_I2_O)        0.105   116.504 r  u_Core/u_video/sprite_xy_ram[0].inst_i_2/O
                         net (fo=16, routed)          0.771   117.274    u_Core/u_video/sprite_xy_ram[0].inst/WE
    SLICE_X56Y70         RAMD32                                       r  u_Core/u_video/sprite_xy_ram[0].inst/DP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/sprite_xy_ram[0].inst/SP/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.566ns  (logic 0.594ns (16.658%)  route 2.972ns (83.342%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   110.554    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   110.933 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   111.514    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   111.619 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   112.204    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   112.285 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.423   113.708    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.384   114.092 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.887   114.980    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.105   115.085 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           1.314   116.399    u_Core/u_video/sprite_xy_ram[7].inst_2
    SLICE_X62Y77         LUT5 (Prop_lut5_I2_O)        0.105   116.504 r  u_Core/u_video/sprite_xy_ram[0].inst_i_2/O
                         net (fo=16, routed)          0.771   117.274    u_Core/u_video/sprite_xy_ram[0].inst/WE
    SLICE_X56Y70         RAMD32                                       r  u_Core/u_video/sprite_xy_ram[0].inst/SP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/sprite_xy_ram[1].inst/DP/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.566ns  (logic 0.594ns (16.658%)  route 2.972ns (83.342%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   110.554    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   110.933 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   111.514    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   111.619 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   112.204    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   112.285 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.423   113.708    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.384   114.092 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.887   114.980    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.105   115.085 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           1.314   116.399    u_Core/u_video/sprite_xy_ram[7].inst_2
    SLICE_X62Y77         LUT5 (Prop_lut5_I2_O)        0.105   116.504 r  u_Core/u_video/sprite_xy_ram[0].inst_i_2/O
                         net (fo=16, routed)          0.771   117.274    u_Core/u_video/sprite_xy_ram[1].inst/WE
    SLICE_X56Y70         RAMD32                                       r  u_Core/u_video/sprite_xy_ram[1].inst/DP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/sprite_xy_ram[1].inst/SP/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.566ns  (logic 0.594ns (16.658%)  route 2.972ns (83.342%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   110.554    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   110.933 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   111.514    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   111.619 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   112.204    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   112.285 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.423   113.708    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.384   114.092 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.887   114.980    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.105   115.085 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           1.314   116.399    u_Core/u_video/sprite_xy_ram[7].inst_2
    SLICE_X62Y77         LUT5 (Prop_lut5_I2_O)        0.105   116.504 r  u_Core/u_video/sprite_xy_ram[0].inst_i_2/O
                         net (fo=16, routed)          0.771   117.274    u_Core/u_video/sprite_xy_ram[1].inst/WE
    SLICE_X56Y70         RAMD32                                       r  u_Core/u_video/sprite_xy_ram[1].inst/SP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/sprite_xy_ram[2].inst/DP/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.566ns  (logic 0.594ns (16.658%)  route 2.972ns (83.342%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   110.554    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   110.933 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   111.514    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   111.619 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   112.204    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   112.285 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.423   113.708    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.384   114.092 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.887   114.980    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.105   115.085 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           1.314   116.399    u_Core/u_video/sprite_xy_ram[7].inst_2
    SLICE_X62Y77         LUT5 (Prop_lut5_I2_O)        0.105   116.504 r  u_Core/u_video/sprite_xy_ram[0].inst_i_2/O
                         net (fo=16, routed)          0.771   117.274    u_Core/u_video/sprite_xy_ram[2].inst/WE
    SLICE_X56Y70         RAMD32                                       r  u_Core/u_video/sprite_xy_ram[2].inst/DP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/sprite_xy_ram[2].inst/SP/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.566ns  (logic 0.594ns (16.658%)  route 2.972ns (83.342%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   110.554    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   110.933 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   111.514    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   111.619 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   112.204    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   112.285 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.423   113.708    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.384   114.092 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.887   114.980    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.105   115.085 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           1.314   116.399    u_Core/u_video/sprite_xy_ram[7].inst_2
    SLICE_X62Y77         LUT5 (Prop_lut5_I2_O)        0.105   116.504 r  u_Core/u_video/sprite_xy_ram[0].inst_i_2/O
                         net (fo=16, routed)          0.771   117.274    u_Core/u_video/sprite_xy_ram[2].inst/WE
    SLICE_X56Y70         RAMD32                                       r  u_Core/u_video/sprite_xy_ram[2].inst/SP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/sprite_xy_ram[3].inst/DP/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.566ns  (logic 0.594ns (16.658%)  route 2.972ns (83.342%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   110.554    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   110.933 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   111.514    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   111.619 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   112.204    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   112.285 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.423   113.708    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.384   114.092 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.887   114.980    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.105   115.085 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           1.314   116.399    u_Core/u_video/sprite_xy_ram[7].inst_2
    SLICE_X62Y77         LUT5 (Prop_lut5_I2_O)        0.105   116.504 r  u_Core/u_video/sprite_xy_ram[0].inst_i_2/O
                         net (fo=16, routed)          0.771   117.274    u_Core/u_video/sprite_xy_ram[3].inst/WE
    SLICE_X56Y70         RAMD32                                       r  u_Core/u_video/sprite_xy_ram[3].inst/DP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/sprite_xy_ram[3].inst/SP/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.566ns  (logic 0.594ns (16.658%)  route 2.972ns (83.342%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   110.554    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   110.933 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   111.514    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   111.619 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   112.204    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   112.285 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.423   113.708    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.384   114.092 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.887   114.980    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.105   115.085 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           1.314   116.399    u_Core/u_video/sprite_xy_ram[7].inst_2
    SLICE_X62Y77         LUT5 (Prop_lut5_I2_O)        0.105   116.504 r  u_Core/u_video/sprite_xy_ram[0].inst_i_2/O
                         net (fo=16, routed)          0.771   117.274    u_Core/u_video/sprite_xy_ram[3].inst/WE
    SLICE_X56Y70         RAMD32                                       r  u_Core/u_video/sprite_xy_ram[3].inst/SP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/sprite_xy_ram[4].inst/DP/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.276ns  (logic 0.594ns (18.130%)  route 2.682ns (81.870%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   110.554    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   110.933 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   111.514    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   111.619 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   112.204    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   112.285 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.423   113.708    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.384   114.092 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.887   114.980    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.105   115.085 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           1.314   116.399    u_Core/u_video/sprite_xy_ram[7].inst_2
    SLICE_X62Y77         LUT5 (Prop_lut5_I2_O)        0.105   116.504 r  u_Core/u_video/sprite_xy_ram[0].inst_i_2/O
                         net (fo=16, routed)          0.481   116.985    u_Core/u_video/sprite_xy_ram[4].inst/WE
    SLICE_X64Y75         RAMD32                                       r  u_Core/u_video/sprite_xy_ram[4].inst/DP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/sync_bus_wp_U4_1_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/sprite_xy_ram[4].inst/SP/WE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.276ns  (logic 0.594ns (18.130%)  route 2.682ns (81.870%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M fall edge)   109.200   109.200 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   110.554    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   110.933 r  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   111.514    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   111.619 f  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   112.204    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   112.285 f  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.423   113.708    u_Core/out
    SLICE_X63Y87         FDRE                                         r  u_Core/sync_bus_wp_U4_1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.384   114.092 r  u_Core/sync_bus_wp_U4_1_reg/Q
                         net (fo=2, routed)           0.887   114.980    u_Core/u_audio/sync_bus_wp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.105   115.085 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           1.314   116.399    u_Core/u_video/sprite_xy_ram[7].inst_2
    SLICE_X62Y77         LUT5 (Prop_lut5_I2_O)        0.105   116.504 r  u_Core/u_video/sprite_xy_ram[0].inst_i_2/O
                         net (fo=16, routed)          0.481   116.985    u_Core/u_video/sprite_xy_ram[4].inst/WE
    SLICE_X64Y75         RAMD32                                       r  u_Core/u_video/sprite_xy_ram[4].inst/SP/WE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Core/u_video/sprite_ram_addr_t1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/u_sprite_ram/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.141ns (37.142%)  route 0.239ns (62.858%))
  Logic Levels:           0  
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.579     1.918    u_Core/u_video/out
    SLICE_X58Y75         FDRE                                         r  u_Core/u_video/sprite_ram_addr_t1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.141     2.059 r  u_Core/u_video/sprite_ram_addr_t1_reg[5]/Q
                         net (fo=1, routed)           0.239     2.298    u_Core/u_video/ADDRA[5]
    RAMB18_X2Y30         RAMB18E1                                     r  u_Core/u_video/u_sprite_ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_video/sprite_ram_addr_t1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/u_sprite_ram/ADDRARDADDR[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.128ns (30.703%)  route 0.289ns (69.297%))
  Logic Levels:           0  
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.580     1.919    u_Core/u_video/out
    SLICE_X58Y76         FDRE                                         r  u_Core/u_video/sprite_ram_addr_t1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.128     2.047 r  u_Core/u_video/sprite_ram_addr_t1_reg[0]/Q
                         net (fo=1, routed)           0.289     2.336    u_Core/u_video/ADDRA[0]
    RAMB18_X2Y30         RAMB18E1                                     r  u_Core/u_video/u_sprite_ram/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_video/sprite_ram_addr_t1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/u_sprite_ram/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.128ns (30.090%)  route 0.297ns (69.910%))
  Logic Levels:           0  
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.580     1.919    u_Core/u_video/out
    SLICE_X58Y76         FDRE                                         r  u_Core/u_video/sprite_ram_addr_t1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.128     2.047 r  u_Core/u_video/sprite_ram_addr_t1_reg[7]/Q
                         net (fo=1, routed)           0.297     2.345    u_Core/u_video/ADDRA[7]
    RAMB18_X2Y30         RAMB18E1                                     r  u_Core/u_video/u_sprite_ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_video/sprite_ram_addr_t1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/u_sprite_ram/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.141ns (32.606%)  route 0.291ns (67.394%))
  Logic Levels:           0  
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.580     1.919    u_Core/u_video/out
    SLICE_X58Y76         FDRE                                         r  u_Core/u_video/sprite_ram_addr_t1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.141     2.060 r  u_Core/u_video/sprite_ram_addr_t1_reg[6]/Q
                         net (fo=1, routed)           0.291     2.352    u_Core/u_video/ADDRA[6]
    RAMB18_X2Y30         RAMB18E1                                     r  u_Core/u_video/u_sprite_ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_video/sprite_ram_addr_t1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/u_sprite_ram/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.141ns (32.640%)  route 0.291ns (67.360%))
  Logic Levels:           0  
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.582     1.921    u_Core/u_video/out
    SLICE_X58Y78         FDRE                                         r  u_Core/u_video/sprite_ram_addr_t1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.141     2.062 r  u_Core/u_video/sprite_ram_addr_t1_reg[4]/Q
                         net (fo=1, routed)           0.291     2.353    u_Core/u_video/ADDRA[4]
    RAMB18_X2Y30         RAMB18E1                                     r  u_Core/u_video/u_sprite_ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_video/sprite_ram_addr_t1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/u_sprite_ram/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.141ns (32.339%)  route 0.295ns (67.661%))
  Logic Levels:           0  
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.579     1.918    u_Core/u_video/out
    SLICE_X58Y75         FDRE                                         r  u_Core/u_video/sprite_ram_addr_t1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.141     2.059 r  u_Core/u_video/sprite_ram_addr_t1_reg[1]/Q
                         net (fo=1, routed)           0.295     2.354    u_Core/u_video/ADDRA[1]
    RAMB18_X2Y30         RAMB18E1                                     r  u_Core/u_video/u_sprite_ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_video/vout_obj_on_t1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/u_sprite_ram/ENARDEN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.128ns (29.386%)  route 0.308ns (70.614%))
  Logic Levels:           0  
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.580     1.919    u_Core/u_video/out
    SLICE_X59Y76         FDRE                                         r  u_Core/u_video/vout_obj_on_t1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.128     2.047 r  u_Core/u_video/vout_obj_on_t1_reg/Q
                         net (fo=10, routed)          0.308     2.355    u_Core/u_video/WEA
    RAMB18_X2Y30         RAMB18E1                                     r  u_Core/u_video/u_sprite_ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_video/ra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/u_sprite_ram/ADDRBWRADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.141ns (31.137%)  route 0.312ns (68.863%))
  Logic Levels:           0  
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.580     1.919    u_Core/u_video/out
    SLICE_X59Y76         FDRE                                         r  u_Core/u_video/ra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y76         FDRE (Prop_fdre_C_Q)         0.141     2.060 r  u_Core/u_video/ra_reg[7]/Q
                         net (fo=3, routed)           0.312     2.372    u_Core/u_video/ADDRB[7]
    RAMB18_X2Y30         RAMB18E1                                     r  u_Core/u_video/u_sprite_ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_video/ra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/u_sprite_ram/ADDRBWRADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.141ns (30.957%)  route 0.314ns (69.043%))
  Logic Levels:           0  
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.580     1.919    u_Core/u_video/out
    SLICE_X58Y76         FDRE                                         r  u_Core/u_video/ra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.141     2.060 r  u_Core/u_video/ra_reg[3]/Q
                         net (fo=6, routed)           0.314     2.375    u_Core/u_video/ADDRB[3]
    RAMB18_X2Y30         RAMB18E1                                     r  u_Core/u_video/u_sprite_ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/u_video/sprite_ram_addr_t1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/u_sprite_ram/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.128ns (27.927%)  route 0.330ns (72.073%))
  Logic Levels:           0  
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.580     1.919    u_Core/u_video/out
    SLICE_X58Y76         FDRE                                         r  u_Core/u_video/sprite_ram_addr_t1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.128     2.047 r  u_Core/u_video/sprite_ram_addr_t1_reg[2]/Q
                         net (fo=1, routed)           0.330     2.378    u_Core/u_video/ADDRA[2]
    RAMB18_X2Y30         RAMB18E1                                     r  u_Core/u_video/u_sprite_ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8




<<<<<<< HEAD

Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.618ns  (logic 0.279ns (45.132%)  route 0.339ns (54.868%))
  Logic Levels:           0  
  Clock Path Skew:        2.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.236    -1.044    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.279    -0.765 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[3]/Q
                         net (fo=1, routed)           0.339    -0.425    u_vga_ctrl/u2/line_fifo/rptr_gray[3]
    SLICE_X32Y68         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.343     1.343    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X32Y68         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[3]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.621ns  (logic 0.304ns (48.927%)  route 0.317ns (51.073%))
  Logic Levels:           0  
  Clock Path Skew:        2.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.345ns
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.236    -1.044    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.304    -0.740 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[4]/Q
                         net (fo=1, routed)           0.317    -0.422    u_vga_ctrl/u2/line_fifo/rptr_gray[4]
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.345     1.345    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[4]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.651ns  (logic 0.304ns (46.680%)  route 0.347ns (53.320%))
  Logic Levels:           0  
  Clock Path Skew:        2.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.345ns
    Source Clock Delay      (SCD):    -1.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.236    -1.044    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y69         FDRE (Prop_fdre_C_Q)         0.304    -0.740 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[2]/Q
                         net (fo=1, routed)           0.347    -0.392    u_vga_ctrl/u2/line_fifo/rptr_gray[2]
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.345     1.345    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[2]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.683ns  (logic 0.319ns (46.710%)  route 0.364ns (53.290%))
  Logic Levels:           0  
  Clock Path Skew:        2.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.345ns
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.235    -1.045    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X30Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.319    -0.726 r  u_vga_ctrl/u2/line_fifo/rptr_reg[6]/Q
                         net (fo=4, routed)           0.364    -0.362    u_vga_ctrl/u2/line_fifo/rptr_reg[6]
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.345     1.345    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[6]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.739ns  (logic 0.304ns (41.127%)  route 0.435ns (58.873%))
  Logic Levels:           0  
  Clock Path Skew:        2.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.235    -1.045    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.304    -0.741 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[0]/Q
                         net (fo=1, routed)           0.435    -0.305    u_vga_ctrl/u2/line_fifo/rptr_gray[0]
    SLICE_X33Y68         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.343     1.343    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X33Y68         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[0]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.769ns  (logic 0.347ns (45.095%)  route 0.422ns (54.905%))
  Logic Levels:           0  
  Clock Path Skew:        2.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.345ns
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.235    -1.045    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X30Y69         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y69         FDRE (Prop_fdre_C_Q)         0.347    -0.698 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[5]/Q
                         net (fo=1, routed)           0.422    -0.275    u_vga_ctrl/u2/line_fifo/rptr_gray[5]
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.345     1.345    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X28Y67         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[5]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Destination:            u_vga_ctrl/u2/line_fifo/srptr_gray_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.773ns  (logic 0.304ns (39.352%)  route 0.469ns (60.648%))
  Logic Levels:           0  
  Clock Path Skew:        2.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.345ns
    Source Clock Delay      (SCD):    -1.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.235    -1.045    u_vga_ctrl/u2/line_fifo/clk_vga
    SLICE_X28Y70         FDRE                                         r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y70         FDRE (Prop_fdre_C_Q)         0.304    -0.741 r  u_vga_ctrl/u2/line_fifo/rptr_gray_reg[1]/Q
                         net (fo=1, routed)           0.469    -0.272    u_vga_ctrl/u2/line_fifo/rptr_gray[1]
    SLICE_X30Y66         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.345     1.345    u_vga_ctrl/u2/line_fifo/clk_52m
    SLICE_X30Y66         FDRE                                         r  u_vga_ctrl/u2/line_fifo/srptr_gray_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_52M
  To Clock:  clk_vga_clk_wiz_1

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/nVen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.790ns  (logic 0.538ns (19.287%)  route 2.252ns (80.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -2.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.339     1.339    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X38Y71         FDCE                                         r  u_vga_ctrl/u2/wbs/ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y71         FDCE (Prop_fdce_C_Q)         0.433     1.772 f  u_vga_ctrl/u2/wbs/ctrl_reg[0]/Q
                         net (fo=12, routed)          0.822     2.594    u_vga_ctrl/u2/wbs/ctrl_reg[15]_0[0]
    SLICE_X31Y69         LUT1 (Prop_lut1_I0_O)        0.105     2.699 r  u_vga_ctrl/u2/wbs/FSM_sequential_c_state[2]_i_1/O
                         net (fo=17, routed)          1.429     4.129    u_vga_ctrl/u2/pixel_generator/sclr
    SLICE_X38Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/nVen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.230    -1.050    u_vga_ctrl/u2/pixel_generator/clk_vga
    SLICE_X38Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/nVen_reg/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/vtim_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.341ns  (logic 0.589ns (25.163%)  route 1.752ns (74.837%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.340     1.340    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X41Y71         FDCE                                         r  u_vga_ctrl/u2/wbs/vtim_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDCE (Prop_fdce_C_Q)         0.379     1.719 r  u_vga_ctrl/u2/wbs/vtim_reg[3]/Q
                         net (fo=4, routed)           0.893     2.613    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]_0[1]
    SLICE_X44Y74         LUT5 (Prop_lut5_I3_O)        0.105     2.718 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[0]_i_2/O
                         net (fo=1, routed)           0.858     3.576    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[0]_i_2_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.105     3.681 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.681    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[0]
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.230    -1.050    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[0]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/vtim_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.250ns  (logic 0.589ns (26.172%)  route 1.661ns (73.828%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.340     1.340    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X41Y71         FDCE                                         r  u_vga_ctrl/u2/wbs/vtim_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDCE (Prop_fdce_C_Q)         0.379     1.719 r  u_vga_ctrl/u2/wbs/vtim_reg[6]/Q
                         net (fo=2, routed)           0.992     2.711    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]_0[3]
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.105     2.816 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_2/O
                         net (fo=1, routed)           0.670     3.486    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_2_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I5_O)        0.105     3.591 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     3.591    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[6]
    SLICE_X40Y76         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.231    -1.049    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X40Y76         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[6]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/vtim_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.211ns  (logic 0.768ns (34.731%)  route 1.443ns (65.269%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.342     1.342    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X41Y70         FDCE                                         r  u_vga_ctrl/u2/wbs/vtim_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y70         FDCE (Prop_fdce_C_Q)         0.379     1.721 r  u_vga_ctrl/u2/wbs/vtim_reg[5]/Q
                         net (fo=6, routed)           0.908     2.629    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]_0[2]
    SLICE_X43Y75         LUT5 (Prop_lut5_I0_O)        0.121     2.750 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[1]_i_2/O
                         net (fo=1, routed)           0.535     3.286    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[1]_i_2_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I5_O)        0.268     3.554 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.554    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[1]
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.230    -1.050    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[1]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/htim_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.077ns  (logic 0.589ns (28.364%)  route 1.488ns (71.636%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.339     1.339    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X37Y71         FDCE                                         r  u_vga_ctrl/u2/wbs/htim_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71         FDCE (Prop_fdce_C_Q)         0.379     1.718 r  u_vga_ctrl/u2/wbs/htim_reg[6]/Q
                         net (fo=3, routed)           0.830     2.548    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]_0[3]
    SLICE_X44Y72         LUT5 (Prop_lut5_I0_O)        0.105     2.653 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[6]_i_2__0/O
                         net (fo=1, routed)           0.658     3.311    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[6]_i_2__0_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I5_O)        0.105     3.416 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.416    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[6]
    SLICE_X44Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.232    -1.048    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X44Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[6]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/vtim_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.962ns  (logic 0.589ns (30.016%)  route 1.373ns (69.984%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.340     1.340    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X41Y71         FDCE                                         r  u_vga_ctrl/u2/wbs/vtim_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDCE (Prop_fdce_C_Q)         0.379     1.719 r  u_vga_ctrl/u2/wbs/vtim_reg[3]/Q
                         net (fo=4, routed)           0.893     2.612    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]_0[1]
    SLICE_X44Y74         LUT5 (Prop_lut5_I0_O)        0.105     2.717 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]_i_2/O
                         net (fo=2, routed)           0.481     3.198    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]_i_2_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105     3.303 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     3.303    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.230    -1.050    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/vtim_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.958ns  (logic 0.589ns (30.077%)  route 1.369ns (69.923%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.050ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.340     1.340    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X41Y71         FDCE                                         r  u_vga_ctrl/u2/wbs/vtim_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDCE (Prop_fdce_C_Q)         0.379     1.719 r  u_vga_ctrl/u2/wbs/vtim_reg[3]/Q
                         net (fo=4, routed)           0.893     2.612    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]_0[1]
    SLICE_X44Y74         LUT5 (Prop_lut5_I0_O)        0.105     2.717 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]_i_2/O
                         net (fo=2, routed)           0.477     3.194    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[3]_i_2_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.105     3.299 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.299    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[2]
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.230    -1.050    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[2]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/htim_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.833ns  (logic 0.589ns (32.142%)  route 1.244ns (67.858%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.337     1.337    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X41Y73         FDCE                                         r  u_vga_ctrl/u2/wbs/htim_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.379     1.716 r  u_vga_ctrl/u2/wbs/htim_reg[3]/Q
                         net (fo=5, routed)           0.879     2.596    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]_0[1]
    SLICE_X44Y72         LUT5 (Prop_lut5_I0_O)        0.105     2.701 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[3]_i_2__0/O
                         net (fo=2, routed)           0.364     3.065    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[3]_i_2__0_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.105     3.170 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.170    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[2]
    SLICE_X44Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.234    -1.046    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X44Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[2]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/htim_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.827ns  (logic 0.589ns (32.246%)  route 1.238ns (67.754%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.047ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.337     1.337    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X41Y73         FDCE                                         r  u_vga_ctrl/u2/wbs/htim_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.379     1.716 r  u_vga_ctrl/u2/wbs/htim_reg[3]/Q
                         net (fo=5, routed)           0.879     2.596    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]_0[1]
    SLICE_X44Y72         LUT5 (Prop_lut5_I0_O)        0.105     2.701 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[3]_i_2__0/O
                         net (fo=2, routed)           0.358     3.059    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[3]_i_2__0_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.105     3.164 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.164    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[3]
    SLICE_X42Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.233    -1.047    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X42Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/htim_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.769ns  (logic 0.589ns (33.295%)  route 1.180ns (66.705%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns
    Source Clock Delay      (SCD):    1.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.337     1.337    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X41Y73         FDCE                                         r  u_vga_ctrl/u2/wbs/htim_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.379     1.716 r  u_vga_ctrl/u2/wbs/htim_reg[3]/Q
                         net (fo=5, routed)           0.657     2.374    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]_0[1]
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.105     2.479 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[0]_i_2__0/O
                         net (fo=1, routed)           0.523     3.001    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[0]_i_2__0_n_0
    SLICE_X44Y73         LUT6 (Prop_lut6_I5_O)        0.105     3.106 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.106    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[0]
    SLICE_X44Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         1.232    -1.048    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X44Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[0]/C
=======
--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_6M_STAR
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/sprite_xy_ram[1].inst/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.210ns  (logic 0.748ns (14.356%)  route 4.462ns (85.644%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.450    60.206    u_Core/u_video/o_in0_l_cs_OBUF_inst_i_1_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.105    60.311 f  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.355    60.666    u_Core/u_video/sync_bus_stb_U2_reg
    SLICE_X63Y83         LUT3 (Prop_lut3_I2_O)        0.105    60.771 r  u_Core/u_video/sprite_xy_ram[0].inst_i_3/O
                         net (fo=8, routed)           0.868    61.640    u_Core/u_rams/sprite_xy_ram[4].inst
    SLICE_X58Y85         LUT6 (Prop_lut6_I1_O)        0.105    61.745 r  u_Core/u_rams/sprite_xy_ram[1].inst_i_1/O
                         net (fo=6, routed)           1.789    63.533    u_Core/u_video/sprite_xy_ram[1].inst/D
    SLICE_X56Y70         RAMD32                                       r  u_Core/u_video/sprite_xy_ram[1].inst/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/sprite_xy_ram[1].inst/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.210ns  (logic 0.748ns (14.356%)  route 4.462ns (85.644%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.450    60.206    u_Core/u_video/o_in0_l_cs_OBUF_inst_i_1_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.105    60.311 f  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.355    60.666    u_Core/u_video/sync_bus_stb_U2_reg
    SLICE_X63Y83         LUT3 (Prop_lut3_I2_O)        0.105    60.771 r  u_Core/u_video/sprite_xy_ram[0].inst_i_3/O
                         net (fo=8, routed)           0.868    61.640    u_Core/u_rams/sprite_xy_ram[4].inst
    SLICE_X58Y85         LUT6 (Prop_lut6_I1_O)        0.105    61.745 r  u_Core/u_rams/sprite_xy_ram[1].inst_i_1/O
                         net (fo=6, routed)           1.789    63.533    u_Core/u_video/sprite_xy_ram[1].inst/D
    SLICE_X56Y70         RAMD32                                       r  u_Core/u_video/sprite_xy_ram[1].inst/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/sprite_xy_ram[0].inst/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.769ns  (logic 0.748ns (15.685%)  route 4.021ns (84.315%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.450    60.206    u_Core/u_video/o_in0_l_cs_OBUF_inst_i_1_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.105    60.311 f  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.355    60.666    u_Core/u_video/sync_bus_stb_U2_reg
    SLICE_X63Y83         LUT3 (Prop_lut3_I2_O)        0.105    60.771 r  u_Core/u_video/sprite_xy_ram[0].inst_i_3/O
                         net (fo=8, routed)           0.476    61.247    u_Core/u_rams/sprite_xy_ram[4].inst
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.105    61.352 r  u_Core/u_rams/sprite_xy_ram[0].inst_i_1/O
                         net (fo=6, routed)           1.739    63.092    u_Core/u_video/sprite_xy_ram[0].inst/D
    SLICE_X56Y70         RAMD32                                       r  u_Core/u_video/sprite_xy_ram[0].inst/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/sprite_xy_ram[0].inst/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.550ns  (logic 0.748ns (16.439%)  route 3.802ns (83.562%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.450    60.206    u_Core/u_video/o_in0_l_cs_OBUF_inst_i_1_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.105    60.311 f  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.355    60.666    u_Core/u_video/sync_bus_stb_U2_reg
    SLICE_X63Y83         LUT3 (Prop_lut3_I2_O)        0.105    60.771 r  u_Core/u_video/sprite_xy_ram[0].inst_i_3/O
                         net (fo=8, routed)           0.476    61.247    u_Core/u_rams/sprite_xy_ram[4].inst
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.105    61.352 r  u_Core/u_rams/sprite_xy_ram[0].inst_i_1/O
                         net (fo=6, routed)           1.521    62.873    u_Core/u_video/sprite_xy_ram[0].inst/D
    SLICE_X56Y70         RAMD32                                       r  u_Core/u_video/sprite_xy_ram[0].inst/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/sprite_xy_ram[3].inst/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.536ns  (logic 0.748ns (16.489%)  route 3.788ns (83.511%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.450    60.206    u_Core/u_video/o_in0_l_cs_OBUF_inst_i_1_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.105    60.311 f  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.355    60.666    u_Core/u_video/sync_bus_stb_U2_reg
    SLICE_X63Y83         LUT3 (Prop_lut3_I2_O)        0.105    60.771 r  u_Core/u_video/sprite_xy_ram[0].inst_i_3/O
                         net (fo=8, routed)           0.639    61.410    u_Core/u_rams/sprite_xy_ram[4].inst
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.105    61.515 r  u_Core/u_rams/sprite_xy_ram[3].inst_i_1/O
                         net (fo=6, routed)           1.344    62.859    u_Core/u_video/sprite_xy_ram[3].inst/D
    SLICE_X56Y70         RAMD32                                       r  u_Core/u_video/sprite_xy_ram[3].inst/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/sprite_xy_ram[3].inst/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.394ns  (logic 0.748ns (17.024%)  route 3.646ns (82.976%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.450    60.206    u_Core/u_video/o_in0_l_cs_OBUF_inst_i_1_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.105    60.311 f  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.355    60.666    u_Core/u_video/sync_bus_stb_U2_reg
    SLICE_X63Y83         LUT3 (Prop_lut3_I2_O)        0.105    60.771 r  u_Core/u_video/sprite_xy_ram[0].inst_i_3/O
                         net (fo=8, routed)           0.639    61.410    u_Core/u_rams/sprite_xy_ram[4].inst
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.105    61.515 r  u_Core/u_rams/sprite_xy_ram[3].inst_i_1/O
                         net (fo=6, routed)           1.201    62.717    u_Core/u_video/sprite_xy_ram[3].inst/D
    SLICE_X56Y70         RAMD32                                       r  u_Core/u_video/sprite_xy_ram[3].inst/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/sprite_xy_ram[2].inst/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.360ns  (logic 0.748ns (17.154%)  route 3.612ns (82.846%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.450    60.206    u_Core/u_video/o_in0_l_cs_OBUF_inst_i_1_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.105    60.311 f  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.355    60.666    u_Core/u_video/sync_bus_stb_U2_reg
    SLICE_X63Y83         LUT3 (Prop_lut3_I2_O)        0.105    60.771 r  u_Core/u_video/sprite_xy_ram[0].inst_i_3/O
                         net (fo=8, routed)           0.587    61.358    u_Core/u_rams/sprite_xy_ram[4].inst
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.105    61.463 r  u_Core/u_rams/sprite_xy_ram[2].inst_i_1/O
                         net (fo=6, routed)           1.220    62.683    u_Core/u_video/sprite_xy_ram[2].inst/D
    SLICE_X56Y70         RAMD32                                       r  u_Core/u_video/sprite_xy_ram[2].inst/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/sprite_xy_ram[2].inst/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.360ns  (logic 0.748ns (17.154%)  route 3.612ns (82.846%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.450    60.206    u_Core/u_video/o_in0_l_cs_OBUF_inst_i_1_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.105    60.311 f  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.355    60.666    u_Core/u_video/sync_bus_stb_U2_reg
    SLICE_X63Y83         LUT3 (Prop_lut3_I2_O)        0.105    60.771 r  u_Core/u_video/sprite_xy_ram[0].inst_i_3/O
                         net (fo=8, routed)           0.587    61.358    u_Core/u_rams/sprite_xy_ram[4].inst
    SLICE_X61Y84         LUT6 (Prop_lut6_I1_O)        0.105    61.463 r  u_Core/u_rams/sprite_xy_ram[2].inst_i_1/O
                         net (fo=6, routed)           1.220    62.683    u_Core/u_video/sprite_xy_ram[2].inst/D
    SLICE_X56Y70         RAMD32                                       r  u_Core/u_video/sprite_xy_ram[2].inst/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/sprite_xy_ram[7].inst/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.290ns  (logic 0.748ns (17.435%)  route 3.542ns (82.565%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.450    60.206    u_Core/u_video/o_in0_l_cs_OBUF_inst_i_1_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.105    60.311 f  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.355    60.666    u_Core/u_video/sync_bus_stb_U2_reg
    SLICE_X63Y83         LUT3 (Prop_lut3_I2_O)        0.105    60.771 r  u_Core/u_video/sprite_xy_ram[0].inst_i_3/O
                         net (fo=8, routed)           0.714    61.486    u_Core/u_rams/sprite_xy_ram[4].inst
    SLICE_X59Y85         LUT6 (Prop_lut6_I1_O)        0.105    61.591 r  u_Core/u_rams/sprite_xy_ram[7].inst_i_1/O
                         net (fo=4, routed)           1.022    62.613    u_Core/u_video/sprite_xy_ram[7].inst/D
    SLICE_X64Y75         RAMD32                                       r  u_Core/u_video/sprite_xy_ram[7].inst/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/sync_bus_r_w_l_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/sprite_xy_ram[7].inst/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.290ns  (logic 0.748ns (17.435%)  route 3.542ns (82.565%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    55.968    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    56.347 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.472    56.818    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    56.899 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.423    58.323    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.433    58.756 r  u_Core/sync_bus_r_w_l_reg/Q
                         net (fo=13, routed)          1.450    60.206    u_Core/u_video/o_in0_l_cs_OBUF_inst_i_1_0
    SLICE_X63Y83         LUT5 (Prop_lut5_I4_O)        0.105    60.311 f  u_Core/u_video/o_in0_l_cs_OBUF_inst_i_3/O
                         net (fo=4, routed)           0.355    60.666    u_Core/u_video/sync_bus_stb_U2_reg
    SLICE_X63Y83         LUT3 (Prop_lut3_I2_O)        0.105    60.771 r  u_Core/u_video/sprite_xy_ram[0].inst_i_3/O
                         net (fo=8, routed)           0.714    61.486    u_Core/u_rams/sprite_xy_ram[4].inst
    SLICE_X59Y85         LUT6 (Prop_lut6_I1_O)        0.105    61.591 r  u_Core/u_rams/sprite_xy_ram[7].inst_i_1/O
                         net (fo=4, routed)           1.022    62.613    u_Core/u_video/sprite_xy_ram[7].inst/D
    SLICE_X64Y75         RAMD32                                       r  u_Core/u_video/sprite_xy_ram[7].inst/SP/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Core/sync_bus_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/o_cpu_di_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (51.012%)  route 0.179ns (48.989%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.587    56.127    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X62Y82         FDRE                                         r  u_Core/sync_bus_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.141    56.268 r  u_Core/sync_bus_reg_reg[5]/Q
                         net (fo=1, routed)           0.179    56.447    u_Core/sync_bus_reg_reg_n_0_[5]
    SLICE_X65Y81         LUT4 (Prop_lut4_I0_O)        0.045    56.492 r  u_Core/o_cpu_di_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    56.492    u_Core/o_cpu_di_reg[5]_i_1_n_0
    SLICE_X65Y81         LDCE                                         r  u_Core/o_cpu_di_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/sync_bus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/o_cpu_di_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.186ns (34.621%)  route 0.351ns (65.379%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.588    56.128    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X61Y84         FDRE                                         r  u_Core/sync_bus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141    56.269 r  u_Core/sync_bus_reg_reg[2]/Q
                         net (fo=1, routed)           0.351    56.620    u_Core/sync_bus_reg_reg_n_0_[2]
    SLICE_X65Y81         LUT4 (Prop_lut4_I0_O)        0.045    56.665 r  u_Core/o_cpu_di_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    56.665    u_Core/o_cpu_di_reg[2]_i_1_n_0
    SLICE_X65Y81         LDCE                                         r  u_Core/o_cpu_di_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/cpu_vec_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/o_cpu_di_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.185ns (32.159%)  route 0.390ns (67.841%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.586    56.126    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X63Y81         FDRE                                         r  u_Core/cpu_vec_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    56.267 r  u_Core/cpu_vec_reg_reg[1]/Q
                         net (fo=1, routed)           0.218    56.485    u_Core/cpu_vec_reg[1]
    SLICE_X63Y81         LUT4 (Prop_lut4_I3_O)        0.044    56.529 r  u_Core/o_cpu_di_reg[1]_i_1/O
                         net (fo=1, routed)           0.172    56.701    u_Core/o_cpu_di_reg[1]_i_1_n_0
    SLICE_X63Y79         LDCE                                         r  u_Core/o_cpu_di_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/sync_bus_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/o_cpu_di_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.606ns  (logic 0.186ns (30.715%)  route 0.420ns (69.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.589    56.129    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X63Y85         FDRE                                         r  u_Core/sync_bus_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141    56.270 r  u_Core/sync_bus_reg_reg[4]/Q
                         net (fo=1, routed)           0.226    56.496    u_Core/sync_bus_reg_reg_n_0_[4]
    SLICE_X63Y81         LUT4 (Prop_lut4_I0_O)        0.045    56.541 r  u_Core/o_cpu_di_reg[4]_i_1/O
                         net (fo=1, routed)           0.194    56.735    u_Core/o_cpu_di_reg[4]_i_1_n_0
    SLICE_X63Y79         LDCE                                         r  u_Core/o_cpu_di_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/cpu_vec_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/o_cpu_di_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.690ns  (logic 0.186ns (26.958%)  route 0.504ns (73.042%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.587    56.127    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X63Y82         FDRE                                         r  u_Core/cpu_vec_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141    56.268 r  u_Core/cpu_vec_reg_reg[7]/Q
                         net (fo=1, routed)           0.203    56.471    u_Core/cpu_vec_reg[7]
    SLICE_X65Y81         LUT4 (Prop_lut4_I3_O)        0.045    56.516 r  u_Core/o_cpu_di_reg[7]_i_1/O
                         net (fo=1, routed)           0.301    56.817    u_Core/o_cpu_di_reg[7]_i_1_n_0
    SLICE_X65Y80         LDCE                                         r  u_Core/o_cpu_di_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/cpu_vec_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/o_cpu_di_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.753ns  (logic 0.226ns (30.006%)  route 0.527ns (69.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.586    56.126    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X63Y81         FDRE                                         r  u_Core/cpu_vec_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.128    56.254 r  u_Core/cpu_vec_reg_reg[6]/Q
                         net (fo=1, routed)           0.142    56.396    u_Core/cpu_vec_reg[6]
    SLICE_X63Y81         LUT4 (Prop_lut4_I3_O)        0.098    56.494 r  u_Core/o_cpu_di_reg[6]_i_1/O
                         net (fo=1, routed)           0.385    56.879    u_Core/o_cpu_di_reg[6]_i_1_n_0
    SLICE_X65Y79         LDCE                                         r  u_Core/o_cpu_di_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/cpu_vec_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/o_cpu_di_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.799ns  (logic 0.184ns (23.034%)  route 0.615ns (76.966%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.586    56.126    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X63Y81         FDRE                                         r  u_Core/cpu_vec_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    56.267 r  u_Core/cpu_vec_reg_reg[0]/Q
                         net (fo=1, routed)           0.200    56.467    u_Core/cpu_vec_reg[0]
    SLICE_X65Y80         LUT4 (Prop_lut4_I3_O)        0.043    56.510 r  u_Core/o_cpu_di_reg[0]_i_1/O
                         net (fo=1, routed)           0.415    56.925    u_Core/o_cpu_di_reg[0]_i_1_n_0
    SLICE_X65Y80         LDCE                                         r  u_Core/o_cpu_di_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/cpu_vec_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/o_cpu_di_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.806ns  (logic 0.186ns (23.091%)  route 0.620ns (76.909%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.586    56.126    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X63Y81         FDRE                                         r  u_Core/cpu_vec_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141    56.267 r  u_Core/cpu_vec_reg_reg[3]/Q
                         net (fo=1, routed)           0.277    56.544    u_Core/cpu_vec_reg[3]
    SLICE_X63Y81         LUT4 (Prop_lut4_I3_O)        0.045    56.589 r  u_Core/o_cpu_di_reg[3]_i_1/O
                         net (fo=1, routed)           0.342    56.931    u_Core/o_cpu_di_reg[3]_i_1_n_0
    SLICE_X64Y79         LDCE                                         r  u_Core/o_cpu_di_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/sync_bus_rp_U4_1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/sprite_xy_ram[4].inst/DP/WE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.248ns  (logic 0.231ns (18.506%)  route 1.017ns (81.494%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.589    56.129    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X62Y86         FDRE                                         r  u_Core/sync_bus_rp_U4_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141    56.270 r  u_Core/sync_bus_rp_U4_1_reg/Q
                         net (fo=3, routed)           0.106    56.376    u_Core/u_audio/sync_bus_rp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I5_O)        0.045    56.421 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           0.697    57.118    u_Core/u_video/sprite_xy_ram[7].inst_2
    SLICE_X62Y77         LUT5 (Prop_lut5_I2_O)        0.045    57.163 r  u_Core/u_video/sprite_xy_ram[0].inst_i_2/O
                         net (fo=16, routed)          0.214    57.377    u_Core/u_video/sprite_xy_ram[4].inst/WE
    SLICE_X64Y75         RAMD32                                       r  u_Core/u_video/sprite_xy_ram[4].inst/DP/WE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/sync_bus_rp_U4_1_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Destination:            u_Core/u_video/sprite_xy_ram[4].inst/SP/WE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.248ns  (logic 0.231ns (18.506%)  route 1.017ns (81.494%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    55.164    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    55.305 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.210    55.514    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    55.540 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.589    56.129    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X62Y86         FDRE                                         r  u_Core/sync_bus_rp_U4_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDRE (Prop_fdre_C_Q)         0.141    56.270 r  u_Core/sync_bus_rp_U4_1_reg/Q
                         net (fo=3, routed)           0.106    56.376    u_Core/u_audio/sync_bus_rp_U4_1
    SLICE_X63Y86         LUT6 (Prop_lut6_I5_O)        0.045    56.421 f  u_Core/u_audio/sprite_xy_ram[0].inst_i_5/O
                         net (fo=7, routed)           0.697    57.118    u_Core/u_video/sprite_xy_ram[7].inst_2
    SLICE_X62Y77         LUT5 (Prop_lut5_I2_O)        0.045    57.163 r  u_Core/u_video/sprite_xy_ram[0].inst_i_2/O
                         net (fo=16, routed)          0.214    57.377    u_Core/u_video/sprite_xy_ram[4].inst/WE
    SLICE_X64Y75         RAMD32                                       r  u_Core/u_video/sprite_xy_ram[4].inst/SP/WE
  -------------------------------------------------------------------    -------------------

>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8




<<<<<<< HEAD

Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/htim_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.549     0.549    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X43Y73         FDCE                                         r  u_vga_ctrl/u2/wbs/htim_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDCE (Prop_fdce_C_Q)         0.141     0.690 r  u_vga_ctrl/u2/wbs/htim_reg[21]/Q
                         net (fo=1, routed)           0.053     0.743    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]_0[14]
    SLICE_X42Y73         LUT6 (Prop_lut6_I4_O)        0.045     0.788 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.788    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[5]
    SLICE_X42Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.816    -0.853    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X42Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[5]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/hvlen_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.362%)  route 0.099ns (34.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.550     0.550    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X45Y73         FDCE                                         r  u_vga_ctrl/u2/wbs/hvlen_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDCE (Prop_fdce_C_Q)         0.141     0.691 r  u_vga_ctrl/u2/wbs/hvlen_reg[22]/Q
                         net (fo=1, routed)           0.099     0.789    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[10]_0[4]
    SLICE_X46Y73         LUT6 (Prop_lut6_I2_O)        0.045     0.834 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.834    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_1[6]
    SLICE_X46Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.817    -0.852    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X46Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[6]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/htim_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.014%)  route 0.114ns (37.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.549     0.549    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X43Y73         FDCE                                         r  u_vga_ctrl/u2/wbs/htim_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDCE (Prop_fdce_C_Q)         0.141     0.690 r  u_vga_ctrl/u2/wbs/htim_reg[22]/Q
                         net (fo=1, routed)           0.114     0.804    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]_0[15]
    SLICE_X44Y73         LUT6 (Prop_lut6_I0_O)        0.045     0.849 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.849    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[6]
    SLICE_X44Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.817    -0.852    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X44Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[6]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/htim_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.096%)  route 0.118ns (38.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.549     0.549    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X43Y73         FDCE                                         r  u_vga_ctrl/u2/wbs/htim_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDCE (Prop_fdce_C_Q)         0.141     0.690 r  u_vga_ctrl/u2/wbs/htim_reg[0]/Q
                         net (fo=1, routed)           0.118     0.808    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]_0[0]
    SLICE_X44Y73         LUT6 (Prop_lut6_I4_O)        0.045     0.853 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.853    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[0]
    SLICE_X44Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.817    -0.852    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X44Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[0]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/hvlen_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.815%)  route 0.125ns (40.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.552     0.552    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X45Y72         FDCE                                         r  u_vga_ctrl/u2/wbs/hvlen_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y72         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  u_vga_ctrl/u2/wbs/hvlen_reg[25]/Q
                         net (fo=3, routed)           0.125     0.818    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[10]_0[7]
    SLICE_X46Y72         LUT6 (Prop_lut6_I2_O)        0.045     0.863 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.863    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_1[3]
    SLICE_X46Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.818    -0.850    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X46Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[3]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/htim_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.594%)  route 0.131ns (41.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.551     0.551    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X40Y72         FDCE                                         r  u_vga_ctrl/u2/wbs/htim_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.141     0.692 r  u_vga_ctrl/u2/wbs/htim_reg[9]/Q
                         net (fo=5, routed)           0.131     0.823    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]_0[6]
    SLICE_X42Y72         LUT6 (Prop_lut6_I3_O)        0.045     0.868 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.868    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[3]
    SLICE_X42Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.817    -0.851    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X42Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/htim_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.700%)  route 0.181ns (49.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.549     0.549    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X41Y73         FDCE                                         r  u_vga_ctrl/u2/wbs/htim_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.141     0.690 r  u_vga_ctrl/u2/wbs/htim_reg[20]/Q
                         net (fo=1, routed)           0.181     0.871    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]_0[13]
    SLICE_X42Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.916 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.916    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[4]
    SLICE_X42Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.817    -0.851    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X42Y72         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[4]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/htim_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.932%)  route 0.179ns (49.068%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.551     0.551    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X40Y72         FDCE                                         r  u_vga_ctrl/u2/wbs/htim_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDCE (Prop_fdce_C_Q)         0.141     0.692 r  u_vga_ctrl/u2/wbs/htim_reg[8]/Q
                         net (fo=3, routed)           0.179     0.871    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[3]_0[5]
    SLICE_X42Y73         LUT5 (Prop_lut5_I0_O)        0.045     0.916 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.916    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_0[8]
    SLICE_X42Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.816    -0.853    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X42Y73         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_reg[8]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/vtim_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.926%)  route 0.187ns (50.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.548     0.548    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X41Y74         FDCE                                         r  u_vga_ctrl/u2/wbs/vtim_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDCE (Prop_fdce_C_Q)         0.141     0.689 r  u_vga_ctrl/u2/wbs/vtim_reg[18]/Q
                         net (fo=2, routed)           0.187     0.875    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[3]_0[12]
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.045     0.920 r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.920    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt[0]
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.815    -0.854    u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/clk_vga
    SLICE_X43Y74         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/ver_gen/cnt_reg[0]/C

Slack:                    inf
  Source:                 u_vga_ctrl/u2/wbs/hvlen_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_clk_wiz_1  {rise@0.000ns fall@19.851ns period=39.702ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.329%)  route 0.184ns (49.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.275ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.301ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.552     0.552    u_vga_ctrl/u2/wbs/clk_52m
    SLICE_X45Y71         FDCE                                         r  u_vga_ctrl/u2/wbs/hvlen_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  u_vga_ctrl/u2/wbs/hvlen_reg[17]/Q
                         net (fo=1, routed)           0.184     0.876    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[10]_0[0]
    SLICE_X46Y71         LUT6 (Prop_lut6_I2_O)        0.045     0.921 r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.921    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_1[1]
    SLICE_X46Y71         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_gen_0/clk_gen/inst/clk_vga_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_gen_0/clk_gen/inst/clkout2_buf/O
                         net (fo=102, routed)         0.820    -0.849    u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/clk_vga
    SLICE_X46Y71         FDRE                                         r  u_vga_ctrl/u2/pixel_generator/vtgen/hor_gen/cnt_len_reg[1]/C
=======
--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_Z80
  To Clock:  

Max Delay           114 Endpoints
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_cpu_mreq_l_core
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            o_cpu_di_core[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.054ns  (logic 5.091ns (50.632%)  route 4.964ns (49.368%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUFT=1)
  Input Delay:            40.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 fall edge)  163.800   163.800 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   165.154    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   165.533 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   166.114    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   166.219 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   166.804    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   166.885 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416   168.301    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348   168.649 r  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398   169.048    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242   169.290 f  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 40.000   209.290    
    J3                                                0.000   209.290 f  i_cpu_mreq_l_core (IN)
                         net (fo=0)                   0.000   209.290    i_cpu_mreq_l_core
    J3                   IBUF (Prop_ibuf_I_O)         1.396   210.686 f  i_cpu_mreq_l_core_IBUF_inst/O
                         net (fo=4, routed)           2.047   212.733    u_Core/i_cpu_mreq_l_core_IBUF
    SLICE_X65Y79         LUT6 (Prop_lut6_I3_O)        0.105   212.838 r  u_Core/o_cpu_di_reg[7]_i_2/O
                         net (fo=17, routed)          0.504   213.342    u_Core/o_cpu_di_reg[7]_i_2_n_0
    SLICE_X65Y80         LUT3 (Prop_lut3_I0_O)        0.126   213.468 f  u_Core/o_cpu_di_core_OBUFT[7]_inst_i_4/O
                         net (fo=8, routed)           2.413   215.881    o_cpu_di_core_TRI[0]
    K2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.463   219.344 r  o_cpu_di_core_OBUFT[4]_inst/O
                         net (fo=0)                   0.000   219.344    o_cpu_di_core[4]
    K2                                                                r  o_cpu_di_core[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cpu_rd_l_core
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            o_cpu_di_core[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.945ns  (logic 5.391ns (54.215%)  route 4.553ns (45.785%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT3=1 OBUFT=1)
  Input Delay:            40.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 fall edge)  163.800   163.800 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   165.154    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   165.533 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   166.114    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   166.219 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   166.804    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   166.885 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416   168.301    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348   168.649 r  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398   169.048    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242   169.290 f  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 40.000   209.290    
    G2                                                0.000   209.290 f  i_cpu_rd_l_core (IN)
                         net (fo=0)                   0.000   209.290    i_cpu_rd_l_core
    G2                   IBUF (Prop_ibuf_I_O)         1.429   210.719 f  i_cpu_rd_l_core_IBUF_inst/O
                         net (fo=6, routed)           1.400   212.119    i_cpu_rd_l_core_IBUF
    SLICE_X65Y80         LUT2 (Prop_lut2_I0_O)        0.105   212.224 r  o_cpu_di_core_OBUFT[7]_inst_i_6/O
                         net (fo=8, routed)           0.687   212.911    u_crom/o_cpu_di_core_OBUFT[7]_inst_i_1
    SLICE_X63Y79         LUT2 (Prop_lut2_I1_O)        0.119   213.030 r  u_crom/o_cpu_di_core_OBUFT[1]_inst_i_2/O
                         net (fo=1, routed)           0.549   213.580    u_Core/rom_data[1]
    SLICE_X63Y79         LUT3 (Prop_lut3_I2_O)        0.289   213.869 r  u_Core/o_cpu_di_core_OBUFT[1]_inst_i_1/O
                         net (fo=1, routed)           1.916   215.785    o_cpu_di_core_OBUF[1]
    F1                   OBUFT (Prop_obuft_I_O)       3.450   219.234 r  o_cpu_di_core_OBUFT[1]_inst/O
                         net (fo=0)                   0.000   219.234    o_cpu_di_core[1]
    F1                                                                r  o_cpu_di_core[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cpu_mreq_l_core
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            o_cpu_di_core[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.940ns  (logic 5.085ns (51.153%)  route 4.856ns (48.847%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUFT=1)
  Input Delay:            40.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 fall edge)  163.800   163.800 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   165.154    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   165.533 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   166.114    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   166.219 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   166.804    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   166.885 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416   168.301    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348   168.649 r  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398   169.048    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242   169.290 f  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 40.000   209.290    
    J3                                                0.000   209.290 f  i_cpu_mreq_l_core (IN)
                         net (fo=0)                   0.000   209.290    i_cpu_mreq_l_core
    J3                   IBUF (Prop_ibuf_I_O)         1.396   210.686 f  i_cpu_mreq_l_core_IBUF_inst/O
                         net (fo=4, routed)           2.047   212.733    u_Core/i_cpu_mreq_l_core_IBUF
    SLICE_X65Y79         LUT6 (Prop_lut6_I3_O)        0.105   212.838 r  u_Core/o_cpu_di_reg[7]_i_2/O
                         net (fo=17, routed)          0.504   213.342    u_Core/o_cpu_di_reg[7]_i_2_n_0
    SLICE_X65Y80         LUT3 (Prop_lut3_I0_O)        0.126   213.468 f  u_Core/o_cpu_di_core_OBUFT[7]_inst_i_4/O
                         net (fo=8, routed)           2.305   215.773    o_cpu_di_core_TRI[0]
    J2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.457   219.230 r  o_cpu_di_core_OBUFT[3]_inst/O
                         net (fo=0)                   0.000   219.230    o_cpu_di_core[3]
    J2                                                                r  o_cpu_di_core[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cpu_rd_l_core
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            o_cpu_di_core[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.838ns  (logic 5.216ns (53.015%)  route 4.622ns (46.985%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT3=1 OBUFT=1)
  Input Delay:            40.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 fall edge)  163.800   163.800 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   165.154    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   165.533 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   166.114    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   166.219 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   166.804    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   166.885 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416   168.301    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348   168.649 r  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398   169.048    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242   169.290 f  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 40.000   209.290    
    G2                                                0.000   209.290 f  i_cpu_rd_l_core (IN)
                         net (fo=0)                   0.000   209.290    i_cpu_rd_l_core
    G2                   IBUF (Prop_ibuf_I_O)         1.429   210.719 f  i_cpu_rd_l_core_IBUF_inst/O
                         net (fo=6, routed)           1.400   212.119    i_cpu_rd_l_core_IBUF
    SLICE_X65Y80         LUT2 (Prop_lut2_I0_O)        0.105   212.224 r  o_cpu_di_core_OBUFT[7]_inst_i_6/O
                         net (fo=8, routed)           0.677   212.901    u_crom/o_cpu_di_core_OBUFT[7]_inst_i_1
    SLICE_X63Y80         LUT2 (Prop_lut2_I1_O)        0.119   213.020 r  u_crom/o_cpu_di_core_OBUFT[5]_inst_i_2/O
                         net (fo=1, routed)           0.814   213.833    u_Core/rom_data[5]
    SLICE_X65Y79         LUT3 (Prop_lut3_I2_O)        0.267   214.100 r  u_Core/o_cpu_di_core_OBUFT[5]_inst_i_1/O
                         net (fo=1, routed)           1.731   215.832    o_cpu_di_core_OBUF[5]
    H2                   OBUFT (Prop_obuft_I_O)       3.296   219.128 r  o_cpu_di_core_OBUFT[5]_inst/O
                         net (fo=0)                   0.000   219.128    o_cpu_di_core[5]
    H2                                                                r  o_cpu_di_core[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cpu_mreq_l_core
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            o_cpu_di_core[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.607ns  (logic 4.895ns (50.951%)  route 4.712ns (49.049%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUFT=1)
  Input Delay:            40.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 fall edge)  163.800   163.800 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   165.154    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   165.533 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   166.114    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   166.219 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   166.804    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   166.885 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416   168.301    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348   168.649 r  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398   169.048    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242   169.290 f  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 40.000   209.290    
    J3                                                0.000   209.290 f  i_cpu_mreq_l_core (IN)
                         net (fo=0)                   0.000   209.290    i_cpu_mreq_l_core
    J3                   IBUF (Prop_ibuf_I_O)         1.396   210.686 f  i_cpu_mreq_l_core_IBUF_inst/O
                         net (fo=4, routed)           2.047   212.733    u_Core/i_cpu_mreq_l_core_IBUF
    SLICE_X65Y79         LUT6 (Prop_lut6_I3_O)        0.105   212.838 r  u_Core/o_cpu_di_reg[7]_i_2/O
                         net (fo=17, routed)          0.934   213.772    u_Core/o_cpu_di_reg[7]_i_2_n_0
    SLICE_X64Y79         LUT3 (Prop_lut3_I1_O)        0.105   213.877 r  u_Core/o_cpu_di_core_OBUFT[0]_inst_i_1/O
                         net (fo=1, routed)           1.731   215.608    o_cpu_di_core_OBUF[0]
    H1                   OBUFT (Prop_obuft_I_O)       3.289   218.897 r  o_cpu_di_core_OBUFT[0]_inst/O
                         net (fo=0)                   0.000   218.897    o_cpu_di_core[0]
    H1                                                                r  o_cpu_di_core[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cpu_rd_l_core
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            o_cpu_di_core[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.491ns  (logic 5.217ns (54.970%)  route 4.274ns (45.030%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT3=1 OBUFT=1)
  Input Delay:            40.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 fall edge)  163.800   163.800 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   165.154    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   165.533 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   166.114    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   166.219 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   166.804    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   166.885 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416   168.301    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348   168.649 r  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398   169.048    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242   169.290 f  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 40.000   209.290    
    G2                                                0.000   209.290 f  i_cpu_rd_l_core (IN)
                         net (fo=0)                   0.000   209.290    i_cpu_rd_l_core
    G2                   IBUF (Prop_ibuf_I_O)         1.429   210.719 f  i_cpu_rd_l_core_IBUF_inst/O
                         net (fo=6, routed)           1.400   212.119    i_cpu_rd_l_core_IBUF
    SLICE_X65Y80         LUT2 (Prop_lut2_I0_O)        0.105   212.224 r  o_cpu_di_core_OBUFT[7]_inst_i_6/O
                         net (fo=8, routed)           0.677   212.901    u_crom/o_cpu_di_core_OBUFT[7]_inst_i_1
    SLICE_X63Y80         LUT2 (Prop_lut2_I1_O)        0.119   213.020 r  u_crom/o_cpu_di_core_OBUFT[7]_inst_i_3/O
                         net (fo=1, routed)           0.782   213.802    u_Core/rom_data[7]
    SLICE_X65Y80         LUT3 (Prop_lut3_I2_O)        0.275   214.077 r  u_Core/o_cpu_di_core_OBUFT[7]_inst_i_1/O
                         net (fo=1, routed)           1.415   215.491    o_cpu_di_core_OBUF[7]
    E3                   OBUFT (Prop_obuft_I_O)       3.289   218.781 r  o_cpu_di_core_OBUFT[7]_inst/O
                         net (fo=0)                   0.000   218.781    o_cpu_di_core[7]
    E3                                                                r  o_cpu_di_core[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cpu_mreq_l_core
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            o_cpu_di_core[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.399ns  (logic 5.052ns (53.748%)  route 4.347ns (46.252%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUFT=1)
  Input Delay:            40.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 fall edge)  163.800   163.800 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   165.154    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   165.533 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   166.114    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   166.219 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   166.804    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   166.885 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416   168.301    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348   168.649 r  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398   169.048    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242   169.290 f  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 40.000   209.290    
    J3                                                0.000   209.290 f  i_cpu_mreq_l_core (IN)
                         net (fo=0)                   0.000   209.290    i_cpu_mreq_l_core
    J3                   IBUF (Prop_ibuf_I_O)         1.396   210.686 f  i_cpu_mreq_l_core_IBUF_inst/O
                         net (fo=4, routed)           2.047   212.733    u_Core/i_cpu_mreq_l_core_IBUF
    SLICE_X65Y79         LUT6 (Prop_lut6_I3_O)        0.105   212.838 r  u_Core/o_cpu_di_reg[7]_i_2/O
                         net (fo=17, routed)          0.720   213.558    u_Core/o_cpu_di_reg[7]_i_2_n_0
    SLICE_X65Y79         LUT3 (Prop_lut3_I1_O)        0.108   213.666 r  u_Core/o_cpu_di_core_OBUFT[6]_inst_i_1/O
                         net (fo=1, routed)           1.581   215.246    o_cpu_di_core_OBUF[6]
    F4                   OBUFT (Prop_obuft_I_O)       3.443   218.689 r  o_cpu_di_core_OBUFT[6]_inst/O
                         net (fo=0)                   0.000   218.689    o_cpu_di_core[6]
    F4                                                                r  o_cpu_di_core[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cpu_mreq_l_core
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            o_cpu_di_core[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.367ns  (logic 5.123ns (54.689%)  route 4.244ns (45.308%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUFT=1)
  Input Delay:            40.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 fall edge)  163.800   163.800 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   165.154    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   165.533 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   166.114    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   166.219 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   166.804    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   166.885 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416   168.301    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348   168.649 r  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398   169.048    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242   169.290 f  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 40.000   209.290    
    J3                                                0.000   209.290 f  i_cpu_mreq_l_core (IN)
                         net (fo=0)                   0.000   209.290    i_cpu_mreq_l_core
    J3                   IBUF (Prop_ibuf_I_O)         1.396   210.686 f  i_cpu_mreq_l_core_IBUF_inst/O
                         net (fo=4, routed)           2.047   212.733    u_Core/i_cpu_mreq_l_core_IBUF
    SLICE_X65Y79         LUT6 (Prop_lut6_I3_O)        0.105   212.838 r  u_Core/o_cpu_di_reg[7]_i_2/O
                         net (fo=17, routed)          0.504   213.342    u_Core/o_cpu_di_reg[7]_i_2_n_0
    SLICE_X65Y80         LUT3 (Prop_lut3_I0_O)        0.126   213.468 f  u_Core/o_cpu_di_core_OBUFT[7]_inst_i_4/O
                         net (fo=8, routed)           1.693   215.161    o_cpu_di_core_TRI[0]
    E2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.495   218.656 r  o_cpu_di_core_OBUFT[2]_inst/O
                         net (fo=0)                   0.000   218.656    o_cpu_di_core[2]
    E2                                                                r  o_cpu_di_core[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_cpu_mreq_l_core
                            (input port clocked by CLK_Z80  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            o_cpu_wait_l_core
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.008ns  (logic 4.812ns (60.084%)  route 3.197ns (39.916%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Input Delay:            40.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 fall edge)  163.800   163.800 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   165.154    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   165.533 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   166.114    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   166.219 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   166.804    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   166.885 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416   168.301    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348   168.649 r  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398   169.048    u_Core/hcnt_reg_n_0_[0]
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242   169.290 f  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
  -------------------------------------------------------------------    -------------------
                         input delay                 40.000   209.290    
    J3                                                0.000   209.290 r  i_cpu_mreq_l_core (IN)
                         net (fo=0)                   0.000   209.290    i_cpu_mreq_l_core
    J3                   IBUF (Prop_ibuf_I_O)         1.396   210.686 r  i_cpu_mreq_l_core_IBUF_inst/O
                         net (fo=4, routed)           1.816   212.502    u_Core/i_cpu_mreq_l_core_IBUF
    SLICE_X65Y79         LUT5 (Prop_lut5_I1_O)        0.105   212.607 r  u_Core/o_cpu_wait_l_core_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.381   213.988    o_cpu_wait_l_core_OBUF
    B3                   OBUF (Prop_obuf_I_O)         3.310   217.298 r  o_cpu_wait_l_core_OBUF_inst/O
                         net (fo=0)                   0.000   217.298    o_cpu_wait_l_core
    B3                                                                r  o_cpu_wait_l_core (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
                            (clock source 'CLK_Z80'  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            o_cpu_clk_core
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.256ns  (logic 3.306ns (62.893%)  route 1.951ns (37.107%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 fall edge)  163.800   163.800 f  
    BUFGCTRL_X0Y4        BUFG                         0.000   163.800 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.354   165.154    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.379   165.533 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.580   166.114    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.105   166.219 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.585   166.804    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081   166.885 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.416   168.301    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.348   168.649 r  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.398   169.048    u_Core/hcnt_reg_n_0_[0]
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.242   169.290 f  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
                         net (fo=4, routed)           1.951   171.240    o_cpu_clk_core_OBUF
    A1                   OBUF (Prop_obuf_I_O)         3.306   174.546 f  o_cpu_clk_core_OBUF_inst/O
                         net (fo=0)                   0.000   174.546    o_cpu_clk_core
    A1                                                                f  o_cpu_clk_core (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
                            (clock source 'CLK_Z80'  {rise@0.000ns fall@163.800ns period=327.600ns})
  Destination:            o_cpu_clk_core
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.862ns  (logic 1.261ns (67.702%)  route 0.602ns (32.298%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_Z80 rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.561     0.561    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.309     1.011    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.056 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.257     1.314    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.340 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.587     1.926    u_Core/out
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.128     2.054 f  u_Core/hcnt_reg[0]/Q
                         net (fo=28, routed)          0.191     2.246    u_Core/hcnt_reg_n_0_[0]
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         LUT1 (Prop_lut1_I0_O)        0.099     2.345 r  u_Core/o_cpu_clk_core_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.602     2.946    o_cpu_clk_core_OBUF
    A1                   OBUF (Prop_obuf_I_O)         1.261     4.207 r  o_cpu_clk_core_OBUF_inst/O
                         net (fo=0)                   0.000     4.207    o_cpu_clk_core
    A1                                                                r  o_cpu_clk_core (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.894ns  (logic 0.081ns (2.799%)  route 2.812ns (97.201%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  i_clk_main (IN)
                         net (fo=0)                   0.000    25.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409    26.409 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.924    21.550 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.425    22.975    clk_gen_0/clk_gen/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    23.056 f  clk_gen_0/clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.388    24.443    clk_gen_0/clk_gen/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.718ns  (logic 0.077ns (2.833%)  route 2.641ns (97.167%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.284    -0.996    clk_gen_0/clk_gen/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
<<<<<<< HEAD
  To Clock:  

Max Delay          6708 Endpoints
Min Delay          6708 Endpoints
=======
  To Clock:  CLK_6M

Max Delay            34 Endpoints
Min Delay            34 Endpoints
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
<<<<<<< HEAD
  Source:                 u_cpu/u0/A_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_cpu/u0/WZ_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.689ns  (logic 2.448ns (12.434%)  route 17.241ns (87.566%))
  Logic Levels:           13  (FDCE=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE                         0.000     0.000 r  u_cpu/u0/A_reg[0]/C
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  u_cpu/u0/A_reg[0]/Q
                         net (fo=1594, routed)        7.387     7.766    u_Core/u_video/sprite_xy_ram[7].inst_1[0]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.126     7.892 r  u_Core/u_video/u_rams_i_24/O
                         net (fo=1, routed)           0.771     8.663    u_Core/u_video/u_rams_i_24_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.267     8.930 r  u_Core/u_video/u_rams_i_12/O
                         net (fo=544, routed)         5.244    14.174    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/A0
    SLICE_X52Y35         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105    14.279 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.279    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/OD
    SLICE_X52Y35         MUXF7 (Prop_muxf7_I0_O)      0.201    14.480 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/F7.B/O
                         net (fo=1, routed)           0.000    14.480    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/O0
    SLICE_X52Y35         MUXF8 (Prop_muxf8_I0_O)      0.082    14.562 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/F8/O
                         net (fo=1, routed)           1.032    15.594    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.259    15.853 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    15.853    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_4_n_0
    SLICE_X44Y38         MUXF7 (Prop_muxf7_I1_O)      0.206    16.059 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    16.059    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_1_n_0
    SLICE_X44Y38         MUXF8 (Prop_muxf8_I0_O)      0.085    16.144 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=3, routed)           0.804    16.948    u_cpu/u0/sync_bus_reg_reg[7]_0[5]
    SLICE_X40Y36         LUT6 (Prop_lut6_I4_O)        0.264    17.212 r  u_cpu/u0/DI_Reg[5]_i_3/O
                         net (fo=1, routed)           0.540    17.752    u_cpu/u0/DI_Reg[5]_i_3_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.105    17.857 r  u_cpu/u0/DI_Reg[5]_i_1/O
                         net (fo=3, routed)           1.339    19.196    u_cpu/u0/D[5]
    SLICE_X54Y31         LUT5 (Prop_lut5_I0_O)        0.105    19.301 r  u_cpu/u0/WZ[5]_i_2/O
                         net (fo=1, routed)           0.124    19.425    u_cpu/u0/Regs/WZ_reg[5]
    SLICE_X54Y31         LUT6 (Prop_lut6_I2_O)        0.264    19.689 r  u_cpu/u0/Regs/WZ[5]_i_1/O
                         net (fo=1, routed)           0.000    19.689    u_cpu/u0/Regs_n_177
    SLICE_X54Y31         FDCE                                         r  u_cpu/u0/WZ_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/A_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_cpu/u0/WZ_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.467ns  (logic 4.947ns (25.414%)  route 14.519ns (74.586%))
  Logic Levels:           13  (FDCE=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE                         0.000     0.000 r  u_cpu/u0/A_reg[0]/C
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  u_cpu/u0/A_reg[0]/Q
                         net (fo=1594, routed)        7.387     7.766    u_Core/u_video/sprite_xy_ram[7].inst_1[0]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.126     7.892 r  u_Core/u_video/u_rams_i_24/O
                         net (fo=1, routed)           0.771     8.663    u_Core/u_video/u_rams_i_24_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.267     8.930 r  u_Core/u_video/u_rams_i_12/O
                         net (fo=544, routed)         2.636    11.566    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/A0
    SLICE_X52Y30         RAMS64E (Prop_rams64e_ADR0_O)
                                                      2.620    14.187 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.187    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/OA
    SLICE_X52Y30         MUXF7 (Prop_muxf7_I1_O)      0.178    14.365 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/F7.A/O
                         net (fo=1, routed)           0.000    14.365    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/O1
    SLICE_X52Y30         MUXF8 (Prop_muxf8_I1_O)      0.074    14.439 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/F8/O
                         net (fo=1, routed)           1.133    15.572    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_n_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I3_O)        0.259    15.831 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    15.831    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_3_n_0
    SLICE_X43Y33         MUXF7 (Prop_muxf7_I0_O)      0.199    16.030 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    16.030    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_1_n_0
    SLICE_X43Y33         MUXF8 (Prop_muxf8_I0_O)      0.085    16.115 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0/O
                         net (fo=3, routed)           0.678    16.793    u_cpu/u0/sync_bus_reg_reg[7]_0[0]
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.264    17.057 r  u_cpu/u0/DI_Reg[0]_i_3/O
                         net (fo=1, routed)           0.120    17.177    u_cpu/u0/DI_Reg[0]_i_3_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I5_O)        0.105    17.282 r  u_cpu/u0/DI_Reg[0]_i_1/O
                         net (fo=3, routed)           1.678    18.960    u_cpu/u0/D[0]
    SLICE_X53Y29         LUT5 (Prop_lut5_I0_O)        0.124    19.084 r  u_cpu/u0/WZ[0]_i_4/O
                         net (fo=1, routed)           0.115    19.200    u_cpu/u0/Regs/WZ_reg[0]_1
    SLICE_X53Y29         LUT6 (Prop_lut6_I5_O)        0.267    19.467 r  u_cpu/u0/Regs/WZ[0]_i_1/O
                         net (fo=1, routed)           0.000    19.467    u_cpu/u0/Regs_n_182
    SLICE_X53Y29         FDCE                                         r  u_cpu/u0/WZ_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/A_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_cpu/u0/WZ_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.458ns  (logic 2.282ns (11.728%)  route 17.176ns (88.272%))
  Logic Levels:           13  (FDCE=1 LUT3=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE                         0.000     0.000 r  u_cpu/u0/A_reg[0]/C
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  u_cpu/u0/A_reg[0]/Q
                         net (fo=1594, routed)        7.387     7.766    u_Core/u_video/sprite_xy_ram[7].inst_1[0]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.126     7.892 r  u_Core/u_video/u_rams_i_24/O
                         net (fo=1, routed)           0.771     8.663    u_Core/u_video/u_rams_i_24_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.267     8.930 r  u_Core/u_video/u_rams_i_12/O
                         net (fo=544, routed)         5.006    13.936    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/A0
    SLICE_X52Y44         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105    14.041 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.041    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/OD
    SLICE_X52Y44         MUXF7 (Prop_muxf7_I0_O)      0.201    14.242 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.242    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/O0
    SLICE_X52Y44         MUXF8 (Prop_muxf8_I0_O)      0.082    14.324 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           0.687    15.011    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.259    15.270 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    15.270    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_3_n_0
    SLICE_X44Y43         MUXF7 (Prop_muxf7_I0_O)      0.199    15.469 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    15.469    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X44Y43         MUXF8 (Prop_muxf8_I0_O)      0.085    15.554 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0/O
                         net (fo=3, routed)           0.731    16.285    u_cpu/u0/sync_bus_reg_reg[7]_0[1]
    SLICE_X39Y39         LUT6 (Prop_lut6_I4_O)        0.264    16.549 r  u_cpu/u0/DI_Reg[1]_i_3/O
                         net (fo=1, routed)           0.823    17.372    u_cpu/u0/DI_Reg[1]_i_3_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.105    17.477 r  u_cpu/u0/DI_Reg[1]_i_1/O
                         net (fo=3, routed)           1.305    18.782    u_cpu/u0/Regs/WZ_reg[2][0]
    SLICE_X54Y32         LUT6 (Prop_lut6_I0_O)        0.105    18.887 r  u_cpu/u0/Regs/WZ[1]_i_2/O
                         net (fo=1, routed)           0.466    19.353    u_cpu/u0/Regs/WZ[1]_i_2_n_0
    SLICE_X53Y30         LUT3 (Prop_lut3_I2_O)        0.105    19.458 r  u_cpu/u0/Regs/WZ[1]_i_1/O
                         net (fo=1, routed)           0.000    19.458    u_cpu/u0/Regs_n_181
    SLICE_X53Y30         FDCE                                         r  u_cpu/u0/WZ_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/A_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_cpu/u0/IR_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.908ns  (logic 2.184ns (11.551%)  route 16.724ns (88.449%))
  Logic Levels:           12  (FDCE=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE                         0.000     0.000 r  u_cpu/u0/A_reg[0]/C
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  u_cpu/u0/A_reg[0]/Q
                         net (fo=1594, routed)        7.387     7.766    u_Core/u_video/sprite_xy_ram[7].inst_1[0]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.126     7.892 r  u_Core/u_video/u_rams_i_24/O
                         net (fo=1, routed)           0.771     8.663    u_Core/u_video/u_rams_i_24_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.267     8.930 r  u_Core/u_video/u_rams_i_12/O
                         net (fo=544, routed)         5.244    14.174    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/A0
    SLICE_X52Y35         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105    14.279 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.279    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/OD
    SLICE_X52Y35         MUXF7 (Prop_muxf7_I0_O)      0.201    14.480 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/F7.B/O
                         net (fo=1, routed)           0.000    14.480    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/O0
    SLICE_X52Y35         MUXF8 (Prop_muxf8_I0_O)      0.082    14.562 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/F8/O
                         net (fo=1, routed)           1.032    15.594    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.259    15.853 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    15.853    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_4_n_0
    SLICE_X44Y38         MUXF7 (Prop_muxf7_I1_O)      0.206    16.059 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    16.059    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_1_n_0
    SLICE_X44Y38         MUXF8 (Prop_muxf8_I0_O)      0.085    16.144 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=3, routed)           0.804    16.948    u_cpu/u0/sync_bus_reg_reg[7]_0[5]
    SLICE_X40Y36         LUT6 (Prop_lut6_I4_O)        0.264    17.212 r  u_cpu/u0/DI_Reg[5]_i_3/O
                         net (fo=1, routed)           0.540    17.752    u_cpu/u0/DI_Reg[5]_i_3_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I5_O)        0.105    17.857 r  u_cpu/u0/DI_Reg[5]_i_1/O
                         net (fo=3, routed)           0.946    18.803    u_cpu/u0/D[5]
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.105    18.908 r  u_cpu/u0/IR[5]_i_1/O
                         net (fo=1, routed)           0.000    18.908    u_cpu/u0/IR[5]_i_1_n_0
    SLICE_X49Y29         FDCE                                         r  u_cpu/u0/IR_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/A_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_cpu/u0/WZ_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.897ns  (logic 2.259ns (11.954%)  route 16.638ns (88.046%))
  Logic Levels:           13  (FDCE=1 LUT4=1 LUT6=6 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE                         0.000     0.000 r  u_cpu/u0/A_reg[0]/C
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  u_cpu/u0/A_reg[0]/Q
                         net (fo=1594, routed)        7.387     7.766    u_Core/u_video/sprite_xy_ram[7].inst_1[0]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.126     7.892 r  u_Core/u_video/u_rams_i_24/O
                         net (fo=1, routed)           0.771     8.663    u_Core/u_video/u_rams_i_24_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.267     8.930 r  u_Core/u_video/u_rams_i_12/O
                         net (fo=544, routed)         4.771    13.700    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_7_7/A0
    SLICE_X52Y40         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105    13.805 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_7_7/RAMS64E_D/O
                         net (fo=1, routed)           0.000    13.805    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_7_7/OD
    SLICE_X52Y40         MUXF7 (Prop_muxf7_I0_O)      0.201    14.006 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_7_7/F7.B/O
                         net (fo=1, routed)           0.000    14.006    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_7_7/O0
    SLICE_X52Y40         MUXF8 (Prop_muxf8_I0_O)      0.082    14.088 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_7_7/F8/O
                         net (fo=1, routed)           1.117    15.206    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3584_3839_7_7_n_0
    SLICE_X43Y41         LUT6 (Prop_lut6_I1_O)        0.259    15.465 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    15.465    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_6_n_0
    SLICE_X43Y41         MUXF7 (Prop_muxf7_I1_O)      0.182    15.647 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    15.647    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0_i_2_n_0
    SLICE_X43Y41         MUXF8 (Prop_muxf8_I1_O)      0.079    15.726 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[7]_INST_0/O
                         net (fo=3, routed)           0.479    16.205    u_cpu/u0/sync_bus_reg_reg[7]_0[7]
    SLICE_X39Y39         LUT6 (Prop_lut6_I4_O)        0.264    16.469 r  u_cpu/u0/DI_Reg[7]_i_7/O
                         net (fo=1, routed)           0.113    16.581    u_cpu/u0/DI_Reg[7]_i_7_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.105    16.686 r  u_cpu/u0/DI_Reg[7]_i_2/O
                         net (fo=3, routed)           1.206    17.893    u_cpu/u0/D[7]
    SLICE_X50Y31         LUT6 (Prop_lut6_I5_O)        0.105    17.998 r  u_cpu/u0/WZ[7]_i_5/O
                         net (fo=1, routed)           0.794    18.792    u_cpu/u0/Regs/WZ_reg[7]_1
    SLICE_X55Y32         LUT6 (Prop_lut6_I1_O)        0.105    18.897 r  u_cpu/u0/Regs/WZ[7]_i_2/O
                         net (fo=1, routed)           0.000    18.897    u_cpu/u0/Regs_n_175
    SLICE_X55Y32         FDCE                                         r  u_cpu/u0/WZ_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/A_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_cpu/u0/WZ_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.893ns  (logic 2.642ns (13.984%)  route 16.251ns (86.016%))
  Logic Levels:           13  (FDCE=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE                         0.000     0.000 r  u_cpu/u0/A_reg[0]/C
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  u_cpu/u0/A_reg[0]/Q
                         net (fo=1594, routed)        7.387     7.766    u_Core/u_video/sprite_xy_ram[7].inst_1[0]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.126     7.892 r  u_Core/u_video/u_rams_i_24/O
                         net (fo=1, routed)           0.771     8.663    u_Core/u_video/u_rams_i_24_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.267     8.930 r  u_Core/u_video/u_rams_i_12/O
                         net (fo=544, routed)         3.964    12.894    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3/A0
    SLICE_X34Y52         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.317    13.211 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.211    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3/OA
    SLICE_X34Y52         MUXF7 (Prop_muxf7_I1_O)      0.178    13.389 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3/F7.A/O
                         net (fo=1, routed)           0.000    13.389    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3/O1
    SLICE_X34Y52         MUXF8 (Prop_muxf8_I1_O)      0.074    13.463 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3/F8/O
                         net (fo=1, routed)           1.065    14.528    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_3_3_n_0
    SLICE_X35Y43         LUT6 (Prop_lut6_I1_O)        0.259    14.787 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    14.787    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0_i_3_n_0
    SLICE_X35Y43         MUXF7 (Prop_muxf7_I0_O)      0.199    14.986 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    14.986    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0_i_1_n_0
    SLICE_X35Y43         MUXF8 (Prop_muxf8_I0_O)      0.085    15.071 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[3]_INST_0/O
                         net (fo=3, routed)           0.853    15.924    u_cpu/u0/sync_bus_reg_reg[7]_0[3]
    SLICE_X40Y38         LUT6 (Prop_lut6_I4_O)        0.264    16.188 r  u_cpu/u0/DI_Reg[3]_i_3/O
                         net (fo=1, routed)           0.120    16.308    u_cpu/u0/DI_Reg[3]_i_3_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.105    16.413 r  u_cpu/u0/DI_Reg[3]_i_1/O
                         net (fo=3, routed)           1.654    18.067    u_cpu/u0/D[3]
    SLICE_X54Y28         LUT5 (Prop_lut5_I0_O)        0.125    18.192 r  u_cpu/u0/WZ[3]_i_5/O
                         net (fo=1, routed)           0.438    18.629    u_cpu/u0/Regs/WZ_reg[3]_1
    SLICE_X55Y31         LUT6 (Prop_lut6_I5_O)        0.264    18.893 r  u_cpu/u0/Regs/WZ[3]_i_1/O
                         net (fo=1, routed)           0.000    18.893    u_cpu/u0/Regs_n_179
    SLICE_X55Y31         FDCE                                         r  u_cpu/u0/WZ_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/A_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_cpu/u0/WZ_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.814ns  (logic 2.969ns (15.781%)  route 15.845ns (84.219%))
  Logic Levels:           13  (FDCE=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE                         0.000     0.000 r  u_cpu/u0/A_reg[0]/C
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  u_cpu/u0/A_reg[0]/Q
                         net (fo=1594, routed)        7.387     7.766    u_Core/u_video/sprite_xy_ram[7].inst_1[0]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.126     7.892 r  u_Core/u_video/u_rams_i_24/O
                         net (fo=1, routed)           0.771     8.663    u_Core/u_video/u_rams_i_24_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.267     8.930 r  u_Core/u_video/u_rams_i_12/O
                         net (fo=544, routed)         3.732    12.661    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_4_4/A0
    SLICE_X30Y53         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.642    13.304 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_4_4/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.304    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_4_4/OA
    SLICE_X30Y53         MUXF7 (Prop_muxf7_I1_O)      0.178    13.482 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_4_4/F7.A/O
                         net (fo=1, routed)           0.000    13.482    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_4_4/O1
    SLICE_X30Y53         MUXF8 (Prop_muxf8_I1_O)      0.074    13.556 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_4_4/F8/O
                         net (fo=1, routed)           0.812    14.368    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_4_4_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I1_O)        0.259    14.627 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    14.627    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_3_n_0
    SLICE_X32Y43         MUXF7 (Prop_muxf7_I0_O)      0.199    14.826 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    14.826    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0_i_1_n_0
    SLICE_X32Y43         MUXF8 (Prop_muxf8_I0_O)      0.085    14.911 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[4]_INST_0/O
                         net (fo=3, routed)           0.840    15.751    u_cpu/u0/sync_bus_reg_reg[7]_0[4]
    SLICE_X39Y37         LUT6 (Prop_lut6_I4_O)        0.264    16.015 r  u_cpu/u0/DI_Reg[4]_i_3/O
                         net (fo=1, routed)           0.372    16.387    u_cpu/u0/DI_Reg[4]_i_3_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.105    16.492 r  u_cpu/u0/DI_Reg[4]_i_1/O
                         net (fo=3, routed)           1.587    18.079    u_cpu/u0/D[4]
    SLICE_X55Y31         LUT5 (Prop_lut5_I0_O)        0.124    18.203 r  u_cpu/u0/WZ[4]_i_2/O
                         net (fo=1, routed)           0.344    18.547    u_cpu/u0/Regs/WZ_reg[4]
    SLICE_X55Y31         LUT6 (Prop_lut6_I2_O)        0.267    18.814 r  u_cpu/u0/Regs/WZ[4]_i_1/O
                         net (fo=1, routed)           0.000    18.814    u_cpu/u0/Regs_n_178
    SLICE_X55Y31         FDCE                                         r  u_cpu/u0/WZ_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/A_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_cpu/u0/IR_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.790ns  (logic 2.177ns (11.586%)  route 16.613ns (88.414%))
  Logic Levels:           12  (FDCE=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE                         0.000     0.000 r  u_cpu/u0/A_reg[0]/C
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  u_cpu/u0/A_reg[0]/Q
                         net (fo=1594, routed)        7.387     7.766    u_Core/u_video/sprite_xy_ram[7].inst_1[0]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.126     7.892 r  u_Core/u_video/u_rams_i_24/O
                         net (fo=1, routed)           0.771     8.663    u_Core/u_video/u_rams_i_24_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.267     8.930 r  u_Core/u_video/u_rams_i_12/O
                         net (fo=544, routed)         5.006    13.936    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/A0
    SLICE_X52Y44         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105    14.041 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.041    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/OD
    SLICE_X52Y44         MUXF7 (Prop_muxf7_I0_O)      0.201    14.242 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/F7.B/O
                         net (fo=1, routed)           0.000    14.242    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/O0
    SLICE_X52Y44         MUXF8 (Prop_muxf8_I0_O)      0.082    14.324 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           0.687    15.011    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_1_1_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I5_O)        0.259    15.270 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    15.270    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_3_n_0
    SLICE_X44Y43         MUXF7 (Prop_muxf7_I0_O)      0.199    15.469 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    15.469    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X44Y43         MUXF8 (Prop_muxf8_I0_O)      0.085    15.554 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[1]_INST_0/O
                         net (fo=3, routed)           0.731    16.285    u_cpu/u0/sync_bus_reg_reg[7]_0[1]
    SLICE_X39Y39         LUT6 (Prop_lut6_I4_O)        0.264    16.549 r  u_cpu/u0/DI_Reg[1]_i_3/O
                         net (fo=1, routed)           0.823    17.372    u_cpu/u0/DI_Reg[1]_i_3_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I5_O)        0.105    17.477 r  u_cpu/u0/DI_Reg[1]_i_1/O
                         net (fo=3, routed)           1.208    18.685    u_cpu/u0/D[1]
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.105    18.790 r  u_cpu/u0/IR[1]_i_1/O
                         net (fo=1, routed)           0.000    18.790    u_cpu/u0/IR[1]_i_1_n_0
    SLICE_X49Y29         FDCE                                         r  u_cpu/u0/IR_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/A_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_cpu/u0/IR_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.631ns  (logic 4.661ns (25.020%)  route 13.969ns (74.980%))
  Logic Levels:           12  (FDCE=1 LUT4=1 LUT6=5 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE                         0.000     0.000 r  u_cpu/u0/A_reg[0]/C
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  u_cpu/u0/A_reg[0]/Q
                         net (fo=1594, routed)        7.387     7.766    u_Core/u_video/sprite_xy_ram[7].inst_1[0]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.126     7.892 r  u_Core/u_video/u_rams_i_24/O
                         net (fo=1, routed)           0.771     8.663    u_Core/u_video/u_rams_i_24_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.267     8.930 r  u_Core/u_video/u_rams_i_12/O
                         net (fo=544, routed)         2.636    11.566    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/A0
    SLICE_X52Y30         RAMS64E (Prop_rams64e_ADR0_O)
                                                      2.620    14.187 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    14.187    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/OA
    SLICE_X52Y30         MUXF7 (Prop_muxf7_I1_O)      0.178    14.365 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/F7.A/O
                         net (fo=1, routed)           0.000    14.365    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/O1
    SLICE_X52Y30         MUXF8 (Prop_muxf8_I1_O)      0.074    14.439 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/F8/O
                         net (fo=1, routed)           1.133    15.572    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0_n_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I3_O)        0.259    15.831 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    15.831    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_3_n_0
    SLICE_X43Y33         MUXF7 (Prop_muxf7_I0_O)      0.199    16.030 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    16.030    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0_i_1_n_0
    SLICE_X43Y33         MUXF8 (Prop_muxf8_I0_O)      0.085    16.115 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0/O
                         net (fo=3, routed)           0.678    16.793    u_cpu/u0/sync_bus_reg_reg[7]_0[0]
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.264    17.057 r  u_cpu/u0/DI_Reg[0]_i_3/O
                         net (fo=1, routed)           0.120    17.177    u_cpu/u0/DI_Reg[0]_i_3_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I5_O)        0.105    17.282 r  u_cpu/u0/DI_Reg[0]_i_1/O
                         net (fo=3, routed)           1.244    18.526    u_cpu/u0/D[0]
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.105    18.631 r  u_cpu/u0/IR[0]_i_1/O
                         net (fo=1, routed)           0.000    18.631    u_cpu/u0/IR[0]_i_1_n_0
    SLICE_X49Y29         FDCE                                         r  u_cpu/u0/IR_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/A_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_Core/u_video/sprite_xy_ram[5].inst/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.602ns  (logic 1.984ns (10.665%)  route 16.618ns (89.335%))
  Logic Levels:           10  (FDCE=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDCE                         0.000     0.000 r  u_cpu/u0/A_reg[0]/C
    SLICE_X47Y31         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  u_cpu/u0/A_reg[0]/Q
                         net (fo=1594, routed)        7.387     7.766    u_Core/u_video/sprite_xy_ram[7].inst_1[0]
    SLICE_X33Y35         LUT4 (Prop_lut4_I3_O)        0.126     7.892 r  u_Core/u_video/u_rams_i_24/O
                         net (fo=1, routed)           0.771     8.663    u_Core/u_video/u_rams_i_24_n_0
    SLICE_X31Y33         LUT6 (Prop_lut6_I5_O)        0.267     8.930 r  u_Core/u_video/u_rams_i_12/O
                         net (fo=544, routed)         5.244    14.174    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/A0
    SLICE_X52Y35         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.105    14.279 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.279    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/OD
    SLICE_X52Y35         MUXF7 (Prop_muxf7_I0_O)      0.201    14.480 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/F7.B/O
                         net (fo=1, routed)           0.000    14.480    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/O0
    SLICE_X52Y35         MUXF8 (Prop_muxf8_I0_O)      0.082    14.562 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/F8/O
                         net (fo=1, routed)           1.032    15.594    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I3_O)        0.259    15.853 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    15.853    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_4_n_0
    SLICE_X44Y38         MUXF7 (Prop_muxf7_I1_O)      0.206    16.059 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    16.059    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0_i_1_n_0
    SLICE_X44Y38         MUXF8 (Prop_muxf8_I0_O)      0.085    16.144 r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[5]_INST_0/O
                         net (fo=3, routed)           1.317    17.461    u_Core/u_rams/spo[5]
    SLICE_X35Y31         LUT3 (Prop_lut3_I0_O)        0.274    17.735 r  u_Core/u_rams/sprite_xy_ram[5].inst_i_1/O
                         net (fo=3, routed)           0.868    18.602    u_Core/u_video/sprite_xy_ram[5].inst/D
    SLICE_X30Y30         RAMD32                                       r  u_Core/u_video/sprite_xy_ram[5].inst/DP/I
  -------------------------------------------------------------------    -------------------

=======
  Source:                 u_Core/u_video/u_sprite_ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            u_Core/u_video/video_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.937ns  (logic 2.449ns (41.248%)  route 3.488ns (58.752%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1                     0.000     0.000 r  u_Core/u_video/u_sprite_ram/CLKBWRCLK
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     2.125 f  u_Core/u_video/u_sprite_ram/DOBDO[1]
                         net (fo=3, routed)           0.969     3.094    u_Core/u_video/DOB[1]
    SLICE_X58Y75         LUT5 (Prop_lut5_I0_O)        0.105     3.199 f  u_Core/u_video/u_sprite_ram_i_5/O
                         net (fo=8, routed)           0.726     3.925    u_Core/u_video/u_sprite_ram_i_5_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I3_O)        0.105     4.030 r  u_Core/u_video/u_rom_7f_i_1/O
                         net (fo=8, routed)           1.793     5.823    u_Core/u_video/u_rom_7f/U0/a[3]
    SLICE_X55Y45         LUT4 (Prop_lut4_I3_O)        0.114     5.937 r  u_Core/u_video/u_rom_7f/U0/g0_b7/O
                         net (fo=1, routed)           0.000     5.937    u_Core/u_video/lut_7f[7]
    SLICE_X55Y45         FDRE                                         r  u_Core/u_video/video_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244     1.244    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304     1.548 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495     2.044    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084     2.128 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519     2.647    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.724 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.264     3.988    u_Core/u_video/out
    SLICE_X55Y45         FDRE                                         r  u_Core/u_video/video_out_reg[7]/C

Slack:                    inf
  Source:                 u_Core/u_video/u_sprite_ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            u_Core/u_video/video_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.928ns  (logic 2.440ns (41.158%)  route 3.488ns (58.842%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1                     0.000     0.000 r  u_Core/u_video/u_sprite_ram/CLKBWRCLK
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     2.125 r  u_Core/u_video/u_sprite_ram/DOBDO[1]
                         net (fo=3, routed)           0.969     3.094    u_Core/u_video/DOB[1]
    SLICE_X58Y75         LUT5 (Prop_lut5_I0_O)        0.105     3.199 r  u_Core/u_video/u_sprite_ram_i_5/O
                         net (fo=8, routed)           0.726     3.925    u_Core/u_video/u_sprite_ram_i_5_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I3_O)        0.105     4.030 f  u_Core/u_video/u_rom_7f_i_1/O
                         net (fo=8, routed)           1.793     5.823    u_Core/u_video/u_rom_7f/U0/a[3]
    SLICE_X55Y45         LUT4 (Prop_lut4_I3_O)        0.105     5.928 r  u_Core/u_video/u_rom_7f/U0/g0_b6/O
                         net (fo=1, routed)           0.000     5.928    u_Core/u_video/lut_7f[6]
    SLICE_X55Y45         FDRE                                         r  u_Core/u_video/video_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244     1.244    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304     1.548 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495     2.044    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084     2.128 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519     2.647    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.724 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.264     3.988    u_Core/u_video/out
    SLICE_X55Y45         FDRE                                         r  u_Core/u_video/video_out_reg[6]/C

Slack:                    inf
  Source:                 u_Core/u_video/u_sprite_ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            u_Core/u_video/video_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.796ns  (logic 2.453ns (42.319%)  route 3.343ns (57.681%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1                     0.000     0.000 r  u_Core/u_video/u_sprite_ram/CLKBWRCLK
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     2.125 f  u_Core/u_video/u_sprite_ram/DOBDO[1]
                         net (fo=3, routed)           0.969     3.094    u_Core/u_video/DOB[1]
    SLICE_X58Y75         LUT5 (Prop_lut5_I0_O)        0.105     3.199 f  u_Core/u_video/u_sprite_ram_i_5/O
                         net (fo=8, routed)           0.726     3.925    u_Core/u_video/u_sprite_ram_i_5_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I3_O)        0.105     4.030 r  u_Core/u_video/u_rom_7f_i_1/O
                         net (fo=8, routed)           1.649     5.678    u_Core/u_video/u_rom_7f/U0/a[3]
    SLICE_X55Y45         LUT4 (Prop_lut4_I3_O)        0.118     5.796 r  u_Core/u_video/u_rom_7f/U0/g0_b5/O
                         net (fo=1, routed)           0.000     5.796    u_Core/u_video/lut_7f[5]
    SLICE_X55Y45         FDRE                                         r  u_Core/u_video/video_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244     1.244    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304     1.548 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495     2.044    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084     2.128 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519     2.647    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.724 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.264     3.988    u_Core/u_video/out
    SLICE_X55Y45         FDRE                                         r  u_Core/u_video/video_out_reg[5]/C

Slack:                    inf
  Source:                 u_Core/u_video/u_sprite_ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            u_Core/u_video/video_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.791ns  (logic 2.450ns (42.303%)  route 3.341ns (57.697%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1                     0.000     0.000 r  u_Core/u_video/u_sprite_ram/CLKBWRCLK
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     2.125 f  u_Core/u_video/u_sprite_ram/DOBDO[1]
                         net (fo=3, routed)           0.969     3.094    u_Core/u_video/DOB[1]
    SLICE_X58Y75         LUT5 (Prop_lut5_I0_O)        0.105     3.199 f  u_Core/u_video/u_sprite_ram_i_5/O
                         net (fo=8, routed)           0.726     3.925    u_Core/u_video/u_sprite_ram_i_5_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I3_O)        0.105     4.030 r  u_Core/u_video/u_rom_7f_i_1/O
                         net (fo=8, routed)           1.647     5.676    u_Core/u_video/u_rom_7f/U0/a[3]
    SLICE_X55Y45         LUT4 (Prop_lut4_I3_O)        0.115     5.791 r  u_Core/u_video/u_rom_7f/U0/g0_b1/O
                         net (fo=1, routed)           0.000     5.791    u_Core/u_video/lut_7f[1]
    SLICE_X55Y45         FDRE                                         r  u_Core/u_video/video_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244     1.244    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304     1.548 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495     2.044    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084     2.128 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519     2.647    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.724 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.264     3.988    u_Core/u_video/out
    SLICE_X55Y45         FDRE                                         r  u_Core/u_video/video_out_reg[1]/C

Slack:                    inf
  Source:                 u_Core/u_video/u_sprite_ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            u_Core/u_video/video_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.791ns  (logic 2.450ns (42.303%)  route 3.341ns (57.697%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1                     0.000     0.000 r  u_Core/u_video/u_sprite_ram/CLKBWRCLK
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     2.125 f  u_Core/u_video/u_sprite_ram/DOBDO[1]
                         net (fo=3, routed)           0.969     3.094    u_Core/u_video/DOB[1]
    SLICE_X58Y75         LUT5 (Prop_lut5_I0_O)        0.105     3.199 f  u_Core/u_video/u_sprite_ram_i_5/O
                         net (fo=8, routed)           0.726     3.925    u_Core/u_video/u_sprite_ram_i_5_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I3_O)        0.105     4.030 r  u_Core/u_video/u_rom_7f_i_1/O
                         net (fo=8, routed)           1.647     5.676    u_Core/u_video/u_rom_7f/U0/a[3]
    SLICE_X55Y45         LUT4 (Prop_lut4_I3_O)        0.115     5.791 r  u_Core/u_video/u_rom_7f/U0/g0_b3/O
                         net (fo=1, routed)           0.000     5.791    u_Core/u_video/lut_7f[3]
    SLICE_X55Y45         FDRE                                         r  u_Core/u_video/video_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244     1.244    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304     1.548 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495     2.044    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084     2.128 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519     2.647    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.724 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.264     3.988    u_Core/u_video/out
    SLICE_X55Y45         FDRE                                         r  u_Core/u_video/video_out_reg[3]/C

Slack:                    inf
  Source:                 u_Core/u_video/u_sprite_ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            u_Core/u_video/video_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.783ns  (logic 2.440ns (42.189%)  route 3.343ns (57.811%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1                     0.000     0.000 r  u_Core/u_video/u_sprite_ram/CLKBWRCLK
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     2.125 f  u_Core/u_video/u_sprite_ram/DOBDO[1]
                         net (fo=3, routed)           0.969     3.094    u_Core/u_video/DOB[1]
    SLICE_X58Y75         LUT5 (Prop_lut5_I0_O)        0.105     3.199 f  u_Core/u_video/u_sprite_ram_i_5/O
                         net (fo=8, routed)           0.726     3.925    u_Core/u_video/u_sprite_ram_i_5_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I3_O)        0.105     4.030 r  u_Core/u_video/u_rom_7f_i_1/O
                         net (fo=8, routed)           1.649     5.678    u_Core/u_video/u_rom_7f/U0/a[3]
    SLICE_X55Y45         LUT4 (Prop_lut4_I3_O)        0.105     5.783 r  u_Core/u_video/u_rom_7f/U0/g0_b4/O
                         net (fo=1, routed)           0.000     5.783    u_Core/u_video/lut_7f[4]
    SLICE_X55Y45         FDRE                                         r  u_Core/u_video/video_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244     1.244    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304     1.548 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495     2.044    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084     2.128 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519     2.647    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.724 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.264     3.988    u_Core/u_video/out
    SLICE_X55Y45         FDRE                                         r  u_Core/u_video/video_out_reg[4]/C

Slack:                    inf
  Source:                 u_Core/u_video/u_sprite_ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            u_Core/u_video/video_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.781ns  (logic 2.440ns (42.204%)  route 3.341ns (57.796%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1                     0.000     0.000 r  u_Core/u_video/u_sprite_ram/CLKBWRCLK
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     2.125 f  u_Core/u_video/u_sprite_ram/DOBDO[1]
                         net (fo=3, routed)           0.969     3.094    u_Core/u_video/DOB[1]
    SLICE_X58Y75         LUT5 (Prop_lut5_I0_O)        0.105     3.199 f  u_Core/u_video/u_sprite_ram_i_5/O
                         net (fo=8, routed)           0.726     3.925    u_Core/u_video/u_sprite_ram_i_5_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I3_O)        0.105     4.030 r  u_Core/u_video/u_rom_7f_i_1/O
                         net (fo=8, routed)           1.647     5.676    u_Core/u_video/u_rom_7f/U0/a[3]
    SLICE_X55Y45         LUT4 (Prop_lut4_I3_O)        0.105     5.781 r  u_Core/u_video/u_rom_7f/U0/g0_b0/O
                         net (fo=1, routed)           0.000     5.781    u_Core/u_video/lut_7f[0]
    SLICE_X55Y45         FDRE                                         r  u_Core/u_video/video_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244     1.244    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304     1.548 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495     2.044    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084     2.128 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519     2.647    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.724 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.264     3.988    u_Core/u_video/out
    SLICE_X55Y45         FDRE                                         r  u_Core/u_video/video_out_reg[0]/C

Slack:                    inf
  Source:                 u_Core/u_video/u_sprite_ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            u_Core/u_video/video_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.781ns  (logic 2.440ns (42.204%)  route 3.341ns (57.796%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMB18E1=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y30         RAMB18E1                     0.000     0.000 r  u_Core/u_video/u_sprite_ram/CLKBWRCLK
    RAMB18_X2Y30         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.125     2.125 f  u_Core/u_video/u_sprite_ram/DOBDO[1]
                         net (fo=3, routed)           0.969     3.094    u_Core/u_video/DOB[1]
    SLICE_X58Y75         LUT5 (Prop_lut5_I0_O)        0.105     3.199 f  u_Core/u_video/u_sprite_ram_i_5/O
                         net (fo=8, routed)           0.726     3.925    u_Core/u_video/u_sprite_ram_i_5_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I3_O)        0.105     4.030 r  u_Core/u_video/u_rom_7f_i_1/O
                         net (fo=8, routed)           1.647     5.676    u_Core/u_video/u_rom_7f/U0/a[3]
    SLICE_X55Y45         LUT4 (Prop_lut4_I3_O)        0.105     5.781 r  u_Core/u_video/u_rom_7f/U0/g0_b2/O
                         net (fo=1, routed)           0.000     5.781    u_Core/u_video/lut_7f[2]
    SLICE_X55Y45         FDRE                                         r  u_Core/u_video/video_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244     1.244    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304     1.548 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495     2.044    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084     2.128 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519     2.647    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.724 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.264     3.988    u_Core/u_video/out
    SLICE_X55Y45         FDRE                                         r  u_Core/u_video/video_out_reg[2]/C

Slack:                    inf
  Source:                 i_config_reg[0]
                            (input port)
  Destination:            u_Core/u_video/vout_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.638ns  (logic 1.509ns (26.761%)  route 4.129ns (73.239%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R6                                                0.000     0.000 r  i_config_reg[0] (IN)
                         net (fo=0)                   0.000     0.000    i_config_reg[0]
    R6                   IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_config_reg_IBUF[0]_inst/O
                         net (fo=1, routed)           3.051     4.455    u_Core/u_rams/i_config_reg_IBUF[0]
    SLICE_X63Y86         LUT6 (Prop_lut6_I0_O)        0.105     4.560 r  u_Core/u_rams/sprite_xy_ram[0].inst_i_1/O
                         net (fo=6, routed)           1.078     5.638    u_Core/u_video/D[0]
    SLICE_X58Y74         FDRE                                         r  u_Core/u_video/vout_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244     1.244    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304     1.548 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495     2.044    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084     2.128 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519     2.647    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.724 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.301     4.025    u_Core/u_video/out
    SLICE_X58Y74         FDRE                                         r  u_Core/u_video/vout_db_reg[0]/C

Slack:                    inf
  Source:                 i_config_reg[4]
                            (input port)
  Destination:            u_Core/u_video/vout_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.609ns  (logic 1.503ns (26.799%)  route 4.106ns (73.201%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  i_config_reg[4] (IN)
                         net (fo=0)                   0.000     0.000    i_config_reg[4]
    T8                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  i_config_reg_IBUF[4]_inst/O
                         net (fo=1, routed)           2.606     4.004    u_Core/u_rams/i_config_reg_IBUF[4]
    SLICE_X63Y85         LUT6 (Prop_lut6_I0_O)        0.105     4.109 r  u_Core/u_rams/sprite_xy_ram[4].inst_i_1/O
                         net (fo=5, routed)           1.500     5.609    u_Core/u_video/D[4]
    SLICE_X60Y74         FDRE                                         r  u_Core/u_video/vout_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.244     1.244    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.304     1.548 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.495     2.044    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.084     2.128 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.519     2.647    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.724 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         1.301     4.025    u_Core/u_video/out
    SLICE_X60Y74         FDRE                                         r  u_Core/u_video/vout_db_reg[4]/C

>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8




Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
<<<<<<< HEAD
  Source:                 u_cpu/u0/DO_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_A/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.724%)  route 0.112ns (44.276%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE                         0.000     0.000 r  u_cpu/u0/DO_reg[0]/C
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_cpu/u0/DO_reg[0]/Q
                         net (fo=70, routed)          0.112     0.253    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/D
    SLICE_X42Y29         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/DO_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_B/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.724%)  route 0.112ns (44.276%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE                         0.000     0.000 r  u_cpu/u0/DO_reg[0]/C
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_cpu/u0/DO_reg[0]/Q
                         net (fo=70, routed)          0.112     0.253    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/D
    SLICE_X42Y29         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/DO_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_C/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.724%)  route 0.112ns (44.276%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE                         0.000     0.000 r  u_cpu/u0/DO_reg[0]/C
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_cpu/u0/DO_reg[0]/Q
                         net (fo=70, routed)          0.112     0.253    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/D
    SLICE_X42Y29         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/DO_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_D/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.724%)  route 0.112ns (44.276%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE                         0.000     0.000 r  u_cpu/u0/DO_reg[0]/C
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_cpu/u0/DO_reg[0]/Q
                         net (fo=70, routed)          0.112     0.253    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/D
    SLICE_X42Y29         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/cpu_vec_reg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_Core/sync_bus_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.191ns (75.009%)  route 0.064ns (24.991%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y38         FDRE                         0.000     0.000 r  u_Core/cpu_vec_reg_reg[6]/C
    SLICE_X36Y38         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  u_Core/cpu_vec_reg_reg[6]/Q
                         net (fo=2, routed)           0.064     0.210    u_cpu/u0/sync_bus_reg_reg[7][6]
    SLICE_X37Y38         LUT6 (Prop_lut6_I5_O)        0.045     0.255 r  u_cpu/u0/sync_bus_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.255    u_Core/D[6]
    SLICE_X37Y38         FDRE                                         r  u_Core/sync_bus_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/ACC_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_cpu/u0/R_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.186ns (71.665%)  route 0.074ns (28.335%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDPE                         0.000     0.000 r  u_cpu/u0/ACC_reg[4]/C
    SLICE_X40Y34         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  u_cpu/u0/ACC_reg[4]/Q
                         net (fo=9, routed)           0.074     0.215    u_cpu/u0/ACC_reg_n_0_[4]
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.045     0.260 r  u_cpu/u0/R[4]_i_1/O
                         net (fo=1, routed)           0.000     0.260    u_cpu/u0/R[4]_i_1_n_0
    SLICE_X41Y34         FDCE                                         r  u_cpu/u0/R_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_Core/watchdog_cnt_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u_Core/watchdog_reset_l_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.191ns (72.099%)  route 0.074ns (27.901%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDSE                         0.000     0.000 r  u_Core/watchdog_cnt_reg[1]/C
    SLICE_X36Y34         FDSE (Prop_fdse_C_Q)         0.146     0.146 f  u_Core/watchdog_cnt_reg[1]/Q
                         net (fo=4, routed)           0.074     0.220    u_Core/watchdog_cnt[1]
    SLICE_X37Y34         LUT4 (Prop_lut4_I0_O)        0.045     0.265 r  u_Core/watchdog_reset_l_i_1/O
                         net (fo=1, routed)           0.000     0.265    u_Core/watchdog_reset_l_i_1_n_0
    SLICE_X37Y34         FDRE                                         r  u_Core/watchdog_reset_l_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/ACC_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_cpu/u0/Ap_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.128ns (47.900%)  route 0.139ns (52.100%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDPE                         0.000     0.000 r  u_cpu/u0/ACC_reg[3]/C
    SLICE_X40Y34         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  u_cpu/u0/ACC_reg[3]/Q
                         net (fo=10, routed)          0.139     0.267    u_cpu/u0/ACC_reg_n_0_[3]
    SLICE_X39Y33         FDPE                                         r  u_cpu/u0/Ap_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/DO_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_6_6/RAMS64E_A/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.812%)  route 0.131ns (48.188%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE                         0.000     0.000 r  u_cpu/u0/DO_reg[6]/C
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_cpu/u0/DO_reg[6]/Q
                         net (fo=66, routed)          0.131     0.272    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_6_6/D
    SLICE_X38Y30         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_6_6/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_cpu/u0/DO_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_6_6/RAMS64E_B/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.812%)  route 0.131ns (48.188%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDCE                         0.000     0.000 r  u_cpu/u0/DO_reg[6]/C
    SLICE_X40Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_cpu/u0/DO_reg[6]/Q
                         net (fo=66, routed)          0.131     0.272    u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_6_6/D
    SLICE_X38Y30         RAMS64E                                      r  u_Core/u_rams/u_rams/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3840_4095_6_6/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

=======
  Source:                 u_Core/u_video/sprite_xy_ram[7].inst/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            u_Core/u_video/ra_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.526ns (71.782%)  route 0.207ns (28.218%))
  Logic Levels:           2  (LUT6=1 RAMD32=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         RAMD32                       0.000     0.000 r  u_Core/u_video/sprite_xy_ram[7].inst/DP/CLK
    SLICE_X64Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.481     0.481 f  u_Core/u_video/sprite_xy_ram[7].inst/DP/O
                         net (fo=2, routed)           0.207     0.688    u_Core/u_video/sprite_xy_ram[7].inst_n_0
    SLICE_X59Y76         LUT6 (Prop_lut6_I1_O)        0.045     0.733 r  u_Core/u_video/ra[7]_i_1/O
                         net (fo=1, routed)           0.000     0.733    u_Core/u_video/p_0_in[7]
    SLICE_X59Y76         FDRE                                         r  u_Core/u_video/ra_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.846     2.580    u_Core/u_video/out
    SLICE_X59Y76         FDRE                                         r  u_Core/u_video/ra_reg[7]/C

Slack:                    inf
  Source:                 u_Core/u_video/sprite_xy_ram[5].inst/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            u_Core/u_video/ra_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.506ns (66.604%)  route 0.254ns (33.396%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         RAMD32                       0.000     0.000 r  u_Core/u_video/sprite_xy_ram[5].inst/DP/CLK
    SLICE_X64Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     0.393 f  u_Core/u_video/sprite_xy_ram[5].inst/DP/O
                         net (fo=2, routed)           0.254     0.647    u_Core/u_video/sprite_xy_ram[5].inst_n_0
    SLICE_X61Y76         LUT5 (Prop_lut5_I1_O)        0.113     0.760 r  u_Core/u_video/ra[5]_i_1/O
                         net (fo=1, routed)           0.000     0.760    u_Core/u_video/p_0_in[5]
    SLICE_X61Y76         FDRE                                         r  u_Core/u_video/ra_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.846     2.580    u_Core/u_video/out
    SLICE_X61Y76         FDRE                                         r  u_Core/u_video/ra_reg[5]/C

Slack:                    inf
  Source:                 u_Core/u_video/sprite_xy_ram[4].inst/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            u_Core/u_video/ra_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.818ns  (logic 0.434ns (53.050%)  route 0.384ns (46.950%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         RAMD32                       0.000     0.000 r  u_Core/u_video/sprite_xy_ram[4].inst/DP/CLK
    SLICE_X64Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     0.389 f  u_Core/u_video/sprite_xy_ram[4].inst/DP/O
                         net (fo=2, routed)           0.384     0.773    u_Core/u_video/sprite_xy_ram[4].inst_n_0
    SLICE_X61Y76         LUT5 (Prop_lut5_I1_O)        0.045     0.818 r  u_Core/u_video/ra[4]_i_1/O
                         net (fo=1, routed)           0.000     0.818    u_Core/u_video/p_0_in[4]
    SLICE_X61Y76         FDRE                                         r  u_Core/u_video/ra_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.846     2.580    u_Core/u_video/out
    SLICE_X61Y76         FDRE                                         r  u_Core/u_video/ra_reg[4]/C

Slack:                    inf
  Source:                 u_Core/u_video/sprite_xy_ram[0].inst/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            u_Core/u_video/ra_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.434ns (51.361%)  route 0.411ns (48.639%))
  Logic Levels:           2  (LUT4=1 RAMD32=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         RAMD32                       0.000     0.000 r  u_Core/u_video/sprite_xy_ram[0].inst/DP/CLK
    SLICE_X56Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     0.389 f  u_Core/u_video/sprite_xy_ram[0].inst/DP/O
                         net (fo=2, routed)           0.411     0.800    u_Core/u_video/DPO
    SLICE_X58Y76         LUT4 (Prop_lut4_I2_O)        0.045     0.845 r  u_Core/u_video/ra[0]_i_1/O
                         net (fo=1, routed)           0.000     0.845    u_Core/u_video/p_0_in[0]
    SLICE_X58Y76         FDRE                                         r  u_Core/u_video/ra_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.846     2.580    u_Core/u_video/out
    SLICE_X58Y76         FDRE                                         r  u_Core/u_video/ra_reg[0]/C

Slack:                    inf
  Source:                 u_Core/u_video/sprite_xy_ram[3].inst/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            u_Core/u_video/ra_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.526ns (56.071%)  route 0.412ns (43.929%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         RAMD32                       0.000     0.000 r  u_Core/u_video/sprite_xy_ram[3].inst/DP/CLK
    SLICE_X56Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.481     0.481 f  u_Core/u_video/sprite_xy_ram[3].inst/DP/O
                         net (fo=2, routed)           0.412     0.893    u_Core/u_video/sprite_xy_ram[3].inst_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I1_O)        0.045     0.938 r  u_Core/u_video/ra[3]_i_1/O
                         net (fo=1, routed)           0.000     0.938    u_Core/u_video/p_0_in[3]
    SLICE_X58Y76         FDRE                                         r  u_Core/u_video/ra_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.846     2.580    u_Core/u_video/out
    SLICE_X58Y76         FDRE                                         r  u_Core/u_video/ra_reg[3]/C

Slack:                    inf
  Source:                 u_Core/u_video/sprite_xy_ram[1].inst/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            u_Core/u_video/ra_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.506ns (53.256%)  route 0.444ns (46.744%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         RAMD32                       0.000     0.000 r  u_Core/u_video/sprite_xy_ram[1].inst/DP/CLK
    SLICE_X56Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.393     0.393 f  u_Core/u_video/sprite_xy_ram[1].inst/DP/O
                         net (fo=2, routed)           0.444     0.837    u_Core/u_video/sprite_xy_ram[1].inst_n_0
    SLICE_X61Y76         LUT5 (Prop_lut5_I1_O)        0.113     0.950 r  u_Core/u_video/ra[1]_i_1/O
                         net (fo=1, routed)           0.000     0.950    u_Core/u_video/p_0_in[1]
    SLICE_X61Y76         FDRE                                         r  u_Core/u_video/ra_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.846     2.580    u_Core/u_video/out
    SLICE_X61Y76         FDRE                                         r  u_Core/u_video/ra_reg[1]/C

Slack:                    inf
  Source:                 u_Core/u_video/sprite_xy_ram[0].inst/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            u_Core/u_video/char_sum_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.504ns (49.462%)  route 0.515ns (50.538%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 RAMD32=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         RAMD32                       0.000     0.000 r  u_Core/u_video/sprite_xy_ram[0].inst/DP/CLK
    SLICE_X56Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     0.389 r  u_Core/u_video/sprite_xy_ram[0].inst/DP/O
                         net (fo=2, routed)           0.515     0.904    u_Core/u_video/DPO
    SLICE_X62Y75         LUT3 (Prop_lut3_I1_O)        0.045     0.949 r  u_Core/u_video/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     0.949    u_Core/u_video/plusOp_carry_i_5_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.019 r  u_Core/u_video/plusOp_carry/O[0]
                         net (fo=1, routed)           0.000     1.019    u_Core/u_video/plusOp[1]
    SLICE_X62Y75         FDRE                                         r  u_Core/u_video/char_sum_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.847     2.581    u_Core/u_video/out
    SLICE_X62Y75         FDRE                                         r  u_Core/u_video/char_sum_reg_reg[0]/C

Slack:                    inf
  Source:                 u_Core/u_video/sprite_xy_ram[6].inst/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            u_Core/u_video/ra_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.035ns  (logic 0.606ns (58.534%)  route 0.429ns (41.466%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         RAMD32                       0.000     0.000 r  u_Core/u_video/sprite_xy_ram[6].inst/DP/CLK
    SLICE_X64Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.495     0.495 f  u_Core/u_video/sprite_xy_ram[6].inst/DP/O
                         net (fo=2, routed)           0.429     0.924    u_Core/u_video/sprite_xy_ram[6].inst_n_0
    SLICE_X59Y76         LUT5 (Prop_lut5_I1_O)        0.111     1.035 r  u_Core/u_video/ra[6]_i_1/O
                         net (fo=1, routed)           0.000     1.035    u_Core/u_video/p_0_in[6]
    SLICE_X59Y76         FDRE                                         r  u_Core/u_video/ra_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.846     2.580    u_Core/u_video/out
    SLICE_X59Y76         FDRE                                         r  u_Core/u_video/ra_reg[6]/C

Slack:                    inf
  Source:                 u_Core/u_video/sprite_xy_ram[3].inst/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            u_Core/u_video/char_sum_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.037ns  (logic 0.589ns (56.801%)  route 0.448ns (43.199%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 RAMD32=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         RAMD32                       0.000     0.000 r  u_Core/u_video/sprite_xy_ram[3].inst/DP/CLK
    SLICE_X56Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.481     0.481 r  u_Core/u_video/sprite_xy_ram[3].inst/DP/O
                         net (fo=2, routed)           0.448     0.929    u_Core/u_video/sprite_xy_ram[3].inst_n_0
    SLICE_X62Y75         LUT3 (Prop_lut3_I1_O)        0.045     0.974 r  u_Core/u_video/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000     0.974    u_Core/u_video/plusOp_carry_i_2_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.037 r  u_Core/u_video/plusOp_carry/O[3]
                         net (fo=1, routed)           0.000     1.037    u_Core/u_video/plusOp[4]
    SLICE_X62Y75         FDRE                                         r  u_Core/u_video/char_sum_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.847     2.581    u_Core/u_video/out
    SLICE_X62Y75         FDRE                                         r  u_Core/u_video/char_sum_reg_reg[3]/C

Slack:                    inf
  Source:                 u_Core/u_video/sprite_xy_ram[0].inst/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            u_Core/u_video/char_sum_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.055ns  (logic 0.540ns (51.187%)  route 0.515ns (48.813%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 RAMD32=1)
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         RAMD32                       0.000     0.000 r  u_Core/u_video/sprite_xy_ram[0].inst/DP/CLK
    SLICE_X56Y70         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.389     0.389 r  u_Core/u_video/sprite_xy_ram[0].inst/DP/O
                         net (fo=2, routed)           0.515     0.904    u_Core/u_video/DPO
    SLICE_X62Y75         LUT3 (Prop_lut3_I1_O)        0.045     0.949 r  u_Core/u_video/plusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     0.949    u_Core/u_video/plusOp_carry_i_5_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.055 r  u_Core/u_video/plusOp_carry/O[1]
                         net (fo=1, routed)           0.000     1.055    u_Core/u_video/plusOp[2]
    SLICE_X62Y75         FDRE                                         r  u_Core/u_video/char_sum_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.829     0.829    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.175     1.004 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=21, routed)          0.353     1.358    clk_gen_0/Q0
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.056     1.414 r  clk_gen_0/in00/O
                         net (fo=1, routed)           0.290     1.704    clk_gen_0/out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.733 r  clk_gen_0/out_BUFG_inst/O
                         net (fo=656, routed)         0.847     2.581    u_Core/u_video/out
    SLICE_X62Y75         FDRE                                         r  u_Core/u_video/char_sum_reg_reg[1]/C

>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8




--------------------------------------------------------------------------------------
Path Group:  (none)
<<<<<<< HEAD
From Clock:  clk_52M
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
=======
From Clock:  
  To Clock:  CLK_6M_STAR

Max Delay            34 Endpoints
Min Delay            34 Endpoints
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
<<<<<<< HEAD
  Source:                 u_vga_ctrl/vga_controller_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_Core/watchdog_cnt_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.125ns  (logic 0.484ns (22.778%)  route 1.641ns (77.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
=======
  Source:                 i_config_reg[0]
                            (input port)
  Destination:            u_Core/u_audio/frq_ram[0].inst/SP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.130ns  (logic 1.614ns (26.327%)  route 4.516ns (73.673%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 112.568 - 109.200 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.353     1.353    u_vga_ctrl/clk_52m
    SLICE_X33Y56         FDCE                                         r  u_vga_ctrl/vga_controller_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDCE (Prop_fdce_C_Q)         0.379     1.732 f  u_vga_ctrl/vga_controller_ok_reg/Q
                         net (fo=2, routed)           0.551     2.283    clk_gen_0/vga_control_init_done
    SLICE_X33Y56         LUT2 (Prop_lut2_I1_O)        0.105     2.388 r  clk_gen_0/watchdog_cnt[3]_i_1/O
                         net (fo=4, routed)           1.090     3.478    u_Core/SS[0]
    SLICE_X36Y34         FDSE                                         r  u_Core/watchdog_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/vga_controller_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_Core/watchdog_cnt_reg[1]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.125ns  (logic 0.484ns (22.778%)  route 1.641ns (77.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
=======
    R6                                                0.000     0.000 r  i_config_reg[0] (IN)
                         net (fo=0)                   0.000     0.000    i_config_reg[0]
    R6                   IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_config_reg_IBUF[0]_inst/O
                         net (fo=1, routed)           3.051     4.455    u_Core/u_rams/i_config_reg_IBUF[0]
    SLICE_X63Y86         LUT6 (Prop_lut6_I0_O)        0.105     4.560 r  u_Core/u_rams/sprite_xy_ram[0].inst_i_1/O
                         net (fo=6, routed)           0.951     5.511    u_Core/u_audio/D[0]
    SLICE_X63Y77         LUT3 (Prop_lut3_I2_O)        0.105     5.616 r  u_Core/u_audio/vol_ram[0].inst_i_1/O
                         net (fo=4, routed)           0.514     6.130    u_Core/u_audio/frq_ram[0].inst/D
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[0].inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.303   112.568    u_Core/u_audio/frq_ram[0].inst/WCLK
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[0].inst/SP/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_config_reg[0]
                            (input port)
  Destination:            u_Core/u_audio/vol_ram[0].inst/SP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.022ns  (logic 1.614ns (26.798%)  route 4.408ns (73.202%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 112.570 - 109.200 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.353     1.353    u_vga_ctrl/clk_52m
    SLICE_X33Y56         FDCE                                         r  u_vga_ctrl/vga_controller_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDCE (Prop_fdce_C_Q)         0.379     1.732 f  u_vga_ctrl/vga_controller_ok_reg/Q
                         net (fo=2, routed)           0.551     2.283    clk_gen_0/vga_control_init_done
    SLICE_X33Y56         LUT2 (Prop_lut2_I1_O)        0.105     2.388 r  clk_gen_0/watchdog_cnt[3]_i_1/O
                         net (fo=4, routed)           1.090     3.478    u_Core/SS[0]
    SLICE_X36Y34         FDSE                                         r  u_Core/watchdog_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/vga_controller_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_Core/watchdog_cnt_reg[2]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.125ns  (logic 0.484ns (22.778%)  route 1.641ns (77.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
=======
    R6                                                0.000     0.000 r  i_config_reg[0] (IN)
                         net (fo=0)                   0.000     0.000    i_config_reg[0]
    R6                   IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_config_reg_IBUF[0]_inst/O
                         net (fo=1, routed)           3.051     4.455    u_Core/u_rams/i_config_reg_IBUF[0]
    SLICE_X63Y86         LUT6 (Prop_lut6_I0_O)        0.105     4.560 r  u_Core/u_rams/sprite_xy_ram[0].inst_i_1/O
                         net (fo=6, routed)           0.951     5.511    u_Core/u_audio/D[0]
    SLICE_X63Y77         LUT3 (Prop_lut3_I2_O)        0.105     5.616 r  u_Core/u_audio/vol_ram[0].inst_i_1/O
                         net (fo=4, routed)           0.406     6.022    u_Core/u_audio/vol_ram[0].inst/D
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[0].inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.305   112.570    u_Core/u_audio/vol_ram[0].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[0].inst/SP/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_config_reg[0]
                            (input port)
  Destination:            u_Core/u_audio/frq_ram[0].inst/DP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.987ns  (logic 1.614ns (26.954%)  route 4.373ns (73.046%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 112.568 - 109.200 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.353     1.353    u_vga_ctrl/clk_52m
    SLICE_X33Y56         FDCE                                         r  u_vga_ctrl/vga_controller_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDCE (Prop_fdce_C_Q)         0.379     1.732 f  u_vga_ctrl/vga_controller_ok_reg/Q
                         net (fo=2, routed)           0.551     2.283    clk_gen_0/vga_control_init_done
    SLICE_X33Y56         LUT2 (Prop_lut2_I1_O)        0.105     2.388 r  clk_gen_0/watchdog_cnt[3]_i_1/O
                         net (fo=4, routed)           1.090     3.478    u_Core/SS[0]
    SLICE_X36Y34         FDSE                                         r  u_Core/watchdog_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/vga_controller_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_Core/watchdog_cnt_reg[3]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.125ns  (logic 0.484ns (22.778%)  route 1.641ns (77.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
=======
    R6                                                0.000     0.000 r  i_config_reg[0] (IN)
                         net (fo=0)                   0.000     0.000    i_config_reg[0]
    R6                   IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_config_reg_IBUF[0]_inst/O
                         net (fo=1, routed)           3.051     4.455    u_Core/u_rams/i_config_reg_IBUF[0]
    SLICE_X63Y86         LUT6 (Prop_lut6_I0_O)        0.105     4.560 r  u_Core/u_rams/sprite_xy_ram[0].inst_i_1/O
                         net (fo=6, routed)           0.951     5.511    u_Core/u_audio/D[0]
    SLICE_X63Y77         LUT3 (Prop_lut3_I2_O)        0.105     5.616 r  u_Core/u_audio/vol_ram[0].inst_i_1/O
                         net (fo=4, routed)           0.371     5.987    u_Core/u_audio/frq_ram[0].inst/D
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[0].inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.303   112.568    u_Core/u_audio/frq_ram[0].inst/WCLK
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[0].inst/DP/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_config_reg[2]
                            (input port)
  Destination:            u_Core/u_audio/frq_ram[2].inst/DP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.954ns  (logic 1.620ns (27.199%)  route 4.335ns (72.801%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 112.568 - 109.200 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         1.353     1.353    u_vga_ctrl/clk_52m
    SLICE_X33Y56         FDCE                                         r  u_vga_ctrl/vga_controller_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDCE (Prop_fdce_C_Q)         0.379     1.732 f  u_vga_ctrl/vga_controller_ok_reg/Q
                         net (fo=2, routed)           0.551     2.283    clk_gen_0/vga_control_init_done
    SLICE_X33Y56         LUT2 (Prop_lut2_I1_O)        0.105     2.388 r  clk_gen_0/watchdog_cnt[3]_i_1/O
                         net (fo=4, routed)           1.090     3.478    u_Core/SS[0]
    SLICE_X36Y34         FDSE                                         r  u_Core/watchdog_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vga_ctrl/vga_controller_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_Core/watchdog_cnt_reg[0]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.923ns  (logic 0.186ns (20.155%)  route 0.737ns (79.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
=======
    T6                                                0.000     0.000 r  i_config_reg[2] (IN)
                         net (fo=0)                   0.000     0.000    i_config_reg[2]
    T6                   IBUF (Prop_ibuf_I_O)         1.410     1.410 r  i_config_reg_IBUF[2]_inst/O
                         net (fo=1, routed)           2.790     4.199    u_Core/u_rams/i_config_reg_IBUF[2]
    SLICE_X61Y84         LUT6 (Prop_lut6_I0_O)        0.105     4.304 r  u_Core/u_rams/sprite_xy_ram[2].inst_i_1/O
                         net (fo=6, routed)           1.173     5.477    u_Core/u_audio/D[2]
    SLICE_X63Y77         LUT3 (Prop_lut3_I2_O)        0.105     5.582 r  u_Core/u_audio/vol_ram[2].inst_i_1/O
                         net (fo=4, routed)           0.372     5.954    u_Core/u_audio/frq_ram[2].inst/D
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[2].inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.303   112.568    u_Core/u_audio/frq_ram[2].inst/WCLK
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[2].inst/DP/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_config_reg[2]
                            (input port)
  Destination:            u_Core/u_audio/frq_ram[2].inst/SP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.954ns  (logic 1.620ns (27.199%)  route 4.335ns (72.801%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.368ns = ( 112.568 - 109.200 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.561     0.561    u_vga_ctrl/clk_52m
    SLICE_X33Y56         FDCE                                         r  u_vga_ctrl/vga_controller_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  u_vga_ctrl/vga_controller_ok_reg/Q
                         net (fo=2, routed)           0.229     0.931    clk_gen_0/vga_control_init_done
    SLICE_X33Y56         LUT2 (Prop_lut2_I1_O)        0.045     0.976 r  clk_gen_0/watchdog_cnt[3]_i_1/O
                         net (fo=4, routed)           0.508     1.484    u_Core/SS[0]
    SLICE_X36Y34         FDSE                                         r  u_Core/watchdog_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/vga_controller_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_Core/watchdog_cnt_reg[1]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.923ns  (logic 0.186ns (20.155%)  route 0.737ns (79.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
=======
    T6                                                0.000     0.000 r  i_config_reg[2] (IN)
                         net (fo=0)                   0.000     0.000    i_config_reg[2]
    T6                   IBUF (Prop_ibuf_I_O)         1.410     1.410 r  i_config_reg_IBUF[2]_inst/O
                         net (fo=1, routed)           2.790     4.199    u_Core/u_rams/i_config_reg_IBUF[2]
    SLICE_X61Y84         LUT6 (Prop_lut6_I0_O)        0.105     4.304 r  u_Core/u_rams/sprite_xy_ram[2].inst_i_1/O
                         net (fo=6, routed)           1.173     5.477    u_Core/u_audio/D[2]
    SLICE_X63Y77         LUT3 (Prop_lut3_I2_O)        0.105     5.582 r  u_Core/u_audio/vol_ram[2].inst_i_1/O
                         net (fo=4, routed)           0.372     5.954    u_Core/u_audio/frq_ram[2].inst/D
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[2].inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.303   112.568    u_Core/u_audio/frq_ram[2].inst/WCLK
    SLICE_X64Y76         RAMD32                                       r  u_Core/u_audio/frq_ram[2].inst/SP/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_config_reg[0]
                            (input port)
  Destination:            u_Core/u_audio/vol_ram[0].inst/DP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.879ns  (logic 1.614ns (27.449%)  route 4.265ns (72.551%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 112.570 - 109.200 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.561     0.561    u_vga_ctrl/clk_52m
    SLICE_X33Y56         FDCE                                         r  u_vga_ctrl/vga_controller_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  u_vga_ctrl/vga_controller_ok_reg/Q
                         net (fo=2, routed)           0.229     0.931    clk_gen_0/vga_control_init_done
    SLICE_X33Y56         LUT2 (Prop_lut2_I1_O)        0.045     0.976 r  clk_gen_0/watchdog_cnt[3]_i_1/O
                         net (fo=4, routed)           0.508     1.484    u_Core/SS[0]
    SLICE_X36Y34         FDSE                                         r  u_Core/watchdog_cnt_reg[1]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/vga_controller_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_Core/watchdog_cnt_reg[2]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.923ns  (logic 0.186ns (20.155%)  route 0.737ns (79.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
=======
    R6                                                0.000     0.000 r  i_config_reg[0] (IN)
                         net (fo=0)                   0.000     0.000    i_config_reg[0]
    R6                   IBUF (Prop_ibuf_I_O)         1.404     1.404 r  i_config_reg_IBUF[0]_inst/O
                         net (fo=1, routed)           3.051     4.455    u_Core/u_rams/i_config_reg_IBUF[0]
    SLICE_X63Y86         LUT6 (Prop_lut6_I0_O)        0.105     4.560 r  u_Core/u_rams/sprite_xy_ram[0].inst_i_1/O
                         net (fo=6, routed)           0.951     5.511    u_Core/u_audio/D[0]
    SLICE_X63Y77         LUT3 (Prop_lut3_I2_O)        0.105     5.616 r  u_Core/u_audio/vol_ram[0].inst_i_1/O
                         net (fo=4, routed)           0.263     5.879    u_Core/u_audio/vol_ram[0].inst/D
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[0].inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.305   112.570    u_Core/u_audio/vol_ram[0].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[0].inst/DP/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_config_reg[2]
                            (input port)
  Destination:            u_Core/u_audio/vol_ram[2].inst/DP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.846ns  (logic 1.620ns (27.701%)  route 4.227ns (72.299%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 112.570 - 109.200 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.561     0.561    u_vga_ctrl/clk_52m
    SLICE_X33Y56         FDCE                                         r  u_vga_ctrl/vga_controller_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  u_vga_ctrl/vga_controller_ok_reg/Q
                         net (fo=2, routed)           0.229     0.931    clk_gen_0/vga_control_init_done
    SLICE_X33Y56         LUT2 (Prop_lut2_I1_O)        0.045     0.976 r  clk_gen_0/watchdog_cnt[3]_i_1/O
                         net (fo=4, routed)           0.508     1.484    u_Core/SS[0]
    SLICE_X36Y34         FDSE                                         r  u_Core/watchdog_cnt_reg[2]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vga_ctrl/vga_controller_ok_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_52M  {rise@0.000ns fall@9.616ns period=19.231ns})
  Destination:            u_Core/watchdog_cnt_reg[3]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.923ns  (logic 0.186ns (20.155%)  route 0.737ns (79.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.430ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.259ns
=======
    T6                                                0.000     0.000 r  i_config_reg[2] (IN)
                         net (fo=0)                   0.000     0.000    i_config_reg[2]
    T6                   IBUF (Prop_ibuf_I_O)         1.410     1.410 r  i_config_reg_IBUF[2]_inst/O
                         net (fo=1, routed)           2.790     4.199    u_Core/u_rams/i_config_reg_IBUF[2]
    SLICE_X61Y84         LUT6 (Prop_lut6_I0_O)        0.105     4.304 r  u_Core/u_rams/sprite_xy_ram[2].inst_i_1/O
                         net (fo=6, routed)           1.173     5.477    u_Core/u_audio/D[2]
    SLICE_X63Y77         LUT3 (Prop_lut3_I2_O)        0.105     5.582 r  u_Core/u_audio/vol_ram[2].inst_i_1/O
                         net (fo=4, routed)           0.265     5.846    u_Core/u_audio/vol_ram[2].inst/D
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[2].inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.305   112.570    u_Core/u_audio/vol_ram[2].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[2].inst/DP/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_config_reg[2]
                            (input port)
  Destination:            u_Core/u_audio/vol_ram[2].inst/SP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.846ns  (logic 1.620ns (27.701%)  route 4.227ns (72.299%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 112.570 - 109.200 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clk_52M rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_gen_0/clk_gen/inst/clkout1_buf/O
                         net (fo=571, routed)         0.561     0.561    u_vga_ctrl/clk_52m
    SLICE_X33Y56         FDCE                                         r  u_vga_ctrl/vga_controller_ok_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y56         FDCE (Prop_fdce_C_Q)         0.141     0.702 f  u_vga_ctrl/vga_controller_ok_reg/Q
                         net (fo=2, routed)           0.229     0.931    clk_gen_0/vga_control_init_done
    SLICE_X33Y56         LUT2 (Prop_lut2_I1_O)        0.045     0.976 r  clk_gen_0/watchdog_cnt[3]_i_1/O
                         net (fo=4, routed)           0.508     1.484    u_Core/SS[0]
    SLICE_X36Y34         FDSE                                         r  u_Core/watchdog_cnt_reg[3]/S
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.894ns  (logic 0.081ns (2.799%)  route 2.812ns (97.201%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
=======
    T6                                                0.000     0.000 r  i_config_reg[2] (IN)
                         net (fo=0)                   0.000     0.000    i_config_reg[2]
    T6                   IBUF (Prop_ibuf_I_O)         1.410     1.410 r  i_config_reg_IBUF[2]_inst/O
                         net (fo=1, routed)           2.790     4.199    u_Core/u_rams/i_config_reg_IBUF[2]
    SLICE_X61Y84         LUT6 (Prop_lut6_I0_O)        0.105     4.304 r  u_Core/u_rams/sprite_xy_ram[2].inst_i_1/O
                         net (fo=6, routed)           1.173     5.477    u_Core/u_audio/D[2]
    SLICE_X63Y77         LUT3 (Prop_lut3_I2_O)        0.105     5.582 r  u_Core/u_audio/vol_ram[2].inst_i_1/O
                         net (fo=4, routed)           0.265     5.846    u_Core/u_audio/vol_ram[2].inst/D
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[2].inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.305   112.570    u_Core/u_audio/vol_ram[2].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[2].inst/SP/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_config_reg[1]
                            (input port)
  Destination:            u_Core/u_audio/vol_ram[1].inst/DP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.453ns  (logic 1.660ns (30.448%)  route 3.793ns (69.552%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 112.570 - 109.200 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  i_config_reg[1] (IN)
                         net (fo=0)                   0.000     0.000    i_config_reg[1]
    V4                   IBUF (Prop_ibuf_I_O)         1.440     1.440 r  i_config_reg_IBUF[1]_inst/O
                         net (fo=1, routed)           2.277     3.717    u_Core/u_rams/i_config_reg_IBUF[1]
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.822 r  u_Core/u_rams/sprite_xy_ram[1].inst_i_1/O
                         net (fo=6, routed)           1.129     4.951    u_Core/u_audio/D[1]
    SLICE_X63Y77         LUT3 (Prop_lut3_I2_O)        0.115     5.066 r  u_Core/u_audio/vol_ram[1].inst_i_1/O
                         net (fo=4, routed)           0.387     5.453    u_Core/u_audio/vol_ram[1].inst/D
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[1].inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.305   112.570    u_Core/u_audio/vol_ram[1].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[1].inst/DP/CLK  (IS_INVERTED)

Slack:                    inf
  Source:                 i_config_reg[1]
                            (input port)
  Destination:            u_Core/u_audio/vol_ram[1].inst/SP/I
                            (falling edge-triggered cell RAMD32 clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.453ns  (logic 1.660ns (30.448%)  route 3.793ns (69.552%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        3.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.370ns = ( 112.570 - 109.200 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.302ns
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
<<<<<<< HEAD
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                     25.000    25.000 f  
    P17                                               0.000    25.000 f  i_clk_main (IN)
                         net (fo=0)                   0.000    25.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409    26.409 f  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.474    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.924    21.550 f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.425    22.975    clk_gen_0/clk_gen/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081    23.056 f  clk_gen_0/clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.388    24.443    clk_gen_0/clk_gen/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------

=======
    V4                                                0.000     0.000 r  i_config_reg[1] (IN)
                         net (fo=0)                   0.000     0.000    i_config_reg[1]
    V4                   IBUF (Prop_ibuf_I_O)         1.440     1.440 r  i_config_reg_IBUF[1]_inst/O
                         net (fo=1, routed)           2.277     3.717    u_Core/u_rams/i_config_reg_IBUF[1]
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.822 r  u_Core/u_rams/sprite_xy_ram[1].inst_i_1/O
                         net (fo=6, routed)           1.129     4.951    u_Core/u_audio/D[1]
    SLICE_X63Y77         LUT3 (Prop_lut3_I2_O)        0.115     5.066 r  u_Core/u_audio/vol_ram[1].inst_i_1/O
                         net (fo=4, routed)           0.387     5.453    u_Core/u_audio/vol_ram[1].inst/D
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[1].inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR fall edge)
                                                    109.200   109.200 r  
    BUFGCTRL_X0Y4        BUFG                         0.000   109.200 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.258   110.458    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.304   110.762 f  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.426   111.187    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077   111.264 f  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          1.305   112.570    u_Core/u_audio/vol_ram[1].inst/WCLK
    SLICE_X64Y77         RAMD32                                       r  u_Core/u_audio/vol_ram[1].inst/SP/CLK  (IS_INVERTED)

>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8




Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
<<<<<<< HEAD
  Source:                 clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.718ns  (logic 0.077ns (2.833%)  route 2.641ns (97.167%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.347    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.061    -3.714 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.357    -2.357    clk_gen_0/clk_gen/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    -2.280 r  clk_gen_0/clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.284    -0.996    clk_gen_0/clk_gen/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  z80_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Core/hcnt[1]_i_1/O
                            (clock source 'z80_clk'  {rise@0.000ns fall@54.591ns period=109.181ns})
  Destination:            u_Core/hcnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.321ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock z80_clk fall edge)   54.591    54.591 f  
    P17                                               0.000    54.591 r  i_clk_main (IN)
                         net (fo=0)                   0.000    54.591    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         1.409    56.000 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    57.065    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    51.141 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    52.565    clk_gen_0/clk_gen/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    52.646 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           1.368    54.014    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.379    54.393 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=1, routed)           0.482    54.875    clk_gen_0/sim_6M[1].inst/Q0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    54.956 f  clk_gen_0/sim_6M[1].inst/Q0_BUFG_inst/O
                         net (fo=670, routed)         1.359    56.315    u_Core/lopt_2
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.353    56.668 r  u_Core/hcnt_reg[1]/Q
                         net (fo=68, routed)          0.895    57.564    u_Core/hcnt_reg[1]_0[1]
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         LUT2 (Prop_lut2_I0_O)        0.252    57.816 f  u_Core/hcnt[1]_i_1/O
                         net (fo=1, routed)           0.000    57.816    u_Core/plusOp[1]
    SLICE_X33Y33         FDRE                                         f  u_Core/hcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_Core/hcnt[1]_i_1/O
                            (clock source 'z80_clk'  {rise@0.000ns fall@54.591ns period=109.181ns})
  Destination:            u_Core/hcnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.460ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.321ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock z80_clk rise edge)    0.000     0.000 r  
    P17                                               0.000     0.000 r  i_clk_main (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_0/clk_gen/inst/clk_main
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_gen_0/clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_gen_0/clk_gen/inst/clk_main_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.676 r  clk_gen_0/clk_gen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.187    clk_gen_0/clk_gen/inst/clk_sys_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.564    -0.598    clk_gen_0/sim_6M[1].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  clk_gen_0/sim_6M[1].inst/Q0_reg/Q
                         net (fo=1, routed)           0.209    -0.247    clk_gen_0/sim_6M[1].inst/Q0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.221 f  clk_gen_0/sim_6M[1].inst/Q0_BUFG_inst/O
                         net (fo=670, routed)         0.558     0.336    u_Core/lopt_2
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.146     0.482 r  u_Core/hcnt_reg[0]/Q
                         net (fo=24, routed)          0.190     0.673    u_Core/hcnt_reg[1]_0[0]
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         LUT2 (Prop_lut2_I1_O)        0.042     0.715 r  u_Core/hcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.715    u_Core/plusOp[1]
    SLICE_X33Y33         FDRE                                         r  u_Core/hcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------
=======
  Source:                 i_cpu_rfrsh_l_core
                            (input port)
  Destination:            u_Core/sync_bus_r_w_l_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.982ns  (logic 0.343ns (34.910%)  route 0.639ns (65.090%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        2.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns = ( 56.732 - 54.600 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 f  i_cpu_rfrsh_l_core (IN)
                         net (fo=0)                   0.000     0.000    i_cpu_rfrsh_l_core
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  i_cpu_rfrsh_l_core_IBUF_inst/O
                         net (fo=4, routed)           0.549     0.801    u_Core/i_cpu_rfrsh_l_core_IBUF
    SLICE_X64Y61         LUT3 (Prop_lut3_I2_O)        0.045     0.846 r  u_Core/sync_bus_r_w_l_i_2/O
                         net (fo=1, routed)           0.090     0.937    u_Core/sync_bus_r_w_l_i_2_n_0
    SLICE_X64Y61         LUT5 (Prop_lut5_I3_O)        0.045     0.982 r  u_Core/sync_bus_r_w_l_i_1/O
                         net (fo=1, routed)           0.000     0.982    u_Core/sync_bus_r_w_l_i_1_n_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833    55.433    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175    55.608 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234    55.841    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    55.870 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.861    56.732    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y61         FDRE                                         r  u_Core/sync_bus_r_w_l_reg/C

Slack:                    inf
  Source:                 i_cpu_iorq_l_core
                            (input port)
  Destination:            u_Core/cpu_vec_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.298ns (30.023%)  route 0.695ns (69.977%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns = ( 56.726 - 54.600 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  i_cpu_iorq_l_core (IN)
                         net (fo=0)                   0.000     0.000    i_cpu_iorq_l_core
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  i_cpu_iorq_l_core_IBUF_inst/O
                         net (fo=10, routed)          0.546     0.799    u_Core/i_cpu_iorq_l_core_IBUF
    SLICE_X63Y81         LUT2 (Prop_lut2_I1_O)        0.045     0.844 r  u_Core/cpu_vec_reg[7]_i_1/O
                         net (fo=8, routed)           0.149     0.993    u_Core/cpu_vec_reg0
    SLICE_X63Y82         FDRE                                         r  u_Core/cpu_vec_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833    55.433    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175    55.608 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234    55.841    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    55.870 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.855    56.726    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X63Y82         FDRE                                         r  u_Core/cpu_vec_reg_reg[7]/C

Slack:                    inf
  Source:                 i_cpu_rfrsh_l_core
                            (input port)
  Destination:            u_Core/sync_bus_stb_U2_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.343ns (34.089%)  route 0.663ns (65.911%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns = ( 56.721 - 54.600 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 f  i_cpu_rfrsh_l_core (IN)
                         net (fo=0)                   0.000     0.000    i_cpu_rfrsh_l_core
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  i_cpu_rfrsh_l_core_IBUF_inst/O
                         net (fo=4, routed)           0.572     0.825    u_Core/i_cpu_rfrsh_l_core_IBUF
    SLICE_X64Y72         LUT5 (Prop_lut5_I3_O)        0.045     0.870 f  u_Core/sync_bus_stb_U2_i_2/O
                         net (fo=1, routed)           0.090     0.960    u_Core/sync_bus_stb_U2_i_2_n_0
    SLICE_X64Y72         LUT4 (Prop_lut4_I3_O)        0.045     1.005 r  u_Core/sync_bus_stb_U2_i_1/O
                         net (fo=1, routed)           0.000     1.005    u_Core/sync_bus_stb_U2_i_1_n_0
    SLICE_X64Y72         FDRE                                         r  u_Core/sync_bus_stb_U2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833    55.433    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175    55.608 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234    55.841    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    55.870 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.850    56.721    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X64Y72         FDRE                                         r  u_Core/sync_bus_stb_U2_reg/C

Slack:                    inf
  Source:                 i_cpu_iorq_l_core
                            (input port)
  Destination:            u_Core/cpu_vec_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.298ns (28.478%)  route 0.749ns (71.522%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 56.725 - 54.600 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  i_cpu_iorq_l_core (IN)
                         net (fo=0)                   0.000     0.000    i_cpu_iorq_l_core
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  i_cpu_iorq_l_core_IBUF_inst/O
                         net (fo=10, routed)          0.546     0.799    u_Core/i_cpu_iorq_l_core_IBUF
    SLICE_X63Y81         LUT2 (Prop_lut2_I1_O)        0.045     0.844 r  u_Core/cpu_vec_reg[7]_i_1/O
                         net (fo=8, routed)           0.203     1.047    u_Core/cpu_vec_reg0
    SLICE_X63Y81         FDRE                                         r  u_Core/cpu_vec_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833    55.433    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175    55.608 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234    55.841    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    55.870 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.854    56.725    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X63Y81         FDRE                                         r  u_Core/cpu_vec_reg_reg[0]/C

Slack:                    inf
  Source:                 i_cpu_iorq_l_core
                            (input port)
  Destination:            u_Core/cpu_vec_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.298ns (28.478%)  route 0.749ns (71.522%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 56.725 - 54.600 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  i_cpu_iorq_l_core (IN)
                         net (fo=0)                   0.000     0.000    i_cpu_iorq_l_core
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  i_cpu_iorq_l_core_IBUF_inst/O
                         net (fo=10, routed)          0.546     0.799    u_Core/i_cpu_iorq_l_core_IBUF
    SLICE_X63Y81         LUT2 (Prop_lut2_I1_O)        0.045     0.844 r  u_Core/cpu_vec_reg[7]_i_1/O
                         net (fo=8, routed)           0.203     1.047    u_Core/cpu_vec_reg0
    SLICE_X63Y81         FDRE                                         r  u_Core/cpu_vec_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833    55.433    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175    55.608 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234    55.841    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    55.870 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.854    56.725    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X63Y81         FDRE                                         r  u_Core/cpu_vec_reg_reg[1]/C

Slack:                    inf
  Source:                 i_cpu_iorq_l_core
                            (input port)
  Destination:            u_Core/cpu_vec_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.298ns (28.478%)  route 0.749ns (71.522%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 56.725 - 54.600 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  i_cpu_iorq_l_core (IN)
                         net (fo=0)                   0.000     0.000    i_cpu_iorq_l_core
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  i_cpu_iorq_l_core_IBUF_inst/O
                         net (fo=10, routed)          0.546     0.799    u_Core/i_cpu_iorq_l_core_IBUF
    SLICE_X63Y81         LUT2 (Prop_lut2_I1_O)        0.045     0.844 r  u_Core/cpu_vec_reg[7]_i_1/O
                         net (fo=8, routed)           0.203     1.047    u_Core/cpu_vec_reg0
    SLICE_X63Y81         FDRE                                         r  u_Core/cpu_vec_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833    55.433    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175    55.608 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234    55.841    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    55.870 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.854    56.725    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X63Y81         FDRE                                         r  u_Core/cpu_vec_reg_reg[2]/C

Slack:                    inf
  Source:                 i_cpu_iorq_l_core
                            (input port)
  Destination:            u_Core/cpu_vec_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.298ns (28.478%)  route 0.749ns (71.522%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 56.725 - 54.600 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  i_cpu_iorq_l_core (IN)
                         net (fo=0)                   0.000     0.000    i_cpu_iorq_l_core
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  i_cpu_iorq_l_core_IBUF_inst/O
                         net (fo=10, routed)          0.546     0.799    u_Core/i_cpu_iorq_l_core_IBUF
    SLICE_X63Y81         LUT2 (Prop_lut2_I1_O)        0.045     0.844 r  u_Core/cpu_vec_reg[7]_i_1/O
                         net (fo=8, routed)           0.203     1.047    u_Core/cpu_vec_reg0
    SLICE_X63Y81         FDRE                                         r  u_Core/cpu_vec_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833    55.433    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175    55.608 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234    55.841    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    55.870 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.854    56.725    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X63Y81         FDRE                                         r  u_Core/cpu_vec_reg_reg[3]/C

Slack:                    inf
  Source:                 i_cpu_iorq_l_core
                            (input port)
  Destination:            u_Core/cpu_vec_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.298ns (28.478%)  route 0.749ns (71.522%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 56.725 - 54.600 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  i_cpu_iorq_l_core (IN)
                         net (fo=0)                   0.000     0.000    i_cpu_iorq_l_core
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  i_cpu_iorq_l_core_IBUF_inst/O
                         net (fo=10, routed)          0.546     0.799    u_Core/i_cpu_iorq_l_core_IBUF
    SLICE_X63Y81         LUT2 (Prop_lut2_I1_O)        0.045     0.844 r  u_Core/cpu_vec_reg[7]_i_1/O
                         net (fo=8, routed)           0.203     1.047    u_Core/cpu_vec_reg0
    SLICE_X63Y81         FDRE                                         r  u_Core/cpu_vec_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833    55.433    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175    55.608 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234    55.841    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    55.870 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.854    56.725    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X63Y81         FDRE                                         r  u_Core/cpu_vec_reg_reg[4]/C

Slack:                    inf
  Source:                 i_cpu_iorq_l_core
                            (input port)
  Destination:            u_Core/cpu_vec_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.298ns (28.478%)  route 0.749ns (71.522%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 56.725 - 54.600 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  i_cpu_iorq_l_core (IN)
                         net (fo=0)                   0.000     0.000    i_cpu_iorq_l_core
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  i_cpu_iorq_l_core_IBUF_inst/O
                         net (fo=10, routed)          0.546     0.799    u_Core/i_cpu_iorq_l_core_IBUF
    SLICE_X63Y81         LUT2 (Prop_lut2_I1_O)        0.045     0.844 r  u_Core/cpu_vec_reg[7]_i_1/O
                         net (fo=8, routed)           0.203     1.047    u_Core/cpu_vec_reg0
    SLICE_X63Y81         FDRE                                         r  u_Core/cpu_vec_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833    55.433    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175    55.608 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234    55.841    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    55.870 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.854    56.725    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X63Y81         FDRE                                         r  u_Core/cpu_vec_reg_reg[5]/C

Slack:                    inf
  Source:                 i_cpu_iorq_l_core
                            (input port)
  Destination:            u_Core/cpu_vec_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_6M_STAR  {rise@54.600ns fall@109.200ns period=163.800ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.298ns (28.478%)  route 0.749ns (71.522%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 56.725 - 54.600 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  i_cpu_iorq_l_core (IN)
                         net (fo=0)                   0.000     0.000    i_cpu_iorq_l_core
    F3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  i_cpu_iorq_l_core_IBUF_inst/O
                         net (fo=10, routed)          0.546     0.799    u_Core/i_cpu_iorq_l_core_IBUF
    SLICE_X63Y81         LUT2 (Prop_lut2_I1_O)        0.045     0.844 r  u_Core/cpu_vec_reg[7]_i_1/O
                         net (fo=8, routed)           0.203     1.047    u_Core/cpu_vec_reg0
    SLICE_X63Y81         FDRE                                         r  u_Core/cpu_vec_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M_STAR rise edge)
                                                     54.600    54.600 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    54.600 r  clk_gen_0/clk_gen/inst/clkout3_buf/O
                         net (fo=2, routed)           0.833    55.433    clk_gen_0/sim_6M[0].inst/clk_sys
    SLICE_X36Y47         FDCE (Prop_fdce_C_Q)         0.175    55.608 r  clk_gen_0/sim_6M[0].inst/Q0_reg/Q
                         net (fo=1, routed)           0.234    55.841    clk_gen_0/sim_6M[0].inst/Q_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    55.870 r  clk_gen_0/sim_6M[0].inst/Q_0_BUFG_inst/O
                         net (fo=38, routed)          0.854    56.725    u_Core/sync_bus_r_w_l_reg_0
    SLICE_X63Y81         FDRE                                         r  u_Core/cpu_vec_reg_reg[6]/C
>>>>>>> 8d8951fe53392006346f0a5ba26bbcbabd6294a8





