`timescale 1ns / 1ps
`include "define.vh"

`define DIGITAL_NUM_ADDR    16'h8000 // 0xbfaf_8000


module confreg(
    input   wire        clk,
    input   wire        rst,

    input   wire        confreg_wen,
    input   wire[31:0]  confreg_write_data, // CPUå‘å¤–è®¾ä¼ è¾“çš„æ•°æ®
    input   wire[31:0]  confreg_addr, //CPUå†™å¤–è®¾çš„åœ°å€
    output  wire[31:0]  confreg_read_data, //å¤–è®¾å‘CPUä¼ è¾“çš„æ•°æ?

    output  wire[6:0]   digital_num0,
    output  wire[6:0]   digital_num1,
    // digital_num0/1ï¼šæ•°ç ç®¡0-3ä½ï¼Œ4-7ä½æ˜¾ç¤ºæ•°å­—ï¼›
    output  wire[7:0]   digital_cs, //digcsï¼šå…«ä½ç‰‡é€‰ä¿¡å·ï¼Œæ§åˆ¶æ•°ç ç®¡çš„å…«ä¸ªæ•°å­—ï¼?
    // output  reg[3:0]    counter_num // ç»™vgaçš„æ•°å­? 4ä½?
    output  reg[5:0]    counter_num // ç»™vgaçš„æ•°å­? 6ä½?
    );
    
    reg[31:0]   digital_num_v;
    
    //vag and serial port output num
    always@(posedge clk) begin
        // if(!rst) counter_num<=4'b0; // æ­¤æ—¶è¦å¤ä½?
        // else counter_num<=digital_num_v[27:24];
        if(!rst) counter_num<=6'b0; // æ­¤æ—¶è¦å¤ä½?
        else counter_num<=digital_num_v[29:24];
    end
    
    // read confreg
    assign confreg_read_data = get_confreg_read_data(confreg_addr);
    function [31:0] get_confreg_read_data(input [31:0] confreg_addr);
    begin
        case(confreg_addr[15:0])
        `DIGITAL_NUM_ADDR   : get_confreg_read_data = digital_num_v;
        default: get_confreg_read_data = 32'b0;
        endcase
    end
endfunction
    // å¦‚æœæ¥çš„åœ°å€confreg_addræ˜?0x8000 é‚£ä¹ˆæŠŠæ•°æ®digital_num_vç»™åˆ°æ•°æ®

    /*********** digital num ***********/
    reg[19:0] count;
//    reg[3:0] scan_data1, scan_data2;
    reg[5:0] scan_data1;
    reg[7:0] scan_enable;
    reg[6:0] num_a_g1, num_a_g2;

    wire write_digital_num;
    assign write_digital_num = confreg_wen & (confreg_addr[15:0] == `DIGITAL_NUM_ADDR);
    // èƒ½å¦å†? confreg_wen å¤–è®¾å†™ä½¿èƒ? åœ°å€æ˜¯å¦æ­£ç'
    
    always @ (posedge clk) begin
        if(rst == `RstEnable) begin
            digital_num_v <= 32'b0;
        end else begin
            if (write_digital_num) begin
                digital_num_v <= confreg_write_data;
            end
        end
    end

    assign digital_cs = scan_enable;
    assign digital_num0 = num_a_g1;
    assign digital_num1 = num_a_g2;

    always @ (posedge clk) begin
        if (rst == `RstEnable) begin
            count <= 20'b0;
        end else begin
            count <= count + 1;
        end
    end

    always @ (posedge clk) begin
        if (rst == `RstEnable) begin
        //    scan_data1 <= 4'b0;
            scan_data1 <= 6'b0;
            scan_enable <= 8'b0;
        end else begin
        $display("aaa");
//            case(count[18])
            // ä¸è¦å˜çš„å¤ªå¿«äº?
//            1'b0: begin
//                scan_data1 <= digital_num_v[31:28];
//                scan_enable <= 8'b0000_0010;
//            end
//            1'b1: begin
                begin
//                scan_data1 <= digital_num_v[27:24];
                scan_data1 <= digital_num_v[29:24];
//                scan_enable <= 8'b0000_0001;
                scan_enable <= 8'b1111_1111;
            end
//            default: ;
//            endcase
        end
    end

    always @ (posedge clk) begin
        if (rst == `RstEnable) begin
            num_a_g1 <= 7'b0;
            num_a_g2 <= 7'b0;
        end else begin
            case(scan_data1 % 10)
            4'd0: num_a_g1 <= 7'b111_1110; // 0
            4'd1: num_a_g1 <= 7'b011_0000; // 1
            4'd2: num_a_g1 <= 7'b110_1101; // 2
            4'd3: num_a_g1 <= 7'b111_1001; // 3
            4'd4: num_a_g1 <= 7'b011_0011; // 4
            4'd5: num_a_g1 <= 7'b101_1011; // 5
            4'd6: num_a_g1 <= 7'b101_1111; // 6
            4'd7: num_a_g1 <= 7'b111_0000; // 7
            4'd8: num_a_g1 <= 7'b111_1111; // 8
            4'd9: num_a_g1 <= 7'b111_1011; // 9
            // 4'd10: num_a_g1 <= 7'b111_0111; // 10
            // 4'd11: num_a_g1 <= 7'b001_1111; // 11
            // 4'd12: num_a_g1 <= 7'b100_1110; // 12
            // 4'd13: num_a_g1 <= 7'b011_1101; // 13
            // 4'd14: num_a_g1 <= 7'b100_1111; // 14
            // 4'd15: num_a_g1 <= 7'b100_0111; // 15
            default: ;
            endcase

            case(scan_data1 / 10)
            4'd0: 
            begin 
            num_a_g2 <= 7'b111_1110; // 0
            end
            4'd1: num_a_g2 <= 7'b011_0000; // 1
            4'd2: num_a_g2 <= 7'b110_1101; // 2
            4'd3: num_a_g2 <= 7'b111_1001; // 3
            4'd4: num_a_g2 <= 7'b011_0011; // 4
            4'd5: num_a_g2 <= 7'b101_1011; // 5
            4'd6: num_a_g2 <= 7'b101_1111; // 6
            4'd7: num_a_g2 <= 7'b111_0000; // 7
            4'd8: num_a_g2 <= 7'b111_1111; // 8
            4'd9: num_a_g2 <= 7'b111_1011; // 9
            default: ;
            endcase

        end
    end
endmodule
