/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Dec 10 03:19:31 2010
 *                 MD5 Checksum         091d7292f41f04fc6becd414f8c2e7bc
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_TVM_H__
#define BCHP_TVM_H__

/***************************************************************************
 *TVM - TV Micro Registers
 ***************************************************************************/
#define BCHP_TVM_I2C_CNTL_0_0                    0x00204e80 /* I2C_CNTL_0_0 */
#define BCHP_TVM_I2C_CNTL_1_0                    0x00204e84 /* I2C_CNTL_1_0 */
#define BCHP_TVM_I2C_DATA_0                      0x00204e88 /* I2C_DATA_0 */
#define BCHP_TVM_EDID_ADDR_CNTRL0                0x00204c0c /* EDID_ADDR_CNTRL0 */
#define BCHP_TVM_EDID_ADDR_CNTRL1                0x00204c8c /* EDID_ADDR_CNTRL1 */
#define BCHP_TVM_EDID_ADDR_CNTRL2                0x00204d0c /* EDID_ADDR_CNTRL2 */
#define BCHP_TVM_EDID_ADDR_CNTRL3                0x00204d8c /* EDID_ADDR_CNTRL3 */
#define BCHP_TVM_EDID_ADDR_CNTRL4                0x00204e0c /* EDID_ADDR_CNTRL4 */
#define BCHP_TVM_EDID_READRAM_WRITE_PORT0        0x00204c10 /* EDID_READRAM_WRITE_PORT0 */
#define BCHP_TVM_EDID_READRAM_WRITE_PORT1        0x00204c90 /* EDID_READRAM_WRITE_PORT1 */
#define BCHP_TVM_EDID_READRAM_WRITE_PORT2        0x00204d10 /* EDID_READRAM_WRITE_PORT2 */
#define BCHP_TVM_EDID_READRAM_WRITE_PORT3        0x00204d90 /* EDID_READRAM_WRITE_PORT3 */
#define BCHP_TVM_EDID_READRAM_WRITE_PORT4        0x00204e10 /* EDID_READRAM_WRITE_PORT4 */
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT0       0x00204c14 /* EDID_WRITEFIFO_READ_PORT0 */
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT1       0x00204c94 /* EDID_WRITEFIFO_READ_PORT1 */
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT2       0x00204d14 /* EDID_WRITEFIFO_READ_PORT2 */
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT3       0x00204d94 /* EDID_WRITEFIFO_READ_PORT3 */
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT4       0x00204e14 /* EDID_WRITEFIFO_READ_PORT4 */
#define BCHP_TVM_EDID_MISC_CNTRL0                0x00204c18 /* EDID_MISC_CNTRL0 */
#define BCHP_TVM_EDID_MISC_CNTRL1                0x00204c98 /* EDID_MISC_CNTRL1 */
#define BCHP_TVM_EDID_MISC_CNTRL2                0x00204d18 /* EDID_MISC_CNTRL2 */
#define BCHP_TVM_EDID_MISC_CNTRL3                0x00204d98 /* EDID_MISC_CNTRL3 */
#define BCHP_TVM_EDID_MISC_CNTRL4                0x00204e18 /* EDID_MISC_CNTRL4 */
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL0         0x00204c1c /* EDID_SDA_SAMPLER_CNTRL0 */
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL1         0x00204c9c /* EDID_SDA_SAMPLER_CNTRL1 */
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL2         0x00204d1c /* EDID_SDA_SAMPLER_CNTRL2 */
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL3         0x00204d9c /* EDID_SDA_SAMPLER_CNTRL3 */
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL4         0x00204e1c /* EDID_SDA_SAMPLER_CNTRL4 */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0   0x00204c20 /* EDID_STATUS_EXTERNAL_TRIGGER0 */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1   0x00204ca0 /* EDID_STATUS_EXTERNAL_TRIGGER1 */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2   0x00204d20 /* EDID_STATUS_EXTERNAL_TRIGGER2 */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3   0x00204da0 /* EDID_STATUS_EXTERNAL_TRIGGER3 */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4   0x00204e20 /* EDID_STATUS_EXTERNAL_TRIGGER4 */
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF0   0x00204c24 /* EDID_READ_RAM_REGION_0n1_DEF0 */
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF1   0x00204ca4 /* EDID_READ_RAM_REGION_0n1_DEF1 */
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF2   0x00204d24 /* EDID_READ_RAM_REGION_0n1_DEF2 */
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF3   0x00204da4 /* EDID_READ_RAM_REGION_0n1_DEF3 */
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF4   0x00204e24 /* EDID_READ_RAM_REGION_0n1_DEF4 */
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF0   0x00204c28 /* EDID_READ_RAM_REGION_2n3_DEF0 */
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF1   0x00204ca8 /* EDID_READ_RAM_REGION_2n3_DEF1 */
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF2   0x00204d28 /* EDID_READ_RAM_REGION_2n3_DEF2 */
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF3   0x00204da8 /* EDID_READ_RAM_REGION_2n3_DEF3 */
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF4   0x00204e28 /* EDID_READ_RAM_REGION_2n3_DEF4 */
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF0   0x00204c2c /* EDID_READ_RAM_REGION_4n5_DEF0 */
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF1   0x00204cac /* EDID_READ_RAM_REGION_4n5_DEF1 */
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF2   0x00204d2c /* EDID_READ_RAM_REGION_4n5_DEF2 */
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF3   0x00204dac /* EDID_READ_RAM_REGION_4n5_DEF3 */
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF4   0x00204e2c /* EDID_READ_RAM_REGION_4n5_DEF4 */
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF0   0x00204c30 /* EDID_READ_RAM_REGION_6n7_DEF0 */
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF1   0x00204cb0 /* EDID_READ_RAM_REGION_6n7_DEF1 */
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF2   0x00204d30 /* EDID_READ_RAM_REGION_6n7_DEF2 */
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF3   0x00204db0 /* EDID_READ_RAM_REGION_6n7_DEF3 */
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF4   0x00204e30 /* EDID_READ_RAM_REGION_6n7_DEF4 */
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF0   0x00204c34 /* EDID_READ_RAM_REGION_8n9_DEF0 */
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF1   0x00204cb4 /* EDID_READ_RAM_REGION_8n9_DEF1 */
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF2   0x00204d34 /* EDID_READ_RAM_REGION_8n9_DEF2 */
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF3   0x00204db4 /* EDID_READ_RAM_REGION_8n9_DEF3 */
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF4   0x00204e34 /* EDID_READ_RAM_REGION_8n9_DEF4 */
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF0 0x00204c38 /* EDID_READ_RAM_REGION_10n11_DEF0 */
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF1 0x00204cb8 /* EDID_READ_RAM_REGION_10n11_DEF1 */
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF2 0x00204d38 /* EDID_READ_RAM_REGION_10n11_DEF2 */
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF3 0x00204db8 /* EDID_READ_RAM_REGION_10n11_DEF3 */
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF4 0x00204e38 /* EDID_READ_RAM_REGION_10n11_DEF4 */
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF0 0x00204c3c /* EDID_READ_RAM_REGION_12n13_DEF0 */
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF1 0x00204cbc /* EDID_READ_RAM_REGION_12n13_DEF1 */
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF2 0x00204d3c /* EDID_READ_RAM_REGION_12n13_DEF2 */
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF3 0x00204dbc /* EDID_READ_RAM_REGION_12n13_DEF3 */
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF4 0x00204e3c /* EDID_READ_RAM_REGION_12n13_DEF4 */
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF0 0x00204c40 /* EDID_READ_RAM_REGION_14n15_DEF0 */
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF1 0x00204cc0 /* EDID_READ_RAM_REGION_14n15_DEF1 */
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF2 0x00204d40 /* EDID_READ_RAM_REGION_14n15_DEF2 */
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF3 0x00204dc0 /* EDID_READ_RAM_REGION_14n15_DEF3 */
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF4 0x00204e40 /* EDID_READ_RAM_REGION_14n15_DEF4 */
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF0 0x00204c44 /* EDID_READ_RAM_REGION_16n17_DEF0 */
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF1 0x00204cc4 /* EDID_READ_RAM_REGION_16n17_DEF1 */
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF2 0x00204d44 /* EDID_READ_RAM_REGION_16n17_DEF2 */
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF3 0x00204dc4 /* EDID_READ_RAM_REGION_16n17_DEF3 */
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF4 0x00204e44 /* EDID_READ_RAM_REGION_16n17_DEF4 */
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF0 0x00204c48 /* EDID_READ_RAM_REGION_18n19_DEF0 */
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF1 0x00204cc8 /* EDID_READ_RAM_REGION_18n19_DEF1 */
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF2 0x00204d48 /* EDID_READ_RAM_REGION_18n19_DEF2 */
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF3 0x00204dc8 /* EDID_READ_RAM_REGION_18n19_DEF3 */
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF4 0x00204e48 /* EDID_READ_RAM_REGION_18n19_DEF4 */
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF0 0x00204c4c /* EDID_READ_RAM_REGION_20n21_DEF0 */
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF1 0x00204ccc /* EDID_READ_RAM_REGION_20n21_DEF1 */
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF2 0x00204d4c /* EDID_READ_RAM_REGION_20n21_DEF2 */
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF3 0x00204dcc /* EDID_READ_RAM_REGION_20n21_DEF3 */
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF4 0x00204e4c /* EDID_READ_RAM_REGION_20n21_DEF4 */
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF0 0x00204c50 /* EDID_READ_RAM_REGION_22n23_DEF0 */
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF1 0x00204cd0 /* EDID_READ_RAM_REGION_22n23_DEF1 */
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF2 0x00204d50 /* EDID_READ_RAM_REGION_22n23_DEF2 */
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF3 0x00204dd0 /* EDID_READ_RAM_REGION_22n23_DEF3 */
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF4 0x00204e50 /* EDID_READ_RAM_REGION_22n23_DEF4 */
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF0 0x00204c54 /* EDID_READ_RAM_REGION_24n25_DEF0 */
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF1 0x00204cd4 /* EDID_READ_RAM_REGION_24n25_DEF1 */
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF2 0x00204d54 /* EDID_READ_RAM_REGION_24n25_DEF2 */
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF3 0x00204dd4 /* EDID_READ_RAM_REGION_24n25_DEF3 */
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF4 0x00204e54 /* EDID_READ_RAM_REGION_24n25_DEF4 */
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF0 0x00204c58 /* EDID_READ_RAM_REGION_26n27_DEF0 */
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF1 0x00204cd8 /* EDID_READ_RAM_REGION_26n27_DEF1 */
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF2 0x00204d58 /* EDID_READ_RAM_REGION_26n27_DEF2 */
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF3 0x00204dd8 /* EDID_READ_RAM_REGION_26n27_DEF3 */
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF4 0x00204e58 /* EDID_READ_RAM_REGION_26n27_DEF4 */
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF0 0x00204c5c /* EDID_READ_RAM_REGION_28n29_DEF0 */
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF1 0x00204cdc /* EDID_READ_RAM_REGION_28n29_DEF1 */
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF2 0x00204d5c /* EDID_READ_RAM_REGION_28n29_DEF2 */
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF3 0x00204ddc /* EDID_READ_RAM_REGION_28n29_DEF3 */
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF4 0x00204e5c /* EDID_READ_RAM_REGION_28n29_DEF4 */
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF0 0x00204c60 /* EDID_READ_RAM_REGION_30n31_DEF0 */
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF1 0x00204ce0 /* EDID_READ_RAM_REGION_30n31_DEF1 */
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF2 0x00204d60 /* EDID_READ_RAM_REGION_30n31_DEF2 */
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF3 0x00204de0 /* EDID_READ_RAM_REGION_30n31_DEF3 */
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF4 0x00204e60 /* EDID_READ_RAM_REGION_30n31_DEF4 */
#define BCHP_TVM_EDID_STATUS0                    0x00204c64 /* EDID_STATUS0 */
#define BCHP_TVM_EDID_STATUS1                    0x00204ce4 /* EDID_STATUS1 */
#define BCHP_TVM_EDID_STATUS2                    0x00204d64 /* EDID_STATUS2 */
#define BCHP_TVM_EDID_STATUS3                    0x00204de4 /* EDID_STATUS3 */
#define BCHP_TVM_EDID_STATUS4                    0x00204e64 /* EDID_STATUS4 */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0  0x00204c68 /* EDID_INTERRUPT_MASK_AND_ROUTE0 */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1  0x00204ce8 /* EDID_INTERRUPT_MASK_AND_ROUTE1 */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2  0x00204d68 /* EDID_INTERRUPT_MASK_AND_ROUTE2 */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3  0x00204de8 /* EDID_INTERRUPT_MASK_AND_ROUTE3 */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4  0x00204e68 /* EDID_INTERRUPT_MASK_AND_ROUTE4 */
#define BCHP_TVM_EDID_DEBUG_REGISTER0            0x00204c6c /* EDID_DEBUG_REGISTER0 */
#define BCHP_TVM_EDID_DEBUG_REGISTER1            0x00204cec /* EDID_DEBUG_REGISTER1 */
#define BCHP_TVM_EDID_DEBUG_REGISTER2            0x00204d6c /* EDID_DEBUG_REGISTER2 */
#define BCHP_TVM_EDID_DEBUG_REGISTER3            0x00204dec /* EDID_DEBUG_REGISTER3 */
#define BCHP_TVM_EDID_DEBUG_REGISTER4            0x00204e6c /* EDID_DEBUG_REGISTER4 */
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_0           0x00204c70 /* EDID_MACRO_RM_CNTL0_0 */
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_1           0x00204cf0 /* EDID_MACRO_RM_CNTL0_1 */
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_2           0x00204d70 /* EDID_MACRO_RM_CNTL0_2 */
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_3           0x00204df0 /* EDID_MACRO_RM_CNTL0_3 */
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_4           0x00204e70 /* EDID_MACRO_RM_CNTL0_4 */
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL0         0x00204c74 /* EDID_SCL_SAMPLER_CNTRL0 */
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL1         0x00204cf4 /* EDID_SCL_SAMPLER_CNTRL1 */
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL2         0x00204d74 /* EDID_SCL_SAMPLER_CNTRL2 */
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL3         0x00204df4 /* EDID_SCL_SAMPLER_CNTRL3 */
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL4         0x00204e74 /* EDID_SCL_SAMPLER_CNTRL4 */
#define BCHP_TVM_WATCHDOG0_CONT_REG              0x00204780 /* WATCHDOG0_CONT_REG */
#define BCHP_TVM_WATCHDOG0_INIT_REG              0x00204784 /* WATCHDOG0_INIT_REG */
#define BCHP_TVM_WATCHDOG0_RDBACK_REG            0x00204788 /* WATCHDOG0_RDBACK_REG */
#define BCHP_TVM_WATCHDOG0_INTRR_STATS_REG       0x0020478c /* WATCHDOG0_INTRR_STATS_REG */
#define BCHP_TVM_WATCHDOG0_RESET_COUNT           0x00204790 /* WATCHDOG0_RESET_COUNT */
#define BCHP_TVM_WATCHDOG1_CONT_REG              0x002047a0 /* WATCHDOG1_CONT_REG */
#define BCHP_TVM_WATCHDOG1_INIT_REG              0x002047a4 /* WATCHDOG1_INIT_REG */
#define BCHP_TVM_WATCHDOG1_RDBACK_REG            0x002047a8 /* WATCHDOG1_RDBACK_REG */
#define BCHP_TVM_WATCHDOG1_INTRR_STATS_REG       0x002047ac /* WATCHDOG1_INTRR_STATS_REG */
#define BCHP_TVM_WATCHDOG1_RESET_COUNT           0x002047b0 /* WATCHDOG1_RESET_COUNT */
#define BCHP_TVM_TIMER_CONT_REG0                 0x00204200 /* TIMER_CONT_REG0 */
#define BCHP_TVM_TIMER1_INITIALIZE_REG           0x00204204 /* TIMER1_INITIALIZE_REG */
#define BCHP_TVM_TIMER2_INITIALIZE_REG           0x00204208 /* TIMER2_INITIALIZE_REG */
#define BCHP_TVM_TIMER1_READBACK_REG             0x0020420c /* TIMER1_READBACK_REG */
#define BCHP_TVM_TIMER2_READBACK_REG             0x00204210 /* TIMER2_READBACK_REG */
#define BCHP_TVM_RTC_MAX_PRESCALER               0x00204214 /* RTC_MAX_PRESCALER */
#define BCHP_TVM_RTC_EVENT_STATS_REG             0x00204218 /* RTC_EVENT_STATS_REG */
#define BCHP_TVM_RTC_EVENT_CLR_REG               0x0020421c /* RTC_EVENT_CLR_REG */
#define BCHP_TVM_RTC_CONT_REG0                   0x00204220 /* RTC_CONT_REG0 */
#define BCHP_TVM_RTC_READBACK_REG                0x00204224 /* RTC_READBACK_REG */
#define BCHP_TVM_RTC_EVENT0_REG                  0x00204228 /* RTC_EVENT0_REG */
#define BCHP_TVM_RTC_EVENT1_REG                  0x0020422c /* RTC_EVENT1_REG */
#define BCHP_TVM_RTC_EVENT2_REG                  0x00204230 /* RTC_EVENT2_REG */
#define BCHP_TVM_RTC_EVENT3_REG                  0x00204234 /* RTC_EVENT3_REG */
#define BCHP_TVM_RTC_EVENT4_REG                  0x00204238 /* RTC_EVENT4_REG */
#define BCHP_TVM_RTC_EVENT5_REG                  0x0020423c /* RTC_EVENT5_REG */
#define BCHP_TVM_RTC_INITIALIZE_REG              0x0020424c /* RTC_INITIALIZE_REG */
#define BCHP_TVM_TIMER_INTRR_STATS_REG           0x00204250 /* TIMER_INTRR_STATS_REG */
#define BCHP_TVM_TIMER_INTRR_CLR_REG             0x00204254 /* TIMER_INTRR_CLR_REG */
#define BCHP_TVM_DMA_MAR                         0x00204260 /* DMA_MAR */
#define BCHP_TVM_DMA_PAR                         0x00204264 /* DMA_PAR */
#define BCHP_TVM_DMA_PARAMETER                   0x00204268 /* DMA_PARAMETER */
#define BCHP_TVM_DMA_CNTLSTAT                    0x0020426c /* DMA_CNTLSTAT */
#define BCHP_TVM_DMA_CNTL                        0x00204270 /* DMA_CNTL */
#define BCHP_TVM_DMA_INTR_STATUS                 0x00204274 /* DMA_INTR_STATUS */
#define BCHP_TVM_DMA_PERIPH_ID                   0x00204278 /* DMA_PERIPH_ID */
#define BCHP_TVM_DPMS_SYNC_PULSE                 0x00204280 /* DPMS_SYNC_PULSE */
#define BCHP_TVM_DPMS_HSYNC_VSYNC_10Hz_NO_PULSE  0x00204284 /* DPMS_HSYNC_VSYNC_10Hz_NO_PULSE */
#define BCHP_TVM_DPMS_REPETITION_VALUE           0x00204288 /* DPMS_REPETITION_VALUE */
#define BCHP_TVM_DPMS_TIMER                      0x0020428c /* DPMS_TIMER */
#define BCHP_TVM_DPMS_INT_STATUS                 0x00204290 /* DPMS_INT_STATUS */
#define BCHP_TVM_DPMS_CNTL                       0x00204294 /* DPMS_CNTL */
#define BCHP_TVM_INT_STATUS                      0x002042a0 /* INT_STATUS */
#define BCHP_TVM_INT_CNTL                        0x002042a4 /* INT_CNTL */
#define BCHP_TVM_MAIN_INT_CNTL                   0x002042a8 /* MAIN_INT_CNTL */
#define BCHP_TVM_COMM_INT_STAT_CNTL              0x002042ac /* COMM_INT_STAT_CNTL */
#define BCHP_TVM_ADC_LFO_CNTL                    0x00204b68 /* ADC_LFO_CNTL */
#define BCHP_TVM_ADC_LFO_CNTL_2                  0x00204b6c /* ADC_LFO_CNTL_2 */
#define BCHP_TVM_ADC0_DATA                       0x002042c4 /* ADC0_DATA */
#define BCHP_TVM_ADC1_DATA                       0x002042c8 /* ADC1_DATA */
#define BCHP_TVM_ADC2_DATA                       0x002042cc /* ADC2_DATA */
#define BCHP_TVM_ADC3_DATA                       0x002042d0 /* ADC3_DATA */
#define BCHP_TVM_ADC4_DATA                       0x002042d4 /* ADC4_DATA */
#define BCHP_TVM_ADC5_DATA                       0x002042d8 /* ADC5_DATA */
#define BCHP_TVM_ADC_STATUS                      0x002042dc /* ADC_STATUS */
#define BCHP_TVM_ADC_INT_CLR                     0x002042e0 /* ADC_INT_CLR */
#define BCHP_TVM_ADC_INT_CNTL                    0x002042e4 /* ADC_INT_CNTL */
#define BCHP_TVM_ADC_COUNT                       0x002042e8 /* ADC_COUNT */
#define BCHP_TVM_ADC_COUNT_SEL                   0x002042ec /* ADC_COUNT_SEL */
#define BCHP_TVM_ADC_COUNT_CNTL                  0x002042f0 /* ADC_COUNT_CNTL */
#define BCHP_TVM_ADC_COUNT_VALUE                 0x002042f4 /* ADC_COUNT_VALUE */
#define BCHP_TVM_UIRT_RXTX_FIFO                  0x00204300 /* UIRT_RXTX_FIFO */
#define BCHP_TVM_UIRT_SAMPLE_CLKDIV              0x00204310 /* UIRT_SAMPLE_CLKDIV */
#define BCHP_TVM_UIRT_XMIT_MOD_CNTL              0x00204314 /* UIRT_XMIT_MOD_CNTL */
#define BCHP_TVM_UIRT_RCVR_DEMOD_CNTL            0x00204318 /* UIRT_RCVR_DEMOD_CNTL */
#define BCHP_TVM_UIRT_RCVR_NOISE_CNTL            0x0020431c /* UIRT_RCVR_NOISE_CNTL */
#define BCHP_TVM_UIRT_STATUS                     0x00204320 /* UIRT_STATUS */
#define BCHP_TVM_UIRT_CNTL                       0x00204324 /* UIRT_CNTL */
#define BCHP_TVM_UIRT_XMIT_CNTL                  0x00204328 /* UIRT_XMIT_CNTL */
#define BCHP_TVM_UIRT_RCVR_CNTL                  0x0020432c /* UIRT_RCVR_CNTL */
#define BCHP_TVM_UIRT_INTR_ENABLE                0x00204338 /* UIRT_INTR_ENABLE */
#define BCHP_TVM_UIRT_INTR_STATUS                0x0020433c /* UIRT_INTR_STATUS */
#define BCHP_TVM_UART1_RBR                       0x204340 /* UART1_RBR */
#define BCHP_TVM_UART1_THR                       0x204340 /* UART1_THR */
#define BCHP_TVM_UART1_IER                       0x204344 /* UART1_IER */
#define BCHP_TVM_UART1_IIR                       0x204348 /* UART1_IIR */
#define BCHP_TVM_UART1_FCR                       0x204348 /* UART1_FCR */
#define BCHP_TVM_UART1_LCR                       0x20434c /* UART1_LCR */
#define BCHP_TVM_UART1_MCR                       0x204350 /* UART1_MCR */
#define BCHP_TVM_UART1_LSR                       0x204354 /* UART1_LSR */
#define BCHP_TVM_UART1_MSR                       0x204358 /* UART1_MSR */
#define BCHP_TVM_UART1_SCR                       0x20435c /* UART1_SCR */
#define BCHP_TVM_CEC2_HEADER_BLOCK               0x00204400 /* CEC2_HEADER_BLOCK */
#define BCHP_TVM_CEC2_DATA_BLOCK                 0x00204404 /* CEC2_DATA_BLOCK */
#define BCHP_TVM_CEC2_CNTL                       0x00204408 /* CEC2_CNTL */
#define BCHP_TVM_CEC2_START_DET_CNT              0x0020440c /* CEC2_START_DET_CNT */
#define BCHP_TVM_CEC2_DATA0_DET_CNT              0x00204410 /* CEC2_DATA0_DET_CNT */
#define BCHP_TVM_CEC2_DATA1_DET_CNT              0x00204414 /* CEC2_DATA1_DET_CNT */
#define BCHP_TVM_CEC2_LINE_ERR_HANDL             0x00204418 /* CEC2_LINE_ERR_HANDL */
#define BCHP_TVM_CEC2_XMIT_DATA0                 0x0020441c /* CEC2_XMIT_DATA0 */
#define BCHP_TVM_CEC2_XMIT_DATA1                 0x00204420 /* CEC2_XMIT_DATA1 */
#define BCHP_TVM_CEC2_STATUS                     0x00204424 /* CEC2_STATUS */
#define BCHP_TVM_CEC2_INTR_ENABLE                0x00204428 /* CEC2_INTR_ENABLE */
#define BCHP_TVM_CEC2_INTR_STATUS                0x0020442c /* CEC2_INTR_STATUS */
#define BCHP_TVM_CEC2_ERR_CNTL                   0x00204430 /* CEC2_ERR_CNTL */
#define BCHP_TVM_CEC2_CNTL1                      0x00204434 /* CEC2_CNTL1 */
#define BCHP_TVM_UIRT2_RXTX_FIFO                 0x00204440 /* UIRT2_RXTX_FIFO */
#define BCHP_TVM_UIRT2_SAMPLE_CLKDIV             0x00204450 /* UIRT2_SAMPLE_CLKDIV */
#define BCHP_TVM_UIRT2_XMIT_MOD_CNTL             0x00204454 /* UIRT2_XMIT_MOD_CNTL */
#define BCHP_TVM_UIRT2_RCVR_DEMOD_CNTL           0x00204458 /* UIRT2_RCVR_DEMOD_CNTL */
#define BCHP_TVM_UIRT2_RCVR_NOISE_CNTL           0x0020445c /* UIRT2_RCVR_NOISE_CNTL */
#define BCHP_TVM_UIRT2_STATUS                    0x00204460 /* UIRT2_STATUS */
#define BCHP_TVM_UIRT2_CNTL                      0x00204464 /* UIRT2_CNTL */
#define BCHP_TVM_UIRT2_XMIT_CNTL                 0x00204468 /* UIRT2_XMIT_CNTL */
#define BCHP_TVM_UIRT2_RCVR_CNTL                 0x0020446c /* UIRT2_RCVR_CNTL */
#define BCHP_TVM_UIRT2_INTR_ENABLE               0x00204478 /* UIRT2_INTR_ENABLE */
#define BCHP_TVM_UIRT2_INTR_STATUS               0x0020447c /* UIRT2_INTR_STATUS */
#define BCHP_TVM_SFLASH_RXTX                     0x00204480 /* SFLASH_RXTX */
#define BCHP_TVM_SFLASH_CTRL0                    0x00204484 /* SFLASH_CTRL0 */
#define BCHP_TVM_SFLASH_CTRL1                    0x00204488 /* SFLASH_CTRL1 */
#define BCHP_TVM_SFLASH_CTRL2                    0x0020448c /* SFLASH_CTRL2 */
#define BCHP_TVM_SPI_RXTX                        0x002044a0 /* SPI_RXTX */
#define BCHP_TVM_SPI_CTRL                        0x002044a4 /* SPI_CTRL */
#define BCHP_TVM_SPI_CLK_DIVIDE                  0x002044a8 /* SPI_CLK_DIVIDE */
#define BCHP_TVM_SPI_SS                          0x002044ac /* SPI_SS */
#define BCHP_TVM_SPI_WAIT                        0x002044b0 /* SPI_WAIT */
#define BCHP_TVM_PWM_CTRL                        0x002044c0 /* PWM_CTRL */
#define BCHP_TVM_PWM_CTRL2                       0x002044c4 /* PWM_CTRL2 */
#define BCHP_TVM_PWM_CTRL3                       0x002044c8 /* PWM_CTRL3 */
#define BCHP_TVM_PWM1_CWORD_MSB                  0x002044cc /* PWM1_CWORD_MSB */
#define BCHP_TVM_PWM1_CWORD_LSB                  0x002044d0 /* PWM1_CWORD_LSB */
#define BCHP_TVM_PWM2_CWORD_MSB                  0x002044d4 /* PWM2_CWORD_MSB */
#define BCHP_TVM_PWM2_CWORD_LSB                  0x002044d8 /* PWM2_CWORD_LSB */
#define BCHP_TVM_PWM1_ON                         0x002044dc /* PWM1_ON */
#define BCHP_TVM_PWM1_PERIOD                     0x002044e0 /* PWM1_PERIOD */
#define BCHP_TVM_PWM2_ON                         0x002044e4 /* PWM2_ON */
#define BCHP_TVM_PWM2_PERIOD                     0x002044e8 /* PWM2_PERIOD */
#define BCHP_TVM_FBC_MSTORE0                     0x00204500 /* FBC_MSTORE0 */
#define BCHP_TVM_FBC_MSTORE1                     0x00204504 /* FBC_MSTORE1 */
#define BCHP_TVM_FBC_MSTORE2                     0x00204508 /* FBC_MSTORE2 */
#define BCHP_TVM_FBC_MSTORE3                     0x0020450c /* FBC_MSTORE3 */
#define BCHP_TVM_FBC_MSTORE4                     0x00204510 /* FBC_MSTORE4 */
#define BCHP_TVM_FBC_MSTORE5                     0x00204514 /* FBC_MSTORE5 */
#define BCHP_TVM_FBC_MSTORE6                     0x00204518 /* FBC_MSTORE6 */
#define BCHP_TVM_FBC_MSTORE7                     0x0020451c /* FBC_MSTORE7 */
#define BCHP_TVM_FBC_MSTORE8                     0x00204520 /* FBC_MSTORE8 */
#define BCHP_TVM_FBC_MSTORE9                     0x00204524 /* FBC_MSTORE9 */
#define BCHP_TVM_FBC_MSTORE10                    0x00204528 /* FBC_MSTORE10 */
#define BCHP_TVM_FBC_MSTORE11                    0x0020452c /* FBC_MSTORE11 */
#define BCHP_TVM_FBC_MSTORE12                    0x00204530 /* FBC_MSTORE12 */
#define BCHP_TVM_FBC_MSTORE13                    0x00204534 /* FBC_MSTORE13 */
#define BCHP_TVM_FBC_MSTORE14                    0x00204538 /* FBC_MSTORE14 */
#define BCHP_TVM_FBC_MSTORE15                    0x0020453c /* FBC_MSTORE15 */
#define BCHP_TVM_FBC_MSTORE16                    0x00204540 /* FBC_MSTORE16 */
#define BCHP_TVM_FBC_MSTORE17                    0x00204544 /* FBC_MSTORE17 */
#define BCHP_TVM_FBC_MSTORE18                    0x00204548 /* FBC_MSTORE18 */
#define BCHP_TVM_FBC_MSTORE19                    0x0020454c /* FBC_MSTORE19 */
#define BCHP_TVM_FBC_MSTORE20                    0x00204550 /* FBC_MSTORE20 */
#define BCHP_TVM_FBC_MSTORE21                    0x00204554 /* FBC_MSTORE21 */
#define BCHP_TVM_FBC_MSTORE22                    0x00204558 /* FBC_MSTORE22 */
#define BCHP_TVM_FBC_MSTORE23                    0x0020455c /* FBC_MSTORE23 */
#define BCHP_TVM_FBC_MSTORE24                    0x00204560 /* FBC_MSTORE24 */
#define BCHP_TVM_FBC_MSTORE25                    0x00204564 /* FBC_MSTORE25 */
#define BCHP_TVM_FBC_MSTORE26                    0x00204568 /* FBC_MSTORE26 */
#define BCHP_TVM_FBC_MSTORE27                    0x0020456c /* FBC_MSTORE27 */
#define BCHP_TVM_FBC_MSTORE28                    0x00204570 /* FBC_MSTORE28 */
#define BCHP_TVM_FBC_MSTORE29                    0x00204574 /* FBC_MSTORE29 */
#define BCHP_TVM_FBC_MSTORE30                    0x00204578 /* FBC_MSTORE30 */
#define BCHP_TVM_FBC_MSTORE31                    0x0020457c /* FBC_MSTORE31 */
#define BCHP_TVM_FBC_MSTORE32                    0x00204580 /* FBC_MSTORE32 */
#define BCHP_TVM_FBC_MSTORE33                    0x00204584 /* FBC_MSTORE33 */
#define BCHP_TVM_FBC_MSTORE34                    0x00204588 /* FBC_MSTORE34 */
#define BCHP_TVM_FBC_MSTORE35                    0x0020458c /* FBC_MSTORE35 */
#define BCHP_TVM_FBC_MSTORE36                    0x00204590 /* FBC_MSTORE36 */
#define BCHP_TVM_FBC_MSTORE37                    0x00204594 /* FBC_MSTORE37 */
#define BCHP_TVM_FBC_MSTORE38                    0x00204598 /* FBC_MSTORE38 */
#define BCHP_TVM_FBC_MSTORE39                    0x0020459c /* FBC_MSTORE39 */
#define BCHP_TVM_FBC_MSTORE40                    0x002045a0 /* FBC_MSTORE40 */
#define BCHP_TVM_FBC_MSTORE41                    0x002045a4 /* FBC_MSTORE41 */
#define BCHP_TVM_FBC_MSTORE42                    0x002045a8 /* FBC_MSTORE42 */
#define BCHP_TVM_FBC_MSTORE43                    0x002045ac /* FBC_MSTORE43 */
#define BCHP_TVM_FBC_MSTORE44                    0x002045b0 /* FBC_MSTORE44 */
#define BCHP_TVM_FBC_MSTORE45                    0x002045b4 /* FBC_MSTORE45 */
#define BCHP_TVM_FBC_MSTORE46                    0x002045b8 /* FBC_MSTORE46 */
#define BCHP_TVM_FBC_MSTORE47                    0x002045bc /* FBC_MSTORE47 */
#define BCHP_TVM_FBC_MSTORE48                    0x002045c0 /* FBC_MSTORE48 */
#define BCHP_TVM_FBC_MSTORE49                    0x002045c4 /* FBC_MSTORE49 */
#define BCHP_TVM_FBC_MSTORE50                    0x002045c8 /* FBC_MSTORE50 */
#define BCHP_TVM_FBC_MSTORE51                    0x002045cc /* FBC_MSTORE51 */
#define BCHP_TVM_FBC_MSTORE52                    0x002045d0 /* FBC_MSTORE52 */
#define BCHP_TVM_FBC_MSTORE53                    0x002045d4 /* FBC_MSTORE53 */
#define BCHP_TVM_FBC_MSTORE54                    0x002045d8 /* FBC_MSTORE54 */
#define BCHP_TVM_FBC_MSTORE55                    0x002045dc /* FBC_MSTORE55 */
#define BCHP_TVM_FBC_MSTORE56                    0x002045e0 /* FBC_MSTORE56 */
#define BCHP_TVM_FBC_MSTORE57                    0x002045e4 /* FBC_MSTORE57 */
#define BCHP_TVM_FBC_MSTORE58                    0x002045e8 /* FBC_MSTORE58 */
#define BCHP_TVM_FBC_MSTORE59                    0x002045ec /* FBC_MSTORE59 */
#define BCHP_TVM_FBC_MSTORE60                    0x002045f0 /* FBC_MSTORE60 */
#define BCHP_TVM_FBC_MSTORE61                    0x002045f4 /* FBC_MSTORE61 */
#define BCHP_TVM_FBC_MSTORE62                    0x002045f8 /* FBC_MSTORE62 */
#define BCHP_TVM_FBC_MSTORE63                    0x002045fc /* FBC_MSTORE63 */
#define BCHP_TVM_FBC_APER0_CNTL                  0x00204600 /* FBC_APER0_CNTL */
#define BCHP_TVM_FBC_APER1_CNTL                  0x00204604 /* FBC_APER1_CNTL */
#define BCHP_TVM_FBC_APER2_CNTL                  0x00204608 /* FBC_APER2_CNTL */
#define BCHP_TVM_FBC_APER3_CNTL                  0x0020460c /* FBC_APER3_CNTL */
#define BCHP_TVM_FBC_APER4_CNTL                  0x00204610 /* FBC_APER4_CNTL */
#define BCHP_TVM_FBC_APER5_CNTL                  0x00204614 /* FBC_APER5_CNTL */
#define BCHP_TVM_FBC_CNTL0                       0x00204618 /* FBC_CNTL0 */
#define BCHP_TVM_FBC_IO_CNTL0                    0x0020461c /* FBC_IO_CNTL0 */
#define BCHP_TVM_FBC_IO_CNTL1                    0x00204620 /* FBC_IO_CNTL1 */
#define BCHP_TVM_FBC_IO_INPUT                    0x00204624 /* FBC_IO_INPUT */
#define BCHP_TVM_FBC_STATUS                      0x002046fc /* FBC_STATUS */
#define BCHP_TVM_COMMUNICATION_0                 0x00204a00 /* COMMUNICATION_0 */
#define BCHP_TVM_COMMUNICATION_1                 0x00204a04 /* COMMUNICATION_1 */
#define BCHP_TVM_COMMUNICATION_2                 0x00204a08 /* COMMUNICATION_2 */
#define BCHP_TVM_CONTROL_0                       0x00204a0c /* CONTROL_0 */
#define BCHP_TVM_CONTROL_1                       0x00204a10 /* CONTROL_1 */
#define BCHP_TVM_CLOCK_DIVIDERS_1                0x00204a14 /* CLOCK_DIVIDERS_1 */
#define BCHP_TVM_CLOCK_DIVIDERS_2                0x00204a18 /* CLOCK_DIVIDERS_2 */
#define BCHP_TVM_CLOCK_DIVIDERS_3                0x00204a1c /* CLOCK_DIVIDERS_3 */
#define BCHP_TVM_CLOCK_DIVIDERS_4                0x00204a20 /* CLOCK_DIVIDERS_4 */
#define BCHP_TVM_CLOCK_DIVIDERS_5                0x00204b00 /* CLOCK_DIVIDERS_5 */
#define BCHP_TVM_CLOCK_DIVIDERS_6                0x00204b04 /* CLOCK_DIVIDERS_6 */
#define BCHP_TVM_CLOCK_DIVIDERS_7                0x00204b08 /* CLOCK_DIVIDERS_7 */
#define BCHP_TVM_CLOCK_DIVIDERS_8                0x00204b1c /* CLOCK_DIVIDERS_8 */
#define BCHP_TVM_CLOCK_DIVIDERS_9                0x00204b60 /* CLOCK_DIVIDERS_9 */
#define BCHP_TVM_RESET_CTRL                      0x00204b0c /* RESET_CTRL */
#define BCHP_TVM_RESET_HISTORY                   0x00204b10 /* RESET_HISTORY */
#define BCHP_TVM_SW_RESET                        0x00204b14 /* SW_RESET */
#define BCHP_TVM_STRAP_VALUE                     0x00204b18 /* STRAP_VALUE */
#define BCHP_TVM_AON_TEST_DEBUG_MUX              0x00204b20 /* AON_TEST_DEBUG_MUX */
#define BCHP_TVM_AON_TEST_CNTL                   0x00204b24 /* AON_TEST_CNTL */
#define BCHP_TVM_AON_TEST_FCNT_0                 0x00204b28 /* AON_TEST_FCNT_0 */
#define BCHP_TVM_AON_TEST_FCNT_1                 0x00204b2c /* AON_TEST_FCNT_1 */
#define BCHP_TVM_PROBE_CLK_DIV                   0x00204b30 /* PROBE_CLK_DIV */
#define BCHP_TVM_DPLLGEN_40G_0                   0x00204b34 /* DPLLGEN_40G_0 */
#define BCHP_TVM_DPLLGEN_40G_1                   0x00204b38 /* DPLLGEN_40G_1 */
#define BCHP_TVM_DPLLGEN_40G_2                   0x00204b3c /* DPLLGEN_40G_2 */
#define BCHP_TVM_DPLLGEN_40G_3                   0x00204b40 /* DPLLGEN_40G_3 */
#define BCHP_TVM_DPLLGEN_40G_4                   0x00204b5c /* DPLLGEN_40G_4 */
#define BCHP_TVM_DPLLGEN_40G_5                   0x00204b64 /* DPLLGEN_40G_5 */
#define BCHP_TVM_DPLLGEN_40G_OUT_CH0             0x00204b44 /* DPLLGEN_40G_OUT_CH0 */
#define BCHP_TVM_DPLLGEN_40G_OUT_CH1             0x00204b48 /* DPLLGEN_40G_OUT_CH1 */
#define BCHP_TVM_DPLLGEN_40G_SPARE_BITS          0x00204b4c /* DPLLGEN_40G_SPARE_BITS */
#define BCHP_TVM_OSC_CNTL                        0x00204b58 /* OSC_CNTL */
#define BCHP_TVM_MEM_PD_CNT_REG                  0x00204b50 /* MEM_PD_CNT_REG */
#define BCHP_TVM_MEM_PWR_DOWN                    0x00204b54 /* MEM_PWR_DOWN */
#define BCHP_TVM_CLK_GATING                      0x00204a28 /* CLK_GATING */
#define BCHP_TVM_CPU_CLK_GATING                  0x00204a30 /* CPU_CLK_GATING */
#define BCHP_TVM_CHIP_POWER_CTRL                 0x00204a2c /* CHIP_POWER_CTRL */
#define BCHP_TVM_PIN_MUX_0                       0x00204b70 /* PIN_MUX_0 */
#define BCHP_TVM_PIN_MUX_1                       0x00204b74 /* PIN_MUX_1 */
#define BCHP_TVM_PIN_MUX_2                       0x00204b78 /* PIN_MUX_2 */
#define BCHP_TVM_PIN_MUX_3                       0x00204b7c /* PIN_MUX_3 */
#define BCHP_TVM_PIN_MUX_4                       0x00204b80 /* PIN_MUX_4 */
#define BCHP_TVM_PIN_MUX_5                       0x00204b84 /* PIN_MUX_5 */
#define BCHP_TVM_PIN_MUX_6                       0x00204b8c /* PIN_MUX_6 */
#define BCHP_TVM_PIN_MUX_7                       0x00204b90 /* PIN_MUX_7 */
#define BCHP_TVM_PAD_CTRL_0                      0x00204b98 /* PAD_CTRL_0 */
#define BCHP_TVM_PAD_CTRL_1                      0x00204b9c /* PAD_CTRL_1 */
#define BCHP_TVM_PAD_CTRL_2                      0x00204ba0 /* PAD_CTRL_2 */
#define BCHP_TVM_PAD_CTRL_3                      0x00204ba4 /* PAD_CTRL_3 */
#define BCHP_TVM_PAD_CTRL_4                      0x00204ba8 /* PAD_CTRL_4 */
#define BCHP_TVM_PAD_CTRL_5                      0x00204bac /* PAD_CTRL_5 */
#define BCHP_TVM_PAD_CTRL_6                      0x00204bb0 /* PAD_CTRL_6 */
#define BCHP_TVM_PAD_CTRL_7                      0x00204bb4 /* PAD_CTRL_7 */
#define BCHP_TVM_PAD_CTRL_8                      0x00204bb8 /* PAD_CTRL_8 */
#define BCHP_TVM_PAD_CTRL_9                      0x00204bbc /* PAD_CTRL_9 */
#define BCHP_TVM_GPIO_ODEN_0                     0x00204a60 /* GPIO_ODEN_0 */
#define BCHP_TVM_GPIO_DO_0                       0x00204a64 /* GPIO_DO_0 */
#define BCHP_TVM_GPIO_DIR_0                      0x00204a68 /* GPIO_DIR_0 */
#define BCHP_TVM_GPIO_EC_0                       0x00204a6c /* GPIO_EC_0 */
#define BCHP_TVM_GPIO_EI_0                       0x00204a70 /* GPIO_EI_0 */
#define BCHP_TVM_GPIO_MASK_0                     0x00204a74 /* GPIO_MASK_0 */
#define BCHP_TVM_GPIO_LEVEL_0                    0x00204a78 /* GPIO_LEVEL_0 */
#define BCHP_TVM_GPIO_STAT_0                     0x00204a7c /* GPIO_STAT_0 */
#define BCHP_TVM_GPIO_ODEN_1                     0x00204a80 /* GPIO_ODEN_1 */
#define BCHP_TVM_GPIO_DO_1                       0x00204a84 /* GPIO_DO_1 */
#define BCHP_TVM_GPIO_DIR_1                      0x00204a88 /* GPIO_DIR_1 */
#define BCHP_TVM_GPIO_EC_1                       0x00204a8c /* GPIO_EC_1 */
#define BCHP_TVM_GPIO_EI_1                       0x00204a90 /* GPIO_EI_1 */
#define BCHP_TVM_GPIO_MASK_1                     0x00204a94 /* GPIO_MASK_1 */
#define BCHP_TVM_GPIO_LEVEL_1                    0x00204a98 /* GPIO_LEVEL_1 */
#define BCHP_TVM_GPIO_STAT_1                     0x00204a9c /* GPIO_STAT_1 */
#define BCHP_TVM_GPIO_ODEN_2                     0x00204a34 /* GPIO_ODEN_2 */
#define BCHP_TVM_GPIO_DO_2                       0x00204a38 /* GPIO_DO_2 */
#define BCHP_TVM_GPIO_DIR_2                      0x00204a3c /* GPIO_DIR_2 */
#define BCHP_TVM_GPIO_EC_2                       0x00204a40 /* GPIO_EC_2 */
#define BCHP_TVM_GPIO_EI_2                       0x00204a44 /* GPIO_EI_2 */
#define BCHP_TVM_GPIO_MASK_2                     0x00204a48 /* GPIO_MASK_2 */
#define BCHP_TVM_GPIO_LEVEL_2                    0x00204a4c /* GPIO_LEVEL_2 */
#define BCHP_TVM_GPIO_STAT_2                     0x00204a50 /* GPIO_STAT_2 */
#define BCHP_TVM_BYP_CLK_UNSELECT                0x00204bc4 /* BYP_CLK_UNSELECT */
#define BCHP_TVM_PWM_CNTL                        0x00204bc0 /* PWM_CNTL */
#define BCHP_TVM_COMMUNICATION_3                 0x00204bcc /* COMMUNICATION_3 */
#define BCHP_TVM_COMMUNICATION_4                 0x00204bd0 /* COMMUNICATION_4 */
#define BCHP_TVM_COMMUNICATION_5                 0x00204bd4 /* COMMUNICATION_5 */
#define BCHP_TVM_COMMUNICATION_6                 0x00204bd8 /* COMMUNICATION_6 */
#define BCHP_TVM_COMMUNICATION_7                 0x00204bdc /* COMMUNICATION_7 */
#define BCHP_TVM_COMMUNICATION_8                 0x00204be0 /* COMMUNICATION_8 */
#define BCHP_TVM_COMMUNICATION_9                 0x00204be4 /* COMMUNICATION_9 */
#define BCHP_TVM_COMMUNICATION_10                0x00204be8 /* COMMUNICATION_10 */
#define BCHP_TVM_COMMUNICATION_11                0x00204bec /* COMMUNICATION_11 */
#define BCHP_TVM_COMMUNICATION_12                0x00204bf0 /* COMMUNICATION_12 */
#define BCHP_TVM_COMMUNICATION_13                0x00204bf4 /* COMMUNICATION_13 */
#define BCHP_TVM_COMMUNICATION_14                0x00204bf8 /* COMMUNICATION_14 */
#define BCHP_TVM_COMMUNICATION_15                0x00204bfc /* COMMUNICATION_15 */
#define BCHP_TVM_MEM_PWR_DOWN_UNLOCK_PASSWD      0x00204ab0 /* MEM_PWR_DOWN_UNLOCK_PASSWD */
#define BCHP_TVM_FLASH_ADDR_OUT                  0x00204ab8 /* FLASH_ADDR_OUT */
#define BCHP_TVM_TAR_CONFLICT                    0x00204abc /* TAR_CONFLICT */
#define BCHP_TVM_APER_PCU_SFLASH_ADDR            0x00204ac0 /* APER_PCU_SFLASH_ADDR */
#define BCHP_TVM_APER_PCU_SFLASH_CNTL            0x00204ac4 /* APER_PCU_SFLASH_CNTL */
#define BCHP_TVM_APER_PCU_PFLASH_ADDR            0x00204ac8 /* APER_PCU_PFLASH_ADDR */
#define BCHP_TVM_APER_PCU_PFLASH_CNTL            0x00204acc /* APER_PCU_PFLASH_CNTL */
#define BCHP_TVM_APER_PCU_FBC0_ADDR              0x00204ad0 /* APER_PCU_FBC0_ADDR */
#define BCHP_TVM_APER_PCU_FBC0_CNTL              0x00204ad4 /* APER_PCU_FBC0_CNTL */
#define BCHP_TVM_APER_PCU_FBC1_ADDR              0x00204ad8 /* APER_PCU_FBC1_ADDR */
#define BCHP_TVM_APER_PCU_FBC1_CNTL              0x00204adc /* APER_PCU_FBC1_CNTL */
#define BCHP_TVM_APER_PCU_FBC2_ADDR              0x00204ae0 /* APER_PCU_FBC2_ADDR */
#define BCHP_TVM_APER_PCU_FBC2_CNTL              0x00204ae4 /* APER_PCU_FBC2_CNTL */
#define BCHP_TVM_APER_PCU_FBC3_ADDR              0x00204ae8 /* APER_PCU_FBC3_ADDR */
#define BCHP_TVM_APER_PCU_FBC3_CNTL              0x00204aec /* APER_PCU_FBC3_CNTL */
#define BCHP_TVM_APER_PCU_FBC4_ADDR              0x00204af0 /* APER_PCU_FBC4_ADDR */
#define BCHP_TVM_APER_PCU_FBC4_CNTL              0x00204af4 /* APER_PCU_FBC4_CNTL */
#define BCHP_TVM_APER_PCU_FBC5_ADDR              0x00204af8 /* APER_PCU_FBC5_ADDR */
#define BCHP_TVM_APER_PCU_FBC5_CNTL              0x00204afc /* APER_PCU_FBC5_CNTL */
#define BCHP_TVM_PFLASH_CNTL                     0x00204800 /* PFLASH_CNTL */
#define BCHP_TVM_PFLASH_CNTL1                    0x00204804 /* PFLASH_CNTL1 */
#define BCHP_TVM_PFLASH_DEV_ADDR_0               0x00204808 /* PFLASH_DEV_ADDR_0 */
#define BCHP_TVM_PFLASH_DEV_ADDR_1               0x0020480c /* PFLASH_DEV_ADDR_1 */
#define BCHP_TVM_PFLASH_STAT_DATA                0x00204810 /* PFLASH_STAT_DATA */
#define BCHP_TVM_PFLASH_IO_CNTL                  0x00204814 /* PFLASH_IO_CNTL */
#define BCHP_TVM_PFLASH_IO_DATA                  0x00204818 /* PFLASH_IO_DATA */
#define BCHP_TVM_PFLASH_ONFI_DATA                0x0020481c /* PFLASH_ONFI_DATA */
#define BCHP_TVM_PFLASH_INT_CNTL                 0x00204820 /* PFLASH_INT_CNTL */
#define BCHP_TVM_PFLASH_INT_STATUS               0x00204824 /* PFLASH_INT_STATUS */
#define BCHP_TVM_PFLASH_PROGRAM_CNTL             0x00204828 /* PFLASH_PROGRAM_CNTL */
#define BCHP_TVM_PFLASH_MULTI_PAGE_NUM           0x0020482c /* PFLASH_MULTI_PAGE_NUM */
#define BCHP_TVM_PFLASH_STATUS0                  0x00204830 /* PFLASH_STATUS0 */
#define BCHP_TVM_PFLASH_STATUS1                  0x00204834 /* PFLASH_STATUS1 */
#define BCHP_TVM_PFLASH_ID_DATA_0                0x00204838 /* PFLASH_ID_DATA_0 */
#define BCHP_TVM_PFLASH_ID_DATA_1                0x0020483c /* PFLASH_ID_DATA_1 */
#define BCHP_TVM_PFLASH_HAM_STATUS               0x00204840 /* PFLASH_HAM_STATUS */
#define BCHP_TVM_PFLASH_HAM_MAIN_DATA            0x00204844 /* PFLASH_HAM_MAIN_DATA */
#define BCHP_TVM_PFLASH_HAM_SPARE_DATA           0x00204848 /* PFLASH_HAM_SPARE_DATA */
#define BCHP_TVM_PFLASH_ECC_CNTL_CS0             0x0020484c /* PFLASH_ECC_CNTL_CS0 */
#define BCHP_TVM_PFLASH_ECC_CNTL_CS1             0x00204850 /* PFLASH_ECC_CNTL_CS1 */
#define BCHP_TVM_PFLASH_OPCODE0_CS0              0x00204858 /* PFLASH_OPCODE0_CS0 */
#define BCHP_TVM_PFLASH_OPCODE0_CS1              0x0020485c /* PFLASH_OPCODE0_CS1 */
#define BCHP_TVM_PFLASH_OPCODE1_CS0              0x00204860 /* PFLASH_OPCODE1_CS0 */
#define BCHP_TVM_PFLASH_OPCODE1_CS1              0x00204864 /* PFLASH_OPCODE1_CS1 */
#define BCHP_TVM_PFLASH_CONF_CS0                 0x00204868 /* PFLASH_CONF_CS0 */
#define BCHP_TVM_PFLASH_CONF_CS1                 0x0020486c /* PFLASH_CONF_CS1 */
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS0          0x00204870 /* PFLASH_AC_PRESCALE_CS0 */
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS1          0x00204874 /* PFLASH_AC_PRESCALE_CS1 */
#define BCHP_TVM_PFLASH_TIMING_CNTL              0x00204878 /* PFLASH_TIMING_CNTL */
#define BCHP_TVM_PFLASH_CNTL2                    0x0020487c /* PFLASH_CNTL2 */
#define BCHP_TVM_PFLASH_BCH_CNTL_CS0             0x00204880 /* PFLASH_BCH_CNTL_CS0 */
#define BCHP_TVM_PFLASH_BCH_CNTL_CS1             0x00204884 /* PFLASH_BCH_CNTL_CS1 */
#define BCHP_TVM_PFLASH_BCH_ERRCNT_0             0x00204888 /* PFLASH_BCH_ERRCNT_0 */
#define BCHP_TVM_PFLASH_BCH_ERRCNT_1             0x0020488c /* PFLASH_BCH_ERRCNT_1 */
#define BCHP_TVM_PFLASH_BCH_UERRCNT              0x00204890 /* PFLASH_BCH_UERRCNT */
#define BCHP_TVM_PFLASH_BCH_ERR_SCNT             0x00204894 /* PFLASH_BCH_ERR_SCNT */
#define BCHP_TVM_PFLASH_BCH_CORR_ADDR_0          0x00204898 /* PFLASH_BCH_CORR_ADDR_0 */
#define BCHP_TVM_PFLASH_BCH_CORR_ADDR_1          0x0020489c /* PFLASH_BCH_CORR_ADDR_1 */
#define BCHP_TVM_PFLASH_BCH_UNCORR_ADDR_0        0x002048a0 /* PFLASH_BCH_UNCORR_ADDR_0 */
#define BCHP_TVM_PFLASH_BCH_UNCORR_ADDR_1        0x002048a4 /* PFLASH_BCH_UNCORR_ADDR_1 */
#define BCHP_TVM_PFLASH_BCH_ERASED_SEC_0         0x002048a8 /* PFLASH_BCH_ERASED_SEC_0 */
#define BCHP_TVM_PFLASH_BCH_ERASED_SEC_1         0x002048ac /* PFLASH_BCH_ERASED_SEC_1 */
#define BCHP_TVM_PFLASH_BCH_CORR_SEC_0           0x002048b0 /* PFLASH_BCH_CORR_SEC_0 */
#define BCHP_TVM_PFLASH_BCH_CORR_SEC_1           0x002048b4 /* PFLASH_BCH_CORR_SEC_1 */
#define BCHP_TVM_PFLASH_BCH_UNCORR_SEC_0         0x002048b8 /* PFLASH_BCH_UNCORR_SEC_0 */
#define BCHP_TVM_PFLASH_BCH_UNCORR_SEC_1         0x002048bc /* PFLASH_BCH_UNCORR_SEC_1 */
#define BCHP_TVM_PFLASH_GLB_CNTL                 0x002048c0 /* PFLASH_GLB_CNTL */
#define BCHP_TVM_PFLASH_GLB_DATA                 0x002048c4 /* PFLASH_GLB_DATA */
#define BCHP_TVM_PFLASH_SPARE_AREA_WRITE_OFS_0   0x002048e0 /* PFLASH_SPARE_AREA_WRITE_OFS_0 */
#define BCHP_TVM_PFLASH_SPARE_AREA_WRITE_OFS_4   0x002048e4 /* PFLASH_SPARE_AREA_WRITE_OFS_4 */
#define BCHP_TVM_PFLASH_SPARE_AREA_WRITE_OFS_8   0x002048e8 /* PFLASH_SPARE_AREA_WRITE_OFS_8 */
#define BCHP_TVM_PFLASH_SPARE_AREA_WRITE_OFS_C   0x002048ec /* PFLASH_SPARE_AREA_WRITE_OFS_C */
#define BCHP_TVM_PFLASH_SPARE_AREA_WRITE_OFS_10  0x002048f0 /* PFLASH_SPARE_AREA_WRITE_OFS_10 */
#define BCHP_TVM_PFLASH_SPARE_AREA_WRITE_OFS_14  0x002048f4 /* PFLASH_SPARE_AREA_WRITE_OFS_14 */
#define BCHP_TVM_PFLASH_SPARE_AREA_WRITE_OFS_18  0x002048f8 /* PFLASH_SPARE_AREA_WRITE_OFS_18 */
#define BCHP_TVM_PFLASH_SPARE_AREA_WRITE_OFS_1C  0x002048fc /* PFLASH_SPARE_AREA_WRITE_OFS_1C */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_0    0x00204900 /* PFLASH_SPARE_AREA_READ_OFS_0 */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_4    0x00204904 /* PFLASH_SPARE_AREA_READ_OFS_4 */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_8    0x00204908 /* PFLASH_SPARE_AREA_READ_OFS_8 */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_C    0x0020490c /* PFLASH_SPARE_AREA_READ_OFS_C */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_10   0x00204910 /* PFLASH_SPARE_AREA_READ_OFS_10 */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_14   0x00204914 /* PFLASH_SPARE_AREA_READ_OFS_14 */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_18   0x00204918 /* PFLASH_SPARE_AREA_READ_OFS_18 */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_1C   0x0020491c /* PFLASH_SPARE_AREA_READ_OFS_1C */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_20   0x00204920 /* PFLASH_SPARE_AREA_READ_OFS_20 */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_24   0x00204924 /* PFLASH_SPARE_AREA_READ_OFS_24 */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_28   0x00204928 /* PFLASH_SPARE_AREA_READ_OFS_28 */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_2C   0x0020492c /* PFLASH_SPARE_AREA_READ_OFS_2C */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_30   0x00204930 /* PFLASH_SPARE_AREA_READ_OFS_30 */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_34   0x00204934 /* PFLASH_SPARE_AREA_READ_OFS_34 */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_38   0x00204938 /* PFLASH_SPARE_AREA_READ_OFS_38 */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_3C   0x0020493c /* PFLASH_SPARE_AREA_READ_OFS_3C */
#define BCHP_TVM_SEC_DRAM_IMG_KEY_0              0x00204380 /* SEC_DRAM_IMG_KEY_0 */
#define BCHP_TVM_SEC_DRAM_IMG_KEY_1              0x00204384 /* SEC_DRAM_IMG_KEY_1 */
#define BCHP_TVM_SEC_DRAM_IMG_KEY_2              0x00204388 /* SEC_DRAM_IMG_KEY_2 */
#define BCHP_TVM_SEC_DRAM_IMG_KEY_3              0x0020438c /* SEC_DRAM_IMG_KEY_3 */
#define BCHP_TVM_SEC_DRAM_MAC_KEY_0              0x00204390 /* SEC_DRAM_MAC_KEY_0 */
#define BCHP_TVM_SEC_DRAM_MAC_KEY_1              0x00204394 /* SEC_DRAM_MAC_KEY_1 */
#define BCHP_TVM_SEC_DRAM_MAC_KEY_2              0x00204398 /* SEC_DRAM_MAC_KEY_2 */
#define BCHP_TVM_SEC_DRAM_MAC_KEY_3              0x0020439c /* SEC_DRAM_MAC_KEY_3 */
#define BCHP_TVM_SEC_DRAM_MAC_0                  0x002043a0 /* SEC_DRAM_MAC_0 */
#define BCHP_TVM_SEC_DRAM_MAC_1                  0x002043a4 /* SEC_DRAM_MAC_1 */
#define BCHP_TVM_SEC_DRAM_MAC_2                  0x002043a8 /* SEC_DRAM_MAC_2 */
#define BCHP_TVM_SEC_DRAM_MAC_3                  0x002043ac /* SEC_DRAM_MAC_3 */
#define BCHP_TVM_SEC_RESERVED_0                  0x002043b0 /* SEC_RESERVED_0 */
#define BCHP_TVM_SEC_RESERVED_1                  0x002043b4 /* SEC_RESERVED_1 */
#define BCHP_TVM_SEC_RESERVED_2                  0x002043b8 /* SEC_RESERVED_2 */
#define BCHP_TVM_SEC_RESERVED_3                  0x002043bc /* SEC_RESERVED_3 */
#define BCHP_TVM_SEC_DRAM_IMG_SIZE               0x002043c0 /* SEC_DRAM_IMG_SIZE */
#define BCHP_TVM_SEC_CONTROL_0                   0x002043c4 /* SEC_CONTROL_0 */
#define BCHP_TVM_SEC_STATUS_0                    0x002043c8 /* SEC_STATUS_0 */
#define BCHP_TVM_SEC_STATUS_1                    0x002043cc /* SEC_STATUS_1 */
#define BCHP_TVM_AVL3_HEADER_BLOCK               0x00204700 /* AVL3_HEADER_BLOCK */
#define BCHP_TVM_AVL3_DATA_BLOCK                 0x00204704 /* AVL3_DATA_BLOCK */
#define BCHP_TVM_AVL3_CNTL                       0x00204708 /* AVL3_CNTL */
#define BCHP_TVM_AVL3_START_DET_CNT              0x0020470c /* AVL3_START_DET_CNT */
#define BCHP_TVM_AVL3_DATA0_DET_CNT              0x00204710 /* AVL3_DATA0_DET_CNT */
#define BCHP_TVM_AVL3_DATA1_DET_CNT              0x00204714 /* AVL3_DATA1_DET_CNT */
#define BCHP_TVM_AVL3_LINE_ERR_HANDL             0x00204718 /* AVL3_LINE_ERR_HANDL */
#define BCHP_TVM_AVL3_XMIT_DATA0                 0x0020471c /* AVL3_XMIT_DATA0 */
#define BCHP_TVM_AVL3_XMIT_DATA1                 0x00204720 /* AVL3_XMIT_DATA1 */
#define BCHP_TVM_AVL3_STATUS                     0x00204724 /* AVL3_STATUS */
#define BCHP_TVM_AVL3_INTR_ENABLE                0x00204728 /* AVL3_INTR_ENABLE */
#define BCHP_TVM_AVL3_INTR_STATUS                0x0020472c /* AVL3_INTR_STATUS */
#define BCHP_TVM_AVL3_ERR_CNTL                   0x00204730 /* AVL3_ERR_CNTL */
#define BCHP_TVM_AVL3_CNTL1                      0x00204734 /* AVL3_CNTL1 */
#define BCHP_TVM_AVL3_CNTL2                      0x00204738 /* AVL3_CNTL2 */
#define BCHP_TVM_UIRT3_RXTX_FIFO                 0x00204740 /* UIRT3_RXTX_FIFO */
#define BCHP_TVM_UIRT3_SAMPLE_CLKDIV             0x00204750 /* UIRT3_SAMPLE_CLKDIV */
#define BCHP_TVM_UIRT3_XMIT_MOD_CNTL             0x00204754 /* UIRT3_XMIT_MOD_CNTL */
#define BCHP_TVM_UIRT3_RCVR_DEMOD_CNTL           0x00204758 /* UIRT3_RCVR_DEMOD_CNTL */
#define BCHP_TVM_UIRT3_RCVR_NOISE_CNTL           0x0020475c /* UIRT3_RCVR_NOISE_CNTL */
#define BCHP_TVM_UIRT3_STATUS                    0x00204760 /* UIRT3_STATUS */
#define BCHP_TVM_UIRT3_CNTL                      0x00204764 /* UIRT3_CNTL */
#define BCHP_TVM_UIRT3_XMIT_CNTL                 0x00204768 /* UIRT3_XMIT_CNTL */
#define BCHP_TVM_UIRT3_RCVR_CNTL                 0x0020476c /* UIRT3_RCVR_CNTL */
#define BCHP_TVM_UIRT3_INTR_ENABLE               0x00204778 /* UIRT3_INTR_ENABLE */
#define BCHP_TVM_UIRT3_INTR_STATUS               0x0020477c /* UIRT3_INTR_STATUS */

/***************************************************************************
 *I2C_CNTL_0_0 - I2C_CNTL_0_0
 ***************************************************************************/
/* TVM :: I2C_CNTL_0_0 :: I2C_PRESCALE [31:16] */
#define BCHP_TVM_I2C_CNTL_0_0_I2C_PRESCALE_MASK                    0xffff0000
#define BCHP_TVM_I2C_CNTL_0_0_I2C_PRESCALE_SHIFT                   16

/* TVM :: I2C_CNTL_0_0 :: reserved0 [15:13] */
#define BCHP_TVM_I2C_CNTL_0_0_reserved0_MASK                       0x0000e000
#define BCHP_TVM_I2C_CNTL_0_0_reserved0_SHIFT                      13

/* TVM :: I2C_CNTL_0_0 :: I2C_GO [12:12] */
#define BCHP_TVM_I2C_CNTL_0_0_I2C_GO_MASK                          0x00001000
#define BCHP_TVM_I2C_CNTL_0_0_I2C_GO_SHIFT                         12

/* TVM :: I2C_CNTL_0_0 :: I2C_ABORT [11:11] */
#define BCHP_TVM_I2C_CNTL_0_0_I2C_ABORT_MASK                       0x00000800
#define BCHP_TVM_I2C_CNTL_0_0_I2C_ABORT_SHIFT                      11

/* TVM :: I2C_CNTL_0_0 :: I2C_RECEIVE [10:10] */
#define BCHP_TVM_I2C_CNTL_0_0_I2C_RECEIVE_MASK                     0x00000400
#define BCHP_TVM_I2C_CNTL_0_0_I2C_RECEIVE_SHIFT                    10

/* TVM :: I2C_CNTL_0_0 :: I2C_STOP [09:09] */
#define BCHP_TVM_I2C_CNTL_0_0_I2C_STOP_MASK                        0x00000200
#define BCHP_TVM_I2C_CNTL_0_0_I2C_STOP_SHIFT                       9

/* TVM :: I2C_CNTL_0_0 :: I2C_START [08:08] */
#define BCHP_TVM_I2C_CNTL_0_0_I2C_START_MASK                       0x00000100
#define BCHP_TVM_I2C_CNTL_0_0_I2C_START_SHIFT                      8

/* TVM :: I2C_CNTL_0_0 :: reserved1 [07:06] */
#define BCHP_TVM_I2C_CNTL_0_0_reserved1_MASK                       0x000000c0
#define BCHP_TVM_I2C_CNTL_0_0_reserved1_SHIFT                      6

/* TVM :: I2C_CNTL_0_0 :: I2C_SOFT_RST [05:05] */
#define BCHP_TVM_I2C_CNTL_0_0_I2C_SOFT_RST_MASK                    0x00000020
#define BCHP_TVM_I2C_CNTL_0_0_I2C_SOFT_RST_SHIFT                   5

/* TVM :: I2C_CNTL_0_0 :: reserved2 [04:03] */
#define BCHP_TVM_I2C_CNTL_0_0_reserved2_MASK                       0x00000018
#define BCHP_TVM_I2C_CNTL_0_0_reserved2_SHIFT                      3

/* TVM :: I2C_CNTL_0_0 :: I2C_HALT [02:02] */
#define BCHP_TVM_I2C_CNTL_0_0_I2C_HALT_MASK                        0x00000004
#define BCHP_TVM_I2C_CNTL_0_0_I2C_HALT_SHIFT                       2

/* TVM :: I2C_CNTL_0_0 :: I2C_NACK [01:01] */
#define BCHP_TVM_I2C_CNTL_0_0_I2C_NACK_MASK                        0x00000002
#define BCHP_TVM_I2C_CNTL_0_0_I2C_NACK_SHIFT                       1

/* TVM :: I2C_CNTL_0_0 :: I2C_DONE [00:00] */
#define BCHP_TVM_I2C_CNTL_0_0_I2C_DONE_MASK                        0x00000001
#define BCHP_TVM_I2C_CNTL_0_0_I2C_DONE_SHIFT                       0

/***************************************************************************
 *I2C_CNTL_1_0 - I2C_CNTL_1_0
 ***************************************************************************/
/* TVM :: I2C_CNTL_1_0 :: I2C_TIME_LIMIT [31:24] */
#define BCHP_TVM_I2C_CNTL_1_0_I2C_TIME_LIMIT_MASK                  0xff000000
#define BCHP_TVM_I2C_CNTL_1_0_I2C_TIME_LIMIT_SHIFT                 24

/* TVM :: I2C_CNTL_1_0 :: I2C_ACK_COUNT [23:20] */
#define BCHP_TVM_I2C_CNTL_1_0_I2C_ACK_COUNT_MASK                   0x00f00000
#define BCHP_TVM_I2C_CNTL_1_0_I2C_ACK_COUNT_SHIFT                  20

/* TVM :: I2C_CNTL_1_0 :: I2C_ACK_WAIT [19:19] */
#define BCHP_TVM_I2C_CNTL_1_0_I2C_ACK_WAIT_MASK                    0x00080000
#define BCHP_TVM_I2C_CNTL_1_0_I2C_ACK_WAIT_SHIFT                   19

/* TVM :: I2C_CNTL_1_0 :: I2C_FORCE_INT [18:18] */
#define BCHP_TVM_I2C_CNTL_1_0_I2C_FORCE_INT_MASK                   0x00040000
#define BCHP_TVM_I2C_CNTL_1_0_I2C_FORCE_INT_SHIFT                  18

/* union - case write_access [17:17] */
/* TVM :: I2C_CNTL_1_0 :: write_access :: I2C_INT_AK [17:17] */
#define BCHP_TVM_I2C_CNTL_1_0_write_access_I2C_INT_AK_MASK         0x00020000
#define BCHP_TVM_I2C_CNTL_1_0_write_access_I2C_INT_AK_SHIFT        17

/* union - case read_access [17:17] */
/* TVM :: I2C_CNTL_1_0 :: read_access :: I2C_INT [17:17] */
#define BCHP_TVM_I2C_CNTL_1_0_read_access_I2C_INT_MASK             0x00020000
#define BCHP_TVM_I2C_CNTL_1_0_read_access_I2C_INT_SHIFT            17

/* TVM :: I2C_CNTL_1_0 :: reserved0 [16:11] */
#define BCHP_TVM_I2C_CNTL_1_0_reserved0_MASK                       0x0001f800
#define BCHP_TVM_I2C_CNTL_1_0_reserved0_SHIFT                      11

/* TVM :: I2C_CNTL_1_0 :: I2C_ADDR_COUNT [10:08] */
#define BCHP_TVM_I2C_CNTL_1_0_I2C_ADDR_COUNT_MASK                  0x00000700
#define BCHP_TVM_I2C_CNTL_1_0_I2C_ADDR_COUNT_SHIFT                 8

/* TVM :: I2C_CNTL_1_0 :: reserved1 [07:05] */
#define BCHP_TVM_I2C_CNTL_1_0_reserved1_MASK                       0x000000e0
#define BCHP_TVM_I2C_CNTL_1_0_reserved1_SHIFT                      5

/* TVM :: I2C_CNTL_1_0 :: I2C_DATA_COUNT [04:00] */
#define BCHP_TVM_I2C_CNTL_1_0_I2C_DATA_COUNT_MASK                  0x0000001f
#define BCHP_TVM_I2C_CNTL_1_0_I2C_DATA_COUNT_SHIFT                 0

/***************************************************************************
 *I2C_DATA_0 - I2C_DATA_0
 ***************************************************************************/
/* TVM :: I2C_DATA_0 :: reserved0 [31:08] */
#define BCHP_TVM_I2C_DATA_0_reserved0_MASK                         0xffffff00
#define BCHP_TVM_I2C_DATA_0_reserved0_SHIFT                        8

/* TVM :: I2C_DATA_0 :: I2C_DATA [07:00] */
#define BCHP_TVM_I2C_DATA_0_I2C_DATA_MASK                          0x000000ff
#define BCHP_TVM_I2C_DATA_0_I2C_DATA_SHIFT                         0

/***************************************************************************
 *EDID_ADDR_CNTRL0 - EDID_ADDR_CNTRL0
 ***************************************************************************/
/* TVM :: EDID_ADDR_CNTRL0 :: reserved0 [31:11] */
#define BCHP_TVM_EDID_ADDR_CNTRL0_reserved0_MASK                   0xfffff800
#define BCHP_TVM_EDID_ADDR_CNTRL0_reserved0_SHIFT                  11

/* TVM :: EDID_ADDR_CNTRL0 :: TEN_BIT_ADDR_EN [10:10] */
#define BCHP_TVM_EDID_ADDR_CNTRL0_TEN_BIT_ADDR_EN_MASK             0x00000400
#define BCHP_TVM_EDID_ADDR_CNTRL0_TEN_BIT_ADDR_EN_SHIFT            10

/* TVM :: EDID_ADDR_CNTRL0 :: DEVICE_ADDR [09:00] */
#define BCHP_TVM_EDID_ADDR_CNTRL0_DEVICE_ADDR_MASK                 0x000003ff
#define BCHP_TVM_EDID_ADDR_CNTRL0_DEVICE_ADDR_SHIFT                0

/***************************************************************************
 *EDID_ADDR_CNTRL1 - EDID_ADDR_CNTRL1
 ***************************************************************************/
/* TVM :: EDID_ADDR_CNTRL1 :: reserved0 [31:11] */
#define BCHP_TVM_EDID_ADDR_CNTRL1_reserved0_MASK                   0xfffff800
#define BCHP_TVM_EDID_ADDR_CNTRL1_reserved0_SHIFT                  11

/* TVM :: EDID_ADDR_CNTRL1 :: TEN_BIT_ADDR_EN [10:10] */
#define BCHP_TVM_EDID_ADDR_CNTRL1_TEN_BIT_ADDR_EN_MASK             0x00000400
#define BCHP_TVM_EDID_ADDR_CNTRL1_TEN_BIT_ADDR_EN_SHIFT            10

/* TVM :: EDID_ADDR_CNTRL1 :: DEVICE_ADDR [09:00] */
#define BCHP_TVM_EDID_ADDR_CNTRL1_DEVICE_ADDR_MASK                 0x000003ff
#define BCHP_TVM_EDID_ADDR_CNTRL1_DEVICE_ADDR_SHIFT                0

/***************************************************************************
 *EDID_ADDR_CNTRL2 - EDID_ADDR_CNTRL2
 ***************************************************************************/
/* TVM :: EDID_ADDR_CNTRL2 :: reserved0 [31:11] */
#define BCHP_TVM_EDID_ADDR_CNTRL2_reserved0_MASK                   0xfffff800
#define BCHP_TVM_EDID_ADDR_CNTRL2_reserved0_SHIFT                  11

/* TVM :: EDID_ADDR_CNTRL2 :: TEN_BIT_ADDR_EN [10:10] */
#define BCHP_TVM_EDID_ADDR_CNTRL2_TEN_BIT_ADDR_EN_MASK             0x00000400
#define BCHP_TVM_EDID_ADDR_CNTRL2_TEN_BIT_ADDR_EN_SHIFT            10

/* TVM :: EDID_ADDR_CNTRL2 :: DEVICE_ADDR [09:00] */
#define BCHP_TVM_EDID_ADDR_CNTRL2_DEVICE_ADDR_MASK                 0x000003ff
#define BCHP_TVM_EDID_ADDR_CNTRL2_DEVICE_ADDR_SHIFT                0

/***************************************************************************
 *EDID_ADDR_CNTRL3 - EDID_ADDR_CNTRL3
 ***************************************************************************/
/* TVM :: EDID_ADDR_CNTRL3 :: reserved0 [31:11] */
#define BCHP_TVM_EDID_ADDR_CNTRL3_reserved0_MASK                   0xfffff800
#define BCHP_TVM_EDID_ADDR_CNTRL3_reserved0_SHIFT                  11

/* TVM :: EDID_ADDR_CNTRL3 :: TEN_BIT_ADDR_EN [10:10] */
#define BCHP_TVM_EDID_ADDR_CNTRL3_TEN_BIT_ADDR_EN_MASK             0x00000400
#define BCHP_TVM_EDID_ADDR_CNTRL3_TEN_BIT_ADDR_EN_SHIFT            10

/* TVM :: EDID_ADDR_CNTRL3 :: DEVICE_ADDR [09:00] */
#define BCHP_TVM_EDID_ADDR_CNTRL3_DEVICE_ADDR_MASK                 0x000003ff
#define BCHP_TVM_EDID_ADDR_CNTRL3_DEVICE_ADDR_SHIFT                0

/***************************************************************************
 *EDID_ADDR_CNTRL4 - EDID_ADDR_CNTRL4
 ***************************************************************************/
/* TVM :: EDID_ADDR_CNTRL4 :: reserved0 [31:11] */
#define BCHP_TVM_EDID_ADDR_CNTRL4_reserved0_MASK                   0xfffff800
#define BCHP_TVM_EDID_ADDR_CNTRL4_reserved0_SHIFT                  11

/* TVM :: EDID_ADDR_CNTRL4 :: TEN_BIT_ADDR_EN [10:10] */
#define BCHP_TVM_EDID_ADDR_CNTRL4_TEN_BIT_ADDR_EN_MASK             0x00000400
#define BCHP_TVM_EDID_ADDR_CNTRL4_TEN_BIT_ADDR_EN_SHIFT            10

/* TVM :: EDID_ADDR_CNTRL4 :: DEVICE_ADDR [09:00] */
#define BCHP_TVM_EDID_ADDR_CNTRL4_DEVICE_ADDR_MASK                 0x000003ff
#define BCHP_TVM_EDID_ADDR_CNTRL4_DEVICE_ADDR_SHIFT                0

/***************************************************************************
 *EDID_READRAM_WRITE_PORT0 - EDID_READRAM_WRITE_PORT0
 ***************************************************************************/
/* TVM :: EDID_READRAM_WRITE_PORT0 :: DATA [31:00] */
#define BCHP_TVM_EDID_READRAM_WRITE_PORT0_DATA_MASK                0xffffffff
#define BCHP_TVM_EDID_READRAM_WRITE_PORT0_DATA_SHIFT               0

/***************************************************************************
 *EDID_READRAM_WRITE_PORT1 - EDID_READRAM_WRITE_PORT1
 ***************************************************************************/
/* TVM :: EDID_READRAM_WRITE_PORT1 :: DATA [31:00] */
#define BCHP_TVM_EDID_READRAM_WRITE_PORT1_DATA_MASK                0xffffffff
#define BCHP_TVM_EDID_READRAM_WRITE_PORT1_DATA_SHIFT               0

/***************************************************************************
 *EDID_READRAM_WRITE_PORT2 - EDID_READRAM_WRITE_PORT2
 ***************************************************************************/
/* TVM :: EDID_READRAM_WRITE_PORT2 :: DATA [31:00] */
#define BCHP_TVM_EDID_READRAM_WRITE_PORT2_DATA_MASK                0xffffffff
#define BCHP_TVM_EDID_READRAM_WRITE_PORT2_DATA_SHIFT               0

/***************************************************************************
 *EDID_READRAM_WRITE_PORT3 - EDID_READRAM_WRITE_PORT3
 ***************************************************************************/
/* TVM :: EDID_READRAM_WRITE_PORT3 :: DATA [31:00] */
#define BCHP_TVM_EDID_READRAM_WRITE_PORT3_DATA_MASK                0xffffffff
#define BCHP_TVM_EDID_READRAM_WRITE_PORT3_DATA_SHIFT               0

/***************************************************************************
 *EDID_READRAM_WRITE_PORT4 - EDID_READRAM_WRITE_PORT4
 ***************************************************************************/
/* TVM :: EDID_READRAM_WRITE_PORT4 :: DATA [31:00] */
#define BCHP_TVM_EDID_READRAM_WRITE_PORT4_DATA_MASK                0xffffffff
#define BCHP_TVM_EDID_READRAM_WRITE_PORT4_DATA_SHIFT               0

/***************************************************************************
 *EDID_WRITEFIFO_READ_PORT0 - EDID_WRITEFIFO_READ_PORT0
 ***************************************************************************/
/* TVM :: EDID_WRITEFIFO_READ_PORT0 :: reserved0 [31:17] */
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT0_reserved0_MASK          0xfffe0000
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT0_reserved0_SHIFT         17

/* TVM :: EDID_WRITEFIFO_READ_PORT0 :: START_CODE [16:16] */
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT0_START_CODE_MASK         0x00010000
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT0_START_CODE_SHIFT        16

/* TVM :: EDID_WRITEFIFO_READ_PORT0 :: VIRTUAL_FIFO_ID [15:08] */
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT0_VIRTUAL_FIFO_ID_MASK    0x0000ff00
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT0_VIRTUAL_FIFO_ID_SHIFT   8

/* TVM :: EDID_WRITEFIFO_READ_PORT0 :: WR_DATA [07:00] */
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT0_WR_DATA_MASK            0x000000ff
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT0_WR_DATA_SHIFT           0

/***************************************************************************
 *EDID_WRITEFIFO_READ_PORT1 - EDID_WRITEFIFO_READ_PORT1
 ***************************************************************************/
/* TVM :: EDID_WRITEFIFO_READ_PORT1 :: reserved0 [31:17] */
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT1_reserved0_MASK          0xfffe0000
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT1_reserved0_SHIFT         17

/* TVM :: EDID_WRITEFIFO_READ_PORT1 :: START_CODE [16:16] */
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT1_START_CODE_MASK         0x00010000
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT1_START_CODE_SHIFT        16

/* TVM :: EDID_WRITEFIFO_READ_PORT1 :: VIRTUAL_FIFO_ID [15:08] */
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT1_VIRTUAL_FIFO_ID_MASK    0x0000ff00
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT1_VIRTUAL_FIFO_ID_SHIFT   8

/* TVM :: EDID_WRITEFIFO_READ_PORT1 :: WR_DATA [07:00] */
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT1_WR_DATA_MASK            0x000000ff
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT1_WR_DATA_SHIFT           0

/***************************************************************************
 *EDID_WRITEFIFO_READ_PORT2 - EDID_WRITEFIFO_READ_PORT2
 ***************************************************************************/
/* TVM :: EDID_WRITEFIFO_READ_PORT2 :: reserved0 [31:17] */
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT2_reserved0_MASK          0xfffe0000
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT2_reserved0_SHIFT         17

/* TVM :: EDID_WRITEFIFO_READ_PORT2 :: START_CODE [16:16] */
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT2_START_CODE_MASK         0x00010000
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT2_START_CODE_SHIFT        16

/* TVM :: EDID_WRITEFIFO_READ_PORT2 :: VIRTUAL_FIFO_ID [15:08] */
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT2_VIRTUAL_FIFO_ID_MASK    0x0000ff00
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT2_VIRTUAL_FIFO_ID_SHIFT   8

/* TVM :: EDID_WRITEFIFO_READ_PORT2 :: WR_DATA [07:00] */
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT2_WR_DATA_MASK            0x000000ff
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT2_WR_DATA_SHIFT           0

/***************************************************************************
 *EDID_WRITEFIFO_READ_PORT3 - EDID_WRITEFIFO_READ_PORT3
 ***************************************************************************/
/* TVM :: EDID_WRITEFIFO_READ_PORT3 :: reserved0 [31:17] */
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT3_reserved0_MASK          0xfffe0000
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT3_reserved0_SHIFT         17

/* TVM :: EDID_WRITEFIFO_READ_PORT3 :: START_CODE [16:16] */
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT3_START_CODE_MASK         0x00010000
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT3_START_CODE_SHIFT        16

/* TVM :: EDID_WRITEFIFO_READ_PORT3 :: VIRTUAL_FIFO_ID [15:08] */
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT3_VIRTUAL_FIFO_ID_MASK    0x0000ff00
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT3_VIRTUAL_FIFO_ID_SHIFT   8

/* TVM :: EDID_WRITEFIFO_READ_PORT3 :: WR_DATA [07:00] */
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT3_WR_DATA_MASK            0x000000ff
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT3_WR_DATA_SHIFT           0

/***************************************************************************
 *EDID_WRITEFIFO_READ_PORT4 - EDID_WRITEFIFO_READ_PORT4
 ***************************************************************************/
/* TVM :: EDID_WRITEFIFO_READ_PORT4 :: reserved0 [31:17] */
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT4_reserved0_MASK          0xfffe0000
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT4_reserved0_SHIFT         17

/* TVM :: EDID_WRITEFIFO_READ_PORT4 :: START_CODE [16:16] */
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT4_START_CODE_MASK         0x00010000
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT4_START_CODE_SHIFT        16

/* TVM :: EDID_WRITEFIFO_READ_PORT4 :: VIRTUAL_FIFO_ID [15:08] */
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT4_VIRTUAL_FIFO_ID_MASK    0x0000ff00
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT4_VIRTUAL_FIFO_ID_SHIFT   8

/* TVM :: EDID_WRITEFIFO_READ_PORT4 :: WR_DATA [07:00] */
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT4_WR_DATA_MASK            0x000000ff
#define BCHP_TVM_EDID_WRITEFIFO_READ_PORT4_WR_DATA_SHIFT           0

/***************************************************************************
 *EDID_MISC_CNTRL0 - EDID_MISC_CNTRL0
 ***************************************************************************/
/* TVM :: EDID_MISC_CNTRL0 :: reserved0 [31:31] */
#define BCHP_TVM_EDID_MISC_CNTRL0_reserved0_MASK                   0x80000000
#define BCHP_TVM_EDID_MISC_CNTRL0_reserved0_SHIFT                  31

/* TVM :: EDID_MISC_CNTRL0 :: EDID_MEM_RDY_FORCE [30:30] */
#define BCHP_TVM_EDID_MISC_CNTRL0_EDID_MEM_RDY_FORCE_MASK          0x40000000
#define BCHP_TVM_EDID_MISC_CNTRL0_EDID_MEM_RDY_FORCE_SHIFT         30

/* TVM :: EDID_MISC_CNTRL0 :: EDID_PULL_SCL_LOW_WHEN_NOT_RDY [29:29] */
#define BCHP_TVM_EDID_MISC_CNTRL0_EDID_PULL_SCL_LOW_WHEN_NOT_RDY_MASK 0x20000000
#define BCHP_TVM_EDID_MISC_CNTRL0_EDID_PULL_SCL_LOW_WHEN_NOT_RDY_SHIFT 29

/* TVM :: EDID_MISC_CNTRL0 :: EDID_MODE_EN [28:28] */
#define BCHP_TVM_EDID_MISC_CNTRL0_EDID_MODE_EN_MASK                0x10000000
#define BCHP_TVM_EDID_MISC_CNTRL0_EDID_MODE_EN_SHIFT               28

/* TVM :: EDID_MISC_CNTRL0 :: INTERFACE_INPUT_EN [27:27] */
#define BCHP_TVM_EDID_MISC_CNTRL0_INTERFACE_INPUT_EN_MASK          0x08000000
#define BCHP_TVM_EDID_MISC_CNTRL0_INTERFACE_INPUT_EN_SHIFT         27

/* TVM :: EDID_MISC_CNTRL0 :: SDA_ZERO_CNT_TIMER_CLEAR_EN [26:26] */
#define BCHP_TVM_EDID_MISC_CNTRL0_SDA_ZERO_CNT_TIMER_CLEAR_EN_MASK 0x04000000
#define BCHP_TVM_EDID_MISC_CNTRL0_SDA_ZERO_CNT_TIMER_CLEAR_EN_SHIFT 26

/* TVM :: EDID_MISC_CNTRL0 :: SDA_ONE_CNT_TIMER_CLEAR_EN [25:25] */
#define BCHP_TVM_EDID_MISC_CNTRL0_SDA_ONE_CNT_TIMER_CLEAR_EN_MASK  0x02000000
#define BCHP_TVM_EDID_MISC_CNTRL0_SDA_ONE_CNT_TIMER_CLEAR_EN_SHIFT 25

/* TVM :: EDID_MISC_CNTRL0 :: SDA_ONE_DRIVE_EN [24:24] */
#define BCHP_TVM_EDID_MISC_CNTRL0_SDA_ONE_DRIVE_EN_MASK            0x01000000
#define BCHP_TVM_EDID_MISC_CNTRL0_SDA_ONE_DRIVE_EN_SHIFT           24

/* TVM :: EDID_MISC_CNTRL0 :: PULL_SCL_LOW_WHEN_FIFO_FULL [23:23] */
#define BCHP_TVM_EDID_MISC_CNTRL0_PULL_SCL_LOW_WHEN_FIFO_FULL_MASK 0x00800000
#define BCHP_TVM_EDID_MISC_CNTRL0_PULL_SCL_LOW_WHEN_FIFO_FULL_SHIFT 23

/* TVM :: EDID_MISC_CNTRL0 :: RESERVED [22:22] */
#define BCHP_TVM_EDID_MISC_CNTRL0_RESERVED_MASK                    0x00400000
#define BCHP_TVM_EDID_MISC_CNTRL0_RESERVED_SHIFT                   22

/* TVM :: EDID_MISC_CNTRL0 :: SELF_TEST_EN [21:21] */
#define BCHP_TVM_EDID_MISC_CNTRL0_SELF_TEST_EN_MASK                0x00200000
#define BCHP_TVM_EDID_MISC_CNTRL0_SELF_TEST_EN_SHIFT               21

/* TVM :: EDID_MISC_CNTRL0 :: WATERMARK_EN [20:20] */
#define BCHP_TVM_EDID_MISC_CNTRL0_WATERMARK_EN_MASK                0x00100000
#define BCHP_TVM_EDID_MISC_CNTRL0_WATERMARK_EN_SHIFT               20

/* TVM :: EDID_MISC_CNTRL0 :: WATERMARK [19:15] */
#define BCHP_TVM_EDID_MISC_CNTRL0_WATERMARK_MASK                   0x000f8000
#define BCHP_TVM_EDID_MISC_CNTRL0_WATERMARK_SHIFT                  15

/* TVM :: EDID_MISC_CNTRL0 :: DEBUG_MUX_ADR [14:07] */
#define BCHP_TVM_EDID_MISC_CNTRL0_DEBUG_MUX_ADR_MASK               0x00007f80
#define BCHP_TVM_EDID_MISC_CNTRL0_DEBUG_MUX_ADR_SHIFT              7

/* TVM :: EDID_MISC_CNTRL0 :: DISABLE_READ_WHEN_LOADING_REAMRAM [06:06] */
#define BCHP_TVM_EDID_MISC_CNTRL0_DISABLE_READ_WHEN_LOADING_REAMRAM_MASK 0x00000040
#define BCHP_TVM_EDID_MISC_CNTRL0_DISABLE_READ_WHEN_LOADING_REAMRAM_SHIFT 6

/* TVM :: EDID_MISC_CNTRL0 :: SHUTDOWN_I2C_ADDR_DET [05:05] */
#define BCHP_TVM_EDID_MISC_CNTRL0_SHUTDOWN_I2C_ADDR_DET_MASK       0x00000020
#define BCHP_TVM_EDID_MISC_CNTRL0_SHUTDOWN_I2C_ADDR_DET_SHIFT      5

/* TVM :: EDID_MISC_CNTRL0 :: WRFIFO_SOFT_RESET [04:04] */
#define BCHP_TVM_EDID_MISC_CNTRL0_WRFIFO_SOFT_RESET_MASK           0x00000010
#define BCHP_TVM_EDID_MISC_CNTRL0_WRFIFO_SOFT_RESET_SHIFT          4

/* TVM :: EDID_MISC_CNTRL0 :: READ_RAM_SOFT_RESET [03:03] */
#define BCHP_TVM_EDID_MISC_CNTRL0_READ_RAM_SOFT_RESET_MASK         0x00000008
#define BCHP_TVM_EDID_MISC_CNTRL0_READ_RAM_SOFT_RESET_SHIFT        3

/* TVM :: EDID_MISC_CNTRL0 :: WR_STATUS_SOFT_RESET [02:02] */
#define BCHP_TVM_EDID_MISC_CNTRL0_WR_STATUS_SOFT_RESET_MASK        0x00000004
#define BCHP_TVM_EDID_MISC_CNTRL0_WR_STATUS_SOFT_RESET_SHIFT       2

/* TVM :: EDID_MISC_CNTRL0 :: SLV_SOFT_RESET [01:01] */
#define BCHP_TVM_EDID_MISC_CNTRL0_SLV_SOFT_RESET_MASK              0x00000002
#define BCHP_TVM_EDID_MISC_CNTRL0_SLV_SOFT_RESET_SHIFT             1

/* TVM :: EDID_MISC_CNTRL0 :: BLOCK_SOFT_RESET [00:00] */
#define BCHP_TVM_EDID_MISC_CNTRL0_BLOCK_SOFT_RESET_MASK            0x00000001
#define BCHP_TVM_EDID_MISC_CNTRL0_BLOCK_SOFT_RESET_SHIFT           0

/***************************************************************************
 *EDID_MISC_CNTRL1 - EDID_MISC_CNTRL1
 ***************************************************************************/
/* TVM :: EDID_MISC_CNTRL1 :: reserved0 [31:31] */
#define BCHP_TVM_EDID_MISC_CNTRL1_reserved0_MASK                   0x80000000
#define BCHP_TVM_EDID_MISC_CNTRL1_reserved0_SHIFT                  31

/* TVM :: EDID_MISC_CNTRL1 :: EDID_MEM_RDY_FORCE [30:30] */
#define BCHP_TVM_EDID_MISC_CNTRL1_EDID_MEM_RDY_FORCE_MASK          0x40000000
#define BCHP_TVM_EDID_MISC_CNTRL1_EDID_MEM_RDY_FORCE_SHIFT         30

/* TVM :: EDID_MISC_CNTRL1 :: EDID_PULL_SCL_LOW_WHEN_NOT_RDY [29:29] */
#define BCHP_TVM_EDID_MISC_CNTRL1_EDID_PULL_SCL_LOW_WHEN_NOT_RDY_MASK 0x20000000
#define BCHP_TVM_EDID_MISC_CNTRL1_EDID_PULL_SCL_LOW_WHEN_NOT_RDY_SHIFT 29

/* TVM :: EDID_MISC_CNTRL1 :: EDID_MODE_EN [28:28] */
#define BCHP_TVM_EDID_MISC_CNTRL1_EDID_MODE_EN_MASK                0x10000000
#define BCHP_TVM_EDID_MISC_CNTRL1_EDID_MODE_EN_SHIFT               28

/* TVM :: EDID_MISC_CNTRL1 :: INTERFACE_INPUT_EN [27:27] */
#define BCHP_TVM_EDID_MISC_CNTRL1_INTERFACE_INPUT_EN_MASK          0x08000000
#define BCHP_TVM_EDID_MISC_CNTRL1_INTERFACE_INPUT_EN_SHIFT         27

/* TVM :: EDID_MISC_CNTRL1 :: SDA_ZERO_CNT_TIMER_CLEAR_EN [26:26] */
#define BCHP_TVM_EDID_MISC_CNTRL1_SDA_ZERO_CNT_TIMER_CLEAR_EN_MASK 0x04000000
#define BCHP_TVM_EDID_MISC_CNTRL1_SDA_ZERO_CNT_TIMER_CLEAR_EN_SHIFT 26

/* TVM :: EDID_MISC_CNTRL1 :: SDA_ONE_CNT_TIMER_CLEAR_EN [25:25] */
#define BCHP_TVM_EDID_MISC_CNTRL1_SDA_ONE_CNT_TIMER_CLEAR_EN_MASK  0x02000000
#define BCHP_TVM_EDID_MISC_CNTRL1_SDA_ONE_CNT_TIMER_CLEAR_EN_SHIFT 25

/* TVM :: EDID_MISC_CNTRL1 :: SDA_ONE_DRIVE_EN [24:24] */
#define BCHP_TVM_EDID_MISC_CNTRL1_SDA_ONE_DRIVE_EN_MASK            0x01000000
#define BCHP_TVM_EDID_MISC_CNTRL1_SDA_ONE_DRIVE_EN_SHIFT           24

/* TVM :: EDID_MISC_CNTRL1 :: PULL_SCL_LOW_WHEN_FIFO_FULL [23:23] */
#define BCHP_TVM_EDID_MISC_CNTRL1_PULL_SCL_LOW_WHEN_FIFO_FULL_MASK 0x00800000
#define BCHP_TVM_EDID_MISC_CNTRL1_PULL_SCL_LOW_WHEN_FIFO_FULL_SHIFT 23

/* TVM :: EDID_MISC_CNTRL1 :: RESERVED [22:22] */
#define BCHP_TVM_EDID_MISC_CNTRL1_RESERVED_MASK                    0x00400000
#define BCHP_TVM_EDID_MISC_CNTRL1_RESERVED_SHIFT                   22

/* TVM :: EDID_MISC_CNTRL1 :: SELF_TEST_EN [21:21] */
#define BCHP_TVM_EDID_MISC_CNTRL1_SELF_TEST_EN_MASK                0x00200000
#define BCHP_TVM_EDID_MISC_CNTRL1_SELF_TEST_EN_SHIFT               21

/* TVM :: EDID_MISC_CNTRL1 :: WATERMARK_EN [20:20] */
#define BCHP_TVM_EDID_MISC_CNTRL1_WATERMARK_EN_MASK                0x00100000
#define BCHP_TVM_EDID_MISC_CNTRL1_WATERMARK_EN_SHIFT               20

/* TVM :: EDID_MISC_CNTRL1 :: WATERMARK [19:15] */
#define BCHP_TVM_EDID_MISC_CNTRL1_WATERMARK_MASK                   0x000f8000
#define BCHP_TVM_EDID_MISC_CNTRL1_WATERMARK_SHIFT                  15

/* TVM :: EDID_MISC_CNTRL1 :: DEBUG_MUX_ADR [14:07] */
#define BCHP_TVM_EDID_MISC_CNTRL1_DEBUG_MUX_ADR_MASK               0x00007f80
#define BCHP_TVM_EDID_MISC_CNTRL1_DEBUG_MUX_ADR_SHIFT              7

/* TVM :: EDID_MISC_CNTRL1 :: DISABLE_READ_WHEN_LOADING_REAMRAM [06:06] */
#define BCHP_TVM_EDID_MISC_CNTRL1_DISABLE_READ_WHEN_LOADING_REAMRAM_MASK 0x00000040
#define BCHP_TVM_EDID_MISC_CNTRL1_DISABLE_READ_WHEN_LOADING_REAMRAM_SHIFT 6

/* TVM :: EDID_MISC_CNTRL1 :: SHUTDOWN_I2C_ADDR_DET [05:05] */
#define BCHP_TVM_EDID_MISC_CNTRL1_SHUTDOWN_I2C_ADDR_DET_MASK       0x00000020
#define BCHP_TVM_EDID_MISC_CNTRL1_SHUTDOWN_I2C_ADDR_DET_SHIFT      5

/* TVM :: EDID_MISC_CNTRL1 :: WRFIFO_SOFT_RESET [04:04] */
#define BCHP_TVM_EDID_MISC_CNTRL1_WRFIFO_SOFT_RESET_MASK           0x00000010
#define BCHP_TVM_EDID_MISC_CNTRL1_WRFIFO_SOFT_RESET_SHIFT          4

/* TVM :: EDID_MISC_CNTRL1 :: READ_RAM_SOFT_RESET [03:03] */
#define BCHP_TVM_EDID_MISC_CNTRL1_READ_RAM_SOFT_RESET_MASK         0x00000008
#define BCHP_TVM_EDID_MISC_CNTRL1_READ_RAM_SOFT_RESET_SHIFT        3

/* TVM :: EDID_MISC_CNTRL1 :: WR_STATUS_SOFT_RESET [02:02] */
#define BCHP_TVM_EDID_MISC_CNTRL1_WR_STATUS_SOFT_RESET_MASK        0x00000004
#define BCHP_TVM_EDID_MISC_CNTRL1_WR_STATUS_SOFT_RESET_SHIFT       2

/* TVM :: EDID_MISC_CNTRL1 :: SLV_SOFT_RESET [01:01] */
#define BCHP_TVM_EDID_MISC_CNTRL1_SLV_SOFT_RESET_MASK              0x00000002
#define BCHP_TVM_EDID_MISC_CNTRL1_SLV_SOFT_RESET_SHIFT             1

/* TVM :: EDID_MISC_CNTRL1 :: BLOCK_SOFT_RESET [00:00] */
#define BCHP_TVM_EDID_MISC_CNTRL1_BLOCK_SOFT_RESET_MASK            0x00000001
#define BCHP_TVM_EDID_MISC_CNTRL1_BLOCK_SOFT_RESET_SHIFT           0

/***************************************************************************
 *EDID_MISC_CNTRL2 - EDID_MISC_CNTRL2
 ***************************************************************************/
/* TVM :: EDID_MISC_CNTRL2 :: reserved0 [31:31] */
#define BCHP_TVM_EDID_MISC_CNTRL2_reserved0_MASK                   0x80000000
#define BCHP_TVM_EDID_MISC_CNTRL2_reserved0_SHIFT                  31

/* TVM :: EDID_MISC_CNTRL2 :: EDID_MEM_RDY_FORCE [30:30] */
#define BCHP_TVM_EDID_MISC_CNTRL2_EDID_MEM_RDY_FORCE_MASK          0x40000000
#define BCHP_TVM_EDID_MISC_CNTRL2_EDID_MEM_RDY_FORCE_SHIFT         30

/* TVM :: EDID_MISC_CNTRL2 :: EDID_PULL_SCL_LOW_WHEN_NOT_RDY [29:29] */
#define BCHP_TVM_EDID_MISC_CNTRL2_EDID_PULL_SCL_LOW_WHEN_NOT_RDY_MASK 0x20000000
#define BCHP_TVM_EDID_MISC_CNTRL2_EDID_PULL_SCL_LOW_WHEN_NOT_RDY_SHIFT 29

/* TVM :: EDID_MISC_CNTRL2 :: EDID_MODE_EN [28:28] */
#define BCHP_TVM_EDID_MISC_CNTRL2_EDID_MODE_EN_MASK                0x10000000
#define BCHP_TVM_EDID_MISC_CNTRL2_EDID_MODE_EN_SHIFT               28

/* TVM :: EDID_MISC_CNTRL2 :: INTERFACE_INPUT_EN [27:27] */
#define BCHP_TVM_EDID_MISC_CNTRL2_INTERFACE_INPUT_EN_MASK          0x08000000
#define BCHP_TVM_EDID_MISC_CNTRL2_INTERFACE_INPUT_EN_SHIFT         27

/* TVM :: EDID_MISC_CNTRL2 :: SDA_ZERO_CNT_TIMER_CLEAR_EN [26:26] */
#define BCHP_TVM_EDID_MISC_CNTRL2_SDA_ZERO_CNT_TIMER_CLEAR_EN_MASK 0x04000000
#define BCHP_TVM_EDID_MISC_CNTRL2_SDA_ZERO_CNT_TIMER_CLEAR_EN_SHIFT 26

/* TVM :: EDID_MISC_CNTRL2 :: SDA_ONE_CNT_TIMER_CLEAR_EN [25:25] */
#define BCHP_TVM_EDID_MISC_CNTRL2_SDA_ONE_CNT_TIMER_CLEAR_EN_MASK  0x02000000
#define BCHP_TVM_EDID_MISC_CNTRL2_SDA_ONE_CNT_TIMER_CLEAR_EN_SHIFT 25

/* TVM :: EDID_MISC_CNTRL2 :: SDA_ONE_DRIVE_EN [24:24] */
#define BCHP_TVM_EDID_MISC_CNTRL2_SDA_ONE_DRIVE_EN_MASK            0x01000000
#define BCHP_TVM_EDID_MISC_CNTRL2_SDA_ONE_DRIVE_EN_SHIFT           24

/* TVM :: EDID_MISC_CNTRL2 :: PULL_SCL_LOW_WHEN_FIFO_FULL [23:23] */
#define BCHP_TVM_EDID_MISC_CNTRL2_PULL_SCL_LOW_WHEN_FIFO_FULL_MASK 0x00800000
#define BCHP_TVM_EDID_MISC_CNTRL2_PULL_SCL_LOW_WHEN_FIFO_FULL_SHIFT 23

/* TVM :: EDID_MISC_CNTRL2 :: RESERVED [22:22] */
#define BCHP_TVM_EDID_MISC_CNTRL2_RESERVED_MASK                    0x00400000
#define BCHP_TVM_EDID_MISC_CNTRL2_RESERVED_SHIFT                   22

/* TVM :: EDID_MISC_CNTRL2 :: SELF_TEST_EN [21:21] */
#define BCHP_TVM_EDID_MISC_CNTRL2_SELF_TEST_EN_MASK                0x00200000
#define BCHP_TVM_EDID_MISC_CNTRL2_SELF_TEST_EN_SHIFT               21

/* TVM :: EDID_MISC_CNTRL2 :: WATERMARK_EN [20:20] */
#define BCHP_TVM_EDID_MISC_CNTRL2_WATERMARK_EN_MASK                0x00100000
#define BCHP_TVM_EDID_MISC_CNTRL2_WATERMARK_EN_SHIFT               20

/* TVM :: EDID_MISC_CNTRL2 :: WATERMARK [19:15] */
#define BCHP_TVM_EDID_MISC_CNTRL2_WATERMARK_MASK                   0x000f8000
#define BCHP_TVM_EDID_MISC_CNTRL2_WATERMARK_SHIFT                  15

/* TVM :: EDID_MISC_CNTRL2 :: DEBUG_MUX_ADR [14:07] */
#define BCHP_TVM_EDID_MISC_CNTRL2_DEBUG_MUX_ADR_MASK               0x00007f80
#define BCHP_TVM_EDID_MISC_CNTRL2_DEBUG_MUX_ADR_SHIFT              7

/* TVM :: EDID_MISC_CNTRL2 :: DISABLE_READ_WHEN_LOADING_REAMRAM [06:06] */
#define BCHP_TVM_EDID_MISC_CNTRL2_DISABLE_READ_WHEN_LOADING_REAMRAM_MASK 0x00000040
#define BCHP_TVM_EDID_MISC_CNTRL2_DISABLE_READ_WHEN_LOADING_REAMRAM_SHIFT 6

/* TVM :: EDID_MISC_CNTRL2 :: SHUTDOWN_I2C_ADDR_DET [05:05] */
#define BCHP_TVM_EDID_MISC_CNTRL2_SHUTDOWN_I2C_ADDR_DET_MASK       0x00000020
#define BCHP_TVM_EDID_MISC_CNTRL2_SHUTDOWN_I2C_ADDR_DET_SHIFT      5

/* TVM :: EDID_MISC_CNTRL2 :: WRFIFO_SOFT_RESET [04:04] */
#define BCHP_TVM_EDID_MISC_CNTRL2_WRFIFO_SOFT_RESET_MASK           0x00000010
#define BCHP_TVM_EDID_MISC_CNTRL2_WRFIFO_SOFT_RESET_SHIFT          4

/* TVM :: EDID_MISC_CNTRL2 :: READ_RAM_SOFT_RESET [03:03] */
#define BCHP_TVM_EDID_MISC_CNTRL2_READ_RAM_SOFT_RESET_MASK         0x00000008
#define BCHP_TVM_EDID_MISC_CNTRL2_READ_RAM_SOFT_RESET_SHIFT        3

/* TVM :: EDID_MISC_CNTRL2 :: WR_STATUS_SOFT_RESET [02:02] */
#define BCHP_TVM_EDID_MISC_CNTRL2_WR_STATUS_SOFT_RESET_MASK        0x00000004
#define BCHP_TVM_EDID_MISC_CNTRL2_WR_STATUS_SOFT_RESET_SHIFT       2

/* TVM :: EDID_MISC_CNTRL2 :: SLV_SOFT_RESET [01:01] */
#define BCHP_TVM_EDID_MISC_CNTRL2_SLV_SOFT_RESET_MASK              0x00000002
#define BCHP_TVM_EDID_MISC_CNTRL2_SLV_SOFT_RESET_SHIFT             1

/* TVM :: EDID_MISC_CNTRL2 :: BLOCK_SOFT_RESET [00:00] */
#define BCHP_TVM_EDID_MISC_CNTRL2_BLOCK_SOFT_RESET_MASK            0x00000001
#define BCHP_TVM_EDID_MISC_CNTRL2_BLOCK_SOFT_RESET_SHIFT           0

/***************************************************************************
 *EDID_MISC_CNTRL3 - EDID_MISC_CNTRL3
 ***************************************************************************/
/* TVM :: EDID_MISC_CNTRL3 :: reserved0 [31:31] */
#define BCHP_TVM_EDID_MISC_CNTRL3_reserved0_MASK                   0x80000000
#define BCHP_TVM_EDID_MISC_CNTRL3_reserved0_SHIFT                  31

/* TVM :: EDID_MISC_CNTRL3 :: EDID_MEM_RDY_FORCE [30:30] */
#define BCHP_TVM_EDID_MISC_CNTRL3_EDID_MEM_RDY_FORCE_MASK          0x40000000
#define BCHP_TVM_EDID_MISC_CNTRL3_EDID_MEM_RDY_FORCE_SHIFT         30

/* TVM :: EDID_MISC_CNTRL3 :: EDID_PULL_SCL_LOW_WHEN_NOT_RDY [29:29] */
#define BCHP_TVM_EDID_MISC_CNTRL3_EDID_PULL_SCL_LOW_WHEN_NOT_RDY_MASK 0x20000000
#define BCHP_TVM_EDID_MISC_CNTRL3_EDID_PULL_SCL_LOW_WHEN_NOT_RDY_SHIFT 29

/* TVM :: EDID_MISC_CNTRL3 :: EDID_MODE_EN [28:28] */
#define BCHP_TVM_EDID_MISC_CNTRL3_EDID_MODE_EN_MASK                0x10000000
#define BCHP_TVM_EDID_MISC_CNTRL3_EDID_MODE_EN_SHIFT               28

/* TVM :: EDID_MISC_CNTRL3 :: INTERFACE_INPUT_EN [27:27] */
#define BCHP_TVM_EDID_MISC_CNTRL3_INTERFACE_INPUT_EN_MASK          0x08000000
#define BCHP_TVM_EDID_MISC_CNTRL3_INTERFACE_INPUT_EN_SHIFT         27

/* TVM :: EDID_MISC_CNTRL3 :: SDA_ZERO_CNT_TIMER_CLEAR_EN [26:26] */
#define BCHP_TVM_EDID_MISC_CNTRL3_SDA_ZERO_CNT_TIMER_CLEAR_EN_MASK 0x04000000
#define BCHP_TVM_EDID_MISC_CNTRL3_SDA_ZERO_CNT_TIMER_CLEAR_EN_SHIFT 26

/* TVM :: EDID_MISC_CNTRL3 :: SDA_ONE_CNT_TIMER_CLEAR_EN [25:25] */
#define BCHP_TVM_EDID_MISC_CNTRL3_SDA_ONE_CNT_TIMER_CLEAR_EN_MASK  0x02000000
#define BCHP_TVM_EDID_MISC_CNTRL3_SDA_ONE_CNT_TIMER_CLEAR_EN_SHIFT 25

/* TVM :: EDID_MISC_CNTRL3 :: SDA_ONE_DRIVE_EN [24:24] */
#define BCHP_TVM_EDID_MISC_CNTRL3_SDA_ONE_DRIVE_EN_MASK            0x01000000
#define BCHP_TVM_EDID_MISC_CNTRL3_SDA_ONE_DRIVE_EN_SHIFT           24

/* TVM :: EDID_MISC_CNTRL3 :: PULL_SCL_LOW_WHEN_FIFO_FULL [23:23] */
#define BCHP_TVM_EDID_MISC_CNTRL3_PULL_SCL_LOW_WHEN_FIFO_FULL_MASK 0x00800000
#define BCHP_TVM_EDID_MISC_CNTRL3_PULL_SCL_LOW_WHEN_FIFO_FULL_SHIFT 23

/* TVM :: EDID_MISC_CNTRL3 :: RESERVED [22:22] */
#define BCHP_TVM_EDID_MISC_CNTRL3_RESERVED_MASK                    0x00400000
#define BCHP_TVM_EDID_MISC_CNTRL3_RESERVED_SHIFT                   22

/* TVM :: EDID_MISC_CNTRL3 :: SELF_TEST_EN [21:21] */
#define BCHP_TVM_EDID_MISC_CNTRL3_SELF_TEST_EN_MASK                0x00200000
#define BCHP_TVM_EDID_MISC_CNTRL3_SELF_TEST_EN_SHIFT               21

/* TVM :: EDID_MISC_CNTRL3 :: WATERMARK_EN [20:20] */
#define BCHP_TVM_EDID_MISC_CNTRL3_WATERMARK_EN_MASK                0x00100000
#define BCHP_TVM_EDID_MISC_CNTRL3_WATERMARK_EN_SHIFT               20

/* TVM :: EDID_MISC_CNTRL3 :: WATERMARK [19:15] */
#define BCHP_TVM_EDID_MISC_CNTRL3_WATERMARK_MASK                   0x000f8000
#define BCHP_TVM_EDID_MISC_CNTRL3_WATERMARK_SHIFT                  15

/* TVM :: EDID_MISC_CNTRL3 :: DEBUG_MUX_ADR [14:07] */
#define BCHP_TVM_EDID_MISC_CNTRL3_DEBUG_MUX_ADR_MASK               0x00007f80
#define BCHP_TVM_EDID_MISC_CNTRL3_DEBUG_MUX_ADR_SHIFT              7

/* TVM :: EDID_MISC_CNTRL3 :: DISABLE_READ_WHEN_LOADING_REAMRAM [06:06] */
#define BCHP_TVM_EDID_MISC_CNTRL3_DISABLE_READ_WHEN_LOADING_REAMRAM_MASK 0x00000040
#define BCHP_TVM_EDID_MISC_CNTRL3_DISABLE_READ_WHEN_LOADING_REAMRAM_SHIFT 6

/* TVM :: EDID_MISC_CNTRL3 :: SHUTDOWN_I2C_ADDR_DET [05:05] */
#define BCHP_TVM_EDID_MISC_CNTRL3_SHUTDOWN_I2C_ADDR_DET_MASK       0x00000020
#define BCHP_TVM_EDID_MISC_CNTRL3_SHUTDOWN_I2C_ADDR_DET_SHIFT      5

/* TVM :: EDID_MISC_CNTRL3 :: WRFIFO_SOFT_RESET [04:04] */
#define BCHP_TVM_EDID_MISC_CNTRL3_WRFIFO_SOFT_RESET_MASK           0x00000010
#define BCHP_TVM_EDID_MISC_CNTRL3_WRFIFO_SOFT_RESET_SHIFT          4

/* TVM :: EDID_MISC_CNTRL3 :: READ_RAM_SOFT_RESET [03:03] */
#define BCHP_TVM_EDID_MISC_CNTRL3_READ_RAM_SOFT_RESET_MASK         0x00000008
#define BCHP_TVM_EDID_MISC_CNTRL3_READ_RAM_SOFT_RESET_SHIFT        3

/* TVM :: EDID_MISC_CNTRL3 :: WR_STATUS_SOFT_RESET [02:02] */
#define BCHP_TVM_EDID_MISC_CNTRL3_WR_STATUS_SOFT_RESET_MASK        0x00000004
#define BCHP_TVM_EDID_MISC_CNTRL3_WR_STATUS_SOFT_RESET_SHIFT       2

/* TVM :: EDID_MISC_CNTRL3 :: SLV_SOFT_RESET [01:01] */
#define BCHP_TVM_EDID_MISC_CNTRL3_SLV_SOFT_RESET_MASK              0x00000002
#define BCHP_TVM_EDID_MISC_CNTRL3_SLV_SOFT_RESET_SHIFT             1

/* TVM :: EDID_MISC_CNTRL3 :: BLOCK_SOFT_RESET [00:00] */
#define BCHP_TVM_EDID_MISC_CNTRL3_BLOCK_SOFT_RESET_MASK            0x00000001
#define BCHP_TVM_EDID_MISC_CNTRL3_BLOCK_SOFT_RESET_SHIFT           0

/***************************************************************************
 *EDID_MISC_CNTRL4 - EDID_MISC_CNTRL4
 ***************************************************************************/
/* TVM :: EDID_MISC_CNTRL4 :: reserved0 [31:31] */
#define BCHP_TVM_EDID_MISC_CNTRL4_reserved0_MASK                   0x80000000
#define BCHP_TVM_EDID_MISC_CNTRL4_reserved0_SHIFT                  31

/* TVM :: EDID_MISC_CNTRL4 :: EDID_MEM_RDY_FORCE [30:30] */
#define BCHP_TVM_EDID_MISC_CNTRL4_EDID_MEM_RDY_FORCE_MASK          0x40000000
#define BCHP_TVM_EDID_MISC_CNTRL4_EDID_MEM_RDY_FORCE_SHIFT         30

/* TVM :: EDID_MISC_CNTRL4 :: EDID_PULL_SCL_LOW_WHEN_NOT_RDY [29:29] */
#define BCHP_TVM_EDID_MISC_CNTRL4_EDID_PULL_SCL_LOW_WHEN_NOT_RDY_MASK 0x20000000
#define BCHP_TVM_EDID_MISC_CNTRL4_EDID_PULL_SCL_LOW_WHEN_NOT_RDY_SHIFT 29

/* TVM :: EDID_MISC_CNTRL4 :: EDID_MODE_EN [28:28] */
#define BCHP_TVM_EDID_MISC_CNTRL4_EDID_MODE_EN_MASK                0x10000000
#define BCHP_TVM_EDID_MISC_CNTRL4_EDID_MODE_EN_SHIFT               28

/* TVM :: EDID_MISC_CNTRL4 :: INTERFACE_INPUT_EN [27:27] */
#define BCHP_TVM_EDID_MISC_CNTRL4_INTERFACE_INPUT_EN_MASK          0x08000000
#define BCHP_TVM_EDID_MISC_CNTRL4_INTERFACE_INPUT_EN_SHIFT         27

/* TVM :: EDID_MISC_CNTRL4 :: SDA_ZERO_CNT_TIMER_CLEAR_EN [26:26] */
#define BCHP_TVM_EDID_MISC_CNTRL4_SDA_ZERO_CNT_TIMER_CLEAR_EN_MASK 0x04000000
#define BCHP_TVM_EDID_MISC_CNTRL4_SDA_ZERO_CNT_TIMER_CLEAR_EN_SHIFT 26

/* TVM :: EDID_MISC_CNTRL4 :: SDA_ONE_CNT_TIMER_CLEAR_EN [25:25] */
#define BCHP_TVM_EDID_MISC_CNTRL4_SDA_ONE_CNT_TIMER_CLEAR_EN_MASK  0x02000000
#define BCHP_TVM_EDID_MISC_CNTRL4_SDA_ONE_CNT_TIMER_CLEAR_EN_SHIFT 25

/* TVM :: EDID_MISC_CNTRL4 :: SDA_ONE_DRIVE_EN [24:24] */
#define BCHP_TVM_EDID_MISC_CNTRL4_SDA_ONE_DRIVE_EN_MASK            0x01000000
#define BCHP_TVM_EDID_MISC_CNTRL4_SDA_ONE_DRIVE_EN_SHIFT           24

/* TVM :: EDID_MISC_CNTRL4 :: PULL_SCL_LOW_WHEN_FIFO_FULL [23:23] */
#define BCHP_TVM_EDID_MISC_CNTRL4_PULL_SCL_LOW_WHEN_FIFO_FULL_MASK 0x00800000
#define BCHP_TVM_EDID_MISC_CNTRL4_PULL_SCL_LOW_WHEN_FIFO_FULL_SHIFT 23

/* TVM :: EDID_MISC_CNTRL4 :: RESERVED [22:22] */
#define BCHP_TVM_EDID_MISC_CNTRL4_RESERVED_MASK                    0x00400000
#define BCHP_TVM_EDID_MISC_CNTRL4_RESERVED_SHIFT                   22

/* TVM :: EDID_MISC_CNTRL4 :: SELF_TEST_EN [21:21] */
#define BCHP_TVM_EDID_MISC_CNTRL4_SELF_TEST_EN_MASK                0x00200000
#define BCHP_TVM_EDID_MISC_CNTRL4_SELF_TEST_EN_SHIFT               21

/* TVM :: EDID_MISC_CNTRL4 :: WATERMARK_EN [20:20] */
#define BCHP_TVM_EDID_MISC_CNTRL4_WATERMARK_EN_MASK                0x00100000
#define BCHP_TVM_EDID_MISC_CNTRL4_WATERMARK_EN_SHIFT               20

/* TVM :: EDID_MISC_CNTRL4 :: WATERMARK [19:15] */
#define BCHP_TVM_EDID_MISC_CNTRL4_WATERMARK_MASK                   0x000f8000
#define BCHP_TVM_EDID_MISC_CNTRL4_WATERMARK_SHIFT                  15

/* TVM :: EDID_MISC_CNTRL4 :: DEBUG_MUX_ADR [14:07] */
#define BCHP_TVM_EDID_MISC_CNTRL4_DEBUG_MUX_ADR_MASK               0x00007f80
#define BCHP_TVM_EDID_MISC_CNTRL4_DEBUG_MUX_ADR_SHIFT              7

/* TVM :: EDID_MISC_CNTRL4 :: DISABLE_READ_WHEN_LOADING_REAMRAM [06:06] */
#define BCHP_TVM_EDID_MISC_CNTRL4_DISABLE_READ_WHEN_LOADING_REAMRAM_MASK 0x00000040
#define BCHP_TVM_EDID_MISC_CNTRL4_DISABLE_READ_WHEN_LOADING_REAMRAM_SHIFT 6

/* TVM :: EDID_MISC_CNTRL4 :: SHUTDOWN_I2C_ADDR_DET [05:05] */
#define BCHP_TVM_EDID_MISC_CNTRL4_SHUTDOWN_I2C_ADDR_DET_MASK       0x00000020
#define BCHP_TVM_EDID_MISC_CNTRL4_SHUTDOWN_I2C_ADDR_DET_SHIFT      5

/* TVM :: EDID_MISC_CNTRL4 :: WRFIFO_SOFT_RESET [04:04] */
#define BCHP_TVM_EDID_MISC_CNTRL4_WRFIFO_SOFT_RESET_MASK           0x00000010
#define BCHP_TVM_EDID_MISC_CNTRL4_WRFIFO_SOFT_RESET_SHIFT          4

/* TVM :: EDID_MISC_CNTRL4 :: READ_RAM_SOFT_RESET [03:03] */
#define BCHP_TVM_EDID_MISC_CNTRL4_READ_RAM_SOFT_RESET_MASK         0x00000008
#define BCHP_TVM_EDID_MISC_CNTRL4_READ_RAM_SOFT_RESET_SHIFT        3

/* TVM :: EDID_MISC_CNTRL4 :: WR_STATUS_SOFT_RESET [02:02] */
#define BCHP_TVM_EDID_MISC_CNTRL4_WR_STATUS_SOFT_RESET_MASK        0x00000004
#define BCHP_TVM_EDID_MISC_CNTRL4_WR_STATUS_SOFT_RESET_SHIFT       2

/* TVM :: EDID_MISC_CNTRL4 :: SLV_SOFT_RESET [01:01] */
#define BCHP_TVM_EDID_MISC_CNTRL4_SLV_SOFT_RESET_MASK              0x00000002
#define BCHP_TVM_EDID_MISC_CNTRL4_SLV_SOFT_RESET_SHIFT             1

/* TVM :: EDID_MISC_CNTRL4 :: BLOCK_SOFT_RESET [00:00] */
#define BCHP_TVM_EDID_MISC_CNTRL4_BLOCK_SOFT_RESET_MASK            0x00000001
#define BCHP_TVM_EDID_MISC_CNTRL4_BLOCK_SOFT_RESET_SHIFT           0

/***************************************************************************
 *EDID_SDA_SAMPLER_CNTRL0 - EDID_SDA_SAMPLER_CNTRL0
 ***************************************************************************/
/* TVM :: EDID_SDA_SAMPLER_CNTRL0 :: SDA_RCNT_THRESHOLD [31:24] */
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL0_SDA_RCNT_THRESHOLD_MASK   0xff000000
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL0_SDA_RCNT_THRESHOLD_SHIFT  24

/* TVM :: EDID_SDA_SAMPLER_CNTRL0 :: SDA_RCNT [23:16] */
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL0_SDA_RCNT_MASK             0x00ff0000
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL0_SDA_RCNT_SHIFT            16

/* TVM :: EDID_SDA_SAMPLER_CNTRL0 :: SDA_FCNT_THRESHOLD [15:08] */
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL0_SDA_FCNT_THRESHOLD_MASK   0x0000ff00
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL0_SDA_FCNT_THRESHOLD_SHIFT  8

/* TVM :: EDID_SDA_SAMPLER_CNTRL0 :: SDA_FCNT [07:00] */
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL0_SDA_FCNT_MASK             0x000000ff
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL0_SDA_FCNT_SHIFT            0

/***************************************************************************
 *EDID_SDA_SAMPLER_CNTRL1 - EDID_SDA_SAMPLER_CNTRL1
 ***************************************************************************/
/* TVM :: EDID_SDA_SAMPLER_CNTRL1 :: SDA_RCNT_THRESHOLD [31:24] */
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL1_SDA_RCNT_THRESHOLD_MASK   0xff000000
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL1_SDA_RCNT_THRESHOLD_SHIFT  24

/* TVM :: EDID_SDA_SAMPLER_CNTRL1 :: SDA_RCNT [23:16] */
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL1_SDA_RCNT_MASK             0x00ff0000
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL1_SDA_RCNT_SHIFT            16

/* TVM :: EDID_SDA_SAMPLER_CNTRL1 :: SDA_FCNT_THRESHOLD [15:08] */
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL1_SDA_FCNT_THRESHOLD_MASK   0x0000ff00
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL1_SDA_FCNT_THRESHOLD_SHIFT  8

/* TVM :: EDID_SDA_SAMPLER_CNTRL1 :: SDA_FCNT [07:00] */
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL1_SDA_FCNT_MASK             0x000000ff
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL1_SDA_FCNT_SHIFT            0

/***************************************************************************
 *EDID_SDA_SAMPLER_CNTRL2 - EDID_SDA_SAMPLER_CNTRL2
 ***************************************************************************/
/* TVM :: EDID_SDA_SAMPLER_CNTRL2 :: SDA_RCNT_THRESHOLD [31:24] */
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL2_SDA_RCNT_THRESHOLD_MASK   0xff000000
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL2_SDA_RCNT_THRESHOLD_SHIFT  24

/* TVM :: EDID_SDA_SAMPLER_CNTRL2 :: SDA_RCNT [23:16] */
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL2_SDA_RCNT_MASK             0x00ff0000
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL2_SDA_RCNT_SHIFT            16

/* TVM :: EDID_SDA_SAMPLER_CNTRL2 :: SDA_FCNT_THRESHOLD [15:08] */
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL2_SDA_FCNT_THRESHOLD_MASK   0x0000ff00
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL2_SDA_FCNT_THRESHOLD_SHIFT  8

/* TVM :: EDID_SDA_SAMPLER_CNTRL2 :: SDA_FCNT [07:00] */
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL2_SDA_FCNT_MASK             0x000000ff
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL2_SDA_FCNT_SHIFT            0

/***************************************************************************
 *EDID_SDA_SAMPLER_CNTRL3 - EDID_SDA_SAMPLER_CNTRL3
 ***************************************************************************/
/* TVM :: EDID_SDA_SAMPLER_CNTRL3 :: SDA_RCNT_THRESHOLD [31:24] */
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL3_SDA_RCNT_THRESHOLD_MASK   0xff000000
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL3_SDA_RCNT_THRESHOLD_SHIFT  24

/* TVM :: EDID_SDA_SAMPLER_CNTRL3 :: SDA_RCNT [23:16] */
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL3_SDA_RCNT_MASK             0x00ff0000
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL3_SDA_RCNT_SHIFT            16

/* TVM :: EDID_SDA_SAMPLER_CNTRL3 :: SDA_FCNT_THRESHOLD [15:08] */
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL3_SDA_FCNT_THRESHOLD_MASK   0x0000ff00
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL3_SDA_FCNT_THRESHOLD_SHIFT  8

/* TVM :: EDID_SDA_SAMPLER_CNTRL3 :: SDA_FCNT [07:00] */
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL3_SDA_FCNT_MASK             0x000000ff
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL3_SDA_FCNT_SHIFT            0

/***************************************************************************
 *EDID_SDA_SAMPLER_CNTRL4 - EDID_SDA_SAMPLER_CNTRL4
 ***************************************************************************/
/* TVM :: EDID_SDA_SAMPLER_CNTRL4 :: SDA_RCNT_THRESHOLD [31:24] */
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL4_SDA_RCNT_THRESHOLD_MASK   0xff000000
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL4_SDA_RCNT_THRESHOLD_SHIFT  24

/* TVM :: EDID_SDA_SAMPLER_CNTRL4 :: SDA_RCNT [23:16] */
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL4_SDA_RCNT_MASK             0x00ff0000
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL4_SDA_RCNT_SHIFT            16

/* TVM :: EDID_SDA_SAMPLER_CNTRL4 :: SDA_FCNT_THRESHOLD [15:08] */
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL4_SDA_FCNT_THRESHOLD_MASK   0x0000ff00
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL4_SDA_FCNT_THRESHOLD_SHIFT  8

/* TVM :: EDID_SDA_SAMPLER_CNTRL4 :: SDA_FCNT [07:00] */
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL4_SDA_FCNT_MASK             0x000000ff
#define BCHP_TVM_EDID_SDA_SAMPLER_CNTRL4_SDA_FCNT_SHIFT            0

/***************************************************************************
 *EDID_STATUS_EXTERNAL_TRIGGER0 - EDID_STATUS_EXTERNAL_TRIGGER0
 ***************************************************************************/
/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER0 :: reserved0 [31:16] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_reserved0_MASK      0xffff0000
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_reserved0_SHIFT     16

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER0 :: RESERVED3 [15:15] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_RESERVED3_MASK      0x00008000
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_RESERVED3_SHIFT     15

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER0 :: RESERVED2 [14:14] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_RESERVED2_MASK      0x00004000
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_RESERVED2_SHIFT     14

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER0 :: LOADSEQREADY_EXT_TRIG [13:13] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_LOADSEQREADY_EXT_TRIG_MASK 0x00002000
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_LOADSEQREADY_EXT_TRIG_SHIFT 13

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER0 :: SCLPULLLOW_EXT_TRIG [12:12] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_SCLPULLLOW_EXT_TRIG_MASK 0x00001000
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_SCLPULLLOW_EXT_TRIG_SHIFT 12

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER0 :: RXFIFOWATMARK_EXT_TRIG [11:11] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_RXFIFOWATMARK_EXT_TRIG_MASK 0x00000800
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_RXFIFOWATMARK_EXT_TRIG_SHIFT 11

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER0 :: RXFIFOEMT_EXT_TRIG [10:10] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_RXFIFOEMT_EXT_TRIG_MASK 0x00000400
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_RXFIFOEMT_EXT_TRIG_SHIFT 10

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER0 :: RXFIFOFULL_EXT_TRIG [09:09] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_RXFIFOFULL_EXT_TRIG_MASK 0x00000200
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_RXFIFOFULL_EXT_TRIG_SHIFT 9

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER0 :: RXDONE_EXT_TRIG [08:08] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_RXDONE_EXT_TRIG_MASK 0x00000100
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_RXDONE_EXT_TRIG_SHIFT 8

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER0 :: RXABORT_EXT_TRIG [07:07] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_RXABORT_EXT_TRIG_MASK 0x00000080
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_RXABORT_EXT_TRIG_SHIFT 7

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER0 :: RXINPROG_EXT_TRIG [06:06] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_RXINPROG_EXT_TRIG_MASK 0x00000040
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_RXINPROG_EXT_TRIG_SHIFT 6

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER0 :: TXDONE_EXT_TRIG [05:05] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_TXDONE_EXT_TRIG_MASK 0x00000020
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_TXDONE_EXT_TRIG_SHIFT 5

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER0 :: TXWRAPAD_EXT_TRIG [04:04] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_TXWRAPAD_EXT_TRIG_MASK 0x00000010
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_TXWRAPAD_EXT_TRIG_SHIFT 4

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER0 :: TXABORT_EXT_TRIG [03:03] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_TXABORT_EXT_TRIG_MASK 0x00000008
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_TXABORT_EXT_TRIG_SHIFT 3

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER0 :: TXINPROG_EXT_TRIG [02:02] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_TXINPROG_EXT_TRIG_MASK 0x00000004
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_TXINPROG_EXT_TRIG_SHIFT 2

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER0 :: LOADSEQERR_EXT_TRIG [01:01] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_LOADSEQERR_EXT_TRIG_MASK 0x00000002
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_LOADSEQERR_EXT_TRIG_SHIFT 1

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER0 :: LOADSEQACT_EXT_TRIG [00:00] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_LOADSEQACT_EXT_TRIG_MASK 0x00000001
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER0_LOADSEQACT_EXT_TRIG_SHIFT 0

/***************************************************************************
 *EDID_STATUS_EXTERNAL_TRIGGER1 - EDID_STATUS_EXTERNAL_TRIGGER1
 ***************************************************************************/
/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER1 :: reserved0 [31:16] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_reserved0_MASK      0xffff0000
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_reserved0_SHIFT     16

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER1 :: RESERVED3 [15:15] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_RESERVED3_MASK      0x00008000
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_RESERVED3_SHIFT     15

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER1 :: RESERVED2 [14:14] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_RESERVED2_MASK      0x00004000
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_RESERVED2_SHIFT     14

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER1 :: LOADSEQREADY_EXT_TRIG [13:13] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_LOADSEQREADY_EXT_TRIG_MASK 0x00002000
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_LOADSEQREADY_EXT_TRIG_SHIFT 13

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER1 :: SCLPULLLOW_EXT_TRIG [12:12] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_SCLPULLLOW_EXT_TRIG_MASK 0x00001000
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_SCLPULLLOW_EXT_TRIG_SHIFT 12

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER1 :: RXFIFOWATMARK_EXT_TRIG [11:11] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_RXFIFOWATMARK_EXT_TRIG_MASK 0x00000800
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_RXFIFOWATMARK_EXT_TRIG_SHIFT 11

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER1 :: RXFIFOEMT_EXT_TRIG [10:10] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_RXFIFOEMT_EXT_TRIG_MASK 0x00000400
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_RXFIFOEMT_EXT_TRIG_SHIFT 10

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER1 :: RXFIFOFULL_EXT_TRIG [09:09] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_RXFIFOFULL_EXT_TRIG_MASK 0x00000200
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_RXFIFOFULL_EXT_TRIG_SHIFT 9

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER1 :: RXDONE_EXT_TRIG [08:08] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_RXDONE_EXT_TRIG_MASK 0x00000100
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_RXDONE_EXT_TRIG_SHIFT 8

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER1 :: RXABORT_EXT_TRIG [07:07] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_RXABORT_EXT_TRIG_MASK 0x00000080
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_RXABORT_EXT_TRIG_SHIFT 7

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER1 :: RXINPROG_EXT_TRIG [06:06] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_RXINPROG_EXT_TRIG_MASK 0x00000040
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_RXINPROG_EXT_TRIG_SHIFT 6

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER1 :: TXDONE_EXT_TRIG [05:05] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_TXDONE_EXT_TRIG_MASK 0x00000020
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_TXDONE_EXT_TRIG_SHIFT 5

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER1 :: TXWRAPAD_EXT_TRIG [04:04] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_TXWRAPAD_EXT_TRIG_MASK 0x00000010
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_TXWRAPAD_EXT_TRIG_SHIFT 4

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER1 :: TXABORT_EXT_TRIG [03:03] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_TXABORT_EXT_TRIG_MASK 0x00000008
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_TXABORT_EXT_TRIG_SHIFT 3

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER1 :: TXINPROG_EXT_TRIG [02:02] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_TXINPROG_EXT_TRIG_MASK 0x00000004
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_TXINPROG_EXT_TRIG_SHIFT 2

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER1 :: LOADSEQERR_EXT_TRIG [01:01] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_LOADSEQERR_EXT_TRIG_MASK 0x00000002
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_LOADSEQERR_EXT_TRIG_SHIFT 1

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER1 :: LOADSEQACT_EXT_TRIG [00:00] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_LOADSEQACT_EXT_TRIG_MASK 0x00000001
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER1_LOADSEQACT_EXT_TRIG_SHIFT 0

/***************************************************************************
 *EDID_STATUS_EXTERNAL_TRIGGER2 - EDID_STATUS_EXTERNAL_TRIGGER2
 ***************************************************************************/
/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER2 :: reserved0 [31:16] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_reserved0_MASK      0xffff0000
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_reserved0_SHIFT     16

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER2 :: RESERVED3 [15:15] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_RESERVED3_MASK      0x00008000
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_RESERVED3_SHIFT     15

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER2 :: RESERVED2 [14:14] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_RESERVED2_MASK      0x00004000
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_RESERVED2_SHIFT     14

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER2 :: LOADSEQREADY_EXT_TRIG [13:13] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_LOADSEQREADY_EXT_TRIG_MASK 0x00002000
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_LOADSEQREADY_EXT_TRIG_SHIFT 13

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER2 :: SCLPULLLOW_EXT_TRIG [12:12] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_SCLPULLLOW_EXT_TRIG_MASK 0x00001000
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_SCLPULLLOW_EXT_TRIG_SHIFT 12

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER2 :: RXFIFOWATMARK_EXT_TRIG [11:11] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_RXFIFOWATMARK_EXT_TRIG_MASK 0x00000800
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_RXFIFOWATMARK_EXT_TRIG_SHIFT 11

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER2 :: RXFIFOEMT_EXT_TRIG [10:10] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_RXFIFOEMT_EXT_TRIG_MASK 0x00000400
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_RXFIFOEMT_EXT_TRIG_SHIFT 10

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER2 :: RXFIFOFULL_EXT_TRIG [09:09] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_RXFIFOFULL_EXT_TRIG_MASK 0x00000200
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_RXFIFOFULL_EXT_TRIG_SHIFT 9

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER2 :: RXDONE_EXT_TRIG [08:08] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_RXDONE_EXT_TRIG_MASK 0x00000100
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_RXDONE_EXT_TRIG_SHIFT 8

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER2 :: RXABORT_EXT_TRIG [07:07] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_RXABORT_EXT_TRIG_MASK 0x00000080
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_RXABORT_EXT_TRIG_SHIFT 7

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER2 :: RXINPROG_EXT_TRIG [06:06] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_RXINPROG_EXT_TRIG_MASK 0x00000040
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_RXINPROG_EXT_TRIG_SHIFT 6

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER2 :: TXDONE_EXT_TRIG [05:05] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_TXDONE_EXT_TRIG_MASK 0x00000020
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_TXDONE_EXT_TRIG_SHIFT 5

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER2 :: TXWRAPAD_EXT_TRIG [04:04] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_TXWRAPAD_EXT_TRIG_MASK 0x00000010
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_TXWRAPAD_EXT_TRIG_SHIFT 4

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER2 :: TXABORT_EXT_TRIG [03:03] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_TXABORT_EXT_TRIG_MASK 0x00000008
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_TXABORT_EXT_TRIG_SHIFT 3

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER2 :: TXINPROG_EXT_TRIG [02:02] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_TXINPROG_EXT_TRIG_MASK 0x00000004
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_TXINPROG_EXT_TRIG_SHIFT 2

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER2 :: LOADSEQERR_EXT_TRIG [01:01] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_LOADSEQERR_EXT_TRIG_MASK 0x00000002
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_LOADSEQERR_EXT_TRIG_SHIFT 1

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER2 :: LOADSEQACT_EXT_TRIG [00:00] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_LOADSEQACT_EXT_TRIG_MASK 0x00000001
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER2_LOADSEQACT_EXT_TRIG_SHIFT 0

/***************************************************************************
 *EDID_STATUS_EXTERNAL_TRIGGER3 - EDID_STATUS_EXTERNAL_TRIGGER3
 ***************************************************************************/
/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER3 :: reserved0 [31:16] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_reserved0_MASK      0xffff0000
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_reserved0_SHIFT     16

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER3 :: RESERVED3 [15:15] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_RESERVED3_MASK      0x00008000
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_RESERVED3_SHIFT     15

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER3 :: RESERVED2 [14:14] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_RESERVED2_MASK      0x00004000
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_RESERVED2_SHIFT     14

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER3 :: LOADSEQREADY_EXT_TRIG [13:13] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_LOADSEQREADY_EXT_TRIG_MASK 0x00002000
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_LOADSEQREADY_EXT_TRIG_SHIFT 13

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER3 :: SCLPULLLOW_EXT_TRIG [12:12] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_SCLPULLLOW_EXT_TRIG_MASK 0x00001000
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_SCLPULLLOW_EXT_TRIG_SHIFT 12

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER3 :: RXFIFOWATMARK_EXT_TRIG [11:11] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_RXFIFOWATMARK_EXT_TRIG_MASK 0x00000800
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_RXFIFOWATMARK_EXT_TRIG_SHIFT 11

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER3 :: RXFIFOEMT_EXT_TRIG [10:10] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_RXFIFOEMT_EXT_TRIG_MASK 0x00000400
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_RXFIFOEMT_EXT_TRIG_SHIFT 10

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER3 :: RXFIFOFULL_EXT_TRIG [09:09] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_RXFIFOFULL_EXT_TRIG_MASK 0x00000200
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_RXFIFOFULL_EXT_TRIG_SHIFT 9

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER3 :: RXDONE_EXT_TRIG [08:08] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_RXDONE_EXT_TRIG_MASK 0x00000100
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_RXDONE_EXT_TRIG_SHIFT 8

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER3 :: RXABORT_EXT_TRIG [07:07] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_RXABORT_EXT_TRIG_MASK 0x00000080
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_RXABORT_EXT_TRIG_SHIFT 7

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER3 :: RXINPROG_EXT_TRIG [06:06] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_RXINPROG_EXT_TRIG_MASK 0x00000040
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_RXINPROG_EXT_TRIG_SHIFT 6

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER3 :: TXDONE_EXT_TRIG [05:05] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_TXDONE_EXT_TRIG_MASK 0x00000020
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_TXDONE_EXT_TRIG_SHIFT 5

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER3 :: TXWRAPAD_EXT_TRIG [04:04] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_TXWRAPAD_EXT_TRIG_MASK 0x00000010
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_TXWRAPAD_EXT_TRIG_SHIFT 4

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER3 :: TXABORT_EXT_TRIG [03:03] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_TXABORT_EXT_TRIG_MASK 0x00000008
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_TXABORT_EXT_TRIG_SHIFT 3

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER3 :: TXINPROG_EXT_TRIG [02:02] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_TXINPROG_EXT_TRIG_MASK 0x00000004
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_TXINPROG_EXT_TRIG_SHIFT 2

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER3 :: LOADSEQERR_EXT_TRIG [01:01] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_LOADSEQERR_EXT_TRIG_MASK 0x00000002
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_LOADSEQERR_EXT_TRIG_SHIFT 1

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER3 :: LOADSEQACT_EXT_TRIG [00:00] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_LOADSEQACT_EXT_TRIG_MASK 0x00000001
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER3_LOADSEQACT_EXT_TRIG_SHIFT 0

/***************************************************************************
 *EDID_STATUS_EXTERNAL_TRIGGER4 - EDID_STATUS_EXTERNAL_TRIGGER4
 ***************************************************************************/
/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER4 :: reserved0 [31:16] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_reserved0_MASK      0xffff0000
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_reserved0_SHIFT     16

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER4 :: RESERVED3 [15:15] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_RESERVED3_MASK      0x00008000
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_RESERVED3_SHIFT     15

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER4 :: RESERVED2 [14:14] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_RESERVED2_MASK      0x00004000
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_RESERVED2_SHIFT     14

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER4 :: LOADSEQREADY_EXT_TRIG [13:13] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_LOADSEQREADY_EXT_TRIG_MASK 0x00002000
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_LOADSEQREADY_EXT_TRIG_SHIFT 13

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER4 :: SCLPULLLOW_EXT_TRIG [12:12] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_SCLPULLLOW_EXT_TRIG_MASK 0x00001000
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_SCLPULLLOW_EXT_TRIG_SHIFT 12

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER4 :: RXFIFOWATMARK_EXT_TRIG [11:11] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_RXFIFOWATMARK_EXT_TRIG_MASK 0x00000800
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_RXFIFOWATMARK_EXT_TRIG_SHIFT 11

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER4 :: RXFIFOEMT_EXT_TRIG [10:10] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_RXFIFOEMT_EXT_TRIG_MASK 0x00000400
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_RXFIFOEMT_EXT_TRIG_SHIFT 10

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER4 :: RXFIFOFULL_EXT_TRIG [09:09] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_RXFIFOFULL_EXT_TRIG_MASK 0x00000200
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_RXFIFOFULL_EXT_TRIG_SHIFT 9

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER4 :: RXDONE_EXT_TRIG [08:08] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_RXDONE_EXT_TRIG_MASK 0x00000100
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_RXDONE_EXT_TRIG_SHIFT 8

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER4 :: RXABORT_EXT_TRIG [07:07] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_RXABORT_EXT_TRIG_MASK 0x00000080
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_RXABORT_EXT_TRIG_SHIFT 7

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER4 :: RXINPROG_EXT_TRIG [06:06] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_RXINPROG_EXT_TRIG_MASK 0x00000040
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_RXINPROG_EXT_TRIG_SHIFT 6

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER4 :: TXDONE_EXT_TRIG [05:05] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_TXDONE_EXT_TRIG_MASK 0x00000020
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_TXDONE_EXT_TRIG_SHIFT 5

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER4 :: TXWRAPAD_EXT_TRIG [04:04] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_TXWRAPAD_EXT_TRIG_MASK 0x00000010
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_TXWRAPAD_EXT_TRIG_SHIFT 4

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER4 :: TXABORT_EXT_TRIG [03:03] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_TXABORT_EXT_TRIG_MASK 0x00000008
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_TXABORT_EXT_TRIG_SHIFT 3

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER4 :: TXINPROG_EXT_TRIG [02:02] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_TXINPROG_EXT_TRIG_MASK 0x00000004
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_TXINPROG_EXT_TRIG_SHIFT 2

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER4 :: LOADSEQERR_EXT_TRIG [01:01] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_LOADSEQERR_EXT_TRIG_MASK 0x00000002
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_LOADSEQERR_EXT_TRIG_SHIFT 1

/* TVM :: EDID_STATUS_EXTERNAL_TRIGGER4 :: LOADSEQACT_EXT_TRIG [00:00] */
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_LOADSEQACT_EXT_TRIG_MASK 0x00000001
#define BCHP_TVM_EDID_STATUS_EXTERNAL_TRIGGER4_LOADSEQACT_EXT_TRIG_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_0n1_DEF0 - EDID_READ_RAM_REGION_0n1_DEF0
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_0n1_DEF0 :: REGION_1_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF0_REGION_1_END_MASK   0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF0_REGION_1_END_SHIFT  24

/* TVM :: EDID_READ_RAM_REGION_0n1_DEF0 :: REGION_1_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF0_REGION_1_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF0_REGION_1_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_0n1_DEF0 :: REGION_0_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF0_REGION_0_END_MASK   0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF0_REGION_0_END_SHIFT  8

/* TVM :: EDID_READ_RAM_REGION_0n1_DEF0 :: REGION_0_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF0_REGION_0_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF0_REGION_0_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_0n1_DEF1 - EDID_READ_RAM_REGION_0n1_DEF1
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_0n1_DEF1 :: REGION_1_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF1_REGION_1_END_MASK   0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF1_REGION_1_END_SHIFT  24

/* TVM :: EDID_READ_RAM_REGION_0n1_DEF1 :: REGION_1_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF1_REGION_1_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF1_REGION_1_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_0n1_DEF1 :: REGION_0_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF1_REGION_0_END_MASK   0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF1_REGION_0_END_SHIFT  8

/* TVM :: EDID_READ_RAM_REGION_0n1_DEF1 :: REGION_0_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF1_REGION_0_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF1_REGION_0_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_0n1_DEF2 - EDID_READ_RAM_REGION_0n1_DEF2
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_0n1_DEF2 :: REGION_1_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF2_REGION_1_END_MASK   0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF2_REGION_1_END_SHIFT  24

/* TVM :: EDID_READ_RAM_REGION_0n1_DEF2 :: REGION_1_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF2_REGION_1_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF2_REGION_1_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_0n1_DEF2 :: REGION_0_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF2_REGION_0_END_MASK   0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF2_REGION_0_END_SHIFT  8

/* TVM :: EDID_READ_RAM_REGION_0n1_DEF2 :: REGION_0_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF2_REGION_0_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF2_REGION_0_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_0n1_DEF3 - EDID_READ_RAM_REGION_0n1_DEF3
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_0n1_DEF3 :: REGION_1_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF3_REGION_1_END_MASK   0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF3_REGION_1_END_SHIFT  24

/* TVM :: EDID_READ_RAM_REGION_0n1_DEF3 :: REGION_1_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF3_REGION_1_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF3_REGION_1_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_0n1_DEF3 :: REGION_0_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF3_REGION_0_END_MASK   0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF3_REGION_0_END_SHIFT  8

/* TVM :: EDID_READ_RAM_REGION_0n1_DEF3 :: REGION_0_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF3_REGION_0_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF3_REGION_0_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_0n1_DEF4 - EDID_READ_RAM_REGION_0n1_DEF4
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_0n1_DEF4 :: REGION_1_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF4_REGION_1_END_MASK   0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF4_REGION_1_END_SHIFT  24

/* TVM :: EDID_READ_RAM_REGION_0n1_DEF4 :: REGION_1_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF4_REGION_1_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF4_REGION_1_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_0n1_DEF4 :: REGION_0_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF4_REGION_0_END_MASK   0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF4_REGION_0_END_SHIFT  8

/* TVM :: EDID_READ_RAM_REGION_0n1_DEF4 :: REGION_0_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF4_REGION_0_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_0n1_DEF4_REGION_0_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_2n3_DEF0 - EDID_READ_RAM_REGION_2n3_DEF0
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_2n3_DEF0 :: REGION_3_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF0_REGION_3_END_MASK   0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF0_REGION_3_END_SHIFT  24

/* TVM :: EDID_READ_RAM_REGION_2n3_DEF0 :: REGION_3_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF0_REGION_3_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF0_REGION_3_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_2n3_DEF0 :: REGION_2_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF0_REGION_2_END_MASK   0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF0_REGION_2_END_SHIFT  8

/* TVM :: EDID_READ_RAM_REGION_2n3_DEF0 :: REGION_2_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF0_REGION_2_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF0_REGION_2_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_2n3_DEF1 - EDID_READ_RAM_REGION_2n3_DEF1
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_2n3_DEF1 :: REGION_3_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF1_REGION_3_END_MASK   0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF1_REGION_3_END_SHIFT  24

/* TVM :: EDID_READ_RAM_REGION_2n3_DEF1 :: REGION_3_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF1_REGION_3_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF1_REGION_3_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_2n3_DEF1 :: REGION_2_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF1_REGION_2_END_MASK   0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF1_REGION_2_END_SHIFT  8

/* TVM :: EDID_READ_RAM_REGION_2n3_DEF1 :: REGION_2_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF1_REGION_2_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF1_REGION_2_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_2n3_DEF2 - EDID_READ_RAM_REGION_2n3_DEF2
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_2n3_DEF2 :: REGION_3_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF2_REGION_3_END_MASK   0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF2_REGION_3_END_SHIFT  24

/* TVM :: EDID_READ_RAM_REGION_2n3_DEF2 :: REGION_3_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF2_REGION_3_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF2_REGION_3_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_2n3_DEF2 :: REGION_2_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF2_REGION_2_END_MASK   0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF2_REGION_2_END_SHIFT  8

/* TVM :: EDID_READ_RAM_REGION_2n3_DEF2 :: REGION_2_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF2_REGION_2_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF2_REGION_2_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_2n3_DEF3 - EDID_READ_RAM_REGION_2n3_DEF3
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_2n3_DEF3 :: REGION_3_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF3_REGION_3_END_MASK   0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF3_REGION_3_END_SHIFT  24

/* TVM :: EDID_READ_RAM_REGION_2n3_DEF3 :: REGION_3_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF3_REGION_3_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF3_REGION_3_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_2n3_DEF3 :: REGION_2_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF3_REGION_2_END_MASK   0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF3_REGION_2_END_SHIFT  8

/* TVM :: EDID_READ_RAM_REGION_2n3_DEF3 :: REGION_2_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF3_REGION_2_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF3_REGION_2_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_2n3_DEF4 - EDID_READ_RAM_REGION_2n3_DEF4
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_2n3_DEF4 :: REGION_3_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF4_REGION_3_END_MASK   0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF4_REGION_3_END_SHIFT  24

/* TVM :: EDID_READ_RAM_REGION_2n3_DEF4 :: REGION_3_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF4_REGION_3_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF4_REGION_3_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_2n3_DEF4 :: REGION_2_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF4_REGION_2_END_MASK   0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF4_REGION_2_END_SHIFT  8

/* TVM :: EDID_READ_RAM_REGION_2n3_DEF4 :: REGION_2_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF4_REGION_2_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_2n3_DEF4_REGION_2_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_4n5_DEF0 - EDID_READ_RAM_REGION_4n5_DEF0
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_4n5_DEF0 :: REGION_5_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF0_REGION_5_END_MASK   0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF0_REGION_5_END_SHIFT  24

/* TVM :: EDID_READ_RAM_REGION_4n5_DEF0 :: REGION_5_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF0_REGION_5_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF0_REGION_5_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_4n5_DEF0 :: REGION_4_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF0_REGION_4_END_MASK   0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF0_REGION_4_END_SHIFT  8

/* TVM :: EDID_READ_RAM_REGION_4n5_DEF0 :: REGION_4_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF0_REGION_4_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF0_REGION_4_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_4n5_DEF1 - EDID_READ_RAM_REGION_4n5_DEF1
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_4n5_DEF1 :: REGION_5_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF1_REGION_5_END_MASK   0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF1_REGION_5_END_SHIFT  24

/* TVM :: EDID_READ_RAM_REGION_4n5_DEF1 :: REGION_5_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF1_REGION_5_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF1_REGION_5_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_4n5_DEF1 :: REGION_4_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF1_REGION_4_END_MASK   0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF1_REGION_4_END_SHIFT  8

/* TVM :: EDID_READ_RAM_REGION_4n5_DEF1 :: REGION_4_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF1_REGION_4_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF1_REGION_4_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_4n5_DEF2 - EDID_READ_RAM_REGION_4n5_DEF2
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_4n5_DEF2 :: REGION_5_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF2_REGION_5_END_MASK   0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF2_REGION_5_END_SHIFT  24

/* TVM :: EDID_READ_RAM_REGION_4n5_DEF2 :: REGION_5_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF2_REGION_5_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF2_REGION_5_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_4n5_DEF2 :: REGION_4_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF2_REGION_4_END_MASK   0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF2_REGION_4_END_SHIFT  8

/* TVM :: EDID_READ_RAM_REGION_4n5_DEF2 :: REGION_4_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF2_REGION_4_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF2_REGION_4_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_4n5_DEF3 - EDID_READ_RAM_REGION_4n5_DEF3
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_4n5_DEF3 :: REGION_5_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF3_REGION_5_END_MASK   0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF3_REGION_5_END_SHIFT  24

/* TVM :: EDID_READ_RAM_REGION_4n5_DEF3 :: REGION_5_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF3_REGION_5_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF3_REGION_5_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_4n5_DEF3 :: REGION_4_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF3_REGION_4_END_MASK   0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF3_REGION_4_END_SHIFT  8

/* TVM :: EDID_READ_RAM_REGION_4n5_DEF3 :: REGION_4_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF3_REGION_4_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF3_REGION_4_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_4n5_DEF4 - EDID_READ_RAM_REGION_4n5_DEF4
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_4n5_DEF4 :: REGION_5_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF4_REGION_5_END_MASK   0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF4_REGION_5_END_SHIFT  24

/* TVM :: EDID_READ_RAM_REGION_4n5_DEF4 :: REGION_5_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF4_REGION_5_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF4_REGION_5_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_4n5_DEF4 :: REGION_4_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF4_REGION_4_END_MASK   0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF4_REGION_4_END_SHIFT  8

/* TVM :: EDID_READ_RAM_REGION_4n5_DEF4 :: REGION_4_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF4_REGION_4_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_4n5_DEF4_REGION_4_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_6n7_DEF0 - EDID_READ_RAM_REGION_6n7_DEF0
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_6n7_DEF0 :: REGION_7_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF0_REGION_7_END_MASK   0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF0_REGION_7_END_SHIFT  24

/* TVM :: EDID_READ_RAM_REGION_6n7_DEF0 :: REGION_7_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF0_REGION_7_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF0_REGION_7_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_6n7_DEF0 :: REGION_6_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF0_REGION_6_END_MASK   0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF0_REGION_6_END_SHIFT  8

/* TVM :: EDID_READ_RAM_REGION_6n7_DEF0 :: REGION_6_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF0_REGION_6_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF0_REGION_6_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_6n7_DEF1 - EDID_READ_RAM_REGION_6n7_DEF1
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_6n7_DEF1 :: REGION_7_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF1_REGION_7_END_MASK   0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF1_REGION_7_END_SHIFT  24

/* TVM :: EDID_READ_RAM_REGION_6n7_DEF1 :: REGION_7_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF1_REGION_7_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF1_REGION_7_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_6n7_DEF1 :: REGION_6_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF1_REGION_6_END_MASK   0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF1_REGION_6_END_SHIFT  8

/* TVM :: EDID_READ_RAM_REGION_6n7_DEF1 :: REGION_6_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF1_REGION_6_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF1_REGION_6_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_6n7_DEF2 - EDID_READ_RAM_REGION_6n7_DEF2
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_6n7_DEF2 :: REGION_7_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF2_REGION_7_END_MASK   0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF2_REGION_7_END_SHIFT  24

/* TVM :: EDID_READ_RAM_REGION_6n7_DEF2 :: REGION_7_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF2_REGION_7_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF2_REGION_7_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_6n7_DEF2 :: REGION_6_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF2_REGION_6_END_MASK   0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF2_REGION_6_END_SHIFT  8

/* TVM :: EDID_READ_RAM_REGION_6n7_DEF2 :: REGION_6_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF2_REGION_6_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF2_REGION_6_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_6n7_DEF3 - EDID_READ_RAM_REGION_6n7_DEF3
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_6n7_DEF3 :: REGION_7_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF3_REGION_7_END_MASK   0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF3_REGION_7_END_SHIFT  24

/* TVM :: EDID_READ_RAM_REGION_6n7_DEF3 :: REGION_7_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF3_REGION_7_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF3_REGION_7_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_6n7_DEF3 :: REGION_6_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF3_REGION_6_END_MASK   0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF3_REGION_6_END_SHIFT  8

/* TVM :: EDID_READ_RAM_REGION_6n7_DEF3 :: REGION_6_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF3_REGION_6_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF3_REGION_6_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_6n7_DEF4 - EDID_READ_RAM_REGION_6n7_DEF4
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_6n7_DEF4 :: REGION_7_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF4_REGION_7_END_MASK   0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF4_REGION_7_END_SHIFT  24

/* TVM :: EDID_READ_RAM_REGION_6n7_DEF4 :: REGION_7_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF4_REGION_7_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF4_REGION_7_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_6n7_DEF4 :: REGION_6_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF4_REGION_6_END_MASK   0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF4_REGION_6_END_SHIFT  8

/* TVM :: EDID_READ_RAM_REGION_6n7_DEF4 :: REGION_6_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF4_REGION_6_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_6n7_DEF4_REGION_6_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_8n9_DEF0 - EDID_READ_RAM_REGION_8n9_DEF0
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_8n9_DEF0 :: REGION_9_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF0_REGION_9_END_MASK   0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF0_REGION_9_END_SHIFT  24

/* TVM :: EDID_READ_RAM_REGION_8n9_DEF0 :: REGION_9_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF0_REGION_9_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF0_REGION_9_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_8n9_DEF0 :: REGION_8_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF0_REGION_8_END_MASK   0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF0_REGION_8_END_SHIFT  8

/* TVM :: EDID_READ_RAM_REGION_8n9_DEF0 :: REGION_8_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF0_REGION_8_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF0_REGION_8_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_8n9_DEF1 - EDID_READ_RAM_REGION_8n9_DEF1
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_8n9_DEF1 :: REGION_9_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF1_REGION_9_END_MASK   0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF1_REGION_9_END_SHIFT  24

/* TVM :: EDID_READ_RAM_REGION_8n9_DEF1 :: REGION_9_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF1_REGION_9_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF1_REGION_9_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_8n9_DEF1 :: REGION_8_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF1_REGION_8_END_MASK   0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF1_REGION_8_END_SHIFT  8

/* TVM :: EDID_READ_RAM_REGION_8n9_DEF1 :: REGION_8_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF1_REGION_8_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF1_REGION_8_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_8n9_DEF2 - EDID_READ_RAM_REGION_8n9_DEF2
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_8n9_DEF2 :: REGION_9_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF2_REGION_9_END_MASK   0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF2_REGION_9_END_SHIFT  24

/* TVM :: EDID_READ_RAM_REGION_8n9_DEF2 :: REGION_9_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF2_REGION_9_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF2_REGION_9_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_8n9_DEF2 :: REGION_8_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF2_REGION_8_END_MASK   0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF2_REGION_8_END_SHIFT  8

/* TVM :: EDID_READ_RAM_REGION_8n9_DEF2 :: REGION_8_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF2_REGION_8_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF2_REGION_8_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_8n9_DEF3 - EDID_READ_RAM_REGION_8n9_DEF3
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_8n9_DEF3 :: REGION_9_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF3_REGION_9_END_MASK   0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF3_REGION_9_END_SHIFT  24

/* TVM :: EDID_READ_RAM_REGION_8n9_DEF3 :: REGION_9_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF3_REGION_9_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF3_REGION_9_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_8n9_DEF3 :: REGION_8_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF3_REGION_8_END_MASK   0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF3_REGION_8_END_SHIFT  8

/* TVM :: EDID_READ_RAM_REGION_8n9_DEF3 :: REGION_8_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF3_REGION_8_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF3_REGION_8_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_8n9_DEF4 - EDID_READ_RAM_REGION_8n9_DEF4
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_8n9_DEF4 :: REGION_9_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF4_REGION_9_END_MASK   0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF4_REGION_9_END_SHIFT  24

/* TVM :: EDID_READ_RAM_REGION_8n9_DEF4 :: REGION_9_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF4_REGION_9_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF4_REGION_9_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_8n9_DEF4 :: REGION_8_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF4_REGION_8_END_MASK   0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF4_REGION_8_END_SHIFT  8

/* TVM :: EDID_READ_RAM_REGION_8n9_DEF4 :: REGION_8_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF4_REGION_8_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_8n9_DEF4_REGION_8_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_10n11_DEF0 - EDID_READ_RAM_REGION_10n11_DEF0
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_10n11_DEF0 :: REGION_11_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF0_REGION_11_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF0_REGION_11_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_10n11_DEF0 :: REGION_11_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF0_REGION_11_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF0_REGION_11_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_10n11_DEF0 :: REGION_10_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF0_REGION_10_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF0_REGION_10_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_10n11_DEF0 :: REGION_10_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF0_REGION_10_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF0_REGION_10_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_10n11_DEF1 - EDID_READ_RAM_REGION_10n11_DEF1
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_10n11_DEF1 :: REGION_11_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF1_REGION_11_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF1_REGION_11_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_10n11_DEF1 :: REGION_11_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF1_REGION_11_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF1_REGION_11_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_10n11_DEF1 :: REGION_10_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF1_REGION_10_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF1_REGION_10_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_10n11_DEF1 :: REGION_10_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF1_REGION_10_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF1_REGION_10_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_10n11_DEF2 - EDID_READ_RAM_REGION_10n11_DEF2
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_10n11_DEF2 :: REGION_11_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF2_REGION_11_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF2_REGION_11_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_10n11_DEF2 :: REGION_11_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF2_REGION_11_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF2_REGION_11_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_10n11_DEF2 :: REGION_10_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF2_REGION_10_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF2_REGION_10_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_10n11_DEF2 :: REGION_10_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF2_REGION_10_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF2_REGION_10_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_10n11_DEF3 - EDID_READ_RAM_REGION_10n11_DEF3
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_10n11_DEF3 :: REGION_11_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF3_REGION_11_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF3_REGION_11_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_10n11_DEF3 :: REGION_11_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF3_REGION_11_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF3_REGION_11_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_10n11_DEF3 :: REGION_10_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF3_REGION_10_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF3_REGION_10_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_10n11_DEF3 :: REGION_10_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF3_REGION_10_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF3_REGION_10_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_10n11_DEF4 - EDID_READ_RAM_REGION_10n11_DEF4
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_10n11_DEF4 :: REGION_11_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF4_REGION_11_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF4_REGION_11_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_10n11_DEF4 :: REGION_11_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF4_REGION_11_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF4_REGION_11_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_10n11_DEF4 :: REGION_10_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF4_REGION_10_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF4_REGION_10_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_10n11_DEF4 :: REGION_10_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF4_REGION_10_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_10n11_DEF4_REGION_10_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_12n13_DEF0 - EDID_READ_RAM_REGION_12n13_DEF0
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_12n13_DEF0 :: REGION_13_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF0_REGION_13_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF0_REGION_13_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_12n13_DEF0 :: REGION_13_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF0_REGION_13_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF0_REGION_13_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_12n13_DEF0 :: REGION_12_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF0_REGION_12_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF0_REGION_12_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_12n13_DEF0 :: REGION_12_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF0_REGION_12_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF0_REGION_12_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_12n13_DEF1 - EDID_READ_RAM_REGION_12n13_DEF1
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_12n13_DEF1 :: REGION_13_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF1_REGION_13_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF1_REGION_13_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_12n13_DEF1 :: REGION_13_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF1_REGION_13_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF1_REGION_13_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_12n13_DEF1 :: REGION_12_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF1_REGION_12_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF1_REGION_12_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_12n13_DEF1 :: REGION_12_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF1_REGION_12_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF1_REGION_12_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_12n13_DEF2 - EDID_READ_RAM_REGION_12n13_DEF2
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_12n13_DEF2 :: REGION_13_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF2_REGION_13_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF2_REGION_13_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_12n13_DEF2 :: REGION_13_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF2_REGION_13_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF2_REGION_13_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_12n13_DEF2 :: REGION_12_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF2_REGION_12_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF2_REGION_12_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_12n13_DEF2 :: REGION_12_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF2_REGION_12_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF2_REGION_12_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_12n13_DEF3 - EDID_READ_RAM_REGION_12n13_DEF3
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_12n13_DEF3 :: REGION_13_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF3_REGION_13_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF3_REGION_13_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_12n13_DEF3 :: REGION_13_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF3_REGION_13_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF3_REGION_13_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_12n13_DEF3 :: REGION_12_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF3_REGION_12_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF3_REGION_12_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_12n13_DEF3 :: REGION_12_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF3_REGION_12_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF3_REGION_12_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_12n13_DEF4 - EDID_READ_RAM_REGION_12n13_DEF4
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_12n13_DEF4 :: REGION_13_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF4_REGION_13_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF4_REGION_13_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_12n13_DEF4 :: REGION_13_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF4_REGION_13_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF4_REGION_13_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_12n13_DEF4 :: REGION_12_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF4_REGION_12_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF4_REGION_12_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_12n13_DEF4 :: REGION_12_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF4_REGION_12_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_12n13_DEF4_REGION_12_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_14n15_DEF0 - EDID_READ_RAM_REGION_14n15_DEF0
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_14n15_DEF0 :: REGION_15_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF0_REGION_15_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF0_REGION_15_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_14n15_DEF0 :: REGION_15_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF0_REGION_15_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF0_REGION_15_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_14n15_DEF0 :: REGION_14_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF0_REGION_14_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF0_REGION_14_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_14n15_DEF0 :: REGION_14_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF0_REGION_14_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF0_REGION_14_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_14n15_DEF1 - EDID_READ_RAM_REGION_14n15_DEF1
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_14n15_DEF1 :: REGION_15_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF1_REGION_15_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF1_REGION_15_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_14n15_DEF1 :: REGION_15_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF1_REGION_15_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF1_REGION_15_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_14n15_DEF1 :: REGION_14_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF1_REGION_14_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF1_REGION_14_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_14n15_DEF1 :: REGION_14_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF1_REGION_14_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF1_REGION_14_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_14n15_DEF2 - EDID_READ_RAM_REGION_14n15_DEF2
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_14n15_DEF2 :: REGION_15_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF2_REGION_15_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF2_REGION_15_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_14n15_DEF2 :: REGION_15_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF2_REGION_15_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF2_REGION_15_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_14n15_DEF2 :: REGION_14_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF2_REGION_14_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF2_REGION_14_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_14n15_DEF2 :: REGION_14_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF2_REGION_14_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF2_REGION_14_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_14n15_DEF3 - EDID_READ_RAM_REGION_14n15_DEF3
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_14n15_DEF3 :: REGION_15_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF3_REGION_15_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF3_REGION_15_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_14n15_DEF3 :: REGION_15_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF3_REGION_15_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF3_REGION_15_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_14n15_DEF3 :: REGION_14_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF3_REGION_14_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF3_REGION_14_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_14n15_DEF3 :: REGION_14_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF3_REGION_14_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF3_REGION_14_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_14n15_DEF4 - EDID_READ_RAM_REGION_14n15_DEF4
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_14n15_DEF4 :: REGION_15_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF4_REGION_15_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF4_REGION_15_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_14n15_DEF4 :: REGION_15_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF4_REGION_15_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF4_REGION_15_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_14n15_DEF4 :: REGION_14_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF4_REGION_14_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF4_REGION_14_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_14n15_DEF4 :: REGION_14_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF4_REGION_14_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_14n15_DEF4_REGION_14_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_16n17_DEF0 - EDID_READ_RAM_REGION_16n17_DEF0
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_16n17_DEF0 :: REGION_17_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF0_REGION_17_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF0_REGION_17_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_16n17_DEF0 :: REGION_17_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF0_REGION_17_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF0_REGION_17_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_16n17_DEF0 :: REGION_16_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF0_REGION_16_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF0_REGION_16_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_16n17_DEF0 :: REGION_16_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF0_REGION_16_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF0_REGION_16_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_16n17_DEF1 - EDID_READ_RAM_REGION_16n17_DEF1
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_16n17_DEF1 :: REGION_17_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF1_REGION_17_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF1_REGION_17_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_16n17_DEF1 :: REGION_17_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF1_REGION_17_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF1_REGION_17_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_16n17_DEF1 :: REGION_16_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF1_REGION_16_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF1_REGION_16_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_16n17_DEF1 :: REGION_16_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF1_REGION_16_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF1_REGION_16_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_16n17_DEF2 - EDID_READ_RAM_REGION_16n17_DEF2
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_16n17_DEF2 :: REGION_17_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF2_REGION_17_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF2_REGION_17_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_16n17_DEF2 :: REGION_17_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF2_REGION_17_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF2_REGION_17_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_16n17_DEF2 :: REGION_16_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF2_REGION_16_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF2_REGION_16_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_16n17_DEF2 :: REGION_16_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF2_REGION_16_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF2_REGION_16_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_16n17_DEF3 - EDID_READ_RAM_REGION_16n17_DEF3
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_16n17_DEF3 :: REGION_17_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF3_REGION_17_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF3_REGION_17_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_16n17_DEF3 :: REGION_17_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF3_REGION_17_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF3_REGION_17_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_16n17_DEF3 :: REGION_16_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF3_REGION_16_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF3_REGION_16_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_16n17_DEF3 :: REGION_16_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF3_REGION_16_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF3_REGION_16_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_16n17_DEF4 - EDID_READ_RAM_REGION_16n17_DEF4
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_16n17_DEF4 :: REGION_17_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF4_REGION_17_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF4_REGION_17_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_16n17_DEF4 :: REGION_17_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF4_REGION_17_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF4_REGION_17_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_16n17_DEF4 :: REGION_16_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF4_REGION_16_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF4_REGION_16_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_16n17_DEF4 :: REGION_16_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF4_REGION_16_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_16n17_DEF4_REGION_16_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_18n19_DEF0 - EDID_READ_RAM_REGION_18n19_DEF0
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_18n19_DEF0 :: REGION_19_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF0_REGION_19_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF0_REGION_19_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_18n19_DEF0 :: REGION_19_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF0_REGION_19_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF0_REGION_19_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_18n19_DEF0 :: REGION_18_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF0_REGION_18_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF0_REGION_18_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_18n19_DEF0 :: REGION_18_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF0_REGION_18_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF0_REGION_18_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_18n19_DEF1 - EDID_READ_RAM_REGION_18n19_DEF1
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_18n19_DEF1 :: REGION_19_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF1_REGION_19_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF1_REGION_19_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_18n19_DEF1 :: REGION_19_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF1_REGION_19_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF1_REGION_19_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_18n19_DEF1 :: REGION_18_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF1_REGION_18_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF1_REGION_18_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_18n19_DEF1 :: REGION_18_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF1_REGION_18_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF1_REGION_18_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_18n19_DEF2 - EDID_READ_RAM_REGION_18n19_DEF2
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_18n19_DEF2 :: REGION_19_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF2_REGION_19_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF2_REGION_19_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_18n19_DEF2 :: REGION_19_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF2_REGION_19_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF2_REGION_19_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_18n19_DEF2 :: REGION_18_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF2_REGION_18_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF2_REGION_18_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_18n19_DEF2 :: REGION_18_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF2_REGION_18_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF2_REGION_18_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_18n19_DEF3 - EDID_READ_RAM_REGION_18n19_DEF3
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_18n19_DEF3 :: REGION_19_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF3_REGION_19_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF3_REGION_19_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_18n19_DEF3 :: REGION_19_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF3_REGION_19_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF3_REGION_19_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_18n19_DEF3 :: REGION_18_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF3_REGION_18_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF3_REGION_18_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_18n19_DEF3 :: REGION_18_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF3_REGION_18_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF3_REGION_18_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_18n19_DEF4 - EDID_READ_RAM_REGION_18n19_DEF4
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_18n19_DEF4 :: REGION_19_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF4_REGION_19_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF4_REGION_19_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_18n19_DEF4 :: REGION_19_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF4_REGION_19_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF4_REGION_19_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_18n19_DEF4 :: REGION_18_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF4_REGION_18_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF4_REGION_18_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_18n19_DEF4 :: REGION_18_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF4_REGION_18_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_18n19_DEF4_REGION_18_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_20n21_DEF0 - EDID_READ_RAM_REGION_20n21_DEF0
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_20n21_DEF0 :: REGION_21_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF0_REGION_21_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF0_REGION_21_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_20n21_DEF0 :: REGION_21_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF0_REGION_21_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF0_REGION_21_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_20n21_DEF0 :: REGION_20_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF0_REGION_20_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF0_REGION_20_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_20n21_DEF0 :: REGION_20_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF0_REGION_20_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF0_REGION_20_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_20n21_DEF1 - EDID_READ_RAM_REGION_20n21_DEF1
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_20n21_DEF1 :: REGION_21_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF1_REGION_21_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF1_REGION_21_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_20n21_DEF1 :: REGION_21_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF1_REGION_21_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF1_REGION_21_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_20n21_DEF1 :: REGION_20_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF1_REGION_20_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF1_REGION_20_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_20n21_DEF1 :: REGION_20_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF1_REGION_20_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF1_REGION_20_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_20n21_DEF2 - EDID_READ_RAM_REGION_20n21_DEF2
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_20n21_DEF2 :: REGION_21_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF2_REGION_21_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF2_REGION_21_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_20n21_DEF2 :: REGION_21_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF2_REGION_21_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF2_REGION_21_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_20n21_DEF2 :: REGION_20_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF2_REGION_20_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF2_REGION_20_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_20n21_DEF2 :: REGION_20_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF2_REGION_20_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF2_REGION_20_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_20n21_DEF3 - EDID_READ_RAM_REGION_20n21_DEF3
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_20n21_DEF3 :: REGION_21_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF3_REGION_21_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF3_REGION_21_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_20n21_DEF3 :: REGION_21_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF3_REGION_21_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF3_REGION_21_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_20n21_DEF3 :: REGION_20_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF3_REGION_20_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF3_REGION_20_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_20n21_DEF3 :: REGION_20_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF3_REGION_20_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF3_REGION_20_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_20n21_DEF4 - EDID_READ_RAM_REGION_20n21_DEF4
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_20n21_DEF4 :: REGION_21_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF4_REGION_21_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF4_REGION_21_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_20n21_DEF4 :: REGION_21_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF4_REGION_21_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF4_REGION_21_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_20n21_DEF4 :: REGION_20_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF4_REGION_20_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF4_REGION_20_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_20n21_DEF4 :: REGION_20_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF4_REGION_20_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_20n21_DEF4_REGION_20_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_22n23_DEF0 - EDID_READ_RAM_REGION_22n23_DEF0
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_22n23_DEF0 :: REGION_23_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF0_REGION_23_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF0_REGION_23_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_22n23_DEF0 :: REGION_23_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF0_REGION_23_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF0_REGION_23_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_22n23_DEF0 :: REGION_22_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF0_REGION_22_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF0_REGION_22_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_22n23_DEF0 :: REGION_22_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF0_REGION_22_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF0_REGION_22_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_22n23_DEF1 - EDID_READ_RAM_REGION_22n23_DEF1
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_22n23_DEF1 :: REGION_23_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF1_REGION_23_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF1_REGION_23_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_22n23_DEF1 :: REGION_23_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF1_REGION_23_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF1_REGION_23_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_22n23_DEF1 :: REGION_22_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF1_REGION_22_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF1_REGION_22_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_22n23_DEF1 :: REGION_22_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF1_REGION_22_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF1_REGION_22_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_22n23_DEF2 - EDID_READ_RAM_REGION_22n23_DEF2
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_22n23_DEF2 :: REGION_23_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF2_REGION_23_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF2_REGION_23_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_22n23_DEF2 :: REGION_23_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF2_REGION_23_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF2_REGION_23_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_22n23_DEF2 :: REGION_22_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF2_REGION_22_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF2_REGION_22_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_22n23_DEF2 :: REGION_22_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF2_REGION_22_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF2_REGION_22_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_22n23_DEF3 - EDID_READ_RAM_REGION_22n23_DEF3
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_22n23_DEF3 :: REGION_23_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF3_REGION_23_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF3_REGION_23_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_22n23_DEF3 :: REGION_23_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF3_REGION_23_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF3_REGION_23_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_22n23_DEF3 :: REGION_22_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF3_REGION_22_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF3_REGION_22_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_22n23_DEF3 :: REGION_22_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF3_REGION_22_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF3_REGION_22_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_22n23_DEF4 - EDID_READ_RAM_REGION_22n23_DEF4
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_22n23_DEF4 :: REGION_23_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF4_REGION_23_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF4_REGION_23_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_22n23_DEF4 :: REGION_23_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF4_REGION_23_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF4_REGION_23_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_22n23_DEF4 :: REGION_22_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF4_REGION_22_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF4_REGION_22_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_22n23_DEF4 :: REGION_22_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF4_REGION_22_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_22n23_DEF4_REGION_22_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_24n25_DEF0 - EDID_READ_RAM_REGION_24n25_DEF0
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_24n25_DEF0 :: REGION_25_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF0_REGION_25_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF0_REGION_25_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_24n25_DEF0 :: REGION_25_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF0_REGION_25_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF0_REGION_25_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_24n25_DEF0 :: REGION_24_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF0_REGION_24_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF0_REGION_24_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_24n25_DEF0 :: REGION_24_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF0_REGION_24_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF0_REGION_24_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_24n25_DEF1 - EDID_READ_RAM_REGION_24n25_DEF1
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_24n25_DEF1 :: REGION_25_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF1_REGION_25_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF1_REGION_25_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_24n25_DEF1 :: REGION_25_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF1_REGION_25_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF1_REGION_25_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_24n25_DEF1 :: REGION_24_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF1_REGION_24_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF1_REGION_24_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_24n25_DEF1 :: REGION_24_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF1_REGION_24_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF1_REGION_24_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_24n25_DEF2 - EDID_READ_RAM_REGION_24n25_DEF2
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_24n25_DEF2 :: REGION_25_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF2_REGION_25_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF2_REGION_25_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_24n25_DEF2 :: REGION_25_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF2_REGION_25_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF2_REGION_25_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_24n25_DEF2 :: REGION_24_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF2_REGION_24_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF2_REGION_24_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_24n25_DEF2 :: REGION_24_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF2_REGION_24_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF2_REGION_24_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_24n25_DEF3 - EDID_READ_RAM_REGION_24n25_DEF3
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_24n25_DEF3 :: REGION_25_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF3_REGION_25_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF3_REGION_25_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_24n25_DEF3 :: REGION_25_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF3_REGION_25_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF3_REGION_25_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_24n25_DEF3 :: REGION_24_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF3_REGION_24_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF3_REGION_24_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_24n25_DEF3 :: REGION_24_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF3_REGION_24_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF3_REGION_24_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_24n25_DEF4 - EDID_READ_RAM_REGION_24n25_DEF4
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_24n25_DEF4 :: REGION_25_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF4_REGION_25_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF4_REGION_25_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_24n25_DEF4 :: REGION_25_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF4_REGION_25_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF4_REGION_25_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_24n25_DEF4 :: REGION_24_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF4_REGION_24_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF4_REGION_24_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_24n25_DEF4 :: REGION_24_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF4_REGION_24_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_24n25_DEF4_REGION_24_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_26n27_DEF0 - EDID_READ_RAM_REGION_26n27_DEF0
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_26n27_DEF0 :: REGION_27_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF0_REGION_27_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF0_REGION_27_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_26n27_DEF0 :: REGION_27_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF0_REGION_27_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF0_REGION_27_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_26n27_DEF0 :: REGION_26_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF0_REGION_26_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF0_REGION_26_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_26n27_DEF0 :: REGION_26_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF0_REGION_26_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF0_REGION_26_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_26n27_DEF1 - EDID_READ_RAM_REGION_26n27_DEF1
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_26n27_DEF1 :: REGION_27_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF1_REGION_27_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF1_REGION_27_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_26n27_DEF1 :: REGION_27_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF1_REGION_27_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF1_REGION_27_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_26n27_DEF1 :: REGION_26_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF1_REGION_26_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF1_REGION_26_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_26n27_DEF1 :: REGION_26_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF1_REGION_26_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF1_REGION_26_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_26n27_DEF2 - EDID_READ_RAM_REGION_26n27_DEF2
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_26n27_DEF2 :: REGION_27_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF2_REGION_27_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF2_REGION_27_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_26n27_DEF2 :: REGION_27_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF2_REGION_27_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF2_REGION_27_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_26n27_DEF2 :: REGION_26_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF2_REGION_26_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF2_REGION_26_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_26n27_DEF2 :: REGION_26_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF2_REGION_26_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF2_REGION_26_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_26n27_DEF3 - EDID_READ_RAM_REGION_26n27_DEF3
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_26n27_DEF3 :: REGION_27_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF3_REGION_27_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF3_REGION_27_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_26n27_DEF3 :: REGION_27_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF3_REGION_27_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF3_REGION_27_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_26n27_DEF3 :: REGION_26_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF3_REGION_26_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF3_REGION_26_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_26n27_DEF3 :: REGION_26_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF3_REGION_26_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF3_REGION_26_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_26n27_DEF4 - EDID_READ_RAM_REGION_26n27_DEF4
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_26n27_DEF4 :: REGION_27_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF4_REGION_27_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF4_REGION_27_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_26n27_DEF4 :: REGION_27_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF4_REGION_27_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF4_REGION_27_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_26n27_DEF4 :: REGION_26_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF4_REGION_26_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF4_REGION_26_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_26n27_DEF4 :: REGION_26_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF4_REGION_26_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_26n27_DEF4_REGION_26_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_28n29_DEF0 - EDID_READ_RAM_REGION_28n29_DEF0
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_28n29_DEF0 :: REGION_29_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF0_REGION_29_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF0_REGION_29_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_28n29_DEF0 :: REGION_29_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF0_REGION_29_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF0_REGION_29_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_28n29_DEF0 :: REGION_28_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF0_REGION_28_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF0_REGION_28_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_28n29_DEF0 :: REGION_28_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF0_REGION_28_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF0_REGION_28_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_28n29_DEF1 - EDID_READ_RAM_REGION_28n29_DEF1
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_28n29_DEF1 :: REGION_29_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF1_REGION_29_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF1_REGION_29_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_28n29_DEF1 :: REGION_29_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF1_REGION_29_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF1_REGION_29_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_28n29_DEF1 :: REGION_28_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF1_REGION_28_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF1_REGION_28_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_28n29_DEF1 :: REGION_28_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF1_REGION_28_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF1_REGION_28_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_28n29_DEF2 - EDID_READ_RAM_REGION_28n29_DEF2
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_28n29_DEF2 :: REGION_29_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF2_REGION_29_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF2_REGION_29_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_28n29_DEF2 :: REGION_29_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF2_REGION_29_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF2_REGION_29_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_28n29_DEF2 :: REGION_28_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF2_REGION_28_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF2_REGION_28_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_28n29_DEF2 :: REGION_28_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF2_REGION_28_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF2_REGION_28_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_28n29_DEF3 - EDID_READ_RAM_REGION_28n29_DEF3
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_28n29_DEF3 :: REGION_29_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF3_REGION_29_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF3_REGION_29_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_28n29_DEF3 :: REGION_29_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF3_REGION_29_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF3_REGION_29_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_28n29_DEF3 :: REGION_28_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF3_REGION_28_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF3_REGION_28_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_28n29_DEF3 :: REGION_28_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF3_REGION_28_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF3_REGION_28_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_28n29_DEF4 - EDID_READ_RAM_REGION_28n29_DEF4
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_28n29_DEF4 :: REGION_29_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF4_REGION_29_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF4_REGION_29_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_28n29_DEF4 :: REGION_29_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF4_REGION_29_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF4_REGION_29_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_28n29_DEF4 :: REGION_28_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF4_REGION_28_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF4_REGION_28_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_28n29_DEF4 :: REGION_28_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF4_REGION_28_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_28n29_DEF4_REGION_28_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_30n31_DEF0 - EDID_READ_RAM_REGION_30n31_DEF0
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_30n31_DEF0 :: REGION_31_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF0_REGION_31_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF0_REGION_31_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_30n31_DEF0 :: REGION_31_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF0_REGION_31_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF0_REGION_31_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_30n31_DEF0 :: REGION_30_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF0_REGION_30_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF0_REGION_30_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_30n31_DEF0 :: REGION_30_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF0_REGION_30_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF0_REGION_30_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_30n31_DEF1 - EDID_READ_RAM_REGION_30n31_DEF1
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_30n31_DEF1 :: REGION_31_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF1_REGION_31_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF1_REGION_31_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_30n31_DEF1 :: REGION_31_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF1_REGION_31_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF1_REGION_31_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_30n31_DEF1 :: REGION_30_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF1_REGION_30_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF1_REGION_30_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_30n31_DEF1 :: REGION_30_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF1_REGION_30_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF1_REGION_30_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_30n31_DEF2 - EDID_READ_RAM_REGION_30n31_DEF2
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_30n31_DEF2 :: REGION_31_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF2_REGION_31_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF2_REGION_31_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_30n31_DEF2 :: REGION_31_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF2_REGION_31_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF2_REGION_31_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_30n31_DEF2 :: REGION_30_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF2_REGION_30_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF2_REGION_30_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_30n31_DEF2 :: REGION_30_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF2_REGION_30_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF2_REGION_30_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_30n31_DEF3 - EDID_READ_RAM_REGION_30n31_DEF3
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_30n31_DEF3 :: REGION_31_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF3_REGION_31_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF3_REGION_31_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_30n31_DEF3 :: REGION_31_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF3_REGION_31_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF3_REGION_31_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_30n31_DEF3 :: REGION_30_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF3_REGION_30_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF3_REGION_30_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_30n31_DEF3 :: REGION_30_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF3_REGION_30_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF3_REGION_30_START_SHIFT 0

/***************************************************************************
 *EDID_READ_RAM_REGION_30n31_DEF4 - EDID_READ_RAM_REGION_30n31_DEF4
 ***************************************************************************/
/* TVM :: EDID_READ_RAM_REGION_30n31_DEF4 :: REGION_31_END [31:24] */
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF4_REGION_31_END_MASK 0xff000000
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF4_REGION_31_END_SHIFT 24

/* TVM :: EDID_READ_RAM_REGION_30n31_DEF4 :: REGION_31_START [23:16] */
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF4_REGION_31_START_MASK 0x00ff0000
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF4_REGION_31_START_SHIFT 16

/* TVM :: EDID_READ_RAM_REGION_30n31_DEF4 :: REGION_30_END [15:08] */
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF4_REGION_30_END_MASK 0x0000ff00
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF4_REGION_30_END_SHIFT 8

/* TVM :: EDID_READ_RAM_REGION_30n31_DEF4 :: REGION_30_START [07:00] */
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF4_REGION_30_START_MASK 0x000000ff
#define BCHP_TVM_EDID_READ_RAM_REGION_30n31_DEF4_REGION_30_START_SHIFT 0

/***************************************************************************
 *EDID_STATUS0 - EDID_STATUS0
 ***************************************************************************/
/* TVM :: EDID_STATUS0 :: reserved0 [31:25] */
#define BCHP_TVM_EDID_STATUS0_reserved0_MASK                       0xfe000000
#define BCHP_TVM_EDID_STATUS0_reserved0_SHIFT                      25

/* TVM :: EDID_STATUS0 :: I2C_CORE_FSM_STATE [24:21] */
#define BCHP_TVM_EDID_STATUS0_I2C_CORE_FSM_STATE_MASK              0x01e00000
#define BCHP_TVM_EDID_STATUS0_I2C_CORE_FSM_STATE_SHIFT             21

/* TVM :: EDID_STATUS0 :: WRITEFIFODEPTH [20:16] */
#define BCHP_TVM_EDID_STATUS0_WRITEFIFODEPTH_MASK                  0x001f0000
#define BCHP_TVM_EDID_STATUS0_WRITEFIFODEPTH_SHIFT                 16

/* TVM :: EDID_STATUS0 :: RESERVED3 [15:15] */
#define BCHP_TVM_EDID_STATUS0_RESERVED3_MASK                       0x00008000
#define BCHP_TVM_EDID_STATUS0_RESERVED3_SHIFT                      15

/* TVM :: EDID_STATUS0 :: RESERVED2 [14:14] */
#define BCHP_TVM_EDID_STATUS0_RESERVED2_MASK                       0x00004000
#define BCHP_TVM_EDID_STATUS0_RESERVED2_SHIFT                      14

/* TVM :: EDID_STATUS0 :: LOADSEQREADY [13:13] */
#define BCHP_TVM_EDID_STATUS0_LOADSEQREADY_MASK                    0x00002000
#define BCHP_TVM_EDID_STATUS0_LOADSEQREADY_SHIFT                   13

/* TVM :: EDID_STATUS0 :: SCLPULLLOW [12:12] */
#define BCHP_TVM_EDID_STATUS0_SCLPULLLOW_MASK                      0x00001000
#define BCHP_TVM_EDID_STATUS0_SCLPULLLOW_SHIFT                     12

/* TVM :: EDID_STATUS0 :: RXFIFOWATMARK [11:11] */
#define BCHP_TVM_EDID_STATUS0_RXFIFOWATMARK_MASK                   0x00000800
#define BCHP_TVM_EDID_STATUS0_RXFIFOWATMARK_SHIFT                  11

/* TVM :: EDID_STATUS0 :: RXFIFOEMT [10:10] */
#define BCHP_TVM_EDID_STATUS0_RXFIFOEMT_MASK                       0x00000400
#define BCHP_TVM_EDID_STATUS0_RXFIFOEMT_SHIFT                      10

/* TVM :: EDID_STATUS0 :: RXFIFOFULL [09:09] */
#define BCHP_TVM_EDID_STATUS0_RXFIFOFULL_MASK                      0x00000200
#define BCHP_TVM_EDID_STATUS0_RXFIFOFULL_SHIFT                     9

/* TVM :: EDID_STATUS0 :: RXDONE [08:08] */
#define BCHP_TVM_EDID_STATUS0_RXDONE_MASK                          0x00000100
#define BCHP_TVM_EDID_STATUS0_RXDONE_SHIFT                         8

/* TVM :: EDID_STATUS0 :: RXABORT [07:07] */
#define BCHP_TVM_EDID_STATUS0_RXABORT_MASK                         0x00000080
#define BCHP_TVM_EDID_STATUS0_RXABORT_SHIFT                        7

/* TVM :: EDID_STATUS0 :: RXINPROG [06:06] */
#define BCHP_TVM_EDID_STATUS0_RXINPROG_MASK                        0x00000040
#define BCHP_TVM_EDID_STATUS0_RXINPROG_SHIFT                       6

/* TVM :: EDID_STATUS0 :: TXDONE [05:05] */
#define BCHP_TVM_EDID_STATUS0_TXDONE_MASK                          0x00000020
#define BCHP_TVM_EDID_STATUS0_TXDONE_SHIFT                         5

/* TVM :: EDID_STATUS0 :: TXWRAPAD [04:04] */
#define BCHP_TVM_EDID_STATUS0_TXWRAPAD_MASK                        0x00000010
#define BCHP_TVM_EDID_STATUS0_TXWRAPAD_SHIFT                       4

/* TVM :: EDID_STATUS0 :: TXABORT [03:03] */
#define BCHP_TVM_EDID_STATUS0_TXABORT_MASK                         0x00000008
#define BCHP_TVM_EDID_STATUS0_TXABORT_SHIFT                        3

/* TVM :: EDID_STATUS0 :: TXINPROG [02:02] */
#define BCHP_TVM_EDID_STATUS0_TXINPROG_MASK                        0x00000004
#define BCHP_TVM_EDID_STATUS0_TXINPROG_SHIFT                       2

/* TVM :: EDID_STATUS0 :: LOADSEQERR [01:01] */
#define BCHP_TVM_EDID_STATUS0_LOADSEQERR_MASK                      0x00000002
#define BCHP_TVM_EDID_STATUS0_LOADSEQERR_SHIFT                     1

/* TVM :: EDID_STATUS0 :: LOADSEQACT [00:00] */
#define BCHP_TVM_EDID_STATUS0_LOADSEQACT_MASK                      0x00000001
#define BCHP_TVM_EDID_STATUS0_LOADSEQACT_SHIFT                     0

/***************************************************************************
 *EDID_STATUS1 - EDID_STATUS1
 ***************************************************************************/
/* TVM :: EDID_STATUS1 :: reserved0 [31:25] */
#define BCHP_TVM_EDID_STATUS1_reserved0_MASK                       0xfe000000
#define BCHP_TVM_EDID_STATUS1_reserved0_SHIFT                      25

/* TVM :: EDID_STATUS1 :: I2C_CORE_FSM_STATE [24:21] */
#define BCHP_TVM_EDID_STATUS1_I2C_CORE_FSM_STATE_MASK              0x01e00000
#define BCHP_TVM_EDID_STATUS1_I2C_CORE_FSM_STATE_SHIFT             21

/* TVM :: EDID_STATUS1 :: WRITEFIFODEPTH [20:16] */
#define BCHP_TVM_EDID_STATUS1_WRITEFIFODEPTH_MASK                  0x001f0000
#define BCHP_TVM_EDID_STATUS1_WRITEFIFODEPTH_SHIFT                 16

/* TVM :: EDID_STATUS1 :: RESERVED3 [15:15] */
#define BCHP_TVM_EDID_STATUS1_RESERVED3_MASK                       0x00008000
#define BCHP_TVM_EDID_STATUS1_RESERVED3_SHIFT                      15

/* TVM :: EDID_STATUS1 :: RESERVED2 [14:14] */
#define BCHP_TVM_EDID_STATUS1_RESERVED2_MASK                       0x00004000
#define BCHP_TVM_EDID_STATUS1_RESERVED2_SHIFT                      14

/* TVM :: EDID_STATUS1 :: LOADSEQREADY [13:13] */
#define BCHP_TVM_EDID_STATUS1_LOADSEQREADY_MASK                    0x00002000
#define BCHP_TVM_EDID_STATUS1_LOADSEQREADY_SHIFT                   13

/* TVM :: EDID_STATUS1 :: SCLPULLLOW [12:12] */
#define BCHP_TVM_EDID_STATUS1_SCLPULLLOW_MASK                      0x00001000
#define BCHP_TVM_EDID_STATUS1_SCLPULLLOW_SHIFT                     12

/* TVM :: EDID_STATUS1 :: RXFIFOWATMARK [11:11] */
#define BCHP_TVM_EDID_STATUS1_RXFIFOWATMARK_MASK                   0x00000800
#define BCHP_TVM_EDID_STATUS1_RXFIFOWATMARK_SHIFT                  11

/* TVM :: EDID_STATUS1 :: RXFIFOEMT [10:10] */
#define BCHP_TVM_EDID_STATUS1_RXFIFOEMT_MASK                       0x00000400
#define BCHP_TVM_EDID_STATUS1_RXFIFOEMT_SHIFT                      10

/* TVM :: EDID_STATUS1 :: RXFIFOFULL [09:09] */
#define BCHP_TVM_EDID_STATUS1_RXFIFOFULL_MASK                      0x00000200
#define BCHP_TVM_EDID_STATUS1_RXFIFOFULL_SHIFT                     9

/* TVM :: EDID_STATUS1 :: RXDONE [08:08] */
#define BCHP_TVM_EDID_STATUS1_RXDONE_MASK                          0x00000100
#define BCHP_TVM_EDID_STATUS1_RXDONE_SHIFT                         8

/* TVM :: EDID_STATUS1 :: RXABORT [07:07] */
#define BCHP_TVM_EDID_STATUS1_RXABORT_MASK                         0x00000080
#define BCHP_TVM_EDID_STATUS1_RXABORT_SHIFT                        7

/* TVM :: EDID_STATUS1 :: RXINPROG [06:06] */
#define BCHP_TVM_EDID_STATUS1_RXINPROG_MASK                        0x00000040
#define BCHP_TVM_EDID_STATUS1_RXINPROG_SHIFT                       6

/* TVM :: EDID_STATUS1 :: TXDONE [05:05] */
#define BCHP_TVM_EDID_STATUS1_TXDONE_MASK                          0x00000020
#define BCHP_TVM_EDID_STATUS1_TXDONE_SHIFT                         5

/* TVM :: EDID_STATUS1 :: TXWRAPAD [04:04] */
#define BCHP_TVM_EDID_STATUS1_TXWRAPAD_MASK                        0x00000010
#define BCHP_TVM_EDID_STATUS1_TXWRAPAD_SHIFT                       4

/* TVM :: EDID_STATUS1 :: TXABORT [03:03] */
#define BCHP_TVM_EDID_STATUS1_TXABORT_MASK                         0x00000008
#define BCHP_TVM_EDID_STATUS1_TXABORT_SHIFT                        3

/* TVM :: EDID_STATUS1 :: TXINPROG [02:02] */
#define BCHP_TVM_EDID_STATUS1_TXINPROG_MASK                        0x00000004
#define BCHP_TVM_EDID_STATUS1_TXINPROG_SHIFT                       2

/* TVM :: EDID_STATUS1 :: LOADSEQERR [01:01] */
#define BCHP_TVM_EDID_STATUS1_LOADSEQERR_MASK                      0x00000002
#define BCHP_TVM_EDID_STATUS1_LOADSEQERR_SHIFT                     1

/* TVM :: EDID_STATUS1 :: LOADSEQACT [00:00] */
#define BCHP_TVM_EDID_STATUS1_LOADSEQACT_MASK                      0x00000001
#define BCHP_TVM_EDID_STATUS1_LOADSEQACT_SHIFT                     0

/***************************************************************************
 *EDID_STATUS2 - EDID_STATUS2
 ***************************************************************************/
/* TVM :: EDID_STATUS2 :: reserved0 [31:25] */
#define BCHP_TVM_EDID_STATUS2_reserved0_MASK                       0xfe000000
#define BCHP_TVM_EDID_STATUS2_reserved0_SHIFT                      25

/* TVM :: EDID_STATUS2 :: I2C_CORE_FSM_STATE [24:21] */
#define BCHP_TVM_EDID_STATUS2_I2C_CORE_FSM_STATE_MASK              0x01e00000
#define BCHP_TVM_EDID_STATUS2_I2C_CORE_FSM_STATE_SHIFT             21

/* TVM :: EDID_STATUS2 :: WRITEFIFODEPTH [20:16] */
#define BCHP_TVM_EDID_STATUS2_WRITEFIFODEPTH_MASK                  0x001f0000
#define BCHP_TVM_EDID_STATUS2_WRITEFIFODEPTH_SHIFT                 16

/* TVM :: EDID_STATUS2 :: RESERVED3 [15:15] */
#define BCHP_TVM_EDID_STATUS2_RESERVED3_MASK                       0x00008000
#define BCHP_TVM_EDID_STATUS2_RESERVED3_SHIFT                      15

/* TVM :: EDID_STATUS2 :: RESERVED2 [14:14] */
#define BCHP_TVM_EDID_STATUS2_RESERVED2_MASK                       0x00004000
#define BCHP_TVM_EDID_STATUS2_RESERVED2_SHIFT                      14

/* TVM :: EDID_STATUS2 :: LOADSEQREADY [13:13] */
#define BCHP_TVM_EDID_STATUS2_LOADSEQREADY_MASK                    0x00002000
#define BCHP_TVM_EDID_STATUS2_LOADSEQREADY_SHIFT                   13

/* TVM :: EDID_STATUS2 :: SCLPULLLOW [12:12] */
#define BCHP_TVM_EDID_STATUS2_SCLPULLLOW_MASK                      0x00001000
#define BCHP_TVM_EDID_STATUS2_SCLPULLLOW_SHIFT                     12

/* TVM :: EDID_STATUS2 :: RXFIFOWATMARK [11:11] */
#define BCHP_TVM_EDID_STATUS2_RXFIFOWATMARK_MASK                   0x00000800
#define BCHP_TVM_EDID_STATUS2_RXFIFOWATMARK_SHIFT                  11

/* TVM :: EDID_STATUS2 :: RXFIFOEMT [10:10] */
#define BCHP_TVM_EDID_STATUS2_RXFIFOEMT_MASK                       0x00000400
#define BCHP_TVM_EDID_STATUS2_RXFIFOEMT_SHIFT                      10

/* TVM :: EDID_STATUS2 :: RXFIFOFULL [09:09] */
#define BCHP_TVM_EDID_STATUS2_RXFIFOFULL_MASK                      0x00000200
#define BCHP_TVM_EDID_STATUS2_RXFIFOFULL_SHIFT                     9

/* TVM :: EDID_STATUS2 :: RXDONE [08:08] */
#define BCHP_TVM_EDID_STATUS2_RXDONE_MASK                          0x00000100
#define BCHP_TVM_EDID_STATUS2_RXDONE_SHIFT                         8

/* TVM :: EDID_STATUS2 :: RXABORT [07:07] */
#define BCHP_TVM_EDID_STATUS2_RXABORT_MASK                         0x00000080
#define BCHP_TVM_EDID_STATUS2_RXABORT_SHIFT                        7

/* TVM :: EDID_STATUS2 :: RXINPROG [06:06] */
#define BCHP_TVM_EDID_STATUS2_RXINPROG_MASK                        0x00000040
#define BCHP_TVM_EDID_STATUS2_RXINPROG_SHIFT                       6

/* TVM :: EDID_STATUS2 :: TXDONE [05:05] */
#define BCHP_TVM_EDID_STATUS2_TXDONE_MASK                          0x00000020
#define BCHP_TVM_EDID_STATUS2_TXDONE_SHIFT                         5

/* TVM :: EDID_STATUS2 :: TXWRAPAD [04:04] */
#define BCHP_TVM_EDID_STATUS2_TXWRAPAD_MASK                        0x00000010
#define BCHP_TVM_EDID_STATUS2_TXWRAPAD_SHIFT                       4

/* TVM :: EDID_STATUS2 :: TXABORT [03:03] */
#define BCHP_TVM_EDID_STATUS2_TXABORT_MASK                         0x00000008
#define BCHP_TVM_EDID_STATUS2_TXABORT_SHIFT                        3

/* TVM :: EDID_STATUS2 :: TXINPROG [02:02] */
#define BCHP_TVM_EDID_STATUS2_TXINPROG_MASK                        0x00000004
#define BCHP_TVM_EDID_STATUS2_TXINPROG_SHIFT                       2

/* TVM :: EDID_STATUS2 :: LOADSEQERR [01:01] */
#define BCHP_TVM_EDID_STATUS2_LOADSEQERR_MASK                      0x00000002
#define BCHP_TVM_EDID_STATUS2_LOADSEQERR_SHIFT                     1

/* TVM :: EDID_STATUS2 :: LOADSEQACT [00:00] */
#define BCHP_TVM_EDID_STATUS2_LOADSEQACT_MASK                      0x00000001
#define BCHP_TVM_EDID_STATUS2_LOADSEQACT_SHIFT                     0

/***************************************************************************
 *EDID_STATUS3 - EDID_STATUS3
 ***************************************************************************/
/* TVM :: EDID_STATUS3 :: reserved0 [31:25] */
#define BCHP_TVM_EDID_STATUS3_reserved0_MASK                       0xfe000000
#define BCHP_TVM_EDID_STATUS3_reserved0_SHIFT                      25

/* TVM :: EDID_STATUS3 :: I2C_CORE_FSM_STATE [24:21] */
#define BCHP_TVM_EDID_STATUS3_I2C_CORE_FSM_STATE_MASK              0x01e00000
#define BCHP_TVM_EDID_STATUS3_I2C_CORE_FSM_STATE_SHIFT             21

/* TVM :: EDID_STATUS3 :: WRITEFIFODEPTH [20:16] */
#define BCHP_TVM_EDID_STATUS3_WRITEFIFODEPTH_MASK                  0x001f0000
#define BCHP_TVM_EDID_STATUS3_WRITEFIFODEPTH_SHIFT                 16

/* TVM :: EDID_STATUS3 :: RESERVED3 [15:15] */
#define BCHP_TVM_EDID_STATUS3_RESERVED3_MASK                       0x00008000
#define BCHP_TVM_EDID_STATUS3_RESERVED3_SHIFT                      15

/* TVM :: EDID_STATUS3 :: RESERVED2 [14:14] */
#define BCHP_TVM_EDID_STATUS3_RESERVED2_MASK                       0x00004000
#define BCHP_TVM_EDID_STATUS3_RESERVED2_SHIFT                      14

/* TVM :: EDID_STATUS3 :: LOADSEQREADY [13:13] */
#define BCHP_TVM_EDID_STATUS3_LOADSEQREADY_MASK                    0x00002000
#define BCHP_TVM_EDID_STATUS3_LOADSEQREADY_SHIFT                   13

/* TVM :: EDID_STATUS3 :: SCLPULLLOW [12:12] */
#define BCHP_TVM_EDID_STATUS3_SCLPULLLOW_MASK                      0x00001000
#define BCHP_TVM_EDID_STATUS3_SCLPULLLOW_SHIFT                     12

/* TVM :: EDID_STATUS3 :: RXFIFOWATMARK [11:11] */
#define BCHP_TVM_EDID_STATUS3_RXFIFOWATMARK_MASK                   0x00000800
#define BCHP_TVM_EDID_STATUS3_RXFIFOWATMARK_SHIFT                  11

/* TVM :: EDID_STATUS3 :: RXFIFOEMT [10:10] */
#define BCHP_TVM_EDID_STATUS3_RXFIFOEMT_MASK                       0x00000400
#define BCHP_TVM_EDID_STATUS3_RXFIFOEMT_SHIFT                      10

/* TVM :: EDID_STATUS3 :: RXFIFOFULL [09:09] */
#define BCHP_TVM_EDID_STATUS3_RXFIFOFULL_MASK                      0x00000200
#define BCHP_TVM_EDID_STATUS3_RXFIFOFULL_SHIFT                     9

/* TVM :: EDID_STATUS3 :: RXDONE [08:08] */
#define BCHP_TVM_EDID_STATUS3_RXDONE_MASK                          0x00000100
#define BCHP_TVM_EDID_STATUS3_RXDONE_SHIFT                         8

/* TVM :: EDID_STATUS3 :: RXABORT [07:07] */
#define BCHP_TVM_EDID_STATUS3_RXABORT_MASK                         0x00000080
#define BCHP_TVM_EDID_STATUS3_RXABORT_SHIFT                        7

/* TVM :: EDID_STATUS3 :: RXINPROG [06:06] */
#define BCHP_TVM_EDID_STATUS3_RXINPROG_MASK                        0x00000040
#define BCHP_TVM_EDID_STATUS3_RXINPROG_SHIFT                       6

/* TVM :: EDID_STATUS3 :: TXDONE [05:05] */
#define BCHP_TVM_EDID_STATUS3_TXDONE_MASK                          0x00000020
#define BCHP_TVM_EDID_STATUS3_TXDONE_SHIFT                         5

/* TVM :: EDID_STATUS3 :: TXWRAPAD [04:04] */
#define BCHP_TVM_EDID_STATUS3_TXWRAPAD_MASK                        0x00000010
#define BCHP_TVM_EDID_STATUS3_TXWRAPAD_SHIFT                       4

/* TVM :: EDID_STATUS3 :: TXABORT [03:03] */
#define BCHP_TVM_EDID_STATUS3_TXABORT_MASK                         0x00000008
#define BCHP_TVM_EDID_STATUS3_TXABORT_SHIFT                        3

/* TVM :: EDID_STATUS3 :: TXINPROG [02:02] */
#define BCHP_TVM_EDID_STATUS3_TXINPROG_MASK                        0x00000004
#define BCHP_TVM_EDID_STATUS3_TXINPROG_SHIFT                       2

/* TVM :: EDID_STATUS3 :: LOADSEQERR [01:01] */
#define BCHP_TVM_EDID_STATUS3_LOADSEQERR_MASK                      0x00000002
#define BCHP_TVM_EDID_STATUS3_LOADSEQERR_SHIFT                     1

/* TVM :: EDID_STATUS3 :: LOADSEQACT [00:00] */
#define BCHP_TVM_EDID_STATUS3_LOADSEQACT_MASK                      0x00000001
#define BCHP_TVM_EDID_STATUS3_LOADSEQACT_SHIFT                     0

/***************************************************************************
 *EDID_STATUS4 - EDID_STATUS4
 ***************************************************************************/
/* TVM :: EDID_STATUS4 :: reserved0 [31:25] */
#define BCHP_TVM_EDID_STATUS4_reserved0_MASK                       0xfe000000
#define BCHP_TVM_EDID_STATUS4_reserved0_SHIFT                      25

/* TVM :: EDID_STATUS4 :: I2C_CORE_FSM_STATE [24:21] */
#define BCHP_TVM_EDID_STATUS4_I2C_CORE_FSM_STATE_MASK              0x01e00000
#define BCHP_TVM_EDID_STATUS4_I2C_CORE_FSM_STATE_SHIFT             21

/* TVM :: EDID_STATUS4 :: WRITEFIFODEPTH [20:16] */
#define BCHP_TVM_EDID_STATUS4_WRITEFIFODEPTH_MASK                  0x001f0000
#define BCHP_TVM_EDID_STATUS4_WRITEFIFODEPTH_SHIFT                 16

/* TVM :: EDID_STATUS4 :: RESERVED3 [15:15] */
#define BCHP_TVM_EDID_STATUS4_RESERVED3_MASK                       0x00008000
#define BCHP_TVM_EDID_STATUS4_RESERVED3_SHIFT                      15

/* TVM :: EDID_STATUS4 :: RESERVED2 [14:14] */
#define BCHP_TVM_EDID_STATUS4_RESERVED2_MASK                       0x00004000
#define BCHP_TVM_EDID_STATUS4_RESERVED2_SHIFT                      14

/* TVM :: EDID_STATUS4 :: LOADSEQREADY [13:13] */
#define BCHP_TVM_EDID_STATUS4_LOADSEQREADY_MASK                    0x00002000
#define BCHP_TVM_EDID_STATUS4_LOADSEQREADY_SHIFT                   13

/* TVM :: EDID_STATUS4 :: SCLPULLLOW [12:12] */
#define BCHP_TVM_EDID_STATUS4_SCLPULLLOW_MASK                      0x00001000
#define BCHP_TVM_EDID_STATUS4_SCLPULLLOW_SHIFT                     12

/* TVM :: EDID_STATUS4 :: RXFIFOWATMARK [11:11] */
#define BCHP_TVM_EDID_STATUS4_RXFIFOWATMARK_MASK                   0x00000800
#define BCHP_TVM_EDID_STATUS4_RXFIFOWATMARK_SHIFT                  11

/* TVM :: EDID_STATUS4 :: RXFIFOEMT [10:10] */
#define BCHP_TVM_EDID_STATUS4_RXFIFOEMT_MASK                       0x00000400
#define BCHP_TVM_EDID_STATUS4_RXFIFOEMT_SHIFT                      10

/* TVM :: EDID_STATUS4 :: RXFIFOFULL [09:09] */
#define BCHP_TVM_EDID_STATUS4_RXFIFOFULL_MASK                      0x00000200
#define BCHP_TVM_EDID_STATUS4_RXFIFOFULL_SHIFT                     9

/* TVM :: EDID_STATUS4 :: RXDONE [08:08] */
#define BCHP_TVM_EDID_STATUS4_RXDONE_MASK                          0x00000100
#define BCHP_TVM_EDID_STATUS4_RXDONE_SHIFT                         8

/* TVM :: EDID_STATUS4 :: RXABORT [07:07] */
#define BCHP_TVM_EDID_STATUS4_RXABORT_MASK                         0x00000080
#define BCHP_TVM_EDID_STATUS4_RXABORT_SHIFT                        7

/* TVM :: EDID_STATUS4 :: RXINPROG [06:06] */
#define BCHP_TVM_EDID_STATUS4_RXINPROG_MASK                        0x00000040
#define BCHP_TVM_EDID_STATUS4_RXINPROG_SHIFT                       6

/* TVM :: EDID_STATUS4 :: TXDONE [05:05] */
#define BCHP_TVM_EDID_STATUS4_TXDONE_MASK                          0x00000020
#define BCHP_TVM_EDID_STATUS4_TXDONE_SHIFT                         5

/* TVM :: EDID_STATUS4 :: TXWRAPAD [04:04] */
#define BCHP_TVM_EDID_STATUS4_TXWRAPAD_MASK                        0x00000010
#define BCHP_TVM_EDID_STATUS4_TXWRAPAD_SHIFT                       4

/* TVM :: EDID_STATUS4 :: TXABORT [03:03] */
#define BCHP_TVM_EDID_STATUS4_TXABORT_MASK                         0x00000008
#define BCHP_TVM_EDID_STATUS4_TXABORT_SHIFT                        3

/* TVM :: EDID_STATUS4 :: TXINPROG [02:02] */
#define BCHP_TVM_EDID_STATUS4_TXINPROG_MASK                        0x00000004
#define BCHP_TVM_EDID_STATUS4_TXINPROG_SHIFT                       2

/* TVM :: EDID_STATUS4 :: LOADSEQERR [01:01] */
#define BCHP_TVM_EDID_STATUS4_LOADSEQERR_MASK                      0x00000002
#define BCHP_TVM_EDID_STATUS4_LOADSEQERR_SHIFT                     1

/* TVM :: EDID_STATUS4 :: LOADSEQACT [00:00] */
#define BCHP_TVM_EDID_STATUS4_LOADSEQACT_MASK                      0x00000001
#define BCHP_TVM_EDID_STATUS4_LOADSEQACT_SHIFT                     0

/***************************************************************************
 *EDID_INTERRUPT_MASK_AND_ROUTE0 - EDID_INTERRUPT_MASK_AND_ROUTE0
 ***************************************************************************/
/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: MASTER_INT_MASK [31:31] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_MASTER_INT_MASK_MASK 0x80000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_MASTER_INT_MASK_SHIFT 31

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: RESERVED6 [30:30] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RESERVED6_MASK     0x40000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RESERVED6_SHIFT    30

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: LOADSEQREADY_ROUTE [29:29] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_LOADSEQREADY_ROUTE_MASK 0x20000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_LOADSEQREADY_ROUTE_SHIFT 29

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: SCLPULLLOW_ROUTE [28:28] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_SCLPULLLOW_ROUTE_MASK 0x10000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_SCLPULLLOW_ROUTE_SHIFT 28

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: RXFIFOWATMARK_ROUTE [27:27] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RXFIFOWATMARK_ROUTE_MASK 0x08000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RXFIFOWATMARK_ROUTE_SHIFT 27

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: RXFIFOEMT_ROUTE [26:26] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RXFIFOEMT_ROUTE_MASK 0x04000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RXFIFOEMT_ROUTE_SHIFT 26

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: RXFIFOFULL_ROUTE [25:25] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RXFIFOFULL_ROUTE_MASK 0x02000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RXFIFOFULL_ROUTE_SHIFT 25

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: RXDONE_ROUTE [24:24] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RXDONE_ROUTE_MASK  0x01000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RXDONE_ROUTE_SHIFT 24

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: RXABORT_ROUTE [23:23] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RXABORT_ROUTE_MASK 0x00800000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RXABORT_ROUTE_SHIFT 23

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: RXINPROG_ROUTE [22:22] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RXINPROG_ROUTE_MASK 0x00400000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RXINPROG_ROUTE_SHIFT 22

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: TXDONE_ROUTE [21:21] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_TXDONE_ROUTE_MASK  0x00200000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_TXDONE_ROUTE_SHIFT 21

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: TXWRAPAD_ROUTE [20:20] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_TXWRAPAD_ROUTE_MASK 0x00100000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_TXWRAPAD_ROUTE_SHIFT 20

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: TXABORT_ROUTE [19:19] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_TXABORT_ROUTE_MASK 0x00080000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_TXABORT_ROUTE_SHIFT 19

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: TXINPROG_ROUTE [18:18] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_TXINPROG_ROUTE_MASK 0x00040000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_TXINPROG_ROUTE_SHIFT 18

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: LOADSEQERR_ROUTE [17:17] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_LOADSEQERR_ROUTE_MASK 0x00020000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_LOADSEQERR_ROUTE_SHIFT 17

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: LOADSEQACT_ROUTE [16:16] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_LOADSEQACT_ROUTE_MASK 0x00010000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_LOADSEQACT_ROUTE_SHIFT 16

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: RESERVED3 [15:15] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RESERVED3_MASK     0x00008000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RESERVED3_SHIFT    15

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: RESERVED2 [14:14] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RESERVED2_MASK     0x00004000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RESERVED2_SHIFT    14

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: LOADSEQREADY_MASK [13:13] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_LOADSEQREADY_MASK_MASK 0x00002000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_LOADSEQREADY_MASK_SHIFT 13

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: SCLPULLLOW_MASK [12:12] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_SCLPULLLOW_MASK_MASK 0x00001000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_SCLPULLLOW_MASK_SHIFT 12

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: RXFIFOWATMARK_MASK [11:11] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RXFIFOWATMARK_MASK_MASK 0x00000800
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RXFIFOWATMARK_MASK_SHIFT 11

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: RXFIFOEMT_MASK [10:10] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RXFIFOEMT_MASK_MASK 0x00000400
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RXFIFOEMT_MASK_SHIFT 10

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: RXFIFOFULL_MASK [09:09] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RXFIFOFULL_MASK_MASK 0x00000200
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RXFIFOFULL_MASK_SHIFT 9

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: RXDONE_MASK [08:08] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RXDONE_MASK_MASK   0x00000100
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RXDONE_MASK_SHIFT  8

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: RXABORT_MASK [07:07] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RXABORT_MASK_MASK  0x00000080
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RXABORT_MASK_SHIFT 7

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: RXINPROG_MASK [06:06] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RXINPROG_MASK_MASK 0x00000040
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_RXINPROG_MASK_SHIFT 6

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: TXDONE_MASK [05:05] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_TXDONE_MASK_MASK   0x00000020
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_TXDONE_MASK_SHIFT  5

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: TXWRAPAD_MASK [04:04] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_TXWRAPAD_MASK_MASK 0x00000010
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_TXWRAPAD_MASK_SHIFT 4

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: TXABORT_MASK [03:03] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_TXABORT_MASK_MASK  0x00000008
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_TXABORT_MASK_SHIFT 3

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: TXINPROG_MASK [02:02] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_TXINPROG_MASK_MASK 0x00000004
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_TXINPROG_MASK_SHIFT 2

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: LOADSEQERR_MASK [01:01] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_LOADSEQERR_MASK_MASK 0x00000002
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_LOADSEQERR_MASK_SHIFT 1

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE0 :: LOADSEQACT_MASK [00:00] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_LOADSEQACT_MASK_MASK 0x00000001
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE0_LOADSEQACT_MASK_SHIFT 0

/***************************************************************************
 *EDID_INTERRUPT_MASK_AND_ROUTE1 - EDID_INTERRUPT_MASK_AND_ROUTE1
 ***************************************************************************/
/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: MASTER_INT_MASK [31:31] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_MASTER_INT_MASK_MASK 0x80000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_MASTER_INT_MASK_SHIFT 31

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: RESERVED6 [30:30] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RESERVED6_MASK     0x40000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RESERVED6_SHIFT    30

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: LOADSEQREADY_ROUTE [29:29] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_LOADSEQREADY_ROUTE_MASK 0x20000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_LOADSEQREADY_ROUTE_SHIFT 29

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: SCLPULLLOW_ROUTE [28:28] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_SCLPULLLOW_ROUTE_MASK 0x10000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_SCLPULLLOW_ROUTE_SHIFT 28

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: RXFIFOWATMARK_ROUTE [27:27] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RXFIFOWATMARK_ROUTE_MASK 0x08000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RXFIFOWATMARK_ROUTE_SHIFT 27

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: RXFIFOEMT_ROUTE [26:26] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RXFIFOEMT_ROUTE_MASK 0x04000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RXFIFOEMT_ROUTE_SHIFT 26

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: RXFIFOFULL_ROUTE [25:25] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RXFIFOFULL_ROUTE_MASK 0x02000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RXFIFOFULL_ROUTE_SHIFT 25

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: RXDONE_ROUTE [24:24] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RXDONE_ROUTE_MASK  0x01000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RXDONE_ROUTE_SHIFT 24

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: RXABORT_ROUTE [23:23] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RXABORT_ROUTE_MASK 0x00800000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RXABORT_ROUTE_SHIFT 23

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: RXINPROG_ROUTE [22:22] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RXINPROG_ROUTE_MASK 0x00400000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RXINPROG_ROUTE_SHIFT 22

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: TXDONE_ROUTE [21:21] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_TXDONE_ROUTE_MASK  0x00200000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_TXDONE_ROUTE_SHIFT 21

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: TXWRAPAD_ROUTE [20:20] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_TXWRAPAD_ROUTE_MASK 0x00100000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_TXWRAPAD_ROUTE_SHIFT 20

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: TXABORT_ROUTE [19:19] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_TXABORT_ROUTE_MASK 0x00080000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_TXABORT_ROUTE_SHIFT 19

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: TXINPROG_ROUTE [18:18] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_TXINPROG_ROUTE_MASK 0x00040000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_TXINPROG_ROUTE_SHIFT 18

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: LOADSEQERR_ROUTE [17:17] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_LOADSEQERR_ROUTE_MASK 0x00020000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_LOADSEQERR_ROUTE_SHIFT 17

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: LOADSEQACT_ROUTE [16:16] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_LOADSEQACT_ROUTE_MASK 0x00010000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_LOADSEQACT_ROUTE_SHIFT 16

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: RESERVED3 [15:15] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RESERVED3_MASK     0x00008000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RESERVED3_SHIFT    15

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: RESERVED2 [14:14] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RESERVED2_MASK     0x00004000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RESERVED2_SHIFT    14

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: LOADSEQREADY_MASK [13:13] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_LOADSEQREADY_MASK_MASK 0x00002000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_LOADSEQREADY_MASK_SHIFT 13

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: SCLPULLLOW_MASK [12:12] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_SCLPULLLOW_MASK_MASK 0x00001000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_SCLPULLLOW_MASK_SHIFT 12

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: RXFIFOWATMARK_MASK [11:11] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RXFIFOWATMARK_MASK_MASK 0x00000800
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RXFIFOWATMARK_MASK_SHIFT 11

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: RXFIFOEMT_MASK [10:10] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RXFIFOEMT_MASK_MASK 0x00000400
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RXFIFOEMT_MASK_SHIFT 10

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: RXFIFOFULL_MASK [09:09] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RXFIFOFULL_MASK_MASK 0x00000200
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RXFIFOFULL_MASK_SHIFT 9

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: RXDONE_MASK [08:08] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RXDONE_MASK_MASK   0x00000100
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RXDONE_MASK_SHIFT  8

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: RXABORT_MASK [07:07] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RXABORT_MASK_MASK  0x00000080
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RXABORT_MASK_SHIFT 7

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: RXINPROG_MASK [06:06] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RXINPROG_MASK_MASK 0x00000040
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_RXINPROG_MASK_SHIFT 6

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: TXDONE_MASK [05:05] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_TXDONE_MASK_MASK   0x00000020
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_TXDONE_MASK_SHIFT  5

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: TXWRAPAD_MASK [04:04] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_TXWRAPAD_MASK_MASK 0x00000010
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_TXWRAPAD_MASK_SHIFT 4

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: TXABORT_MASK [03:03] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_TXABORT_MASK_MASK  0x00000008
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_TXABORT_MASK_SHIFT 3

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: TXINPROG_MASK [02:02] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_TXINPROG_MASK_MASK 0x00000004
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_TXINPROG_MASK_SHIFT 2

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: LOADSEQERR_MASK [01:01] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_LOADSEQERR_MASK_MASK 0x00000002
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_LOADSEQERR_MASK_SHIFT 1

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE1 :: LOADSEQACT_MASK [00:00] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_LOADSEQACT_MASK_MASK 0x00000001
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE1_LOADSEQACT_MASK_SHIFT 0

/***************************************************************************
 *EDID_INTERRUPT_MASK_AND_ROUTE2 - EDID_INTERRUPT_MASK_AND_ROUTE2
 ***************************************************************************/
/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: MASTER_INT_MASK [31:31] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_MASTER_INT_MASK_MASK 0x80000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_MASTER_INT_MASK_SHIFT 31

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: RESERVED6 [30:30] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RESERVED6_MASK     0x40000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RESERVED6_SHIFT    30

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: LOADSEQREADY_ROUTE [29:29] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_LOADSEQREADY_ROUTE_MASK 0x20000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_LOADSEQREADY_ROUTE_SHIFT 29

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: SCLPULLLOW_ROUTE [28:28] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_SCLPULLLOW_ROUTE_MASK 0x10000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_SCLPULLLOW_ROUTE_SHIFT 28

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: RXFIFOWATMARK_ROUTE [27:27] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RXFIFOWATMARK_ROUTE_MASK 0x08000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RXFIFOWATMARK_ROUTE_SHIFT 27

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: RXFIFOEMT_ROUTE [26:26] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RXFIFOEMT_ROUTE_MASK 0x04000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RXFIFOEMT_ROUTE_SHIFT 26

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: RXFIFOFULL_ROUTE [25:25] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RXFIFOFULL_ROUTE_MASK 0x02000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RXFIFOFULL_ROUTE_SHIFT 25

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: RXDONE_ROUTE [24:24] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RXDONE_ROUTE_MASK  0x01000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RXDONE_ROUTE_SHIFT 24

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: RXABORT_ROUTE [23:23] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RXABORT_ROUTE_MASK 0x00800000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RXABORT_ROUTE_SHIFT 23

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: RXINPROG_ROUTE [22:22] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RXINPROG_ROUTE_MASK 0x00400000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RXINPROG_ROUTE_SHIFT 22

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: TXDONE_ROUTE [21:21] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_TXDONE_ROUTE_MASK  0x00200000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_TXDONE_ROUTE_SHIFT 21

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: TXWRAPAD_ROUTE [20:20] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_TXWRAPAD_ROUTE_MASK 0x00100000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_TXWRAPAD_ROUTE_SHIFT 20

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: TXABORT_ROUTE [19:19] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_TXABORT_ROUTE_MASK 0x00080000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_TXABORT_ROUTE_SHIFT 19

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: TXINPROG_ROUTE [18:18] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_TXINPROG_ROUTE_MASK 0x00040000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_TXINPROG_ROUTE_SHIFT 18

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: LOADSEQERR_ROUTE [17:17] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_LOADSEQERR_ROUTE_MASK 0x00020000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_LOADSEQERR_ROUTE_SHIFT 17

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: LOADSEQACT_ROUTE [16:16] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_LOADSEQACT_ROUTE_MASK 0x00010000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_LOADSEQACT_ROUTE_SHIFT 16

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: RESERVED3 [15:15] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RESERVED3_MASK     0x00008000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RESERVED3_SHIFT    15

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: RESERVED2 [14:14] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RESERVED2_MASK     0x00004000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RESERVED2_SHIFT    14

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: LOADSEQREADY_MASK [13:13] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_LOADSEQREADY_MASK_MASK 0x00002000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_LOADSEQREADY_MASK_SHIFT 13

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: SCLPULLLOW_MASK [12:12] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_SCLPULLLOW_MASK_MASK 0x00001000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_SCLPULLLOW_MASK_SHIFT 12

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: RXFIFOWATMARK_MASK [11:11] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RXFIFOWATMARK_MASK_MASK 0x00000800
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RXFIFOWATMARK_MASK_SHIFT 11

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: RXFIFOEMT_MASK [10:10] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RXFIFOEMT_MASK_MASK 0x00000400
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RXFIFOEMT_MASK_SHIFT 10

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: RXFIFOFULL_MASK [09:09] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RXFIFOFULL_MASK_MASK 0x00000200
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RXFIFOFULL_MASK_SHIFT 9

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: RXDONE_MASK [08:08] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RXDONE_MASK_MASK   0x00000100
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RXDONE_MASK_SHIFT  8

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: RXABORT_MASK [07:07] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RXABORT_MASK_MASK  0x00000080
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RXABORT_MASK_SHIFT 7

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: RXINPROG_MASK [06:06] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RXINPROG_MASK_MASK 0x00000040
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_RXINPROG_MASK_SHIFT 6

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: TXDONE_MASK [05:05] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_TXDONE_MASK_MASK   0x00000020
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_TXDONE_MASK_SHIFT  5

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: TXWRAPAD_MASK [04:04] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_TXWRAPAD_MASK_MASK 0x00000010
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_TXWRAPAD_MASK_SHIFT 4

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: TXABORT_MASK [03:03] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_TXABORT_MASK_MASK  0x00000008
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_TXABORT_MASK_SHIFT 3

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: TXINPROG_MASK [02:02] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_TXINPROG_MASK_MASK 0x00000004
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_TXINPROG_MASK_SHIFT 2

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: LOADSEQERR_MASK [01:01] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_LOADSEQERR_MASK_MASK 0x00000002
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_LOADSEQERR_MASK_SHIFT 1

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE2 :: LOADSEQACT_MASK [00:00] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_LOADSEQACT_MASK_MASK 0x00000001
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE2_LOADSEQACT_MASK_SHIFT 0

/***************************************************************************
 *EDID_INTERRUPT_MASK_AND_ROUTE3 - EDID_INTERRUPT_MASK_AND_ROUTE3
 ***************************************************************************/
/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: MASTER_INT_MASK [31:31] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_MASTER_INT_MASK_MASK 0x80000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_MASTER_INT_MASK_SHIFT 31

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: RESERVED6 [30:30] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RESERVED6_MASK     0x40000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RESERVED6_SHIFT    30

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: LOADSEQREADY_ROUTE [29:29] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_LOADSEQREADY_ROUTE_MASK 0x20000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_LOADSEQREADY_ROUTE_SHIFT 29

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: SCLPULLLOW_ROUTE [28:28] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_SCLPULLLOW_ROUTE_MASK 0x10000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_SCLPULLLOW_ROUTE_SHIFT 28

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: RXFIFOWATMARK_ROUTE [27:27] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RXFIFOWATMARK_ROUTE_MASK 0x08000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RXFIFOWATMARK_ROUTE_SHIFT 27

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: RXFIFOEMT_ROUTE [26:26] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RXFIFOEMT_ROUTE_MASK 0x04000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RXFIFOEMT_ROUTE_SHIFT 26

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: RXFIFOFULL_ROUTE [25:25] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RXFIFOFULL_ROUTE_MASK 0x02000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RXFIFOFULL_ROUTE_SHIFT 25

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: RXDONE_ROUTE [24:24] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RXDONE_ROUTE_MASK  0x01000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RXDONE_ROUTE_SHIFT 24

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: RXABORT_ROUTE [23:23] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RXABORT_ROUTE_MASK 0x00800000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RXABORT_ROUTE_SHIFT 23

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: RXINPROG_ROUTE [22:22] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RXINPROG_ROUTE_MASK 0x00400000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RXINPROG_ROUTE_SHIFT 22

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: TXDONE_ROUTE [21:21] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_TXDONE_ROUTE_MASK  0x00200000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_TXDONE_ROUTE_SHIFT 21

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: TXWRAPAD_ROUTE [20:20] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_TXWRAPAD_ROUTE_MASK 0x00100000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_TXWRAPAD_ROUTE_SHIFT 20

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: TXABORT_ROUTE [19:19] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_TXABORT_ROUTE_MASK 0x00080000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_TXABORT_ROUTE_SHIFT 19

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: TXINPROG_ROUTE [18:18] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_TXINPROG_ROUTE_MASK 0x00040000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_TXINPROG_ROUTE_SHIFT 18

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: LOADSEQERR_ROUTE [17:17] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_LOADSEQERR_ROUTE_MASK 0x00020000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_LOADSEQERR_ROUTE_SHIFT 17

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: LOADSEQACT_ROUTE [16:16] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_LOADSEQACT_ROUTE_MASK 0x00010000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_LOADSEQACT_ROUTE_SHIFT 16

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: RESERVED3 [15:15] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RESERVED3_MASK     0x00008000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RESERVED3_SHIFT    15

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: RESERVED2 [14:14] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RESERVED2_MASK     0x00004000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RESERVED2_SHIFT    14

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: LOADSEQREADY_MASK [13:13] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_LOADSEQREADY_MASK_MASK 0x00002000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_LOADSEQREADY_MASK_SHIFT 13

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: SCLPULLLOW_MASK [12:12] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_SCLPULLLOW_MASK_MASK 0x00001000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_SCLPULLLOW_MASK_SHIFT 12

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: RXFIFOWATMARK_MASK [11:11] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RXFIFOWATMARK_MASK_MASK 0x00000800
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RXFIFOWATMARK_MASK_SHIFT 11

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: RXFIFOEMT_MASK [10:10] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RXFIFOEMT_MASK_MASK 0x00000400
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RXFIFOEMT_MASK_SHIFT 10

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: RXFIFOFULL_MASK [09:09] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RXFIFOFULL_MASK_MASK 0x00000200
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RXFIFOFULL_MASK_SHIFT 9

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: RXDONE_MASK [08:08] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RXDONE_MASK_MASK   0x00000100
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RXDONE_MASK_SHIFT  8

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: RXABORT_MASK [07:07] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RXABORT_MASK_MASK  0x00000080
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RXABORT_MASK_SHIFT 7

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: RXINPROG_MASK [06:06] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RXINPROG_MASK_MASK 0x00000040
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_RXINPROG_MASK_SHIFT 6

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: TXDONE_MASK [05:05] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_TXDONE_MASK_MASK   0x00000020
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_TXDONE_MASK_SHIFT  5

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: TXWRAPAD_MASK [04:04] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_TXWRAPAD_MASK_MASK 0x00000010
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_TXWRAPAD_MASK_SHIFT 4

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: TXABORT_MASK [03:03] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_TXABORT_MASK_MASK  0x00000008
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_TXABORT_MASK_SHIFT 3

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: TXINPROG_MASK [02:02] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_TXINPROG_MASK_MASK 0x00000004
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_TXINPROG_MASK_SHIFT 2

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: LOADSEQERR_MASK [01:01] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_LOADSEQERR_MASK_MASK 0x00000002
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_LOADSEQERR_MASK_SHIFT 1

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE3 :: LOADSEQACT_MASK [00:00] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_LOADSEQACT_MASK_MASK 0x00000001
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE3_LOADSEQACT_MASK_SHIFT 0

/***************************************************************************
 *EDID_INTERRUPT_MASK_AND_ROUTE4 - EDID_INTERRUPT_MASK_AND_ROUTE4
 ***************************************************************************/
/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: MASTER_INT_MASK [31:31] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_MASTER_INT_MASK_MASK 0x80000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_MASTER_INT_MASK_SHIFT 31

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: RESERVED6 [30:30] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RESERVED6_MASK     0x40000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RESERVED6_SHIFT    30

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: LOADSEQREADY_ROUTE [29:29] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_LOADSEQREADY_ROUTE_MASK 0x20000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_LOADSEQREADY_ROUTE_SHIFT 29

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: SCLPULLLOW_ROUTE [28:28] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_SCLPULLLOW_ROUTE_MASK 0x10000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_SCLPULLLOW_ROUTE_SHIFT 28

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: RXFIFOWATMARK_ROUTE [27:27] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RXFIFOWATMARK_ROUTE_MASK 0x08000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RXFIFOWATMARK_ROUTE_SHIFT 27

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: RXFIFOEMT_ROUTE [26:26] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RXFIFOEMT_ROUTE_MASK 0x04000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RXFIFOEMT_ROUTE_SHIFT 26

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: RXFIFOFULL_ROUTE [25:25] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RXFIFOFULL_ROUTE_MASK 0x02000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RXFIFOFULL_ROUTE_SHIFT 25

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: RXDONE_ROUTE [24:24] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RXDONE_ROUTE_MASK  0x01000000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RXDONE_ROUTE_SHIFT 24

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: RXABORT_ROUTE [23:23] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RXABORT_ROUTE_MASK 0x00800000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RXABORT_ROUTE_SHIFT 23

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: RXINPROG_ROUTE [22:22] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RXINPROG_ROUTE_MASK 0x00400000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RXINPROG_ROUTE_SHIFT 22

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: TXDONE_ROUTE [21:21] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_TXDONE_ROUTE_MASK  0x00200000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_TXDONE_ROUTE_SHIFT 21

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: TXWRAPAD_ROUTE [20:20] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_TXWRAPAD_ROUTE_MASK 0x00100000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_TXWRAPAD_ROUTE_SHIFT 20

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: TXABORT_ROUTE [19:19] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_TXABORT_ROUTE_MASK 0x00080000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_TXABORT_ROUTE_SHIFT 19

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: TXINPROG_ROUTE [18:18] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_TXINPROG_ROUTE_MASK 0x00040000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_TXINPROG_ROUTE_SHIFT 18

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: LOADSEQERR_ROUTE [17:17] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_LOADSEQERR_ROUTE_MASK 0x00020000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_LOADSEQERR_ROUTE_SHIFT 17

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: LOADSEQACT_ROUTE [16:16] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_LOADSEQACT_ROUTE_MASK 0x00010000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_LOADSEQACT_ROUTE_SHIFT 16

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: RESERVED3 [15:15] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RESERVED3_MASK     0x00008000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RESERVED3_SHIFT    15

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: RESERVED2 [14:14] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RESERVED2_MASK     0x00004000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RESERVED2_SHIFT    14

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: LOADSEQREADY_MASK [13:13] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_LOADSEQREADY_MASK_MASK 0x00002000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_LOADSEQREADY_MASK_SHIFT 13

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: SCLPULLLOW_MASK [12:12] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_SCLPULLLOW_MASK_MASK 0x00001000
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_SCLPULLLOW_MASK_SHIFT 12

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: RXFIFOWATMARK_MASK [11:11] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RXFIFOWATMARK_MASK_MASK 0x00000800
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RXFIFOWATMARK_MASK_SHIFT 11

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: RXFIFOEMT_MASK [10:10] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RXFIFOEMT_MASK_MASK 0x00000400
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RXFIFOEMT_MASK_SHIFT 10

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: RXFIFOFULL_MASK [09:09] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RXFIFOFULL_MASK_MASK 0x00000200
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RXFIFOFULL_MASK_SHIFT 9

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: RXDONE_MASK [08:08] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RXDONE_MASK_MASK   0x00000100
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RXDONE_MASK_SHIFT  8

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: RXABORT_MASK [07:07] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RXABORT_MASK_MASK  0x00000080
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RXABORT_MASK_SHIFT 7

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: RXINPROG_MASK [06:06] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RXINPROG_MASK_MASK 0x00000040
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_RXINPROG_MASK_SHIFT 6

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: TXDONE_MASK [05:05] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_TXDONE_MASK_MASK   0x00000020
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_TXDONE_MASK_SHIFT  5

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: TXWRAPAD_MASK [04:04] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_TXWRAPAD_MASK_MASK 0x00000010
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_TXWRAPAD_MASK_SHIFT 4

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: TXABORT_MASK [03:03] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_TXABORT_MASK_MASK  0x00000008
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_TXABORT_MASK_SHIFT 3

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: TXINPROG_MASK [02:02] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_TXINPROG_MASK_MASK 0x00000004
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_TXINPROG_MASK_SHIFT 2

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: LOADSEQERR_MASK [01:01] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_LOADSEQERR_MASK_MASK 0x00000002
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_LOADSEQERR_MASK_SHIFT 1

/* TVM :: EDID_INTERRUPT_MASK_AND_ROUTE4 :: LOADSEQACT_MASK [00:00] */
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_LOADSEQACT_MASK_MASK 0x00000001
#define BCHP_TVM_EDID_INTERRUPT_MASK_AND_ROUTE4_LOADSEQACT_MASK_SHIFT 0

/***************************************************************************
 *EDID_DEBUG_REGISTER0 - EDID_DEBUG_REGISTER0
 ***************************************************************************/
/* TVM :: EDID_DEBUG_REGISTER0 :: reserved0 [31:16] */
#define BCHP_TVM_EDID_DEBUG_REGISTER0_reserved0_MASK               0xffff0000
#define BCHP_TVM_EDID_DEBUG_REGISTER0_reserved0_SHIFT              16

/* TVM :: EDID_DEBUG_REGISTER0 :: FIFO_DEC [15:08] */
#define BCHP_TVM_EDID_DEBUG_REGISTER0_FIFO_DEC_MASK                0x0000ff00
#define BCHP_TVM_EDID_DEBUG_REGISTER0_FIFO_DEC_SHIFT               8

/* TVM :: EDID_DEBUG_REGISTER0 :: RESERVED1 [07:07] */
#define BCHP_TVM_EDID_DEBUG_REGISTER0_RESERVED1_MASK               0x00000080
#define BCHP_TVM_EDID_DEBUG_REGISTER0_RESERVED1_SHIFT              7

/* TVM :: EDID_DEBUG_REGISTER0 :: RESERVED0 [06:06] */
#define BCHP_TVM_EDID_DEBUG_REGISTER0_RESERVED0_MASK               0x00000040
#define BCHP_TVM_EDID_DEBUG_REGISTER0_RESERVED0_SHIFT              6

/* TVM :: EDID_DEBUG_REGISTER0 :: START_BYTE [05:05] */
#define BCHP_TVM_EDID_DEBUG_REGISTER0_START_BYTE_MASK              0x00000020
#define BCHP_TVM_EDID_DEBUG_REGISTER0_START_BYTE_SHIFT             5

/* TVM :: EDID_DEBUG_REGISTER0 :: FIFO_EN [04:04] */
#define BCHP_TVM_EDID_DEBUG_REGISTER0_FIFO_EN_MASK                 0x00000010
#define BCHP_TVM_EDID_DEBUG_REGISTER0_FIFO_EN_SHIFT                4

/* TVM :: EDID_DEBUG_REGISTER0 :: SDA_OE [03:03] */
#define BCHP_TVM_EDID_DEBUG_REGISTER0_SDA_OE_MASK                  0x00000008
#define BCHP_TVM_EDID_DEBUG_REGISTER0_SDA_OE_SHIFT                 3

/* TVM :: EDID_DEBUG_REGISTER0 :: SDA_OUT [02:02] */
#define BCHP_TVM_EDID_DEBUG_REGISTER0_SDA_OUT_MASK                 0x00000004
#define BCHP_TVM_EDID_DEBUG_REGISTER0_SDA_OUT_SHIFT                2

/* TVM :: EDID_DEBUG_REGISTER0 :: FIFO_RDY [01:01] */
#define BCHP_TVM_EDID_DEBUG_REGISTER0_FIFO_RDY_MASK                0x00000002
#define BCHP_TVM_EDID_DEBUG_REGISTER0_FIFO_RDY_SHIFT               1

/* TVM :: EDID_DEBUG_REGISTER0 :: RW_SLV [00:00] */
#define BCHP_TVM_EDID_DEBUG_REGISTER0_RW_SLV_MASK                  0x00000001
#define BCHP_TVM_EDID_DEBUG_REGISTER0_RW_SLV_SHIFT                 0

/***************************************************************************
 *EDID_DEBUG_REGISTER1 - EDID_DEBUG_REGISTER1
 ***************************************************************************/
/* TVM :: EDID_DEBUG_REGISTER1 :: reserved0 [31:16] */
#define BCHP_TVM_EDID_DEBUG_REGISTER1_reserved0_MASK               0xffff0000
#define BCHP_TVM_EDID_DEBUG_REGISTER1_reserved0_SHIFT              16

/* TVM :: EDID_DEBUG_REGISTER1 :: FIFO_DEC [15:08] */
#define BCHP_TVM_EDID_DEBUG_REGISTER1_FIFO_DEC_MASK                0x0000ff00
#define BCHP_TVM_EDID_DEBUG_REGISTER1_FIFO_DEC_SHIFT               8

/* TVM :: EDID_DEBUG_REGISTER1 :: RESERVED1 [07:07] */
#define BCHP_TVM_EDID_DEBUG_REGISTER1_RESERVED1_MASK               0x00000080
#define BCHP_TVM_EDID_DEBUG_REGISTER1_RESERVED1_SHIFT              7

/* TVM :: EDID_DEBUG_REGISTER1 :: RESERVED0 [06:06] */
#define BCHP_TVM_EDID_DEBUG_REGISTER1_RESERVED0_MASK               0x00000040
#define BCHP_TVM_EDID_DEBUG_REGISTER1_RESERVED0_SHIFT              6

/* TVM :: EDID_DEBUG_REGISTER1 :: START_BYTE [05:05] */
#define BCHP_TVM_EDID_DEBUG_REGISTER1_START_BYTE_MASK              0x00000020
#define BCHP_TVM_EDID_DEBUG_REGISTER1_START_BYTE_SHIFT             5

/* TVM :: EDID_DEBUG_REGISTER1 :: FIFO_EN [04:04] */
#define BCHP_TVM_EDID_DEBUG_REGISTER1_FIFO_EN_MASK                 0x00000010
#define BCHP_TVM_EDID_DEBUG_REGISTER1_FIFO_EN_SHIFT                4

/* TVM :: EDID_DEBUG_REGISTER1 :: SDA_OE [03:03] */
#define BCHP_TVM_EDID_DEBUG_REGISTER1_SDA_OE_MASK                  0x00000008
#define BCHP_TVM_EDID_DEBUG_REGISTER1_SDA_OE_SHIFT                 3

/* TVM :: EDID_DEBUG_REGISTER1 :: SDA_OUT [02:02] */
#define BCHP_TVM_EDID_DEBUG_REGISTER1_SDA_OUT_MASK                 0x00000004
#define BCHP_TVM_EDID_DEBUG_REGISTER1_SDA_OUT_SHIFT                2

/* TVM :: EDID_DEBUG_REGISTER1 :: FIFO_RDY [01:01] */
#define BCHP_TVM_EDID_DEBUG_REGISTER1_FIFO_RDY_MASK                0x00000002
#define BCHP_TVM_EDID_DEBUG_REGISTER1_FIFO_RDY_SHIFT               1

/* TVM :: EDID_DEBUG_REGISTER1 :: RW_SLV [00:00] */
#define BCHP_TVM_EDID_DEBUG_REGISTER1_RW_SLV_MASK                  0x00000001
#define BCHP_TVM_EDID_DEBUG_REGISTER1_RW_SLV_SHIFT                 0

/***************************************************************************
 *EDID_DEBUG_REGISTER2 - EDID_DEBUG_REGISTER2
 ***************************************************************************/
/* TVM :: EDID_DEBUG_REGISTER2 :: reserved0 [31:16] */
#define BCHP_TVM_EDID_DEBUG_REGISTER2_reserved0_MASK               0xffff0000
#define BCHP_TVM_EDID_DEBUG_REGISTER2_reserved0_SHIFT              16

/* TVM :: EDID_DEBUG_REGISTER2 :: FIFO_DEC [15:08] */
#define BCHP_TVM_EDID_DEBUG_REGISTER2_FIFO_DEC_MASK                0x0000ff00
#define BCHP_TVM_EDID_DEBUG_REGISTER2_FIFO_DEC_SHIFT               8

/* TVM :: EDID_DEBUG_REGISTER2 :: RESERVED1 [07:07] */
#define BCHP_TVM_EDID_DEBUG_REGISTER2_RESERVED1_MASK               0x00000080
#define BCHP_TVM_EDID_DEBUG_REGISTER2_RESERVED1_SHIFT              7

/* TVM :: EDID_DEBUG_REGISTER2 :: RESERVED0 [06:06] */
#define BCHP_TVM_EDID_DEBUG_REGISTER2_RESERVED0_MASK               0x00000040
#define BCHP_TVM_EDID_DEBUG_REGISTER2_RESERVED0_SHIFT              6

/* TVM :: EDID_DEBUG_REGISTER2 :: START_BYTE [05:05] */
#define BCHP_TVM_EDID_DEBUG_REGISTER2_START_BYTE_MASK              0x00000020
#define BCHP_TVM_EDID_DEBUG_REGISTER2_START_BYTE_SHIFT             5

/* TVM :: EDID_DEBUG_REGISTER2 :: FIFO_EN [04:04] */
#define BCHP_TVM_EDID_DEBUG_REGISTER2_FIFO_EN_MASK                 0x00000010
#define BCHP_TVM_EDID_DEBUG_REGISTER2_FIFO_EN_SHIFT                4

/* TVM :: EDID_DEBUG_REGISTER2 :: SDA_OE [03:03] */
#define BCHP_TVM_EDID_DEBUG_REGISTER2_SDA_OE_MASK                  0x00000008
#define BCHP_TVM_EDID_DEBUG_REGISTER2_SDA_OE_SHIFT                 3

/* TVM :: EDID_DEBUG_REGISTER2 :: SDA_OUT [02:02] */
#define BCHP_TVM_EDID_DEBUG_REGISTER2_SDA_OUT_MASK                 0x00000004
#define BCHP_TVM_EDID_DEBUG_REGISTER2_SDA_OUT_SHIFT                2

/* TVM :: EDID_DEBUG_REGISTER2 :: FIFO_RDY [01:01] */
#define BCHP_TVM_EDID_DEBUG_REGISTER2_FIFO_RDY_MASK                0x00000002
#define BCHP_TVM_EDID_DEBUG_REGISTER2_FIFO_RDY_SHIFT               1

/* TVM :: EDID_DEBUG_REGISTER2 :: RW_SLV [00:00] */
#define BCHP_TVM_EDID_DEBUG_REGISTER2_RW_SLV_MASK                  0x00000001
#define BCHP_TVM_EDID_DEBUG_REGISTER2_RW_SLV_SHIFT                 0

/***************************************************************************
 *EDID_DEBUG_REGISTER3 - EDID_DEBUG_REGISTER3
 ***************************************************************************/
/* TVM :: EDID_DEBUG_REGISTER3 :: reserved0 [31:16] */
#define BCHP_TVM_EDID_DEBUG_REGISTER3_reserved0_MASK               0xffff0000
#define BCHP_TVM_EDID_DEBUG_REGISTER3_reserved0_SHIFT              16

/* TVM :: EDID_DEBUG_REGISTER3 :: FIFO_DEC [15:08] */
#define BCHP_TVM_EDID_DEBUG_REGISTER3_FIFO_DEC_MASK                0x0000ff00
#define BCHP_TVM_EDID_DEBUG_REGISTER3_FIFO_DEC_SHIFT               8

/* TVM :: EDID_DEBUG_REGISTER3 :: RESERVED1 [07:07] */
#define BCHP_TVM_EDID_DEBUG_REGISTER3_RESERVED1_MASK               0x00000080
#define BCHP_TVM_EDID_DEBUG_REGISTER3_RESERVED1_SHIFT              7

/* TVM :: EDID_DEBUG_REGISTER3 :: RESERVED0 [06:06] */
#define BCHP_TVM_EDID_DEBUG_REGISTER3_RESERVED0_MASK               0x00000040
#define BCHP_TVM_EDID_DEBUG_REGISTER3_RESERVED0_SHIFT              6

/* TVM :: EDID_DEBUG_REGISTER3 :: START_BYTE [05:05] */
#define BCHP_TVM_EDID_DEBUG_REGISTER3_START_BYTE_MASK              0x00000020
#define BCHP_TVM_EDID_DEBUG_REGISTER3_START_BYTE_SHIFT             5

/* TVM :: EDID_DEBUG_REGISTER3 :: FIFO_EN [04:04] */
#define BCHP_TVM_EDID_DEBUG_REGISTER3_FIFO_EN_MASK                 0x00000010
#define BCHP_TVM_EDID_DEBUG_REGISTER3_FIFO_EN_SHIFT                4

/* TVM :: EDID_DEBUG_REGISTER3 :: SDA_OE [03:03] */
#define BCHP_TVM_EDID_DEBUG_REGISTER3_SDA_OE_MASK                  0x00000008
#define BCHP_TVM_EDID_DEBUG_REGISTER3_SDA_OE_SHIFT                 3

/* TVM :: EDID_DEBUG_REGISTER3 :: SDA_OUT [02:02] */
#define BCHP_TVM_EDID_DEBUG_REGISTER3_SDA_OUT_MASK                 0x00000004
#define BCHP_TVM_EDID_DEBUG_REGISTER3_SDA_OUT_SHIFT                2

/* TVM :: EDID_DEBUG_REGISTER3 :: FIFO_RDY [01:01] */
#define BCHP_TVM_EDID_DEBUG_REGISTER3_FIFO_RDY_MASK                0x00000002
#define BCHP_TVM_EDID_DEBUG_REGISTER3_FIFO_RDY_SHIFT               1

/* TVM :: EDID_DEBUG_REGISTER3 :: RW_SLV [00:00] */
#define BCHP_TVM_EDID_DEBUG_REGISTER3_RW_SLV_MASK                  0x00000001
#define BCHP_TVM_EDID_DEBUG_REGISTER3_RW_SLV_SHIFT                 0

/***************************************************************************
 *EDID_DEBUG_REGISTER4 - EDID_DEBUG_REGISTER4
 ***************************************************************************/
/* TVM :: EDID_DEBUG_REGISTER4 :: reserved0 [31:16] */
#define BCHP_TVM_EDID_DEBUG_REGISTER4_reserved0_MASK               0xffff0000
#define BCHP_TVM_EDID_DEBUG_REGISTER4_reserved0_SHIFT              16

/* TVM :: EDID_DEBUG_REGISTER4 :: FIFO_DEC [15:08] */
#define BCHP_TVM_EDID_DEBUG_REGISTER4_FIFO_DEC_MASK                0x0000ff00
#define BCHP_TVM_EDID_DEBUG_REGISTER4_FIFO_DEC_SHIFT               8

/* TVM :: EDID_DEBUG_REGISTER4 :: RESERVED1 [07:07] */
#define BCHP_TVM_EDID_DEBUG_REGISTER4_RESERVED1_MASK               0x00000080
#define BCHP_TVM_EDID_DEBUG_REGISTER4_RESERVED1_SHIFT              7

/* TVM :: EDID_DEBUG_REGISTER4 :: RESERVED0 [06:06] */
#define BCHP_TVM_EDID_DEBUG_REGISTER4_RESERVED0_MASK               0x00000040
#define BCHP_TVM_EDID_DEBUG_REGISTER4_RESERVED0_SHIFT              6

/* TVM :: EDID_DEBUG_REGISTER4 :: START_BYTE [05:05] */
#define BCHP_TVM_EDID_DEBUG_REGISTER4_START_BYTE_MASK              0x00000020
#define BCHP_TVM_EDID_DEBUG_REGISTER4_START_BYTE_SHIFT             5

/* TVM :: EDID_DEBUG_REGISTER4 :: FIFO_EN [04:04] */
#define BCHP_TVM_EDID_DEBUG_REGISTER4_FIFO_EN_MASK                 0x00000010
#define BCHP_TVM_EDID_DEBUG_REGISTER4_FIFO_EN_SHIFT                4

/* TVM :: EDID_DEBUG_REGISTER4 :: SDA_OE [03:03] */
#define BCHP_TVM_EDID_DEBUG_REGISTER4_SDA_OE_MASK                  0x00000008
#define BCHP_TVM_EDID_DEBUG_REGISTER4_SDA_OE_SHIFT                 3

/* TVM :: EDID_DEBUG_REGISTER4 :: SDA_OUT [02:02] */
#define BCHP_TVM_EDID_DEBUG_REGISTER4_SDA_OUT_MASK                 0x00000004
#define BCHP_TVM_EDID_DEBUG_REGISTER4_SDA_OUT_SHIFT                2

/* TVM :: EDID_DEBUG_REGISTER4 :: FIFO_RDY [01:01] */
#define BCHP_TVM_EDID_DEBUG_REGISTER4_FIFO_RDY_MASK                0x00000002
#define BCHP_TVM_EDID_DEBUG_REGISTER4_FIFO_RDY_SHIFT               1

/* TVM :: EDID_DEBUG_REGISTER4 :: RW_SLV [00:00] */
#define BCHP_TVM_EDID_DEBUG_REGISTER4_RW_SLV_MASK                  0x00000001
#define BCHP_TVM_EDID_DEBUG_REGISTER4_RW_SLV_SHIFT                 0

/***************************************************************************
 *EDID_MACRO_RM_CNTL0_0 - EDID_MACRO_RM_CNTL0_0
 ***************************************************************************/
/* TVM :: EDID_MACRO_RM_CNTL0_0 :: reserved0 [31:08] */
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_0_reserved0_MASK              0xffffff00
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_0_reserved0_SHIFT             8

/* TVM :: EDID_MACRO_RM_CNTL0_0 :: READ_RAM_2R_RME [07:07] */
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_0_READ_RAM_2R_RME_MASK        0x00000080
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_0_READ_RAM_2R_RME_SHIFT       7

/* TVM :: EDID_MACRO_RM_CNTL0_0 :: reserved1 [06:04] */
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_0_reserved1_MASK              0x00000070
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_0_reserved1_SHIFT             4

/* TVM :: EDID_MACRO_RM_CNTL0_0 :: READ_RAM_2R_RM [03:00] */
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_0_READ_RAM_2R_RM_MASK         0x0000000f
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_0_READ_RAM_2R_RM_SHIFT        0

/***************************************************************************
 *EDID_MACRO_RM_CNTL0_1 - EDID_MACRO_RM_CNTL0_1
 ***************************************************************************/
/* TVM :: EDID_MACRO_RM_CNTL0_1 :: reserved0 [31:08] */
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_1_reserved0_MASK              0xffffff00
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_1_reserved0_SHIFT             8

/* TVM :: EDID_MACRO_RM_CNTL0_1 :: READ_RAM_2R_RME [07:07] */
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_1_READ_RAM_2R_RME_MASK        0x00000080
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_1_READ_RAM_2R_RME_SHIFT       7

/* TVM :: EDID_MACRO_RM_CNTL0_1 :: reserved1 [06:04] */
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_1_reserved1_MASK              0x00000070
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_1_reserved1_SHIFT             4

/* TVM :: EDID_MACRO_RM_CNTL0_1 :: READ_RAM_2R_RM [03:00] */
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_1_READ_RAM_2R_RM_MASK         0x0000000f
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_1_READ_RAM_2R_RM_SHIFT        0

/***************************************************************************
 *EDID_MACRO_RM_CNTL0_2 - EDID_MACRO_RM_CNTL0_2
 ***************************************************************************/
/* TVM :: EDID_MACRO_RM_CNTL0_2 :: reserved0 [31:08] */
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_2_reserved0_MASK              0xffffff00
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_2_reserved0_SHIFT             8

/* TVM :: EDID_MACRO_RM_CNTL0_2 :: READ_RAM_2R_RME [07:07] */
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_2_READ_RAM_2R_RME_MASK        0x00000080
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_2_READ_RAM_2R_RME_SHIFT       7

/* TVM :: EDID_MACRO_RM_CNTL0_2 :: reserved1 [06:04] */
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_2_reserved1_MASK              0x00000070
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_2_reserved1_SHIFT             4

/* TVM :: EDID_MACRO_RM_CNTL0_2 :: READ_RAM_2R_RM [03:00] */
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_2_READ_RAM_2R_RM_MASK         0x0000000f
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_2_READ_RAM_2R_RM_SHIFT        0

/***************************************************************************
 *EDID_MACRO_RM_CNTL0_3 - EDID_MACRO_RM_CNTL0_3
 ***************************************************************************/
/* TVM :: EDID_MACRO_RM_CNTL0_3 :: reserved0 [31:08] */
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_3_reserved0_MASK              0xffffff00
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_3_reserved0_SHIFT             8

/* TVM :: EDID_MACRO_RM_CNTL0_3 :: READ_RAM_2R_RME [07:07] */
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_3_READ_RAM_2R_RME_MASK        0x00000080
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_3_READ_RAM_2R_RME_SHIFT       7

/* TVM :: EDID_MACRO_RM_CNTL0_3 :: reserved1 [06:04] */
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_3_reserved1_MASK              0x00000070
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_3_reserved1_SHIFT             4

/* TVM :: EDID_MACRO_RM_CNTL0_3 :: READ_RAM_2R_RM [03:00] */
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_3_READ_RAM_2R_RM_MASK         0x0000000f
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_3_READ_RAM_2R_RM_SHIFT        0

/***************************************************************************
 *EDID_MACRO_RM_CNTL0_4 - EDID_MACRO_RM_CNTL0_4
 ***************************************************************************/
/* TVM :: EDID_MACRO_RM_CNTL0_4 :: reserved0 [31:08] */
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_4_reserved0_MASK              0xffffff00
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_4_reserved0_SHIFT             8

/* TVM :: EDID_MACRO_RM_CNTL0_4 :: READ_RAM_2R_RME [07:07] */
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_4_READ_RAM_2R_RME_MASK        0x00000080
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_4_READ_RAM_2R_RME_SHIFT       7

/* TVM :: EDID_MACRO_RM_CNTL0_4 :: reserved1 [06:04] */
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_4_reserved1_MASK              0x00000070
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_4_reserved1_SHIFT             4

/* TVM :: EDID_MACRO_RM_CNTL0_4 :: READ_RAM_2R_RM [03:00] */
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_4_READ_RAM_2R_RM_MASK         0x0000000f
#define BCHP_TVM_EDID_MACRO_RM_CNTL0_4_READ_RAM_2R_RM_SHIFT        0

/***************************************************************************
 *EDID_SCL_SAMPLER_CNTRL0 - EDID_SCL_SAMPLER_CNTRL0
 ***************************************************************************/
/* TVM :: EDID_SCL_SAMPLER_CNTRL0 :: SCL_RCNT_THRESHOLD [31:24] */
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL0_SCL_RCNT_THRESHOLD_MASK   0xff000000
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL0_SCL_RCNT_THRESHOLD_SHIFT  24

/* TVM :: EDID_SCL_SAMPLER_CNTRL0 :: SCL_RCNT [23:16] */
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL0_SCL_RCNT_MASK             0x00ff0000
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL0_SCL_RCNT_SHIFT            16

/* TVM :: EDID_SCL_SAMPLER_CNTRL0 :: SCL_FCNT_THRESHOLD [15:08] */
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL0_SCL_FCNT_THRESHOLD_MASK   0x0000ff00
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL0_SCL_FCNT_THRESHOLD_SHIFT  8

/* TVM :: EDID_SCL_SAMPLER_CNTRL0 :: SCL_FCNT [07:00] */
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL0_SCL_FCNT_MASK             0x000000ff
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL0_SCL_FCNT_SHIFT            0

/***************************************************************************
 *EDID_SCL_SAMPLER_CNTRL1 - EDID_SCL_SAMPLER_CNTRL1
 ***************************************************************************/
/* TVM :: EDID_SCL_SAMPLER_CNTRL1 :: SCL_RCNT_THRESHOLD [31:24] */
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL1_SCL_RCNT_THRESHOLD_MASK   0xff000000
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL1_SCL_RCNT_THRESHOLD_SHIFT  24

/* TVM :: EDID_SCL_SAMPLER_CNTRL1 :: SCL_RCNT [23:16] */
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL1_SCL_RCNT_MASK             0x00ff0000
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL1_SCL_RCNT_SHIFT            16

/* TVM :: EDID_SCL_SAMPLER_CNTRL1 :: SCL_FCNT_THRESHOLD [15:08] */
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL1_SCL_FCNT_THRESHOLD_MASK   0x0000ff00
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL1_SCL_FCNT_THRESHOLD_SHIFT  8

/* TVM :: EDID_SCL_SAMPLER_CNTRL1 :: SCL_FCNT [07:00] */
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL1_SCL_FCNT_MASK             0x000000ff
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL1_SCL_FCNT_SHIFT            0

/***************************************************************************
 *EDID_SCL_SAMPLER_CNTRL2 - EDID_SCL_SAMPLER_CNTRL2
 ***************************************************************************/
/* TVM :: EDID_SCL_SAMPLER_CNTRL2 :: SCL_RCNT_THRESHOLD [31:24] */
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL2_SCL_RCNT_THRESHOLD_MASK   0xff000000
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL2_SCL_RCNT_THRESHOLD_SHIFT  24

/* TVM :: EDID_SCL_SAMPLER_CNTRL2 :: SCL_RCNT [23:16] */
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL2_SCL_RCNT_MASK             0x00ff0000
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL2_SCL_RCNT_SHIFT            16

/* TVM :: EDID_SCL_SAMPLER_CNTRL2 :: SCL_FCNT_THRESHOLD [15:08] */
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL2_SCL_FCNT_THRESHOLD_MASK   0x0000ff00
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL2_SCL_FCNT_THRESHOLD_SHIFT  8

/* TVM :: EDID_SCL_SAMPLER_CNTRL2 :: SCL_FCNT [07:00] */
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL2_SCL_FCNT_MASK             0x000000ff
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL2_SCL_FCNT_SHIFT            0

/***************************************************************************
 *EDID_SCL_SAMPLER_CNTRL3 - EDID_SCL_SAMPLER_CNTRL3
 ***************************************************************************/
/* TVM :: EDID_SCL_SAMPLER_CNTRL3 :: SCL_RCNT_THRESHOLD [31:24] */
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL3_SCL_RCNT_THRESHOLD_MASK   0xff000000
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL3_SCL_RCNT_THRESHOLD_SHIFT  24

/* TVM :: EDID_SCL_SAMPLER_CNTRL3 :: SCL_RCNT [23:16] */
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL3_SCL_RCNT_MASK             0x00ff0000
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL3_SCL_RCNT_SHIFT            16

/* TVM :: EDID_SCL_SAMPLER_CNTRL3 :: SCL_FCNT_THRESHOLD [15:08] */
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL3_SCL_FCNT_THRESHOLD_MASK   0x0000ff00
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL3_SCL_FCNT_THRESHOLD_SHIFT  8

/* TVM :: EDID_SCL_SAMPLER_CNTRL3 :: SCL_FCNT [07:00] */
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL3_SCL_FCNT_MASK             0x000000ff
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL3_SCL_FCNT_SHIFT            0

/***************************************************************************
 *EDID_SCL_SAMPLER_CNTRL4 - EDID_SCL_SAMPLER_CNTRL4
 ***************************************************************************/
/* TVM :: EDID_SCL_SAMPLER_CNTRL4 :: SCL_RCNT_THRESHOLD [31:24] */
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL4_SCL_RCNT_THRESHOLD_MASK   0xff000000
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL4_SCL_RCNT_THRESHOLD_SHIFT  24

/* TVM :: EDID_SCL_SAMPLER_CNTRL4 :: SCL_RCNT [23:16] */
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL4_SCL_RCNT_MASK             0x00ff0000
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL4_SCL_RCNT_SHIFT            16

/* TVM :: EDID_SCL_SAMPLER_CNTRL4 :: SCL_FCNT_THRESHOLD [15:08] */
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL4_SCL_FCNT_THRESHOLD_MASK   0x0000ff00
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL4_SCL_FCNT_THRESHOLD_SHIFT  8

/* TVM :: EDID_SCL_SAMPLER_CNTRL4 :: SCL_FCNT [07:00] */
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL4_SCL_FCNT_MASK             0x000000ff
#define BCHP_TVM_EDID_SCL_SAMPLER_CNTRL4_SCL_FCNT_SHIFT            0

/***************************************************************************
 *WATCHDOG0_CONT_REG - WATCHDOG0_CONT_REG
 ***************************************************************************/
/* TVM :: WATCHDOG0_CONT_REG :: PASSWORD [31:08] */
#define BCHP_TVM_WATCHDOG0_CONT_REG_PASSWORD_MASK                  0xffffff00
#define BCHP_TVM_WATCHDOG0_CONT_REG_PASSWORD_SHIFT                 8

/* TVM :: WATCHDOG0_CONT_REG :: reserved0 [07:05] */
#define BCHP_TVM_WATCHDOG0_CONT_REG_reserved0_MASK                 0x000000e0
#define BCHP_TVM_WATCHDOG0_CONT_REG_reserved0_SHIFT                5

/* TVM :: WATCHDOG0_CONT_REG :: ENABLE [04:04] */
#define BCHP_TVM_WATCHDOG0_CONT_REG_ENABLE_MASK                    0x00000010
#define BCHP_TVM_WATCHDOG0_CONT_REG_ENABLE_SHIFT                   4

/* TVM :: WATCHDOG0_CONT_REG :: reserved1 [03:02] */
#define BCHP_TVM_WATCHDOG0_CONT_REG_reserved1_MASK                 0x0000000c
#define BCHP_TVM_WATCHDOG0_CONT_REG_reserved1_SHIFT                2

/* union - case write_access [01:01] */
/* TVM :: WATCHDOG0_CONT_REG :: write_access :: WDRESET_OCCURRED_CLEAR [01:01] */
#define BCHP_TVM_WATCHDOG0_CONT_REG_write_access_WDRESET_OCCURRED_CLEAR_MASK 0x00000002
#define BCHP_TVM_WATCHDOG0_CONT_REG_write_access_WDRESET_OCCURRED_CLEAR_SHIFT 1

/* union - case read_access [01:01] */
/* TVM :: WATCHDOG0_CONT_REG :: read_access :: WDRESET_OCCURRED [01:01] */
#define BCHP_TVM_WATCHDOG0_CONT_REG_read_access_WDRESET_OCCURRED_MASK 0x00000002
#define BCHP_TVM_WATCHDOG0_CONT_REG_read_access_WDRESET_OCCURRED_SHIFT 1

/* TVM :: WATCHDOG0_CONT_REG :: RETRIGGER [00:00] */
#define BCHP_TVM_WATCHDOG0_CONT_REG_RETRIGGER_MASK                 0x00000001
#define BCHP_TVM_WATCHDOG0_CONT_REG_RETRIGGER_SHIFT                0

/***************************************************************************
 *WATCHDOG0_INIT_REG - WATCHDOG0_INIT_REG
 ***************************************************************************/
/* TVM :: WATCHDOG0_INIT_REG :: TIMER0_INPUT [31:00] */
#define BCHP_TVM_WATCHDOG0_INIT_REG_TIMER0_INPUT_MASK              0xffffffff
#define BCHP_TVM_WATCHDOG0_INIT_REG_TIMER0_INPUT_SHIFT             0

/***************************************************************************
 *WATCHDOG0_RDBACK_REG - WATCHDOG0_RDBACK_REG
 ***************************************************************************/
/* TVM :: WATCHDOG0_RDBACK_REG :: TIMER0_COUNT [31:00] */
#define BCHP_TVM_WATCHDOG0_RDBACK_REG_TIMER0_COUNT_MASK            0xffffffff
#define BCHP_TVM_WATCHDOG0_RDBACK_REG_TIMER0_COUNT_SHIFT           0

/***************************************************************************
 *WATCHDOG0_INTRR_STATS_REG - WATCHDOG0_INTRR_STATS_REG
 ***************************************************************************/
/* TVM :: WATCHDOG0_INTRR_STATS_REG :: reserved0 [31:01] */
#define BCHP_TVM_WATCHDOG0_INTRR_STATS_REG_reserved0_MASK          0xfffffffe
#define BCHP_TVM_WATCHDOG0_INTRR_STATS_REG_reserved0_SHIFT         1

/* TVM :: WATCHDOG0_INTRR_STATS_REG :: TIMER0_INTRR_REG [00:00] */
#define BCHP_TVM_WATCHDOG0_INTRR_STATS_REG_TIMER0_INTRR_REG_MASK   0x00000001
#define BCHP_TVM_WATCHDOG0_INTRR_STATS_REG_TIMER0_INTRR_REG_SHIFT  0

/***************************************************************************
 *WATCHDOG0_RESET_COUNT - WATCHDOG0_RESET_COUNT
 ***************************************************************************/
/* TVM :: WATCHDOG0_RESET_COUNT :: RESET_COUNT [31:00] */
#define BCHP_TVM_WATCHDOG0_RESET_COUNT_RESET_COUNT_MASK            0xffffffff
#define BCHP_TVM_WATCHDOG0_RESET_COUNT_RESET_COUNT_SHIFT           0

/***************************************************************************
 *WATCHDOG1_CONT_REG - WATCHDOG1_CONT_REG
 ***************************************************************************/
/* TVM :: WATCHDOG1_CONT_REG :: PASSWORD [31:08] */
#define BCHP_TVM_WATCHDOG1_CONT_REG_PASSWORD_MASK                  0xffffff00
#define BCHP_TVM_WATCHDOG1_CONT_REG_PASSWORD_SHIFT                 8

/* TVM :: WATCHDOG1_CONT_REG :: reserved0 [07:05] */
#define BCHP_TVM_WATCHDOG1_CONT_REG_reserved0_MASK                 0x000000e0
#define BCHP_TVM_WATCHDOG1_CONT_REG_reserved0_SHIFT                5

/* TVM :: WATCHDOG1_CONT_REG :: ENABLE [04:04] */
#define BCHP_TVM_WATCHDOG1_CONT_REG_ENABLE_MASK                    0x00000010
#define BCHP_TVM_WATCHDOG1_CONT_REG_ENABLE_SHIFT                   4

/* TVM :: WATCHDOG1_CONT_REG :: reserved1 [03:02] */
#define BCHP_TVM_WATCHDOG1_CONT_REG_reserved1_MASK                 0x0000000c
#define BCHP_TVM_WATCHDOG1_CONT_REG_reserved1_SHIFT                2

/* union - case write_access [01:01] */
/* TVM :: WATCHDOG1_CONT_REG :: write_access :: WDRESET_OCCURRED_CLEAR [01:01] */
#define BCHP_TVM_WATCHDOG1_CONT_REG_write_access_WDRESET_OCCURRED_CLEAR_MASK 0x00000002
#define BCHP_TVM_WATCHDOG1_CONT_REG_write_access_WDRESET_OCCURRED_CLEAR_SHIFT 1

/* union - case read_access [01:01] */
/* TVM :: WATCHDOG1_CONT_REG :: read_access :: WDRESET_OCCURRED [01:01] */
#define BCHP_TVM_WATCHDOG1_CONT_REG_read_access_WDRESET_OCCURRED_MASK 0x00000002
#define BCHP_TVM_WATCHDOG1_CONT_REG_read_access_WDRESET_OCCURRED_SHIFT 1

/* TVM :: WATCHDOG1_CONT_REG :: RETRIGGER [00:00] */
#define BCHP_TVM_WATCHDOG1_CONT_REG_RETRIGGER_MASK                 0x00000001
#define BCHP_TVM_WATCHDOG1_CONT_REG_RETRIGGER_SHIFT                0

/***************************************************************************
 *WATCHDOG1_INIT_REG - WATCHDOG1_INIT_REG
 ***************************************************************************/
/* TVM :: WATCHDOG1_INIT_REG :: TIMER0_INPUT [31:00] */
#define BCHP_TVM_WATCHDOG1_INIT_REG_TIMER0_INPUT_MASK              0xffffffff
#define BCHP_TVM_WATCHDOG1_INIT_REG_TIMER0_INPUT_SHIFT             0

/***************************************************************************
 *WATCHDOG1_RDBACK_REG - WATCHDOG1_RDBACK_REG
 ***************************************************************************/
/* TVM :: WATCHDOG1_RDBACK_REG :: TIMER0_COUNT [31:00] */
#define BCHP_TVM_WATCHDOG1_RDBACK_REG_TIMER0_COUNT_MASK            0xffffffff
#define BCHP_TVM_WATCHDOG1_RDBACK_REG_TIMER0_COUNT_SHIFT           0

/***************************************************************************
 *WATCHDOG1_INTRR_STATS_REG - WATCHDOG1_INTRR_STATS_REG
 ***************************************************************************/
/* TVM :: WATCHDOG1_INTRR_STATS_REG :: reserved0 [31:01] */
#define BCHP_TVM_WATCHDOG1_INTRR_STATS_REG_reserved0_MASK          0xfffffffe
#define BCHP_TVM_WATCHDOG1_INTRR_STATS_REG_reserved0_SHIFT         1

/* TVM :: WATCHDOG1_INTRR_STATS_REG :: TIMER0_INTRR_REG [00:00] */
#define BCHP_TVM_WATCHDOG1_INTRR_STATS_REG_TIMER0_INTRR_REG_MASK   0x00000001
#define BCHP_TVM_WATCHDOG1_INTRR_STATS_REG_TIMER0_INTRR_REG_SHIFT  0

/***************************************************************************
 *WATCHDOG1_RESET_COUNT - WATCHDOG1_RESET_COUNT
 ***************************************************************************/
/* TVM :: WATCHDOG1_RESET_COUNT :: RESET_COUNT [31:00] */
#define BCHP_TVM_WATCHDOG1_RESET_COUNT_RESET_COUNT_MASK            0xffffffff
#define BCHP_TVM_WATCHDOG1_RESET_COUNT_RESET_COUNT_SHIFT           0

/***************************************************************************
 *TIMER_CONT_REG0 - TIMER_CONT_REG0
 ***************************************************************************/
/* TVM :: TIMER_CONT_REG0 :: reserved0 [31:14] */
#define BCHP_TVM_TIMER_CONT_REG0_reserved0_MASK                    0xffffc000
#define BCHP_TVM_TIMER_CONT_REG0_reserved0_SHIFT                   14

/* TVM :: TIMER_CONT_REG0 :: TIMER2_INPUT_MODE [13:13] */
#define BCHP_TVM_TIMER_CONT_REG0_TIMER2_INPUT_MODE_MASK            0x00002000
#define BCHP_TVM_TIMER_CONT_REG0_TIMER2_INPUT_MODE_SHIFT           13

/* TVM :: TIMER_CONT_REG0 :: TIMER1_INPUT_MODE [12:12] */
#define BCHP_TVM_TIMER_CONT_REG0_TIMER1_INPUT_MODE_MASK            0x00001000
#define BCHP_TVM_TIMER_CONT_REG0_TIMER1_INPUT_MODE_SHIFT           12

/* TVM :: TIMER_CONT_REG0 :: TIMER2_LINK_TO_TIMER1 [11:11] */
#define BCHP_TVM_TIMER_CONT_REG0_TIMER2_LINK_TO_TIMER1_MASK        0x00000800
#define BCHP_TVM_TIMER_CONT_REG0_TIMER2_LINK_TO_TIMER1_SHIFT       11

/* TVM :: TIMER_CONT_REG0 :: TIMER1_LINK_TO_TIMER2 [10:10] */
#define BCHP_TVM_TIMER_CONT_REG0_TIMER1_LINK_TO_TIMER2_MASK        0x00000400
#define BCHP_TVM_TIMER_CONT_REG0_TIMER1_LINK_TO_TIMER2_SHIFT       10

/* TVM :: TIMER_CONT_REG0 :: TIMER2_INTRR_ENABLE [09:09] */
#define BCHP_TVM_TIMER_CONT_REG0_TIMER2_INTRR_ENABLE_MASK          0x00000200
#define BCHP_TVM_TIMER_CONT_REG0_TIMER2_INTRR_ENABLE_SHIFT         9

/* TVM :: TIMER_CONT_REG0 :: TIMER1_INTRR_ENABLE [08:08] */
#define BCHP_TVM_TIMER_CONT_REG0_TIMER1_INTRR_ENABLE_MASK          0x00000100
#define BCHP_TVM_TIMER_CONT_REG0_TIMER1_INTRR_ENABLE_SHIFT         8

/* TVM :: TIMER_CONT_REG0 :: TIMER2_CONST_COUNT [07:07] */
#define BCHP_TVM_TIMER_CONT_REG0_TIMER2_CONST_COUNT_MASK           0x00000080
#define BCHP_TVM_TIMER_CONT_REG0_TIMER2_CONST_COUNT_SHIFT          7

/* TVM :: TIMER_CONT_REG0 :: TIMER1_CONST_COUNT [06:06] */
#define BCHP_TVM_TIMER_CONT_REG0_TIMER1_CONST_COUNT_MASK           0x00000040
#define BCHP_TVM_TIMER_CONT_REG0_TIMER1_CONST_COUNT_SHIFT          6

/* TVM :: TIMER_CONT_REG0 :: TIMER2_ENABLE [05:05] */
#define BCHP_TVM_TIMER_CONT_REG0_TIMER2_ENABLE_MASK                0x00000020
#define BCHP_TVM_TIMER_CONT_REG0_TIMER2_ENABLE_SHIFT               5

/* TVM :: TIMER_CONT_REG0 :: TIMER1_ENABLE [04:04] */
#define BCHP_TVM_TIMER_CONT_REG0_TIMER1_ENABLE_MASK                0x00000010
#define BCHP_TVM_TIMER_CONT_REG0_TIMER1_ENABLE_SHIFT               4

/* TVM :: TIMER_CONT_REG0 :: TIMER2_RETRIGGER [03:03] */
#define BCHP_TVM_TIMER_CONT_REG0_TIMER2_RETRIGGER_MASK             0x00000008
#define BCHP_TVM_TIMER_CONT_REG0_TIMER2_RETRIGGER_SHIFT            3

/* TVM :: TIMER_CONT_REG0 :: TIMER1_RETRIGGER [02:02] */
#define BCHP_TVM_TIMER_CONT_REG0_TIMER1_RETRIGGER_MASK             0x00000004
#define BCHP_TVM_TIMER_CONT_REG0_TIMER1_RETRIGGER_SHIFT            2

/* TVM :: TIMER_CONT_REG0 :: TIMER2_RESET [01:01] */
#define BCHP_TVM_TIMER_CONT_REG0_TIMER2_RESET_MASK                 0x00000002
#define BCHP_TVM_TIMER_CONT_REG0_TIMER2_RESET_SHIFT                1

/* TVM :: TIMER_CONT_REG0 :: TIMER1_RESET [00:00] */
#define BCHP_TVM_TIMER_CONT_REG0_TIMER1_RESET_MASK                 0x00000001
#define BCHP_TVM_TIMER_CONT_REG0_TIMER1_RESET_SHIFT                0

/***************************************************************************
 *TIMER1_INITIALIZE_REG - TIMER1_INITIALIZE_REG
 ***************************************************************************/
/* TVM :: TIMER1_INITIALIZE_REG :: TIMER1_INPUT [31:00] */
#define BCHP_TVM_TIMER1_INITIALIZE_REG_TIMER1_INPUT_MASK           0xffffffff
#define BCHP_TVM_TIMER1_INITIALIZE_REG_TIMER1_INPUT_SHIFT          0

/***************************************************************************
 *TIMER2_INITIALIZE_REG - TIMER2_INITIALIZE_REG
 ***************************************************************************/
/* TVM :: TIMER2_INITIALIZE_REG :: TIMER2_INPUT [31:00] */
#define BCHP_TVM_TIMER2_INITIALIZE_REG_TIMER2_INPUT_MASK           0xffffffff
#define BCHP_TVM_TIMER2_INITIALIZE_REG_TIMER2_INPUT_SHIFT          0

/***************************************************************************
 *TIMER1_READBACK_REG - TIMER1_READBACK_REG
 ***************************************************************************/
/* TVM :: TIMER1_READBACK_REG :: TIMER1_COUNT [31:00] */
#define BCHP_TVM_TIMER1_READBACK_REG_TIMER1_COUNT_MASK             0xffffffff
#define BCHP_TVM_TIMER1_READBACK_REG_TIMER1_COUNT_SHIFT            0

/***************************************************************************
 *TIMER2_READBACK_REG - TIMER2_READBACK_REG
 ***************************************************************************/
/* TVM :: TIMER2_READBACK_REG :: TIMER2_COUNT [31:00] */
#define BCHP_TVM_TIMER2_READBACK_REG_TIMER2_COUNT_MASK             0xffffffff
#define BCHP_TVM_TIMER2_READBACK_REG_TIMER2_COUNT_SHIFT            0

/***************************************************************************
 *RTC_MAX_PRESCALER - RTC_MAX_PRESCALER
 ***************************************************************************/
/* TVM :: RTC_MAX_PRESCALER :: MAX_PRESCALER [31:00] */
#define BCHP_TVM_RTC_MAX_PRESCALER_MAX_PRESCALER_MASK              0xffffffff
#define BCHP_TVM_RTC_MAX_PRESCALER_MAX_PRESCALER_SHIFT             0

/***************************************************************************
 *RTC_EVENT_STATS_REG - RTC_EVENT_STATS_REG
 ***************************************************************************/
/* TVM :: RTC_EVENT_STATS_REG :: reserved0 [31:06] */
#define BCHP_TVM_RTC_EVENT_STATS_REG_reserved0_MASK                0xffffffc0
#define BCHP_TVM_RTC_EVENT_STATS_REG_reserved0_SHIFT               6

/* TVM :: RTC_EVENT_STATS_REG :: RTC_EVENT5_INTRR [05:05] */
#define BCHP_TVM_RTC_EVENT_STATS_REG_RTC_EVENT5_INTRR_MASK         0x00000020
#define BCHP_TVM_RTC_EVENT_STATS_REG_RTC_EVENT5_INTRR_SHIFT        5

/* TVM :: RTC_EVENT_STATS_REG :: RTC_EVENT4_INTRR [04:04] */
#define BCHP_TVM_RTC_EVENT_STATS_REG_RTC_EVENT4_INTRR_MASK         0x00000010
#define BCHP_TVM_RTC_EVENT_STATS_REG_RTC_EVENT4_INTRR_SHIFT        4

/* TVM :: RTC_EVENT_STATS_REG :: RTC_EVENT3_INTRR [03:03] */
#define BCHP_TVM_RTC_EVENT_STATS_REG_RTC_EVENT3_INTRR_MASK         0x00000008
#define BCHP_TVM_RTC_EVENT_STATS_REG_RTC_EVENT3_INTRR_SHIFT        3

/* TVM :: RTC_EVENT_STATS_REG :: RTC_EVENT2_INTRR [02:02] */
#define BCHP_TVM_RTC_EVENT_STATS_REG_RTC_EVENT2_INTRR_MASK         0x00000004
#define BCHP_TVM_RTC_EVENT_STATS_REG_RTC_EVENT2_INTRR_SHIFT        2

/* TVM :: RTC_EVENT_STATS_REG :: RTC_EVENT1_INTRR [01:01] */
#define BCHP_TVM_RTC_EVENT_STATS_REG_RTC_EVENT1_INTRR_MASK         0x00000002
#define BCHP_TVM_RTC_EVENT_STATS_REG_RTC_EVENT1_INTRR_SHIFT        1

/* TVM :: RTC_EVENT_STATS_REG :: RTC_EVENT0_INTRR [00:00] */
#define BCHP_TVM_RTC_EVENT_STATS_REG_RTC_EVENT0_INTRR_MASK         0x00000001
#define BCHP_TVM_RTC_EVENT_STATS_REG_RTC_EVENT0_INTRR_SHIFT        0

/***************************************************************************
 *RTC_EVENT_CLR_REG - RTC_EVENT_CLR_REG
 ***************************************************************************/
/* TVM :: RTC_EVENT_CLR_REG :: reserved0 [31:06] */
#define BCHP_TVM_RTC_EVENT_CLR_REG_reserved0_MASK                  0xffffffc0
#define BCHP_TVM_RTC_EVENT_CLR_REG_reserved0_SHIFT                 6

/* TVM :: RTC_EVENT_CLR_REG :: RTC_EVENT5_INTRR_CLR [05:05] */
#define BCHP_TVM_RTC_EVENT_CLR_REG_RTC_EVENT5_INTRR_CLR_MASK       0x00000020
#define BCHP_TVM_RTC_EVENT_CLR_REG_RTC_EVENT5_INTRR_CLR_SHIFT      5

/* TVM :: RTC_EVENT_CLR_REG :: RTC_EVENT4_INTRR_CLR [04:04] */
#define BCHP_TVM_RTC_EVENT_CLR_REG_RTC_EVENT4_INTRR_CLR_MASK       0x00000010
#define BCHP_TVM_RTC_EVENT_CLR_REG_RTC_EVENT4_INTRR_CLR_SHIFT      4

/* TVM :: RTC_EVENT_CLR_REG :: RTC_EVENT3_INTRR_CLR [03:03] */
#define BCHP_TVM_RTC_EVENT_CLR_REG_RTC_EVENT3_INTRR_CLR_MASK       0x00000008
#define BCHP_TVM_RTC_EVENT_CLR_REG_RTC_EVENT3_INTRR_CLR_SHIFT      3

/* TVM :: RTC_EVENT_CLR_REG :: RTC_EVENT2_INTRR_CLR [02:02] */
#define BCHP_TVM_RTC_EVENT_CLR_REG_RTC_EVENT2_INTRR_CLR_MASK       0x00000004
#define BCHP_TVM_RTC_EVENT_CLR_REG_RTC_EVENT2_INTRR_CLR_SHIFT      2

/* TVM :: RTC_EVENT_CLR_REG :: RTC_EVENT1_INTRR_CLR [01:01] */
#define BCHP_TVM_RTC_EVENT_CLR_REG_RTC_EVENT1_INTRR_CLR_MASK       0x00000002
#define BCHP_TVM_RTC_EVENT_CLR_REG_RTC_EVENT1_INTRR_CLR_SHIFT      1

/* TVM :: RTC_EVENT_CLR_REG :: RTC_EVENT0_INTRR_CLR [00:00] */
#define BCHP_TVM_RTC_EVENT_CLR_REG_RTC_EVENT0_INTRR_CLR_MASK       0x00000001
#define BCHP_TVM_RTC_EVENT_CLR_REG_RTC_EVENT0_INTRR_CLR_SHIFT      0

/***************************************************************************
 *RTC_CONT_REG0 - RTC_CONT_REG0
 ***************************************************************************/
/* TVM :: RTC_CONT_REG0 :: reserved0 [31:09] */
#define BCHP_TVM_RTC_CONT_REG0_reserved0_MASK                      0xfffffe00
#define BCHP_TVM_RTC_CONT_REG0_reserved0_SHIFT                     9

/* TVM :: RTC_CONT_REG0 :: RTC_TEST_MODE [08:08] */
#define BCHP_TVM_RTC_CONT_REG0_RTC_TEST_MODE_MASK                  0x00000100
#define BCHP_TVM_RTC_CONT_REG0_RTC_TEST_MODE_SHIFT                 8

/* TVM :: RTC_CONT_REG0 :: RTC_EVENT5_INTRR_EN [07:07] */
#define BCHP_TVM_RTC_CONT_REG0_RTC_EVENT5_INTRR_EN_MASK            0x00000080
#define BCHP_TVM_RTC_CONT_REG0_RTC_EVENT5_INTRR_EN_SHIFT           7

/* TVM :: RTC_CONT_REG0 :: RTC_EVENT4_INTRR_EN [06:06] */
#define BCHP_TVM_RTC_CONT_REG0_RTC_EVENT4_INTRR_EN_MASK            0x00000040
#define BCHP_TVM_RTC_CONT_REG0_RTC_EVENT4_INTRR_EN_SHIFT           6

/* TVM :: RTC_CONT_REG0 :: RTC_EVENT3_INTRR_EN [05:05] */
#define BCHP_TVM_RTC_CONT_REG0_RTC_EVENT3_INTRR_EN_MASK            0x00000020
#define BCHP_TVM_RTC_CONT_REG0_RTC_EVENT3_INTRR_EN_SHIFT           5

/* TVM :: RTC_CONT_REG0 :: RTC_EVENT2_INTRR_EN [04:04] */
#define BCHP_TVM_RTC_CONT_REG0_RTC_EVENT2_INTRR_EN_MASK            0x00000010
#define BCHP_TVM_RTC_CONT_REG0_RTC_EVENT2_INTRR_EN_SHIFT           4

/* TVM :: RTC_CONT_REG0 :: RTC_EVENT1_INTRR_EN [03:03] */
#define BCHP_TVM_RTC_CONT_REG0_RTC_EVENT1_INTRR_EN_MASK            0x00000008
#define BCHP_TVM_RTC_CONT_REG0_RTC_EVENT1_INTRR_EN_SHIFT           3

/* TVM :: RTC_CONT_REG0 :: RTC_EVENT0_INTRR_EN [02:02] */
#define BCHP_TVM_RTC_CONT_REG0_RTC_EVENT0_INTRR_EN_MASK            0x00000004
#define BCHP_TVM_RTC_CONT_REG0_RTC_EVENT0_INTRR_EN_SHIFT           2

/* TVM :: RTC_CONT_REG0 :: LEAP_YEAR [01:01] */
#define BCHP_TVM_RTC_CONT_REG0_LEAP_YEAR_MASK                      0x00000002
#define BCHP_TVM_RTC_CONT_REG0_LEAP_YEAR_SHIFT                     1

/* TVM :: RTC_CONT_REG0 :: RTC_RUN_ENABLE [00:00] */
#define BCHP_TVM_RTC_CONT_REG0_RTC_RUN_ENABLE_MASK                 0x00000001
#define BCHP_TVM_RTC_CONT_REG0_RTC_RUN_ENABLE_SHIFT                0

/***************************************************************************
 *RTC_READBACK_REG - RTC_READBACK_REG
 ***************************************************************************/
/* TVM :: RTC_READBACK_REG :: CURRENT_YEARS [31:26] */
#define BCHP_TVM_RTC_READBACK_REG_CURRENT_YEARS_MASK               0xfc000000
#define BCHP_TVM_RTC_READBACK_REG_CURRENT_YEARS_SHIFT              26

/* TVM :: RTC_READBACK_REG :: CURRENT_MONTHS [25:22] */
#define BCHP_TVM_RTC_READBACK_REG_CURRENT_MONTHS_MASK              0x03c00000
#define BCHP_TVM_RTC_READBACK_REG_CURRENT_MONTHS_SHIFT             22

/* TVM :: RTC_READBACK_REG :: CURRENT_DAYS [21:17] */
#define BCHP_TVM_RTC_READBACK_REG_CURRENT_DAYS_MASK                0x003e0000
#define BCHP_TVM_RTC_READBACK_REG_CURRENT_DAYS_SHIFT               17

/* TVM :: RTC_READBACK_REG :: CURRENT_HOURS [16:12] */
#define BCHP_TVM_RTC_READBACK_REG_CURRENT_HOURS_MASK               0x0001f000
#define BCHP_TVM_RTC_READBACK_REG_CURRENT_HOURS_SHIFT              12

/* TVM :: RTC_READBACK_REG :: CURRENT_MINUTES [11:06] */
#define BCHP_TVM_RTC_READBACK_REG_CURRENT_MINUTES_MASK             0x00000fc0
#define BCHP_TVM_RTC_READBACK_REG_CURRENT_MINUTES_SHIFT            6

/* TVM :: RTC_READBACK_REG :: CURRENT_SECONDS [05:00] */
#define BCHP_TVM_RTC_READBACK_REG_CURRENT_SECONDS_MASK             0x0000003f
#define BCHP_TVM_RTC_READBACK_REG_CURRENT_SECONDS_SHIFT            0

/***************************************************************************
 *RTC_EVENT0_REG - RTC_EVENT0_REG
 ***************************************************************************/
/* TVM :: RTC_EVENT0_REG :: EVENT0_YEARS [31:26] */
#define BCHP_TVM_RTC_EVENT0_REG_EVENT0_YEARS_MASK                  0xfc000000
#define BCHP_TVM_RTC_EVENT0_REG_EVENT0_YEARS_SHIFT                 26

/* TVM :: RTC_EVENT0_REG :: EVENT0_MONTHS [25:22] */
#define BCHP_TVM_RTC_EVENT0_REG_EVENT0_MONTHS_MASK                 0x03c00000
#define BCHP_TVM_RTC_EVENT0_REG_EVENT0_MONTHS_SHIFT                22

/* TVM :: RTC_EVENT0_REG :: EVENT0_DAYS [21:17] */
#define BCHP_TVM_RTC_EVENT0_REG_EVENT0_DAYS_MASK                   0x003e0000
#define BCHP_TVM_RTC_EVENT0_REG_EVENT0_DAYS_SHIFT                  17

/* TVM :: RTC_EVENT0_REG :: EVENT0_HOURS [16:12] */
#define BCHP_TVM_RTC_EVENT0_REG_EVENT0_HOURS_MASK                  0x0001f000
#define BCHP_TVM_RTC_EVENT0_REG_EVENT0_HOURS_SHIFT                 12

/* TVM :: RTC_EVENT0_REG :: EVENT0_MINUTES [11:06] */
#define BCHP_TVM_RTC_EVENT0_REG_EVENT0_MINUTES_MASK                0x00000fc0
#define BCHP_TVM_RTC_EVENT0_REG_EVENT0_MINUTES_SHIFT               6

/* TVM :: RTC_EVENT0_REG :: EVENT0_SECONDS [05:00] */
#define BCHP_TVM_RTC_EVENT0_REG_EVENT0_SECONDS_MASK                0x0000003f
#define BCHP_TVM_RTC_EVENT0_REG_EVENT0_SECONDS_SHIFT               0

/***************************************************************************
 *RTC_EVENT1_REG - RTC_EVENT1_REG
 ***************************************************************************/
/* TVM :: RTC_EVENT1_REG :: EVENT1_YEARS [31:26] */
#define BCHP_TVM_RTC_EVENT1_REG_EVENT1_YEARS_MASK                  0xfc000000
#define BCHP_TVM_RTC_EVENT1_REG_EVENT1_YEARS_SHIFT                 26

/* TVM :: RTC_EVENT1_REG :: EVENT1_MONTHS [25:22] */
#define BCHP_TVM_RTC_EVENT1_REG_EVENT1_MONTHS_MASK                 0x03c00000
#define BCHP_TVM_RTC_EVENT1_REG_EVENT1_MONTHS_SHIFT                22

/* TVM :: RTC_EVENT1_REG :: EVENT1_DAYS [21:17] */
#define BCHP_TVM_RTC_EVENT1_REG_EVENT1_DAYS_MASK                   0x003e0000
#define BCHP_TVM_RTC_EVENT1_REG_EVENT1_DAYS_SHIFT                  17

/* TVM :: RTC_EVENT1_REG :: EVENT1_HOURS [16:12] */
#define BCHP_TVM_RTC_EVENT1_REG_EVENT1_HOURS_MASK                  0x0001f000
#define BCHP_TVM_RTC_EVENT1_REG_EVENT1_HOURS_SHIFT                 12

/* TVM :: RTC_EVENT1_REG :: EVENT1_MINUTES [11:06] */
#define BCHP_TVM_RTC_EVENT1_REG_EVENT1_MINUTES_MASK                0x00000fc0
#define BCHP_TVM_RTC_EVENT1_REG_EVENT1_MINUTES_SHIFT               6

/* TVM :: RTC_EVENT1_REG :: EVENT1_SECONDS [05:00] */
#define BCHP_TVM_RTC_EVENT1_REG_EVENT1_SECONDS_MASK                0x0000003f
#define BCHP_TVM_RTC_EVENT1_REG_EVENT1_SECONDS_SHIFT               0

/***************************************************************************
 *RTC_EVENT2_REG - RTC_EVENT2_REG
 ***************************************************************************/
/* TVM :: RTC_EVENT2_REG :: EVENT2_YEARS [31:26] */
#define BCHP_TVM_RTC_EVENT2_REG_EVENT2_YEARS_MASK                  0xfc000000
#define BCHP_TVM_RTC_EVENT2_REG_EVENT2_YEARS_SHIFT                 26

/* TVM :: RTC_EVENT2_REG :: EVENT2_MONTHS [25:22] */
#define BCHP_TVM_RTC_EVENT2_REG_EVENT2_MONTHS_MASK                 0x03c00000
#define BCHP_TVM_RTC_EVENT2_REG_EVENT2_MONTHS_SHIFT                22

/* TVM :: RTC_EVENT2_REG :: EVENT2_DAYS [21:17] */
#define BCHP_TVM_RTC_EVENT2_REG_EVENT2_DAYS_MASK                   0x003e0000
#define BCHP_TVM_RTC_EVENT2_REG_EVENT2_DAYS_SHIFT                  17

/* TVM :: RTC_EVENT2_REG :: EVENT2_HOURS [16:12] */
#define BCHP_TVM_RTC_EVENT2_REG_EVENT2_HOURS_MASK                  0x0001f000
#define BCHP_TVM_RTC_EVENT2_REG_EVENT2_HOURS_SHIFT                 12

/* TVM :: RTC_EVENT2_REG :: EVENT2_MINUTES [11:06] */
#define BCHP_TVM_RTC_EVENT2_REG_EVENT2_MINUTES_MASK                0x00000fc0
#define BCHP_TVM_RTC_EVENT2_REG_EVENT2_MINUTES_SHIFT               6

/* TVM :: RTC_EVENT2_REG :: EVENT2_SECONDS [05:00] */
#define BCHP_TVM_RTC_EVENT2_REG_EVENT2_SECONDS_MASK                0x0000003f
#define BCHP_TVM_RTC_EVENT2_REG_EVENT2_SECONDS_SHIFT               0

/***************************************************************************
 *RTC_EVENT3_REG - RTC_EVENT3_REG
 ***************************************************************************/
/* TVM :: RTC_EVENT3_REG :: EVENT3_YEARS [31:26] */
#define BCHP_TVM_RTC_EVENT3_REG_EVENT3_YEARS_MASK                  0xfc000000
#define BCHP_TVM_RTC_EVENT3_REG_EVENT3_YEARS_SHIFT                 26

/* TVM :: RTC_EVENT3_REG :: EVENT3_MONTHS [25:22] */
#define BCHP_TVM_RTC_EVENT3_REG_EVENT3_MONTHS_MASK                 0x03c00000
#define BCHP_TVM_RTC_EVENT3_REG_EVENT3_MONTHS_SHIFT                22

/* TVM :: RTC_EVENT3_REG :: EVENT3_DAYS [21:17] */
#define BCHP_TVM_RTC_EVENT3_REG_EVENT3_DAYS_MASK                   0x003e0000
#define BCHP_TVM_RTC_EVENT3_REG_EVENT3_DAYS_SHIFT                  17

/* TVM :: RTC_EVENT3_REG :: EVENT3_HOURS [16:12] */
#define BCHP_TVM_RTC_EVENT3_REG_EVENT3_HOURS_MASK                  0x0001f000
#define BCHP_TVM_RTC_EVENT3_REG_EVENT3_HOURS_SHIFT                 12

/* TVM :: RTC_EVENT3_REG :: EVENT3_MINUTES [11:06] */
#define BCHP_TVM_RTC_EVENT3_REG_EVENT3_MINUTES_MASK                0x00000fc0
#define BCHP_TVM_RTC_EVENT3_REG_EVENT3_MINUTES_SHIFT               6

/* TVM :: RTC_EVENT3_REG :: EVENT3_SECONDS [05:00] */
#define BCHP_TVM_RTC_EVENT3_REG_EVENT3_SECONDS_MASK                0x0000003f
#define BCHP_TVM_RTC_EVENT3_REG_EVENT3_SECONDS_SHIFT               0

/***************************************************************************
 *RTC_EVENT4_REG - RTC_EVENT4_REG
 ***************************************************************************/
/* TVM :: RTC_EVENT4_REG :: EVENT4_YEARS [31:26] */
#define BCHP_TVM_RTC_EVENT4_REG_EVENT4_YEARS_MASK                  0xfc000000
#define BCHP_TVM_RTC_EVENT4_REG_EVENT4_YEARS_SHIFT                 26

/* TVM :: RTC_EVENT4_REG :: EVENT4_MONTHS [25:22] */
#define BCHP_TVM_RTC_EVENT4_REG_EVENT4_MONTHS_MASK                 0x03c00000
#define BCHP_TVM_RTC_EVENT4_REG_EVENT4_MONTHS_SHIFT                22

/* TVM :: RTC_EVENT4_REG :: EVENT4_DAYS [21:17] */
#define BCHP_TVM_RTC_EVENT4_REG_EVENT4_DAYS_MASK                   0x003e0000
#define BCHP_TVM_RTC_EVENT4_REG_EVENT4_DAYS_SHIFT                  17

/* TVM :: RTC_EVENT4_REG :: EVENT4_HOURS [16:12] */
#define BCHP_TVM_RTC_EVENT4_REG_EVENT4_HOURS_MASK                  0x0001f000
#define BCHP_TVM_RTC_EVENT4_REG_EVENT4_HOURS_SHIFT                 12

/* TVM :: RTC_EVENT4_REG :: EVENT4_MINUTES [11:06] */
#define BCHP_TVM_RTC_EVENT4_REG_EVENT4_MINUTES_MASK                0x00000fc0
#define BCHP_TVM_RTC_EVENT4_REG_EVENT4_MINUTES_SHIFT               6

/* TVM :: RTC_EVENT4_REG :: EVENT4_SECONDS [05:00] */
#define BCHP_TVM_RTC_EVENT4_REG_EVENT4_SECONDS_MASK                0x0000003f
#define BCHP_TVM_RTC_EVENT4_REG_EVENT4_SECONDS_SHIFT               0

/***************************************************************************
 *RTC_EVENT5_REG - RTC_EVENT5_REG
 ***************************************************************************/
/* TVM :: RTC_EVENT5_REG :: EVENT5_YEARS [31:26] */
#define BCHP_TVM_RTC_EVENT5_REG_EVENT5_YEARS_MASK                  0xfc000000
#define BCHP_TVM_RTC_EVENT5_REG_EVENT5_YEARS_SHIFT                 26

/* TVM :: RTC_EVENT5_REG :: EVENT5_MONTHS [25:22] */
#define BCHP_TVM_RTC_EVENT5_REG_EVENT5_MONTHS_MASK                 0x03c00000
#define BCHP_TVM_RTC_EVENT5_REG_EVENT5_MONTHS_SHIFT                22

/* TVM :: RTC_EVENT5_REG :: EVENT5_DAYS [21:17] */
#define BCHP_TVM_RTC_EVENT5_REG_EVENT5_DAYS_MASK                   0x003e0000
#define BCHP_TVM_RTC_EVENT5_REG_EVENT5_DAYS_SHIFT                  17

/* TVM :: RTC_EVENT5_REG :: EVENT5_HOURS [16:12] */
#define BCHP_TVM_RTC_EVENT5_REG_EVENT5_HOURS_MASK                  0x0001f000
#define BCHP_TVM_RTC_EVENT5_REG_EVENT5_HOURS_SHIFT                 12

/* TVM :: RTC_EVENT5_REG :: EVENT5_MINUTES [11:06] */
#define BCHP_TVM_RTC_EVENT5_REG_EVENT5_MINUTES_MASK                0x00000fc0
#define BCHP_TVM_RTC_EVENT5_REG_EVENT5_MINUTES_SHIFT               6

/* TVM :: RTC_EVENT5_REG :: EVENT5_SECONDS [05:00] */
#define BCHP_TVM_RTC_EVENT5_REG_EVENT5_SECONDS_MASK                0x0000003f
#define BCHP_TVM_RTC_EVENT5_REG_EVENT5_SECONDS_SHIFT               0

/***************************************************************************
 *RTC_INITIALIZE_REG - RTC_INITIALIZE_REG
 ***************************************************************************/
/* TVM :: RTC_INITIALIZE_REG :: YEARS [31:26] */
#define BCHP_TVM_RTC_INITIALIZE_REG_YEARS_MASK                     0xfc000000
#define BCHP_TVM_RTC_INITIALIZE_REG_YEARS_SHIFT                    26

/* TVM :: RTC_INITIALIZE_REG :: MONTHS [25:22] */
#define BCHP_TVM_RTC_INITIALIZE_REG_MONTHS_MASK                    0x03c00000
#define BCHP_TVM_RTC_INITIALIZE_REG_MONTHS_SHIFT                   22

/* TVM :: RTC_INITIALIZE_REG :: DAYS [21:17] */
#define BCHP_TVM_RTC_INITIALIZE_REG_DAYS_MASK                      0x003e0000
#define BCHP_TVM_RTC_INITIALIZE_REG_DAYS_SHIFT                     17

/* TVM :: RTC_INITIALIZE_REG :: HOURS [16:12] */
#define BCHP_TVM_RTC_INITIALIZE_REG_HOURS_MASK                     0x0001f000
#define BCHP_TVM_RTC_INITIALIZE_REG_HOURS_SHIFT                    12

/* TVM :: RTC_INITIALIZE_REG :: MINUTES [11:06] */
#define BCHP_TVM_RTC_INITIALIZE_REG_MINUTES_MASK                   0x00000fc0
#define BCHP_TVM_RTC_INITIALIZE_REG_MINUTES_SHIFT                  6

/* TVM :: RTC_INITIALIZE_REG :: SECONDS [05:00] */
#define BCHP_TVM_RTC_INITIALIZE_REG_SECONDS_MASK                   0x0000003f
#define BCHP_TVM_RTC_INITIALIZE_REG_SECONDS_SHIFT                  0

/***************************************************************************
 *TIMER_INTRR_STATS_REG - TIMER_INTRR_STATS_REG
 ***************************************************************************/
/* TVM :: TIMER_INTRR_STATS_REG :: reserved0 [31:03] */
#define BCHP_TVM_TIMER_INTRR_STATS_REG_reserved0_MASK              0xfffffff8
#define BCHP_TVM_TIMER_INTRR_STATS_REG_reserved0_SHIFT             3

/* TVM :: TIMER_INTRR_STATS_REG :: TIMER2_INTRR_REG [02:02] */
#define BCHP_TVM_TIMER_INTRR_STATS_REG_TIMER2_INTRR_REG_MASK       0x00000004
#define BCHP_TVM_TIMER_INTRR_STATS_REG_TIMER2_INTRR_REG_SHIFT      2

/* TVM :: TIMER_INTRR_STATS_REG :: TIMER1_INTRR_REG [01:01] */
#define BCHP_TVM_TIMER_INTRR_STATS_REG_TIMER1_INTRR_REG_MASK       0x00000002
#define BCHP_TVM_TIMER_INTRR_STATS_REG_TIMER1_INTRR_REG_SHIFT      1

/* TVM :: TIMER_INTRR_STATS_REG :: reserved1 [00:00] */
#define BCHP_TVM_TIMER_INTRR_STATS_REG_reserved1_MASK              0x00000001
#define BCHP_TVM_TIMER_INTRR_STATS_REG_reserved1_SHIFT             0

/***************************************************************************
 *TIMER_INTRR_CLR_REG - TIMER_INTRR_CLR_REG
 ***************************************************************************/
/* TVM :: TIMER_INTRR_CLR_REG :: reserved0 [31:03] */
#define BCHP_TVM_TIMER_INTRR_CLR_REG_reserved0_MASK                0xfffffff8
#define BCHP_TVM_TIMER_INTRR_CLR_REG_reserved0_SHIFT               3

/* TVM :: TIMER_INTRR_CLR_REG :: TIMER2_INTRR_CLEAR [02:02] */
#define BCHP_TVM_TIMER_INTRR_CLR_REG_TIMER2_INTRR_CLEAR_MASK       0x00000004
#define BCHP_TVM_TIMER_INTRR_CLR_REG_TIMER2_INTRR_CLEAR_SHIFT      2

/* TVM :: TIMER_INTRR_CLR_REG :: TIMER1_INTRR_CLEAR [01:01] */
#define BCHP_TVM_TIMER_INTRR_CLR_REG_TIMER1_INTRR_CLEAR_MASK       0x00000002
#define BCHP_TVM_TIMER_INTRR_CLR_REG_TIMER1_INTRR_CLEAR_SHIFT      1

/* TVM :: TIMER_INTRR_CLR_REG :: reserved1 [00:00] */
#define BCHP_TVM_TIMER_INTRR_CLR_REG_reserved1_MASK                0x00000001
#define BCHP_TVM_TIMER_INTRR_CLR_REG_reserved1_SHIFT               0

/***************************************************************************
 *DMA_MAR - DMA_MAR
 ***************************************************************************/
/* TVM :: DMA_MAR :: DMA_MAR [31:00] */
#define BCHP_TVM_DMA_MAR_DMA_MAR_MASK                              0xffffffff
#define BCHP_TVM_DMA_MAR_DMA_MAR_SHIFT                             0

/***************************************************************************
 *DMA_PAR - DMA_PAR
 ***************************************************************************/
/* TVM :: DMA_PAR :: DMA_PAR [31:00] */
#define BCHP_TVM_DMA_PAR_DMA_PAR_MASK                              0xffffffff
#define BCHP_TVM_DMA_PAR_DMA_PAR_SHIFT                             0

/***************************************************************************
 *DMA_PARAMETER - DMA_PARAMETER
 ***************************************************************************/
/* TVM :: DMA_PARAMETER :: EDID_START_ADDR [31:24] */
#define BCHP_TVM_DMA_PARAMETER_EDID_START_ADDR_MASK                0xff000000
#define BCHP_TVM_DMA_PARAMETER_EDID_START_ADDR_SHIFT               24

/* TVM :: DMA_PARAMETER :: reserved0 [23:20] */
#define BCHP_TVM_DMA_PARAMETER_reserved0_MASK                      0x00f00000
#define BCHP_TVM_DMA_PARAMETER_reserved0_SHIFT                     20

/* TVM :: DMA_PARAMETER :: MEM_ID [19:18] */
#define BCHP_TVM_DMA_PARAMETER_MEM_ID_MASK                         0x000c0000
#define BCHP_TVM_DMA_PARAMETER_MEM_ID_SHIFT                        18

/* TVM :: DMA_PARAMETER :: DIRECTION [17:17] */
#define BCHP_TVM_DMA_PARAMETER_DIRECTION_MASK                      0x00020000
#define BCHP_TVM_DMA_PARAMETER_DIRECTION_SHIFT                     17

/* TVM :: DMA_PARAMETER :: PAR_AIC [16:16] */
#define BCHP_TVM_DMA_PARAMETER_PAR_AIC_MASK                        0x00010000
#define BCHP_TVM_DMA_PARAMETER_PAR_AIC_SHIFT                       16

/* TVM :: DMA_PARAMETER :: TASK_SIZE [15:00] */
#define BCHP_TVM_DMA_PARAMETER_TASK_SIZE_MASK                      0x0000ffff
#define BCHP_TVM_DMA_PARAMETER_TASK_SIZE_SHIFT                     0

/***************************************************************************
 *DMA_CNTLSTAT - DMA_CNTLSTAT
 ***************************************************************************/
/* TVM :: DMA_CNTLSTAT :: reserved0 [31:01] */
#define BCHP_TVM_DMA_CNTLSTAT_reserved0_MASK                       0xfffffffe
#define BCHP_TVM_DMA_CNTLSTAT_reserved0_SHIFT                      1

/* TVM :: DMA_CNTLSTAT :: TRIGGER_ENABLE [00:00] */
#define BCHP_TVM_DMA_CNTLSTAT_TRIGGER_ENABLE_MASK                  0x00000001
#define BCHP_TVM_DMA_CNTLSTAT_TRIGGER_ENABLE_SHIFT                 0

/***************************************************************************
 *DMA_CNTL - DMA_CNTL
 ***************************************************************************/
/* TVM :: DMA_CNTL :: reserved0 [31:17] */
#define BCHP_TVM_DMA_CNTL_reserved0_MASK                           0xfffe0000
#define BCHP_TVM_DMA_CNTL_reserved0_SHIFT                          17

/* TVM :: DMA_CNTL :: TVM_DMA_CNTL_DATA_RAM [16:16] */
#define BCHP_TVM_DMA_CNTL_TVM_DMA_CNTL_DATA_RAM_MASK               0x00010000
#define BCHP_TVM_DMA_CNTL_TVM_DMA_CNTL_DATA_RAM_SHIFT              16

/* TVM :: DMA_CNTL :: TVM_DMA_CNTL_CODE_RAM_7 [15:15] */
#define BCHP_TVM_DMA_CNTL_TVM_DMA_CNTL_CODE_RAM_7_MASK             0x00008000
#define BCHP_TVM_DMA_CNTL_TVM_DMA_CNTL_CODE_RAM_7_SHIFT            15

/* TVM :: DMA_CNTL :: TVM_DMA_CNTL_CODE_RAM_6 [14:14] */
#define BCHP_TVM_DMA_CNTL_TVM_DMA_CNTL_CODE_RAM_6_MASK             0x00004000
#define BCHP_TVM_DMA_CNTL_TVM_DMA_CNTL_CODE_RAM_6_SHIFT            14

/* TVM :: DMA_CNTL :: TVM_DMA_CNTL_CODE_RAM_5 [13:13] */
#define BCHP_TVM_DMA_CNTL_TVM_DMA_CNTL_CODE_RAM_5_MASK             0x00002000
#define BCHP_TVM_DMA_CNTL_TVM_DMA_CNTL_CODE_RAM_5_SHIFT            13

/* TVM :: DMA_CNTL :: TVM_DMA_CNTL_CODE_RAM_4 [12:12] */
#define BCHP_TVM_DMA_CNTL_TVM_DMA_CNTL_CODE_RAM_4_MASK             0x00001000
#define BCHP_TVM_DMA_CNTL_TVM_DMA_CNTL_CODE_RAM_4_SHIFT            12

/* TVM :: DMA_CNTL :: TVM_DMA_CNTL_CODE_RAM_3 [11:11] */
#define BCHP_TVM_DMA_CNTL_TVM_DMA_CNTL_CODE_RAM_3_MASK             0x00000800
#define BCHP_TVM_DMA_CNTL_TVM_DMA_CNTL_CODE_RAM_3_SHIFT            11

/* TVM :: DMA_CNTL :: TVM_DMA_CNTL_CODE_RAM_2 [10:10] */
#define BCHP_TVM_DMA_CNTL_TVM_DMA_CNTL_CODE_RAM_2_MASK             0x00000400
#define BCHP_TVM_DMA_CNTL_TVM_DMA_CNTL_CODE_RAM_2_SHIFT            10

/* TVM :: DMA_CNTL :: TVM_DMA_CNTL_CODE_RAM_1 [09:09] */
#define BCHP_TVM_DMA_CNTL_TVM_DMA_CNTL_CODE_RAM_1_MASK             0x00000200
#define BCHP_TVM_DMA_CNTL_TVM_DMA_CNTL_CODE_RAM_1_SHIFT            9

/* TVM :: DMA_CNTL :: TVM_DMA_CNTL_CODE_RAM_0 [08:08] */
#define BCHP_TVM_DMA_CNTL_TVM_DMA_CNTL_CODE_RAM_0_MASK             0x00000100
#define BCHP_TVM_DMA_CNTL_TVM_DMA_CNTL_CODE_RAM_0_SHIFT            8

/* TVM :: DMA_CNTL :: reserved1 [07:03] */
#define BCHP_TVM_DMA_CNTL_reserved1_MASK                           0x000000f8
#define BCHP_TVM_DMA_CNTL_reserved1_SHIFT                          3

/* TVM :: DMA_CNTL :: TVM_DOWNLOAD_DONE [02:02] */
#define BCHP_TVM_DMA_CNTL_TVM_DOWNLOAD_DONE_MASK                   0x00000004
#define BCHP_TVM_DMA_CNTL_TVM_DOWNLOAD_DONE_SHIFT                  2

/* TVM :: DMA_CNTL :: TVM_DMA_INT_EN [01:01] */
#define BCHP_TVM_DMA_CNTL_TVM_DMA_INT_EN_MASK                      0x00000002
#define BCHP_TVM_DMA_CNTL_TVM_DMA_INT_EN_SHIFT                     1

/* TVM :: DMA_CNTL :: TVM_DMA_EN [00:00] */
#define BCHP_TVM_DMA_CNTL_TVM_DMA_EN_MASK                          0x00000001
#define BCHP_TVM_DMA_CNTL_TVM_DMA_EN_SHIFT                         0

/***************************************************************************
 *DMA_INTR_STATUS - DMA_INTR_STATUS
 ***************************************************************************/
/* TVM :: DMA_INTR_STATUS :: reserved0 [31:01] */
#define BCHP_TVM_DMA_INTR_STATUS_reserved0_MASK                    0xfffffffe
#define BCHP_TVM_DMA_INTR_STATUS_reserved0_SHIFT                   1

/* TVM :: DMA_INTR_STATUS :: TVM_DMA_INT_STAT [00:00] */
#define BCHP_TVM_DMA_INTR_STATUS_TVM_DMA_INT_STAT_MASK             0x00000001
#define BCHP_TVM_DMA_INTR_STATUS_TVM_DMA_INT_STAT_SHIFT            0

/***************************************************************************
 *DMA_PERIPH_ID - DMA_PERIPH_ID
 ***************************************************************************/
/* TVM :: DMA_PERIPH_ID :: reserved0 [31:04] */
#define BCHP_TVM_DMA_PERIPH_ID_reserved0_MASK                      0xfffffff0
#define BCHP_TVM_DMA_PERIPH_ID_reserved0_SHIFT                     4

/* TVM :: DMA_PERIPH_ID :: PERIPH_ID [03:00] */
#define BCHP_TVM_DMA_PERIPH_ID_PERIPH_ID_MASK                      0x0000000f
#define BCHP_TVM_DMA_PERIPH_ID_PERIPH_ID_SHIFT                     0

/***************************************************************************
 *DPMS_SYNC_PULSE - DPMS_SYNC_PULSE
 ***************************************************************************/
/* TVM :: DPMS_SYNC_PULSE :: reserved0 [31:31] */
#define BCHP_TVM_DPMS_SYNC_PULSE_reserved0_MASK                    0x80000000
#define BCHP_TVM_DPMS_SYNC_PULSE_reserved0_SHIFT                   31

/* TVM :: DPMS_SYNC_PULSE :: DPMS_VSYNC_20Hz_PULSE [30:12] */
#define BCHP_TVM_DPMS_SYNC_PULSE_DPMS_VSYNC_20Hz_PULSE_MASK        0x7ffff000
#define BCHP_TVM_DPMS_SYNC_PULSE_DPMS_VSYNC_20Hz_PULSE_SHIFT       12

/* TVM :: DPMS_SYNC_PULSE :: reserved1 [11:09] */
#define BCHP_TVM_DPMS_SYNC_PULSE_reserved1_MASK                    0x00000e00
#define BCHP_TVM_DPMS_SYNC_PULSE_reserved1_SHIFT                   9

/* TVM :: DPMS_SYNC_PULSE :: DPMS_HSYNC_10KHz_PULSE [08:00] */
#define BCHP_TVM_DPMS_SYNC_PULSE_DPMS_HSYNC_10KHz_PULSE_MASK       0x000001ff
#define BCHP_TVM_DPMS_SYNC_PULSE_DPMS_HSYNC_10KHz_PULSE_SHIFT      0

/***************************************************************************
 *DPMS_HSYNC_VSYNC_10Hz_NO_PULSE - DPMS_HSYNC_VSYNC_10Hz_NO_PULSE
 ***************************************************************************/
/* TVM :: DPMS_HSYNC_VSYNC_10Hz_NO_PULSE :: reserved0 [31:19] */
#define BCHP_TVM_DPMS_HSYNC_VSYNC_10Hz_NO_PULSE_reserved0_MASK     0xfff80000
#define BCHP_TVM_DPMS_HSYNC_VSYNC_10Hz_NO_PULSE_reserved0_SHIFT    19

/* TVM :: DPMS_HSYNC_VSYNC_10Hz_NO_PULSE :: DPMS_HSYNC_VSYNC_10Hz_NO_PULSE [18:00] */
#define BCHP_TVM_DPMS_HSYNC_VSYNC_10Hz_NO_PULSE_DPMS_HSYNC_VSYNC_10Hz_NO_PULSE_MASK 0x0007ffff
#define BCHP_TVM_DPMS_HSYNC_VSYNC_10Hz_NO_PULSE_DPMS_HSYNC_VSYNC_10Hz_NO_PULSE_SHIFT 0

/***************************************************************************
 *DPMS_REPETITION_VALUE - DPMS_REPETITION_VALUE
 ***************************************************************************/
/* TVM :: DPMS_REPETITION_VALUE :: reserved0 [31:21] */
#define BCHP_TVM_DPMS_REPETITION_VALUE_reserved0_MASK              0xffe00000
#define BCHP_TVM_DPMS_REPETITION_VALUE_reserved0_SHIFT             21

/* TVM :: DPMS_REPETITION_VALUE :: DPMS_VSYNC_REPETITION_VALUE [20:16] */
#define BCHP_TVM_DPMS_REPETITION_VALUE_DPMS_VSYNC_REPETITION_VALUE_MASK 0x001f0000
#define BCHP_TVM_DPMS_REPETITION_VALUE_DPMS_VSYNC_REPETITION_VALUE_SHIFT 16

/* TVM :: DPMS_REPETITION_VALUE :: reserved1 [15:10] */
#define BCHP_TVM_DPMS_REPETITION_VALUE_reserved1_MASK              0x0000fc00
#define BCHP_TVM_DPMS_REPETITION_VALUE_reserved1_SHIFT             10

/* TVM :: DPMS_REPETITION_VALUE :: DPMS_HSYNC_REPETITION_VALUE [09:00] */
#define BCHP_TVM_DPMS_REPETITION_VALUE_DPMS_HSYNC_REPETITION_VALUE_MASK 0x000003ff
#define BCHP_TVM_DPMS_REPETITION_VALUE_DPMS_HSYNC_REPETITION_VALUE_SHIFT 0

/***************************************************************************
 *DPMS_TIMER - DPMS_TIMER
 ***************************************************************************/
/* TVM :: DPMS_TIMER :: DPMS_TIMER_PRECISION [31:27] */
#define BCHP_TVM_DPMS_TIMER_DPMS_TIMER_PRECISION_MASK              0xf8000000
#define BCHP_TVM_DPMS_TIMER_DPMS_TIMER_PRECISION_SHIFT             27

/* TVM :: DPMS_TIMER :: DPMS_TIMER1_COUNT [26:15] */
#define BCHP_TVM_DPMS_TIMER_DPMS_TIMER1_COUNT_MASK                 0x07ff8000
#define BCHP_TVM_DPMS_TIMER_DPMS_TIMER1_COUNT_SHIFT                15

/* TVM :: DPMS_TIMER :: DPMS_TIMER0_COUNT [14:00] */
#define BCHP_TVM_DPMS_TIMER_DPMS_TIMER0_COUNT_MASK                 0x00007fff
#define BCHP_TVM_DPMS_TIMER_DPMS_TIMER0_COUNT_SHIFT                0

/***************************************************************************
 *DPMS_INT_STATUS - DPMS_INT_STATUS
 ***************************************************************************/
/* TVM :: DPMS_INT_STATUS :: reserved0 [31:05] */
#define BCHP_TVM_DPMS_INT_STATUS_reserved0_MASK                    0xffffffe0
#define BCHP_TVM_DPMS_INT_STATUS_reserved0_SHIFT                   5

/* TVM :: DPMS_INT_STATUS :: DPMS_WAIT_INT_STAT [04:04] */
#define BCHP_TVM_DPMS_INT_STATUS_DPMS_WAIT_INT_STAT_MASK           0x00000010
#define BCHP_TVM_DPMS_INT_STATUS_DPMS_WAIT_INT_STAT_SHIFT          4

/* TVM :: DPMS_INT_STATUS :: DPMS_SUSPEND_INT_STAT [03:03] */
#define BCHP_TVM_DPMS_INT_STATUS_DPMS_SUSPEND_INT_STAT_MASK        0x00000008
#define BCHP_TVM_DPMS_INT_STATUS_DPMS_SUSPEND_INT_STAT_SHIFT       3

/* TVM :: DPMS_INT_STATUS :: DPMS_STANDBY_INT_STAT [02:02] */
#define BCHP_TVM_DPMS_INT_STATUS_DPMS_STANDBY_INT_STAT_MASK        0x00000004
#define BCHP_TVM_DPMS_INT_STATUS_DPMS_STANDBY_INT_STAT_SHIFT       2

/* TVM :: DPMS_INT_STATUS :: DPMS_ON_INT_STAT [01:01] */
#define BCHP_TVM_DPMS_INT_STATUS_DPMS_ON_INT_STAT_MASK             0x00000002
#define BCHP_TVM_DPMS_INT_STATUS_DPMS_ON_INT_STAT_SHIFT            1

/* TVM :: DPMS_INT_STATUS :: DPMS_OFF_INT_STAT [00:00] */
#define BCHP_TVM_DPMS_INT_STATUS_DPMS_OFF_INT_STAT_MASK            0x00000001
#define BCHP_TVM_DPMS_INT_STATUS_DPMS_OFF_INT_STAT_SHIFT           0

/***************************************************************************
 *DPMS_CNTL - DPMS_CNTL
 ***************************************************************************/
/* TVM :: DPMS_CNTL :: reserved0 [31:21] */
#define BCHP_TVM_DPMS_CNTL_reserved0_MASK                          0xffe00000
#define BCHP_TVM_DPMS_CNTL_reserved0_SHIFT                         21

/* TVM :: DPMS_CNTL :: DPMS_WAIT_INT_CLR [20:20] */
#define BCHP_TVM_DPMS_CNTL_DPMS_WAIT_INT_CLR_MASK                  0x00100000
#define BCHP_TVM_DPMS_CNTL_DPMS_WAIT_INT_CLR_SHIFT                 20

/* TVM :: DPMS_CNTL :: DPMS_SUSPEND_INT_CLR [19:19] */
#define BCHP_TVM_DPMS_CNTL_DPMS_SUSPEND_INT_CLR_MASK               0x00080000
#define BCHP_TVM_DPMS_CNTL_DPMS_SUSPEND_INT_CLR_SHIFT              19

/* TVM :: DPMS_CNTL :: DPMS_STANDBY_INT_CLR [18:18] */
#define BCHP_TVM_DPMS_CNTL_DPMS_STANDBY_INT_CLR_MASK               0x00040000
#define BCHP_TVM_DPMS_CNTL_DPMS_STANDBY_INT_CLR_SHIFT              18

/* TVM :: DPMS_CNTL :: DPMS_ON_INT_CLR [17:17] */
#define BCHP_TVM_DPMS_CNTL_DPMS_ON_INT_CLR_MASK                    0x00020000
#define BCHP_TVM_DPMS_CNTL_DPMS_ON_INT_CLR_SHIFT                   17

/* TVM :: DPMS_CNTL :: DPMS_OFF_INT_CLR [16:16] */
#define BCHP_TVM_DPMS_CNTL_DPMS_OFF_INT_CLR_MASK                   0x00010000
#define BCHP_TVM_DPMS_CNTL_DPMS_OFF_INT_CLR_SHIFT                  16

/* TVM :: DPMS_CNTL :: reserved1 [15:13] */
#define BCHP_TVM_DPMS_CNTL_reserved1_MASK                          0x0000e000
#define BCHP_TVM_DPMS_CNTL_reserved1_SHIFT                         13

/* TVM :: DPMS_CNTL :: DPMS_WAIT_INT_EN [12:12] */
#define BCHP_TVM_DPMS_CNTL_DPMS_WAIT_INT_EN_MASK                   0x00001000
#define BCHP_TVM_DPMS_CNTL_DPMS_WAIT_INT_EN_SHIFT                  12

/* TVM :: DPMS_CNTL :: DPMS_SUSPEND_INT_EN [11:11] */
#define BCHP_TVM_DPMS_CNTL_DPMS_SUSPEND_INT_EN_MASK                0x00000800
#define BCHP_TVM_DPMS_CNTL_DPMS_SUSPEND_INT_EN_SHIFT               11

/* TVM :: DPMS_CNTL :: DPMS_STANDBY_INT_EN [10:10] */
#define BCHP_TVM_DPMS_CNTL_DPMS_STANDBY_INT_EN_MASK                0x00000400
#define BCHP_TVM_DPMS_CNTL_DPMS_STANDBY_INT_EN_SHIFT               10

/* TVM :: DPMS_CNTL :: DPMS_ON_INT_EN [09:09] */
#define BCHP_TVM_DPMS_CNTL_DPMS_ON_INT_EN_MASK                     0x00000200
#define BCHP_TVM_DPMS_CNTL_DPMS_ON_INT_EN_SHIFT                    9

/* TVM :: DPMS_CNTL :: DPMS_OFF_INT_EN [08:08] */
#define BCHP_TVM_DPMS_CNTL_DPMS_OFF_INT_EN_MASK                    0x00000100
#define BCHP_TVM_DPMS_CNTL_DPMS_OFF_INT_EN_SHIFT                   8

/* TVM :: DPMS_CNTL :: reserved2 [07:05] */
#define BCHP_TVM_DPMS_CNTL_reserved2_MASK                          0x000000e0
#define BCHP_TVM_DPMS_CNTL_reserved2_SHIFT                         5

/* TVM :: DPMS_CNTL :: DPMS_TIMER_TEST_EN [04:04] */
#define BCHP_TVM_DPMS_CNTL_DPMS_TIMER_TEST_EN_MASK                 0x00000010
#define BCHP_TVM_DPMS_CNTL_DPMS_TIMER_TEST_EN_SHIFT                4

/* TVM :: DPMS_CNTL :: DPMS_SOFT_RESET_TIMER [03:03] */
#define BCHP_TVM_DPMS_CNTL_DPMS_SOFT_RESET_TIMER_MASK              0x00000008
#define BCHP_TVM_DPMS_CNTL_DPMS_SOFT_RESET_TIMER_SHIFT             3

/* TVM :: DPMS_CNTL :: DPMS_SOFT_RESET_SM [02:02] */
#define BCHP_TVM_DPMS_CNTL_DPMS_SOFT_RESET_SM_MASK                 0x00000004
#define BCHP_TVM_DPMS_CNTL_DPMS_SOFT_RESET_SM_SHIFT                2

/* TVM :: DPMS_CNTL :: DPMS_SOFT_RESET_FILTER [01:01] */
#define BCHP_TVM_DPMS_CNTL_DPMS_SOFT_RESET_FILTER_MASK             0x00000002
#define BCHP_TVM_DPMS_CNTL_DPMS_SOFT_RESET_FILTER_SHIFT            1

/* TVM :: DPMS_CNTL :: DPMS_EN [00:00] */
#define BCHP_TVM_DPMS_CNTL_DPMS_EN_MASK                            0x00000001
#define BCHP_TVM_DPMS_CNTL_DPMS_EN_SHIFT                           0

/***************************************************************************
 *INT_STATUS - INT_STATUS
 ***************************************************************************/
/* TVM :: INT_STATUS :: reserved0 [31:21] */
#define BCHP_TVM_INT_STATUS_reserved0_MASK                         0xffe00000
#define BCHP_TVM_INT_STATUS_reserved0_SHIFT                        21

/* TVM :: INT_STATUS :: EDID_INT_4 [20:20] */
#define BCHP_TVM_INT_STATUS_EDID_INT_4_MASK                        0x00100000
#define BCHP_TVM_INT_STATUS_EDID_INT_4_SHIFT                       20

/* TVM :: INT_STATUS :: AVL_INT [19:19] */
#define BCHP_TVM_INT_STATUS_AVL_INT_MASK                           0x00080000
#define BCHP_TVM_INT_STATUS_AVL_INT_SHIFT                          19

/* TVM :: INT_STATUS :: UIRT3_INT [18:18] */
#define BCHP_TVM_INT_STATUS_UIRT3_INT_MASK                         0x00040000
#define BCHP_TVM_INT_STATUS_UIRT3_INT_SHIFT                        18

/* TVM :: INT_STATUS :: SPI_INT [17:17] */
#define BCHP_TVM_INT_STATUS_SPI_INT_MASK                           0x00020000
#define BCHP_TVM_INT_STATUS_SPI_INT_SHIFT                          17

/* TVM :: INT_STATUS :: GPIO_INT [16:16] */
#define BCHP_TVM_INT_STATUS_GPIO_INT_MASK                          0x00010000
#define BCHP_TVM_INT_STATUS_GPIO_INT_SHIFT                         16

/* TVM :: INT_STATUS :: DMA_INT [15:15] */
#define BCHP_TVM_INT_STATUS_DMA_INT_MASK                           0x00008000
#define BCHP_TVM_INT_STATUS_DMA_INT_SHIFT                          15

/* TVM :: INT_STATUS :: ADC_INT [14:14] */
#define BCHP_TVM_INT_STATUS_ADC_INT_MASK                           0x00004000
#define BCHP_TVM_INT_STATUS_ADC_INT_SHIFT                          14

/* TVM :: INT_STATUS :: DPMS_INT [13:13] */
#define BCHP_TVM_INT_STATUS_DPMS_INT_MASK                          0x00002000
#define BCHP_TVM_INT_STATUS_DPMS_INT_SHIFT                         13

/* TVM :: INT_STATUS :: EDID_INT_3 [12:12] */
#define BCHP_TVM_INT_STATUS_EDID_INT_3_MASK                        0x00001000
#define BCHP_TVM_INT_STATUS_EDID_INT_3_SHIFT                       12

/* TVM :: INT_STATUS :: EDID_INT_2 [11:11] */
#define BCHP_TVM_INT_STATUS_EDID_INT_2_MASK                        0x00000800
#define BCHP_TVM_INT_STATUS_EDID_INT_2_SHIFT                       11

/* TVM :: INT_STATUS :: EDID_INT_1 [10:10] */
#define BCHP_TVM_INT_STATUS_EDID_INT_1_MASK                        0x00000400
#define BCHP_TVM_INT_STATUS_EDID_INT_1_SHIFT                       10

/* TVM :: INT_STATUS :: EDID_INT_0 [09:09] */
#define BCHP_TVM_INT_STATUS_EDID_INT_0_MASK                        0x00000200
#define BCHP_TVM_INT_STATUS_EDID_INT_0_SHIFT                       9

/* TVM :: INT_STATUS :: I2C_INT_A [08:08] */
#define BCHP_TVM_INT_STATUS_I2C_INT_A_MASK                         0x00000100
#define BCHP_TVM_INT_STATUS_I2C_INT_A_SHIFT                        8

/* TVM :: INT_STATUS :: SFLASH_INT [07:07] */
#define BCHP_TVM_INT_STATUS_SFLASH_INT_MASK                        0x00000080
#define BCHP_TVM_INT_STATUS_SFLASH_INT_SHIFT                       7

/* TVM :: INT_STATUS :: NAND_INT [06:06] */
#define BCHP_TVM_INT_STATUS_NAND_INT_MASK                          0x00000040
#define BCHP_TVM_INT_STATUS_NAND_INT_SHIFT                         6

/* TVM :: INT_STATUS :: RTC_GLOBAL_INT [05:05] */
#define BCHP_TVM_INT_STATUS_RTC_GLOBAL_INT_MASK                    0x00000020
#define BCHP_TVM_INT_STATUS_RTC_GLOBAL_INT_SHIFT                   5

/* TVM :: INT_STATUS :: TIMER_GLOBAL_INT [04:04] */
#define BCHP_TVM_INT_STATUS_TIMER_GLOBAL_INT_MASK                  0x00000010
#define BCHP_TVM_INT_STATUS_TIMER_GLOBAL_INT_SHIFT                 4

/* TVM :: INT_STATUS :: UART1_INT [03:03] */
#define BCHP_TVM_INT_STATUS_UART1_INT_MASK                         0x00000008
#define BCHP_TVM_INT_STATUS_UART1_INT_SHIFT                        3

/* TVM :: INT_STATUS :: UIRT2_INT [02:02] */
#define BCHP_TVM_INT_STATUS_UIRT2_INT_MASK                         0x00000004
#define BCHP_TVM_INT_STATUS_UIRT2_INT_SHIFT                        2

/* TVM :: INT_STATUS :: CEC_INT [01:01] */
#define BCHP_TVM_INT_STATUS_CEC_INT_MASK                           0x00000002
#define BCHP_TVM_INT_STATUS_CEC_INT_SHIFT                          1

/* TVM :: INT_STATUS :: UIRT1_INT [00:00] */
#define BCHP_TVM_INT_STATUS_UIRT1_INT_MASK                         0x00000001
#define BCHP_TVM_INT_STATUS_UIRT1_INT_SHIFT                        0

/***************************************************************************
 *INT_CNTL - INT_CNTL
 ***************************************************************************/
/* TVM :: INT_CNTL :: reserved0 [31:21] */
#define BCHP_TVM_INT_CNTL_reserved0_MASK                           0xffe00000
#define BCHP_TVM_INT_CNTL_reserved0_SHIFT                          21

/* TVM :: INT_CNTL :: EDID_INT_4_EN [20:20] */
#define BCHP_TVM_INT_CNTL_EDID_INT_4_EN_MASK                       0x00100000
#define BCHP_TVM_INT_CNTL_EDID_INT_4_EN_SHIFT                      20

/* TVM :: INT_CNTL :: AVL_INT_EN [19:19] */
#define BCHP_TVM_INT_CNTL_AVL_INT_EN_MASK                          0x00080000
#define BCHP_TVM_INT_CNTL_AVL_INT_EN_SHIFT                         19

/* TVM :: INT_CNTL :: UIRT3_INT_EN [18:18] */
#define BCHP_TVM_INT_CNTL_UIRT3_INT_EN_MASK                        0x00040000
#define BCHP_TVM_INT_CNTL_UIRT3_INT_EN_SHIFT                       18

/* TVM :: INT_CNTL :: SPI_INT_EN [17:17] */
#define BCHP_TVM_INT_CNTL_SPI_INT_EN_MASK                          0x00020000
#define BCHP_TVM_INT_CNTL_SPI_INT_EN_SHIFT                         17

/* TVM :: INT_CNTL :: GPIO_INT_EN [16:16] */
#define BCHP_TVM_INT_CNTL_GPIO_INT_EN_MASK                         0x00010000
#define BCHP_TVM_INT_CNTL_GPIO_INT_EN_SHIFT                        16

/* TVM :: INT_CNTL :: DMA_INT_EN [15:15] */
#define BCHP_TVM_INT_CNTL_DMA_INT_EN_MASK                          0x00008000
#define BCHP_TVM_INT_CNTL_DMA_INT_EN_SHIFT                         15

/* TVM :: INT_CNTL :: ADC_INT_EN [14:14] */
#define BCHP_TVM_INT_CNTL_ADC_INT_EN_MASK                          0x00004000
#define BCHP_TVM_INT_CNTL_ADC_INT_EN_SHIFT                         14

/* TVM :: INT_CNTL :: DPMS_INT_EN [13:13] */
#define BCHP_TVM_INT_CNTL_DPMS_INT_EN_MASK                         0x00002000
#define BCHP_TVM_INT_CNTL_DPMS_INT_EN_SHIFT                        13

/* TVM :: INT_CNTL :: EDID_INT_3_EN [12:12] */
#define BCHP_TVM_INT_CNTL_EDID_INT_3_EN_MASK                       0x00001000
#define BCHP_TVM_INT_CNTL_EDID_INT_3_EN_SHIFT                      12

/* TVM :: INT_CNTL :: EDID_INT_2_EN [11:11] */
#define BCHP_TVM_INT_CNTL_EDID_INT_2_EN_MASK                       0x00000800
#define BCHP_TVM_INT_CNTL_EDID_INT_2_EN_SHIFT                      11

/* TVM :: INT_CNTL :: EDID_INT_1_EN [10:10] */
#define BCHP_TVM_INT_CNTL_EDID_INT_1_EN_MASK                       0x00000400
#define BCHP_TVM_INT_CNTL_EDID_INT_1_EN_SHIFT                      10

/* TVM :: INT_CNTL :: EDID_INT_0_EN [09:09] */
#define BCHP_TVM_INT_CNTL_EDID_INT_0_EN_MASK                       0x00000200
#define BCHP_TVM_INT_CNTL_EDID_INT_0_EN_SHIFT                      9

/* TVM :: INT_CNTL :: I2C_INT_A_EN [08:08] */
#define BCHP_TVM_INT_CNTL_I2C_INT_A_EN_MASK                        0x00000100
#define BCHP_TVM_INT_CNTL_I2C_INT_A_EN_SHIFT                       8

/* TVM :: INT_CNTL :: SFLASH_INT_EN [07:07] */
#define BCHP_TVM_INT_CNTL_SFLASH_INT_EN_MASK                       0x00000080
#define BCHP_TVM_INT_CNTL_SFLASH_INT_EN_SHIFT                      7

/* TVM :: INT_CNTL :: NAND_INT_EN [06:06] */
#define BCHP_TVM_INT_CNTL_NAND_INT_EN_MASK                         0x00000040
#define BCHP_TVM_INT_CNTL_NAND_INT_EN_SHIFT                        6

/* TVM :: INT_CNTL :: RTC_GLOBAL_INT_EN [05:05] */
#define BCHP_TVM_INT_CNTL_RTC_GLOBAL_INT_EN_MASK                   0x00000020
#define BCHP_TVM_INT_CNTL_RTC_GLOBAL_INT_EN_SHIFT                  5

/* TVM :: INT_CNTL :: TIMER_GLOBAL_INT_EN [04:04] */
#define BCHP_TVM_INT_CNTL_TIMER_GLOBAL_INT_EN_MASK                 0x00000010
#define BCHP_TVM_INT_CNTL_TIMER_GLOBAL_INT_EN_SHIFT                4

/* TVM :: INT_CNTL :: UART1_INT_EN [03:03] */
#define BCHP_TVM_INT_CNTL_UART1_INT_EN_MASK                        0x00000008
#define BCHP_TVM_INT_CNTL_UART1_INT_EN_SHIFT                       3

/* TVM :: INT_CNTL :: UIRT2_INT_EN [02:02] */
#define BCHP_TVM_INT_CNTL_UIRT2_INT_EN_MASK                        0x00000004
#define BCHP_TVM_INT_CNTL_UIRT2_INT_EN_SHIFT                       2

/* TVM :: INT_CNTL :: CEC_INT_EN [01:01] */
#define BCHP_TVM_INT_CNTL_CEC_INT_EN_MASK                          0x00000002
#define BCHP_TVM_INT_CNTL_CEC_INT_EN_SHIFT                         1

/* TVM :: INT_CNTL :: UIRT1_INT_EN [00:00] */
#define BCHP_TVM_INT_CNTL_UIRT1_INT_EN_MASK                        0x00000001
#define BCHP_TVM_INT_CNTL_UIRT1_INT_EN_SHIFT                       0

/***************************************************************************
 *MAIN_INT_CNTL - MAIN_INT_CNTL
 ***************************************************************************/
/* TVM :: MAIN_INT_CNTL :: reserved0 [31:21] */
#define BCHP_TVM_MAIN_INT_CNTL_reserved0_MASK                      0xffe00000
#define BCHP_TVM_MAIN_INT_CNTL_reserved0_SHIFT                     21

/* TVM :: MAIN_INT_CNTL :: MAIN_EDID_INT_4_EN [20:20] */
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_EDID_INT_4_EN_MASK             0x00100000
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_EDID_INT_4_EN_SHIFT            20

/* TVM :: MAIN_INT_CNTL :: MAIN_AVL_INT_EN [19:19] */
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_AVL_INT_EN_MASK                0x00080000
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_AVL_INT_EN_SHIFT               19

/* TVM :: MAIN_INT_CNTL :: MAIN_UIRT3_INT_EN [18:18] */
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_UIRT3_INT_EN_MASK              0x00040000
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_UIRT3_INT_EN_SHIFT             18

/* TVM :: MAIN_INT_CNTL :: MAIN_SPI_INT_EN [17:17] */
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_SPI_INT_EN_MASK                0x00020000
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_SPI_INT_EN_SHIFT               17

/* TVM :: MAIN_INT_CNTL :: MAIN_GPIO_INT_EN [16:16] */
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_GPIO_INT_EN_MASK               0x00010000
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_GPIO_INT_EN_SHIFT              16

/* TVM :: MAIN_INT_CNTL :: MAIN_DMA_INT_EN [15:15] */
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_DMA_INT_EN_MASK                0x00008000
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_DMA_INT_EN_SHIFT               15

/* TVM :: MAIN_INT_CNTL :: MAIN_ADC_INT_EN [14:14] */
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_ADC_INT_EN_MASK                0x00004000
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_ADC_INT_EN_SHIFT               14

/* TVM :: MAIN_INT_CNTL :: MAIN_DPMS_INT_EN [13:13] */
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_DPMS_INT_EN_MASK               0x00002000
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_DPMS_INT_EN_SHIFT              13

/* TVM :: MAIN_INT_CNTL :: MAIN_EDID_INT_3_EN [12:12] */
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_EDID_INT_3_EN_MASK             0x00001000
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_EDID_INT_3_EN_SHIFT            12

/* TVM :: MAIN_INT_CNTL :: MAIN_EDID_INT_2_EN [11:11] */
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_EDID_INT_2_EN_MASK             0x00000800
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_EDID_INT_2_EN_SHIFT            11

/* TVM :: MAIN_INT_CNTL :: MAIN_EDID_INT_1_EN [10:10] */
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_EDID_INT_1_EN_MASK             0x00000400
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_EDID_INT_1_EN_SHIFT            10

/* TVM :: MAIN_INT_CNTL :: MAIN_EDID_INT_0_EN [09:09] */
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_EDID_INT_0_EN_MASK             0x00000200
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_EDID_INT_0_EN_SHIFT            9

/* TVM :: MAIN_INT_CNTL :: MAIN_I2C_INT_A_EN [08:08] */
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_I2C_INT_A_EN_MASK              0x00000100
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_I2C_INT_A_EN_SHIFT             8

/* TVM :: MAIN_INT_CNTL :: MAIN_SFLASH_INT_EN [07:07] */
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_SFLASH_INT_EN_MASK             0x00000080
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_SFLASH_INT_EN_SHIFT            7

/* TVM :: MAIN_INT_CNTL :: MAIN_NAND_INT_EN [06:06] */
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_NAND_INT_EN_MASK               0x00000040
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_NAND_INT_EN_SHIFT              6

/* TVM :: MAIN_INT_CNTL :: MAIN_RTC_GLOBAL_INT_EN [05:05] */
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_RTC_GLOBAL_INT_EN_MASK         0x00000020
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_RTC_GLOBAL_INT_EN_SHIFT        5

/* TVM :: MAIN_INT_CNTL :: MAIN_TIMER_GLOBAL_INT_EN [04:04] */
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_TIMER_GLOBAL_INT_EN_MASK       0x00000010
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_TIMER_GLOBAL_INT_EN_SHIFT      4

/* TVM :: MAIN_INT_CNTL :: MAIN_UART1_INT_EN [03:03] */
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_UART1_INT_EN_MASK              0x00000008
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_UART1_INT_EN_SHIFT             3

/* TVM :: MAIN_INT_CNTL :: MAIN_UIRT2_INT_EN [02:02] */
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_UIRT2_INT_EN_MASK              0x00000004
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_UIRT2_INT_EN_SHIFT             2

/* TVM :: MAIN_INT_CNTL :: MAIN_CEC_INT_EN [01:01] */
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_CEC_INT_EN_MASK                0x00000002
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_CEC_INT_EN_SHIFT               1

/* TVM :: MAIN_INT_CNTL :: MAIN_UIRT1_INT_EN [00:00] */
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_UIRT1_INT_EN_MASK              0x00000001
#define BCHP_TVM_MAIN_INT_CNTL_MAIN_UIRT1_INT_EN_SHIFT             0

/***************************************************************************
 *COMM_INT_STAT_CNTL - COMM_INT_STAT_CNTL
 ***************************************************************************/
/* TVM :: COMM_INT_STAT_CNTL :: reserved0 [31:10] */
#define BCHP_TVM_COMM_INT_STAT_CNTL_reserved0_MASK                 0xfffffc00
#define BCHP_TVM_COMM_INT_STAT_CNTL_reserved0_SHIFT                10

/* TVM :: COMM_INT_STAT_CNTL :: TVM_COMM_INT_GLITCH_CNT [09:06] */
#define BCHP_TVM_COMM_INT_STAT_CNTL_TVM_COMM_INT_GLITCH_CNT_MASK   0x000003c0
#define BCHP_TVM_COMM_INT_STAT_CNTL_TVM_COMM_INT_GLITCH_CNT_SHIFT  6

/* TVM :: COMM_INT_STAT_CNTL :: MAIN_COMM_INT [05:05] */
#define BCHP_TVM_COMM_INT_STAT_CNTL_MAIN_COMM_INT_MASK             0x00000020
#define BCHP_TVM_COMM_INT_STAT_CNTL_MAIN_COMM_INT_SHIFT            5

/* union - case write_access [04:04] */
/* TVM :: COMM_INT_STAT_CNTL :: write_access :: TVM_COMM_INT_STAT_CLEAR [04:04] */
#define BCHP_TVM_COMM_INT_STAT_CNTL_write_access_TVM_COMM_INT_STAT_CLEAR_MASK 0x00000010
#define BCHP_TVM_COMM_INT_STAT_CNTL_write_access_TVM_COMM_INT_STAT_CLEAR_SHIFT 4

/* union - case read_access [04:04] */
/* TVM :: COMM_INT_STAT_CNTL :: read_access :: TVM_COMM_INT_STAT [04:04] */
#define BCHP_TVM_COMM_INT_STAT_CNTL_read_access_TVM_COMM_INT_STAT_MASK 0x00000010
#define BCHP_TVM_COMM_INT_STAT_CNTL_read_access_TVM_COMM_INT_STAT_SHIFT 4

/* TVM :: COMM_INT_STAT_CNTL :: TVM_COMM_INT_EN [03:03] */
#define BCHP_TVM_COMM_INT_STAT_CNTL_TVM_COMM_INT_EN_MASK           0x00000008
#define BCHP_TVM_COMM_INT_STAT_CNTL_TVM_COMM_INT_EN_SHIFT          3

/* TVM :: COMM_INT_STAT_CNTL :: TVM_COMM_INT_TYPE [02:00] */
#define BCHP_TVM_COMM_INT_STAT_CNTL_TVM_COMM_INT_TYPE_MASK         0x00000007
#define BCHP_TVM_COMM_INT_STAT_CNTL_TVM_COMM_INT_TYPE_SHIFT        0

/***************************************************************************
 *ADC_LFO_CNTL - ADC_LFO_CNTL
 ***************************************************************************/
/* TVM :: ADC_LFO_CNTL :: LFOAUX_CTRL [31:08] */
#define BCHP_TVM_ADC_LFO_CNTL_LFOAUX_CTRL_MASK                     0xffffff00
#define BCHP_TVM_ADC_LFO_CNTL_LFOAUX_CTRL_SHIFT                    8

/* TVM :: ADC_LFO_CNTL :: MUX_SEL_SRC [07:07] */
#define BCHP_TVM_ADC_LFO_CNTL_MUX_SEL_SRC_MASK                     0x00000080
#define BCHP_TVM_ADC_LFO_CNTL_MUX_SEL_SRC_SHIFT                    7

/* TVM :: ADC_LFO_CNTL :: LFO_PWRDN [06:06] */
#define BCHP_TVM_ADC_LFO_CNTL_LFO_PWRDN_MASK                       0x00000040
#define BCHP_TVM_ADC_LFO_CNTL_LFO_PWRDN_SHIFT                      6

/* TVM :: ADC_LFO_CNTL :: LFO_RESETB [05:05] */
#define BCHP_TVM_ADC_LFO_CNTL_LFO_RESETB_MASK                      0x00000020
#define BCHP_TVM_ADC_LFO_CNTL_LFO_RESETB_SHIFT                     5

/* TVM :: ADC_LFO_CNTL :: ADC_PWRDN [04:04] */
#define BCHP_TVM_ADC_LFO_CNTL_ADC_PWRDN_MASK                       0x00000010
#define BCHP_TVM_ADC_LFO_CNTL_ADC_PWRDN_SHIFT                      4

/* TVM :: ADC_LFO_CNTL :: ADC_RESETB [03:03] */
#define BCHP_TVM_ADC_LFO_CNTL_ADC_RESETB_MASK                      0x00000008
#define BCHP_TVM_ADC_LFO_CNTL_ADC_RESETB_SHIFT                     3

/* TVM :: ADC_LFO_CNTL :: ADC_MUX_SEL [02:00] */
#define BCHP_TVM_ADC_LFO_CNTL_ADC_MUX_SEL_MASK                     0x00000007
#define BCHP_TVM_ADC_LFO_CNTL_ADC_MUX_SEL_SHIFT                    0

/***************************************************************************
 *ADC_LFO_CNTL_2 - ADC_LFO_CNTL_2
 ***************************************************************************/
/* TVM :: ADC_LFO_CNTL_2 :: reserved0 [31:09] */
#define BCHP_TVM_ADC_LFO_CNTL_2_reserved0_MASK                     0xfffffe00
#define BCHP_TVM_ADC_LFO_CNTL_2_reserved0_SHIFT                    9

/* TVM :: ADC_LFO_CNTL_2 :: ADC_REG_EN [08:08] */
#define BCHP_TVM_ADC_LFO_CNTL_2_ADC_REG_EN_MASK                    0x00000100
#define BCHP_TVM_ADC_LFO_CNTL_2_ADC_REG_EN_SHIFT                   8

/* TVM :: ADC_LFO_CNTL_2 :: LFO_CAL [07:00] */
#define BCHP_TVM_ADC_LFO_CNTL_2_LFO_CAL_MASK                       0x000000ff
#define BCHP_TVM_ADC_LFO_CNTL_2_LFO_CAL_SHIFT                      0

/***************************************************************************
 *ADC0_DATA - ADC0_DATA
 ***************************************************************************/
/* TVM :: ADC0_DATA :: reserved0 [31:20] */
#define BCHP_TVM_ADC0_DATA_reserved0_MASK                          0xfff00000
#define BCHP_TVM_ADC0_DATA_reserved0_SHIFT                         20

/* TVM :: ADC0_DATA :: ADC0_L_DOUT [19:10] */
#define BCHP_TVM_ADC0_DATA_ADC0_L_DOUT_MASK                        0x000ffc00
#define BCHP_TVM_ADC0_DATA_ADC0_L_DOUT_SHIFT                       10

/* TVM :: ADC0_DATA :: ADC0_DOUT [09:00] */
#define BCHP_TVM_ADC0_DATA_ADC0_DOUT_MASK                          0x000003ff
#define BCHP_TVM_ADC0_DATA_ADC0_DOUT_SHIFT                         0

/***************************************************************************
 *ADC1_DATA - ADC1_DATA
 ***************************************************************************/
/* TVM :: ADC1_DATA :: reserved0 [31:20] */
#define BCHP_TVM_ADC1_DATA_reserved0_MASK                          0xfff00000
#define BCHP_TVM_ADC1_DATA_reserved0_SHIFT                         20

/* TVM :: ADC1_DATA :: ADC1_L_DOUT [19:10] */
#define BCHP_TVM_ADC1_DATA_ADC1_L_DOUT_MASK                        0x000ffc00
#define BCHP_TVM_ADC1_DATA_ADC1_L_DOUT_SHIFT                       10

/* TVM :: ADC1_DATA :: ADC1_DOUT [09:00] */
#define BCHP_TVM_ADC1_DATA_ADC1_DOUT_MASK                          0x000003ff
#define BCHP_TVM_ADC1_DATA_ADC1_DOUT_SHIFT                         0

/***************************************************************************
 *ADC2_DATA - ADC2_DATA
 ***************************************************************************/
/* TVM :: ADC2_DATA :: reserved0 [31:20] */
#define BCHP_TVM_ADC2_DATA_reserved0_MASK                          0xfff00000
#define BCHP_TVM_ADC2_DATA_reserved0_SHIFT                         20

/* TVM :: ADC2_DATA :: ADC2_L_DOUT [19:10] */
#define BCHP_TVM_ADC2_DATA_ADC2_L_DOUT_MASK                        0x000ffc00
#define BCHP_TVM_ADC2_DATA_ADC2_L_DOUT_SHIFT                       10

/* TVM :: ADC2_DATA :: ADC2_DOUT [09:00] */
#define BCHP_TVM_ADC2_DATA_ADC2_DOUT_MASK                          0x000003ff
#define BCHP_TVM_ADC2_DATA_ADC2_DOUT_SHIFT                         0

/***************************************************************************
 *ADC3_DATA - ADC3_DATA
 ***************************************************************************/
/* TVM :: ADC3_DATA :: reserved0 [31:20] */
#define BCHP_TVM_ADC3_DATA_reserved0_MASK                          0xfff00000
#define BCHP_TVM_ADC3_DATA_reserved0_SHIFT                         20

/* TVM :: ADC3_DATA :: ADC3_L_DOUT [19:10] */
#define BCHP_TVM_ADC3_DATA_ADC3_L_DOUT_MASK                        0x000ffc00
#define BCHP_TVM_ADC3_DATA_ADC3_L_DOUT_SHIFT                       10

/* TVM :: ADC3_DATA :: ADC3_DOUT [09:00] */
#define BCHP_TVM_ADC3_DATA_ADC3_DOUT_MASK                          0x000003ff
#define BCHP_TVM_ADC3_DATA_ADC3_DOUT_SHIFT                         0

/***************************************************************************
 *ADC4_DATA - ADC4_DATA
 ***************************************************************************/
/* TVM :: ADC4_DATA :: reserved0 [31:20] */
#define BCHP_TVM_ADC4_DATA_reserved0_MASK                          0xfff00000
#define BCHP_TVM_ADC4_DATA_reserved0_SHIFT                         20

/* TVM :: ADC4_DATA :: ADC4_L_DOUT [19:10] */
#define BCHP_TVM_ADC4_DATA_ADC4_L_DOUT_MASK                        0x000ffc00
#define BCHP_TVM_ADC4_DATA_ADC4_L_DOUT_SHIFT                       10

/* TVM :: ADC4_DATA :: ADC4_DOUT [09:00] */
#define BCHP_TVM_ADC4_DATA_ADC4_DOUT_MASK                          0x000003ff
#define BCHP_TVM_ADC4_DATA_ADC4_DOUT_SHIFT                         0

/***************************************************************************
 *ADC5_DATA - ADC5_DATA
 ***************************************************************************/
/* TVM :: ADC5_DATA :: reserved0 [31:20] */
#define BCHP_TVM_ADC5_DATA_reserved0_MASK                          0xfff00000
#define BCHP_TVM_ADC5_DATA_reserved0_SHIFT                         20

/* TVM :: ADC5_DATA :: ADC5_L_DOUT [19:10] */
#define BCHP_TVM_ADC5_DATA_ADC5_L_DOUT_MASK                        0x000ffc00
#define BCHP_TVM_ADC5_DATA_ADC5_L_DOUT_SHIFT                       10

/* TVM :: ADC5_DATA :: ADC5_DOUT [09:00] */
#define BCHP_TVM_ADC5_DATA_ADC5_DOUT_MASK                          0x000003ff
#define BCHP_TVM_ADC5_DATA_ADC5_DOUT_SHIFT                         0

/***************************************************************************
 *ADC_STATUS - ADC_STATUS
 ***************************************************************************/
/* TVM :: ADC_STATUS :: reserved0 [31:18] */
#define BCHP_TVM_ADC_STATUS_reserved0_MASK                         0xfffc0000
#define BCHP_TVM_ADC_STATUS_reserved0_SHIFT                        18

/* TVM :: ADC_STATUS :: ADC5_L_CHANGED_INT [17:17] */
#define BCHP_TVM_ADC_STATUS_ADC5_L_CHANGED_INT_MASK                0x00020000
#define BCHP_TVM_ADC_STATUS_ADC5_L_CHANGED_INT_SHIFT               17

/* TVM :: ADC_STATUS :: ADC5_CHANGED_INT [16:16] */
#define BCHP_TVM_ADC_STATUS_ADC5_CHANGED_INT_MASK                  0x00010000
#define BCHP_TVM_ADC_STATUS_ADC5_CHANGED_INT_SHIFT                 16

/* TVM :: ADC_STATUS :: ADC5_DONE_INT [15:15] */
#define BCHP_TVM_ADC_STATUS_ADC5_DONE_INT_MASK                     0x00008000
#define BCHP_TVM_ADC_STATUS_ADC5_DONE_INT_SHIFT                    15

/* TVM :: ADC_STATUS :: ADC4_L_CHANGED_INT [14:14] */
#define BCHP_TVM_ADC_STATUS_ADC4_L_CHANGED_INT_MASK                0x00004000
#define BCHP_TVM_ADC_STATUS_ADC4_L_CHANGED_INT_SHIFT               14

/* TVM :: ADC_STATUS :: ADC4_CHANGED_INT [13:13] */
#define BCHP_TVM_ADC_STATUS_ADC4_CHANGED_INT_MASK                  0x00002000
#define BCHP_TVM_ADC_STATUS_ADC4_CHANGED_INT_SHIFT                 13

/* TVM :: ADC_STATUS :: ADC4_DONE_INT [12:12] */
#define BCHP_TVM_ADC_STATUS_ADC4_DONE_INT_MASK                     0x00001000
#define BCHP_TVM_ADC_STATUS_ADC4_DONE_INT_SHIFT                    12

/* TVM :: ADC_STATUS :: ADC3_L_CHANGED_INT [11:11] */
#define BCHP_TVM_ADC_STATUS_ADC3_L_CHANGED_INT_MASK                0x00000800
#define BCHP_TVM_ADC_STATUS_ADC3_L_CHANGED_INT_SHIFT               11

/* TVM :: ADC_STATUS :: ADC3_CHANGED_INT [10:10] */
#define BCHP_TVM_ADC_STATUS_ADC3_CHANGED_INT_MASK                  0x00000400
#define BCHP_TVM_ADC_STATUS_ADC3_CHANGED_INT_SHIFT                 10

/* TVM :: ADC_STATUS :: ADC3_DONE_INT [09:09] */
#define BCHP_TVM_ADC_STATUS_ADC3_DONE_INT_MASK                     0x00000200
#define BCHP_TVM_ADC_STATUS_ADC3_DONE_INT_SHIFT                    9

/* TVM :: ADC_STATUS :: ADC2_L_CHANGED_INT [08:08] */
#define BCHP_TVM_ADC_STATUS_ADC2_L_CHANGED_INT_MASK                0x00000100
#define BCHP_TVM_ADC_STATUS_ADC2_L_CHANGED_INT_SHIFT               8

/* TVM :: ADC_STATUS :: ADC2_CHANGED_INT [07:07] */
#define BCHP_TVM_ADC_STATUS_ADC2_CHANGED_INT_MASK                  0x00000080
#define BCHP_TVM_ADC_STATUS_ADC2_CHANGED_INT_SHIFT                 7

/* TVM :: ADC_STATUS :: ADC2_DONE_INT [06:06] */
#define BCHP_TVM_ADC_STATUS_ADC2_DONE_INT_MASK                     0x00000040
#define BCHP_TVM_ADC_STATUS_ADC2_DONE_INT_SHIFT                    6

/* TVM :: ADC_STATUS :: ADC1_L_CHANGED_INT [05:05] */
#define BCHP_TVM_ADC_STATUS_ADC1_L_CHANGED_INT_MASK                0x00000020
#define BCHP_TVM_ADC_STATUS_ADC1_L_CHANGED_INT_SHIFT               5

/* TVM :: ADC_STATUS :: ADC1_CHANGED_INT [04:04] */
#define BCHP_TVM_ADC_STATUS_ADC1_CHANGED_INT_MASK                  0x00000010
#define BCHP_TVM_ADC_STATUS_ADC1_CHANGED_INT_SHIFT                 4

/* TVM :: ADC_STATUS :: ADC1_DONE_INT [03:03] */
#define BCHP_TVM_ADC_STATUS_ADC1_DONE_INT_MASK                     0x00000008
#define BCHP_TVM_ADC_STATUS_ADC1_DONE_INT_SHIFT                    3

/* TVM :: ADC_STATUS :: ADC0_L_CHANGED_INT [02:02] */
#define BCHP_TVM_ADC_STATUS_ADC0_L_CHANGED_INT_MASK                0x00000004
#define BCHP_TVM_ADC_STATUS_ADC0_L_CHANGED_INT_SHIFT               2

/* TVM :: ADC_STATUS :: ADC0_CHANGED_INT [01:01] */
#define BCHP_TVM_ADC_STATUS_ADC0_CHANGED_INT_MASK                  0x00000002
#define BCHP_TVM_ADC_STATUS_ADC0_CHANGED_INT_SHIFT                 1

/* TVM :: ADC_STATUS :: ADC0_DONE_INT [00:00] */
#define BCHP_TVM_ADC_STATUS_ADC0_DONE_INT_MASK                     0x00000001
#define BCHP_TVM_ADC_STATUS_ADC0_DONE_INT_SHIFT                    0

/***************************************************************************
 *ADC_INT_CLR - ADC_INT_CLR
 ***************************************************************************/
/* TVM :: ADC_INT_CLR :: reserved0 [31:18] */
#define BCHP_TVM_ADC_INT_CLR_reserved0_MASK                        0xfffc0000
#define BCHP_TVM_ADC_INT_CLR_reserved0_SHIFT                       18

/* TVM :: ADC_INT_CLR :: ADC5_L_CHANGED_INT_CLR [17:17] */
#define BCHP_TVM_ADC_INT_CLR_ADC5_L_CHANGED_INT_CLR_MASK           0x00020000
#define BCHP_TVM_ADC_INT_CLR_ADC5_L_CHANGED_INT_CLR_SHIFT          17

/* TVM :: ADC_INT_CLR :: ADC5_CHANGED_INT_CLR [16:16] */
#define BCHP_TVM_ADC_INT_CLR_ADC5_CHANGED_INT_CLR_MASK             0x00010000
#define BCHP_TVM_ADC_INT_CLR_ADC5_CHANGED_INT_CLR_SHIFT            16

/* TVM :: ADC_INT_CLR :: ADC5_DONE_INT_CLR [15:15] */
#define BCHP_TVM_ADC_INT_CLR_ADC5_DONE_INT_CLR_MASK                0x00008000
#define BCHP_TVM_ADC_INT_CLR_ADC5_DONE_INT_CLR_SHIFT               15

/* TVM :: ADC_INT_CLR :: ADC4_L_CHANGED_INT_CLR [14:14] */
#define BCHP_TVM_ADC_INT_CLR_ADC4_L_CHANGED_INT_CLR_MASK           0x00004000
#define BCHP_TVM_ADC_INT_CLR_ADC4_L_CHANGED_INT_CLR_SHIFT          14

/* TVM :: ADC_INT_CLR :: ADC4_CHANGED_INT_CLR [13:13] */
#define BCHP_TVM_ADC_INT_CLR_ADC4_CHANGED_INT_CLR_MASK             0x00002000
#define BCHP_TVM_ADC_INT_CLR_ADC4_CHANGED_INT_CLR_SHIFT            13

/* TVM :: ADC_INT_CLR :: ADC4_DONE_INT_CLR [12:12] */
#define BCHP_TVM_ADC_INT_CLR_ADC4_DONE_INT_CLR_MASK                0x00001000
#define BCHP_TVM_ADC_INT_CLR_ADC4_DONE_INT_CLR_SHIFT               12

/* TVM :: ADC_INT_CLR :: ADC3_L_CHANGED_INT_CLR [11:11] */
#define BCHP_TVM_ADC_INT_CLR_ADC3_L_CHANGED_INT_CLR_MASK           0x00000800
#define BCHP_TVM_ADC_INT_CLR_ADC3_L_CHANGED_INT_CLR_SHIFT          11

/* TVM :: ADC_INT_CLR :: ADC3_CHANGED_INT_CLR [10:10] */
#define BCHP_TVM_ADC_INT_CLR_ADC3_CHANGED_INT_CLR_MASK             0x00000400
#define BCHP_TVM_ADC_INT_CLR_ADC3_CHANGED_INT_CLR_SHIFT            10

/* TVM :: ADC_INT_CLR :: ADC3_DONE_INT_CLR [09:09] */
#define BCHP_TVM_ADC_INT_CLR_ADC3_DONE_INT_CLR_MASK                0x00000200
#define BCHP_TVM_ADC_INT_CLR_ADC3_DONE_INT_CLR_SHIFT               9

/* TVM :: ADC_INT_CLR :: ADC2_L_CHANGED_INT_CLR [08:08] */
#define BCHP_TVM_ADC_INT_CLR_ADC2_L_CHANGED_INT_CLR_MASK           0x00000100
#define BCHP_TVM_ADC_INT_CLR_ADC2_L_CHANGED_INT_CLR_SHIFT          8

/* TVM :: ADC_INT_CLR :: ADC2_CHANGED_INT_CLR [07:07] */
#define BCHP_TVM_ADC_INT_CLR_ADC2_CHANGED_INT_CLR_MASK             0x00000080
#define BCHP_TVM_ADC_INT_CLR_ADC2_CHANGED_INT_CLR_SHIFT            7

/* TVM :: ADC_INT_CLR :: ADC2_DONE_INT_CLR [06:06] */
#define BCHP_TVM_ADC_INT_CLR_ADC2_DONE_INT_CLR_MASK                0x00000040
#define BCHP_TVM_ADC_INT_CLR_ADC2_DONE_INT_CLR_SHIFT               6

/* TVM :: ADC_INT_CLR :: ADC1_L_CHANGED_INT_CLR [05:05] */
#define BCHP_TVM_ADC_INT_CLR_ADC1_L_CHANGED_INT_CLR_MASK           0x00000020
#define BCHP_TVM_ADC_INT_CLR_ADC1_L_CHANGED_INT_CLR_SHIFT          5

/* TVM :: ADC_INT_CLR :: ADC1_CHANGED_INT_CLR [04:04] */
#define BCHP_TVM_ADC_INT_CLR_ADC1_CHANGED_INT_CLR_MASK             0x00000010
#define BCHP_TVM_ADC_INT_CLR_ADC1_CHANGED_INT_CLR_SHIFT            4

/* TVM :: ADC_INT_CLR :: ADC1_DONE_INT_CLR [03:03] */
#define BCHP_TVM_ADC_INT_CLR_ADC1_DONE_INT_CLR_MASK                0x00000008
#define BCHP_TVM_ADC_INT_CLR_ADC1_DONE_INT_CLR_SHIFT               3

/* TVM :: ADC_INT_CLR :: ADC0_L_CHANGED_INT_CLR [02:02] */
#define BCHP_TVM_ADC_INT_CLR_ADC0_L_CHANGED_INT_CLR_MASK           0x00000004
#define BCHP_TVM_ADC_INT_CLR_ADC0_L_CHANGED_INT_CLR_SHIFT          2

/* TVM :: ADC_INT_CLR :: ADC0_CHANGED_INT_CLR [01:01] */
#define BCHP_TVM_ADC_INT_CLR_ADC0_CHANGED_INT_CLR_MASK             0x00000002
#define BCHP_TVM_ADC_INT_CLR_ADC0_CHANGED_INT_CLR_SHIFT            1

/* TVM :: ADC_INT_CLR :: ADC0_DONE_INT_CLR [00:00] */
#define BCHP_TVM_ADC_INT_CLR_ADC0_DONE_INT_CLR_MASK                0x00000001
#define BCHP_TVM_ADC_INT_CLR_ADC0_DONE_INT_CLR_SHIFT               0

/***************************************************************************
 *ADC_INT_CNTL - ADC_INT_CNTL
 ***************************************************************************/
/* TVM :: ADC_INT_CNTL :: reserved0 [31:18] */
#define BCHP_TVM_ADC_INT_CNTL_reserved0_MASK                       0xfffc0000
#define BCHP_TVM_ADC_INT_CNTL_reserved0_SHIFT                      18

/* TVM :: ADC_INT_CNTL :: ADC5_L_CHANGED_INT_EN [17:17] */
#define BCHP_TVM_ADC_INT_CNTL_ADC5_L_CHANGED_INT_EN_MASK           0x00020000
#define BCHP_TVM_ADC_INT_CNTL_ADC5_L_CHANGED_INT_EN_SHIFT          17

/* TVM :: ADC_INT_CNTL :: ADC5_CHANGED_INT_EN [16:16] */
#define BCHP_TVM_ADC_INT_CNTL_ADC5_CHANGED_INT_EN_MASK             0x00010000
#define BCHP_TVM_ADC_INT_CNTL_ADC5_CHANGED_INT_EN_SHIFT            16

/* TVM :: ADC_INT_CNTL :: ADC5_DONE_INT_EN [15:15] */
#define BCHP_TVM_ADC_INT_CNTL_ADC5_DONE_INT_EN_MASK                0x00008000
#define BCHP_TVM_ADC_INT_CNTL_ADC5_DONE_INT_EN_SHIFT               15

/* TVM :: ADC_INT_CNTL :: ADC4_L_CHANGED_INT_EN [14:14] */
#define BCHP_TVM_ADC_INT_CNTL_ADC4_L_CHANGED_INT_EN_MASK           0x00004000
#define BCHP_TVM_ADC_INT_CNTL_ADC4_L_CHANGED_INT_EN_SHIFT          14

/* TVM :: ADC_INT_CNTL :: ADC4_CHANGED_INT_EN [13:13] */
#define BCHP_TVM_ADC_INT_CNTL_ADC4_CHANGED_INT_EN_MASK             0x00002000
#define BCHP_TVM_ADC_INT_CNTL_ADC4_CHANGED_INT_EN_SHIFT            13

/* TVM :: ADC_INT_CNTL :: ADC4_DONE_INT_EN [12:12] */
#define BCHP_TVM_ADC_INT_CNTL_ADC4_DONE_INT_EN_MASK                0x00001000
#define BCHP_TVM_ADC_INT_CNTL_ADC4_DONE_INT_EN_SHIFT               12

/* TVM :: ADC_INT_CNTL :: ADC3_L_CHANGED_INT_EN [11:11] */
#define BCHP_TVM_ADC_INT_CNTL_ADC3_L_CHANGED_INT_EN_MASK           0x00000800
#define BCHP_TVM_ADC_INT_CNTL_ADC3_L_CHANGED_INT_EN_SHIFT          11

/* TVM :: ADC_INT_CNTL :: ADC3_CHANGED_INT_EN [10:10] */
#define BCHP_TVM_ADC_INT_CNTL_ADC3_CHANGED_INT_EN_MASK             0x00000400
#define BCHP_TVM_ADC_INT_CNTL_ADC3_CHANGED_INT_EN_SHIFT            10

/* TVM :: ADC_INT_CNTL :: ADC3_DONE_INT_EN [09:09] */
#define BCHP_TVM_ADC_INT_CNTL_ADC3_DONE_INT_EN_MASK                0x00000200
#define BCHP_TVM_ADC_INT_CNTL_ADC3_DONE_INT_EN_SHIFT               9

/* TVM :: ADC_INT_CNTL :: ADC2_L_CHANGED_INT_EN [08:08] */
#define BCHP_TVM_ADC_INT_CNTL_ADC2_L_CHANGED_INT_EN_MASK           0x00000100
#define BCHP_TVM_ADC_INT_CNTL_ADC2_L_CHANGED_INT_EN_SHIFT          8

/* TVM :: ADC_INT_CNTL :: ADC2_CHANGED_INT_EN [07:07] */
#define BCHP_TVM_ADC_INT_CNTL_ADC2_CHANGED_INT_EN_MASK             0x00000080
#define BCHP_TVM_ADC_INT_CNTL_ADC2_CHANGED_INT_EN_SHIFT            7

/* TVM :: ADC_INT_CNTL :: ADC2_DONE_INT_EN [06:06] */
#define BCHP_TVM_ADC_INT_CNTL_ADC2_DONE_INT_EN_MASK                0x00000040
#define BCHP_TVM_ADC_INT_CNTL_ADC2_DONE_INT_EN_SHIFT               6

/* TVM :: ADC_INT_CNTL :: ADC1_L_CHANGED_INT_EN [05:05] */
#define BCHP_TVM_ADC_INT_CNTL_ADC1_L_CHANGED_INT_EN_MASK           0x00000020
#define BCHP_TVM_ADC_INT_CNTL_ADC1_L_CHANGED_INT_EN_SHIFT          5

/* TVM :: ADC_INT_CNTL :: ADC1_CHANGED_INT_EN [04:04] */
#define BCHP_TVM_ADC_INT_CNTL_ADC1_CHANGED_INT_EN_MASK             0x00000010
#define BCHP_TVM_ADC_INT_CNTL_ADC1_CHANGED_INT_EN_SHIFT            4

/* TVM :: ADC_INT_CNTL :: ADC1_DONE_INT_EN [03:03] */
#define BCHP_TVM_ADC_INT_CNTL_ADC1_DONE_INT_EN_MASK                0x00000008
#define BCHP_TVM_ADC_INT_CNTL_ADC1_DONE_INT_EN_SHIFT               3

/* TVM :: ADC_INT_CNTL :: ADC0_L_CHANGED_INT_EN [02:02] */
#define BCHP_TVM_ADC_INT_CNTL_ADC0_L_CHANGED_INT_EN_MASK           0x00000004
#define BCHP_TVM_ADC_INT_CNTL_ADC0_L_CHANGED_INT_EN_SHIFT          2

/* TVM :: ADC_INT_CNTL :: ADC0_CHANGED_INT_EN [01:01] */
#define BCHP_TVM_ADC_INT_CNTL_ADC0_CHANGED_INT_EN_MASK             0x00000002
#define BCHP_TVM_ADC_INT_CNTL_ADC0_CHANGED_INT_EN_SHIFT            1

/* TVM :: ADC_INT_CNTL :: ADC0_DONE_INT_EN [00:00] */
#define BCHP_TVM_ADC_INT_CNTL_ADC0_DONE_INT_EN_MASK                0x00000001
#define BCHP_TVM_ADC_INT_CNTL_ADC0_DONE_INT_EN_SHIFT               0

/***************************************************************************
 *ADC_COUNT - ADC_COUNT
 ***************************************************************************/
/* TVM :: ADC_COUNT :: COUNT [31:00] */
#define BCHP_TVM_ADC_COUNT_COUNT_MASK                              0xffffffff
#define BCHP_TVM_ADC_COUNT_COUNT_SHIFT                             0

/***************************************************************************
 *ADC_COUNT_SEL - ADC_COUNT_SEL
 ***************************************************************************/
/* TVM :: ADC_COUNT_SEL :: reserved0 [31:24] */
#define BCHP_TVM_ADC_COUNT_SEL_reserved0_MASK                      0xff000000
#define BCHP_TVM_ADC_COUNT_SEL_reserved0_SHIFT                     24

/* TVM :: ADC_COUNT_SEL :: BYTE_SEL_5 [23:20] */
#define BCHP_TVM_ADC_COUNT_SEL_BYTE_SEL_5_MASK                     0x00f00000
#define BCHP_TVM_ADC_COUNT_SEL_BYTE_SEL_5_SHIFT                    20

/* TVM :: ADC_COUNT_SEL :: BYTE_SEL_4 [19:16] */
#define BCHP_TVM_ADC_COUNT_SEL_BYTE_SEL_4_MASK                     0x000f0000
#define BCHP_TVM_ADC_COUNT_SEL_BYTE_SEL_4_SHIFT                    16

/* TVM :: ADC_COUNT_SEL :: BYTE_SEL_3 [15:12] */
#define BCHP_TVM_ADC_COUNT_SEL_BYTE_SEL_3_MASK                     0x0000f000
#define BCHP_TVM_ADC_COUNT_SEL_BYTE_SEL_3_SHIFT                    12

/* TVM :: ADC_COUNT_SEL :: BYTE_SEL_2 [11:08] */
#define BCHP_TVM_ADC_COUNT_SEL_BYTE_SEL_2_MASK                     0x00000f00
#define BCHP_TVM_ADC_COUNT_SEL_BYTE_SEL_2_SHIFT                    8

/* TVM :: ADC_COUNT_SEL :: BYTE_SEL_1 [07:04] */
#define BCHP_TVM_ADC_COUNT_SEL_BYTE_SEL_1_MASK                     0x000000f0
#define BCHP_TVM_ADC_COUNT_SEL_BYTE_SEL_1_SHIFT                    4

/* TVM :: ADC_COUNT_SEL :: BYTE_SEL_0 [03:00] */
#define BCHP_TVM_ADC_COUNT_SEL_BYTE_SEL_0_MASK                     0x0000000f
#define BCHP_TVM_ADC_COUNT_SEL_BYTE_SEL_0_SHIFT                    0

/***************************************************************************
 *ADC_COUNT_CNTL - ADC_COUNT_CNTL
 ***************************************************************************/
/* TVM :: ADC_COUNT_CNTL :: reserved0 [31:28] */
#define BCHP_TVM_ADC_COUNT_CNTL_reserved0_MASK                     0xf0000000
#define BCHP_TVM_ADC_COUNT_CNTL_reserved0_SHIFT                    28

/* TVM :: ADC_COUNT_CNTL :: DELTA5_THRESHOLD [27:24] */
#define BCHP_TVM_ADC_COUNT_CNTL_DELTA5_THRESHOLD_MASK              0x0f000000
#define BCHP_TVM_ADC_COUNT_CNTL_DELTA5_THRESHOLD_SHIFT             24

/* TVM :: ADC_COUNT_CNTL :: DELTA4_THRESHOLD [23:20] */
#define BCHP_TVM_ADC_COUNT_CNTL_DELTA4_THRESHOLD_MASK              0x00f00000
#define BCHP_TVM_ADC_COUNT_CNTL_DELTA4_THRESHOLD_SHIFT             20

/* TVM :: ADC_COUNT_CNTL :: DELTA3_THRESHOLD [19:16] */
#define BCHP_TVM_ADC_COUNT_CNTL_DELTA3_THRESHOLD_MASK              0x000f0000
#define BCHP_TVM_ADC_COUNT_CNTL_DELTA3_THRESHOLD_SHIFT             16

/* TVM :: ADC_COUNT_CNTL :: DELTA2_THRESHOLD [15:12] */
#define BCHP_TVM_ADC_COUNT_CNTL_DELTA2_THRESHOLD_MASK              0x0000f000
#define BCHP_TVM_ADC_COUNT_CNTL_DELTA2_THRESHOLD_SHIFT             12

/* TVM :: ADC_COUNT_CNTL :: DELTA1_THRESHOLD [11:08] */
#define BCHP_TVM_ADC_COUNT_CNTL_DELTA1_THRESHOLD_MASK              0x00000f00
#define BCHP_TVM_ADC_COUNT_CNTL_DELTA1_THRESHOLD_SHIFT             8

/* TVM :: ADC_COUNT_CNTL :: DELTA0_THRESHOLD [07:04] */
#define BCHP_TVM_ADC_COUNT_CNTL_DELTA0_THRESHOLD_MASK              0x000000f0
#define BCHP_TVM_ADC_COUNT_CNTL_DELTA0_THRESHOLD_SHIFT             4

/* TVM :: ADC_COUNT_CNTL :: reserved1 [03:02] */
#define BCHP_TVM_ADC_COUNT_CNTL_reserved1_MASK                     0x0000000c
#define BCHP_TVM_ADC_COUNT_CNTL_reserved1_SHIFT                    2

/* TVM :: ADC_COUNT_CNTL :: SKIP_1ST_STB [01:01] */
#define BCHP_TVM_ADC_COUNT_CNTL_SKIP_1ST_STB_MASK                  0x00000002
#define BCHP_TVM_ADC_COUNT_CNTL_SKIP_1ST_STB_SHIFT                 1

/* TVM :: ADC_COUNT_CNTL :: RESET [00:00] */
#define BCHP_TVM_ADC_COUNT_CNTL_RESET_MASK                         0x00000001
#define BCHP_TVM_ADC_COUNT_CNTL_RESET_SHIFT                        0

/***************************************************************************
 *ADC_COUNT_VALUE - ADC_COUNT_VALUE
 ***************************************************************************/
/* TVM :: ADC_COUNT_VALUE :: COUNT_VALUE [31:00] */
#define BCHP_TVM_ADC_COUNT_VALUE_COUNT_VALUE_MASK                  0xffffffff
#define BCHP_TVM_ADC_COUNT_VALUE_COUNT_VALUE_SHIFT                 0

/***************************************************************************
 *UIRT_RXTX_FIFO - UIRT_RXTX_FIFO
 ***************************************************************************/
/* TVM :: UIRT_RXTX_FIFO :: RLE_VS_SAMPLE [31:31] */
#define BCHP_TVM_UIRT_RXTX_FIFO_RLE_VS_SAMPLE_MASK                 0x80000000
#define BCHP_TVM_UIRT_RXTX_FIFO_RLE_VS_SAMPLE_SHIFT                31

/* TVM :: UIRT_RXTX_FIFO :: ENABLE_XMISSION [30:30] */
#define BCHP_TVM_UIRT_RXTX_FIFO_ENABLE_XMISSION_MASK               0x40000000
#define BCHP_TVM_UIRT_RXTX_FIFO_ENABLE_XMISSION_SHIFT              30

/* TVM :: UIRT_RXTX_FIFO :: ENABLE_EOT_INTR [29:29] */
#define BCHP_TVM_UIRT_RXTX_FIFO_ENABLE_EOT_INTR_MASK               0x20000000
#define BCHP_TVM_UIRT_RXTX_FIFO_ENABLE_EOT_INTR_SHIFT              29

/* TVM :: UIRT_RXTX_FIFO :: reserved0 [28:16] */
#define BCHP_TVM_UIRT_RXTX_FIFO_reserved0_MASK                     0x1fff0000
#define BCHP_TVM_UIRT_RXTX_FIFO_reserved0_SHIFT                    16

/* TVM :: UIRT_RXTX_FIFO :: DATA [15:00] */
#define BCHP_TVM_UIRT_RXTX_FIFO_DATA_MASK                          0x0000ffff
#define BCHP_TVM_UIRT_RXTX_FIFO_DATA_SHIFT                         0

/***************************************************************************
 *UIRT_SAMPLE_CLKDIV - UIRT_SAMPLE_CLKDIV
 ***************************************************************************/
/* TVM :: UIRT_SAMPLE_CLKDIV :: RCVR_SAMPLE_DIV [31:16] */
#define BCHP_TVM_UIRT_SAMPLE_CLKDIV_RCVR_SAMPLE_DIV_MASK           0xffff0000
#define BCHP_TVM_UIRT_SAMPLE_CLKDIV_RCVR_SAMPLE_DIV_SHIFT          16

/* TVM :: UIRT_SAMPLE_CLKDIV :: XMIT_SAMPLE_DIV [15:00] */
#define BCHP_TVM_UIRT_SAMPLE_CLKDIV_XMIT_SAMPLE_DIV_MASK           0x0000ffff
#define BCHP_TVM_UIRT_SAMPLE_CLKDIV_XMIT_SAMPLE_DIV_SHIFT          0

/***************************************************************************
 *UIRT_XMIT_MOD_CNTL - UIRT_XMIT_MOD_CNTL
 ***************************************************************************/
/* TVM :: UIRT_XMIT_MOD_CNTL :: reserved0 [31:29] */
#define BCHP_TVM_UIRT_XMIT_MOD_CNTL_reserved0_MASK                 0xe0000000
#define BCHP_TVM_UIRT_XMIT_MOD_CNTL_reserved0_SHIFT                29

/* TVM :: UIRT_XMIT_MOD_CNTL :: XMIT_MOD_EN [28:28] */
#define BCHP_TVM_UIRT_XMIT_MOD_CNTL_XMIT_MOD_EN_MASK               0x10000000
#define BCHP_TVM_UIRT_XMIT_MOD_CNTL_XMIT_MOD_EN_SHIFT              28

/* TVM :: UIRT_XMIT_MOD_CNTL :: reserved1 [27:27] */
#define BCHP_TVM_UIRT_XMIT_MOD_CNTL_reserved1_MASK                 0x08000000
#define BCHP_TVM_UIRT_XMIT_MOD_CNTL_reserved1_SHIFT                27

/* TVM :: UIRT_XMIT_MOD_CNTL :: XMIT_CARRIER_HI [26:16] */
#define BCHP_TVM_UIRT_XMIT_MOD_CNTL_XMIT_CARRIER_HI_MASK           0x07ff0000
#define BCHP_TVM_UIRT_XMIT_MOD_CNTL_XMIT_CARRIER_HI_SHIFT          16

/* TVM :: UIRT_XMIT_MOD_CNTL :: reserved2 [15:12] */
#define BCHP_TVM_UIRT_XMIT_MOD_CNTL_reserved2_MASK                 0x0000f000
#define BCHP_TVM_UIRT_XMIT_MOD_CNTL_reserved2_SHIFT                12

/* TVM :: UIRT_XMIT_MOD_CNTL :: XMIT_CARRIER_DIV [11:00] */
#define BCHP_TVM_UIRT_XMIT_MOD_CNTL_XMIT_CARRIER_DIV_MASK          0x00000fff
#define BCHP_TVM_UIRT_XMIT_MOD_CNTL_XMIT_CARRIER_DIV_SHIFT         0

/***************************************************************************
 *UIRT_RCVR_DEMOD_CNTL - UIRT_RCVR_DEMOD_CNTL
 ***************************************************************************/
/* TVM :: UIRT_RCVR_DEMOD_CNTL :: reserved0 [31:29] */
#define BCHP_TVM_UIRT_RCVR_DEMOD_CNTL_reserved0_MASK               0xe0000000
#define BCHP_TVM_UIRT_RCVR_DEMOD_CNTL_reserved0_SHIFT              29

/* TVM :: UIRT_RCVR_DEMOD_CNTL :: DEMOD_EN [28:28] */
#define BCHP_TVM_UIRT_RCVR_DEMOD_CNTL_DEMOD_EN_MASK                0x10000000
#define BCHP_TVM_UIRT_RCVR_DEMOD_CNTL_DEMOD_EN_SHIFT               28

/* TVM :: UIRT_RCVR_DEMOD_CNTL :: reserved1 [27:27] */
#define BCHP_TVM_UIRT_RCVR_DEMOD_CNTL_reserved1_MASK               0x08000000
#define BCHP_TVM_UIRT_RCVR_DEMOD_CNTL_reserved1_SHIFT              27

/* TVM :: UIRT_RCVR_DEMOD_CNTL :: DEMOD_THRESHOLD [26:16] */
#define BCHP_TVM_UIRT_RCVR_DEMOD_CNTL_DEMOD_THRESHOLD_MASK         0x07ff0000
#define BCHP_TVM_UIRT_RCVR_DEMOD_CNTL_DEMOD_THRESHOLD_SHIFT        16

/* TVM :: UIRT_RCVR_DEMOD_CNTL :: reserved2 [15:15] */
#define BCHP_TVM_UIRT_RCVR_DEMOD_CNTL_reserved2_MASK               0x00008000
#define BCHP_TVM_UIRT_RCVR_DEMOD_CNTL_reserved2_SHIFT              15

/* TVM :: UIRT_RCVR_DEMOD_CNTL :: DEMOD_QFACTOR [14:12] */
#define BCHP_TVM_UIRT_RCVR_DEMOD_CNTL_DEMOD_QFACTOR_MASK           0x00007000
#define BCHP_TVM_UIRT_RCVR_DEMOD_CNTL_DEMOD_QFACTOR_SHIFT          12

/* TVM :: UIRT_RCVR_DEMOD_CNTL :: RCVR_DEMOD_DIV [11:00] */
#define BCHP_TVM_UIRT_RCVR_DEMOD_CNTL_RCVR_DEMOD_DIV_MASK          0x00000fff
#define BCHP_TVM_UIRT_RCVR_DEMOD_CNTL_RCVR_DEMOD_DIV_SHIFT         0

/***************************************************************************
 *UIRT_RCVR_NOISE_CNTL - UIRT_RCVR_NOISE_CNTL
 ***************************************************************************/
/* TVM :: UIRT_RCVR_NOISE_CNTL :: NOISE_STOP_THRESHOLD [31:28] */
#define BCHP_TVM_UIRT_RCVR_NOISE_CNTL_NOISE_STOP_THRESHOLD_MASK    0xf0000000
#define BCHP_TVM_UIRT_RCVR_NOISE_CNTL_NOISE_STOP_THRESHOLD_SHIFT   28

/* TVM :: UIRT_RCVR_NOISE_CNTL :: NOISE_START_THRESHOLD [27:24] */
#define BCHP_TVM_UIRT_RCVR_NOISE_CNTL_NOISE_START_THRESHOLD_MASK   0x0f000000
#define BCHP_TVM_UIRT_RCVR_NOISE_CNTL_NOISE_START_THRESHOLD_SHIFT  24

/* TVM :: UIRT_RCVR_NOISE_CNTL :: reserved0 [23:23] */
#define BCHP_TVM_UIRT_RCVR_NOISE_CNTL_reserved0_MASK               0x00800000
#define BCHP_TVM_UIRT_RCVR_NOISE_CNTL_reserved0_SHIFT              23

/* TVM :: UIRT_RCVR_NOISE_CNTL :: NOISE_FILTER_CNTL [22:20] */
#define BCHP_TVM_UIRT_RCVR_NOISE_CNTL_NOISE_FILTER_CNTL_MASK       0x00700000
#define BCHP_TVM_UIRT_RCVR_NOISE_CNTL_NOISE_FILTER_CNTL_SHIFT      20

/* TVM :: UIRT_RCVR_NOISE_CNTL :: reserved1 [19:18] */
#define BCHP_TVM_UIRT_RCVR_NOISE_CNTL_reserved1_MASK               0x000c0000
#define BCHP_TVM_UIRT_RCVR_NOISE_CNTL_reserved1_SHIFT              18

/* TVM :: UIRT_RCVR_NOISE_CNTL :: NOISE_FILTER_MODE [17:16] */
#define BCHP_TVM_UIRT_RCVR_NOISE_CNTL_NOISE_FILTER_MODE_MASK       0x00030000
#define BCHP_TVM_UIRT_RCVR_NOISE_CNTL_NOISE_FILTER_MODE_SHIFT      16

/* TVM :: UIRT_RCVR_NOISE_CNTL :: reserved2 [15:12] */
#define BCHP_TVM_UIRT_RCVR_NOISE_CNTL_reserved2_MASK               0x0000f000
#define BCHP_TVM_UIRT_RCVR_NOISE_CNTL_reserved2_SHIFT              12

/* TVM :: UIRT_RCVR_NOISE_CNTL :: RCVR_NOISE_DIV [11:00] */
#define BCHP_TVM_UIRT_RCVR_NOISE_CNTL_RCVR_NOISE_DIV_MASK          0x00000fff
#define BCHP_TVM_UIRT_RCVR_NOISE_CNTL_RCVR_NOISE_DIV_SHIFT         0

/***************************************************************************
 *UIRT_STATUS - UIRT_STATUS
 ***************************************************************************/
/* TVM :: UIRT_STATUS :: RCVR_ACTIVE [31:31] */
#define BCHP_TVM_UIRT_STATUS_RCVR_ACTIVE_MASK                      0x80000000
#define BCHP_TVM_UIRT_STATUS_RCVR_ACTIVE_SHIFT                     31

/* TVM :: UIRT_STATUS :: RCVR_DATA_IN [30:30] */
#define BCHP_TVM_UIRT_STATUS_RCVR_DATA_IN_MASK                     0x40000000
#define BCHP_TVM_UIRT_STATUS_RCVR_DATA_IN_SHIFT                    30

/* TVM :: UIRT_STATUS :: reserved0 [29:22] */
#define BCHP_TVM_UIRT_STATUS_reserved0_MASK                        0x3fc00000
#define BCHP_TVM_UIRT_STATUS_reserved0_SHIFT                       22

/* TVM :: UIRT_STATUS :: RCVR_FIFO_AVAIL [21:16] */
#define BCHP_TVM_UIRT_STATUS_RCVR_FIFO_AVAIL_MASK                  0x003f0000
#define BCHP_TVM_UIRT_STATUS_RCVR_FIFO_AVAIL_SHIFT                 16

/* TVM :: UIRT_STATUS :: XMIT_ACTIVE [15:15] */
#define BCHP_TVM_UIRT_STATUS_XMIT_ACTIVE_MASK                      0x00008000
#define BCHP_TVM_UIRT_STATUS_XMIT_ACTIVE_SHIFT                     15

/* TVM :: UIRT_STATUS :: TXFIFO_PENDING_ERR [14:14] */
#define BCHP_TVM_UIRT_STATUS_TXFIFO_PENDING_ERR_MASK               0x00004000
#define BCHP_TVM_UIRT_STATUS_TXFIFO_PENDING_ERR_SHIFT              14

/* TVM :: UIRT_STATUS :: reserved1 [13:06] */
#define BCHP_TVM_UIRT_STATUS_reserved1_MASK                        0x00003fc0
#define BCHP_TVM_UIRT_STATUS_reserved1_SHIFT                       6

/* TVM :: UIRT_STATUS :: XMIT_FIFO_AVAIL [05:00] */
#define BCHP_TVM_UIRT_STATUS_XMIT_FIFO_AVAIL_MASK                  0x0000003f
#define BCHP_TVM_UIRT_STATUS_XMIT_FIFO_AVAIL_SHIFT                 0

/***************************************************************************
 *UIRT_CNTL - UIRT_CNTL
 ***************************************************************************/
/* TVM :: UIRT_CNTL :: LOOPBACK_EN [31:31] */
#define BCHP_TVM_UIRT_CNTL_LOOPBACK_EN_MASK                        0x80000000
#define BCHP_TVM_UIRT_CNTL_LOOPBACK_EN_SHIFT                       31

/* TVM :: UIRT_CNTL :: EN_FULL_DUPLEX [30:30] */
#define BCHP_TVM_UIRT_CNTL_EN_FULL_DUPLEX_MASK                     0x40000000
#define BCHP_TVM_UIRT_CNTL_EN_FULL_DUPLEX_SHIFT                    30

/* TVM :: UIRT_CNTL :: reserved0 [29:18] */
#define BCHP_TVM_UIRT_CNTL_reserved0_MASK                          0x3ffc0000
#define BCHP_TVM_UIRT_CNTL_reserved0_SHIFT                         18

/* TVM :: UIRT_CNTL :: XMIT_SOFTRESET [17:17] */
#define BCHP_TVM_UIRT_CNTL_XMIT_SOFTRESET_MASK                     0x00020000
#define BCHP_TVM_UIRT_CNTL_XMIT_SOFTRESET_SHIFT                    17

/* TVM :: UIRT_CNTL :: RCVR_SOFTRESET [16:16] */
#define BCHP_TVM_UIRT_CNTL_RCVR_SOFTRESET_MASK                     0x00010000
#define BCHP_TVM_UIRT_CNTL_RCVR_SOFTRESET_SHIFT                    16

/* TVM :: UIRT_CNTL :: RCVR_FIFO_TIMEOUT [15:00] */
#define BCHP_TVM_UIRT_CNTL_RCVR_FIFO_TIMEOUT_MASK                  0x0000ffff
#define BCHP_TVM_UIRT_CNTL_RCVR_FIFO_TIMEOUT_SHIFT                 0

/***************************************************************************
 *UIRT_XMIT_CNTL - UIRT_XMIT_CNTL
 ***************************************************************************/
/* TVM :: UIRT_XMIT_CNTL :: TXD_POLARITY [31:31] */
#define BCHP_TVM_UIRT_XMIT_CNTL_TXD_POLARITY_MASK                  0x80000000
#define BCHP_TVM_UIRT_XMIT_CNTL_TXD_POLARITY_SHIFT                 31

/* TVM :: UIRT_XMIT_CNTL :: TXD_MASK [30:30] */
#define BCHP_TVM_UIRT_XMIT_CNTL_TXD_MASK_MASK                      0x40000000
#define BCHP_TVM_UIRT_XMIT_CNTL_TXD_MASK_SHIFT                     30

/* TVM :: UIRT_XMIT_CNTL :: TXD_SELECT [29:28] */
#define BCHP_TVM_UIRT_XMIT_CNTL_TXD_SELECT_MASK                    0x30000000
#define BCHP_TVM_UIRT_XMIT_CNTL_TXD_SELECT_SHIFT                   28

/* TVM :: UIRT_XMIT_CNTL :: reserved0 [27:08] */
#define BCHP_TVM_UIRT_XMIT_CNTL_reserved0_MASK                     0x0fffff00
#define BCHP_TVM_UIRT_XMIT_CNTL_reserved0_SHIFT                    8

/* TVM :: UIRT_XMIT_CNTL :: XMIT_FIFO_THRESHOLD [07:04] */
#define BCHP_TVM_UIRT_XMIT_CNTL_XMIT_FIFO_THRESHOLD_MASK           0x000000f0
#define BCHP_TVM_UIRT_XMIT_CNTL_XMIT_FIFO_THRESHOLD_SHIFT          4

/* TVM :: UIRT_XMIT_CNTL :: reserved1 [03:02] */
#define BCHP_TVM_UIRT_XMIT_CNTL_reserved1_MASK                     0x0000000c
#define BCHP_TVM_UIRT_XMIT_CNTL_reserved1_SHIFT                    2

/* TVM :: UIRT_XMIT_CNTL :: XMIT_UNDERRUN_CNTL [01:00] */
#define BCHP_TVM_UIRT_XMIT_CNTL_XMIT_UNDERRUN_CNTL_MASK            0x00000003
#define BCHP_TVM_UIRT_XMIT_CNTL_XMIT_UNDERRUN_CNTL_SHIFT           0

/***************************************************************************
 *UIRT_RCVR_CNTL - UIRT_RCVR_CNTL
 ***************************************************************************/
/* TVM :: UIRT_RCVR_CNTL :: RXD_POLARITY [31:31] */
#define BCHP_TVM_UIRT_RCVR_CNTL_RXD_POLARITY_MASK                  0x80000000
#define BCHP_TVM_UIRT_RCVR_CNTL_RXD_POLARITY_SHIFT                 31

/* TVM :: UIRT_RCVR_CNTL :: reserved0 [30:20] */
#define BCHP_TVM_UIRT_RCVR_CNTL_reserved0_MASK                     0x7ff00000
#define BCHP_TVM_UIRT_RCVR_CNTL_reserved0_SHIFT                    20

/* TVM :: UIRT_RCVR_CNTL :: RCVR_FIFO_THRESHOLD [19:16] */
#define BCHP_TVM_UIRT_RCVR_CNTL_RCVR_FIFO_THRESHOLD_MASK           0x000f0000
#define BCHP_TVM_UIRT_RCVR_CNTL_RCVR_FIFO_THRESHOLD_SHIFT          16

/* TVM :: UIRT_RCVR_CNTL :: reserved1 [15:10] */
#define BCHP_TVM_UIRT_RCVR_CNTL_reserved1_MASK                     0x0000fc00
#define BCHP_TVM_UIRT_RCVR_CNTL_reserved1_SHIFT                    10

/* TVM :: UIRT_RCVR_CNTL :: RCVR_OVERRUN_CNTL [09:09] */
#define BCHP_TVM_UIRT_RCVR_CNTL_RCVR_OVERRUN_CNTL_MASK             0x00000200
#define BCHP_TVM_UIRT_RCVR_CNTL_RCVR_OVERRUN_CNTL_SHIFT            9

/* TVM :: UIRT_RCVR_CNTL :: RCVR_MODE [08:08] */
#define BCHP_TVM_UIRT_RCVR_CNTL_RCVR_MODE_MASK                     0x00000100
#define BCHP_TVM_UIRT_RCVR_CNTL_RCVR_MODE_SHIFT                    8

/* TVM :: UIRT_RCVR_CNTL :: RCVR_SAMPLE_SYNC [07:07] */
#define BCHP_TVM_UIRT_RCVR_CNTL_RCVR_SAMPLE_SYNC_MASK              0x00000080
#define BCHP_TVM_UIRT_RCVR_CNTL_RCVR_SAMPLE_SYNC_SHIFT             7

/* TVM :: UIRT_RCVR_CNTL :: RCVR_START_STOP [06:04] */
#define BCHP_TVM_UIRT_RCVR_CNTL_RCVR_START_STOP_MASK               0x00000070
#define BCHP_TVM_UIRT_RCVR_CNTL_RCVR_START_STOP_SHIFT              4

/* TVM :: UIRT_RCVR_CNTL :: RCVR_STOP_SAMPLES [03:00] */
#define BCHP_TVM_UIRT_RCVR_CNTL_RCVR_STOP_SAMPLES_MASK             0x0000000f
#define BCHP_TVM_UIRT_RCVR_CNTL_RCVR_STOP_SAMPLES_SHIFT            0

/***************************************************************************
 *UIRT_INTR_ENABLE - UIRT_INTR_ENABLE
 ***************************************************************************/
/* TVM :: UIRT_INTR_ENABLE :: reserved0 [31:08] */
#define BCHP_TVM_UIRT_INTR_ENABLE_reserved0_MASK                   0xffffff00
#define BCHP_TVM_UIRT_INTR_ENABLE_reserved0_SHIFT                  8

/* TVM :: UIRT_INTR_ENABLE :: MASTER_EN [07:07] */
#define BCHP_TVM_UIRT_INTR_ENABLE_MASTER_EN_MASK                   0x00000080
#define BCHP_TVM_UIRT_INTR_ENABLE_MASTER_EN_SHIFT                  7

/* TVM :: UIRT_INTR_ENABLE :: RCVR_TIMEOUT_EN [06:06] */
#define BCHP_TVM_UIRT_INTR_ENABLE_RCVR_TIMEOUT_EN_MASK             0x00000040
#define BCHP_TVM_UIRT_INTR_ENABLE_RCVR_TIMEOUT_EN_SHIFT            6

/* TVM :: UIRT_INTR_ENABLE :: RCVR_OVERRUN_EN [05:05] */
#define BCHP_TVM_UIRT_INTR_ENABLE_RCVR_OVERRUN_EN_MASK             0x00000020
#define BCHP_TVM_UIRT_INTR_ENABLE_RCVR_OVERRUN_EN_SHIFT            5

/* TVM :: UIRT_INTR_ENABLE :: RCVR_FIFO_EN [04:04] */
#define BCHP_TVM_UIRT_INTR_ENABLE_RCVR_FIFO_EN_MASK                0x00000010
#define BCHP_TVM_UIRT_INTR_ENABLE_RCVR_FIFO_EN_SHIFT               4

/* TVM :: UIRT_INTR_ENABLE :: reserved1 [03:02] */
#define BCHP_TVM_UIRT_INTR_ENABLE_reserved1_MASK                   0x0000000c
#define BCHP_TVM_UIRT_INTR_ENABLE_reserved1_SHIFT                  2

/* TVM :: UIRT_INTR_ENABLE :: XMIT_UNDERRUN_EN [01:01] */
#define BCHP_TVM_UIRT_INTR_ENABLE_XMIT_UNDERRUN_EN_MASK            0x00000002
#define BCHP_TVM_UIRT_INTR_ENABLE_XMIT_UNDERRUN_EN_SHIFT           1

/* TVM :: UIRT_INTR_ENABLE :: XMIT_FIFO_EN [00:00] */
#define BCHP_TVM_UIRT_INTR_ENABLE_XMIT_FIFO_EN_MASK                0x00000001
#define BCHP_TVM_UIRT_INTR_ENABLE_XMIT_FIFO_EN_SHIFT               0

/***************************************************************************
 *UIRT_INTR_STATUS - UIRT_INTR_STATUS
 ***************************************************************************/
/* TVM :: UIRT_INTR_STATUS :: reserved0 [31:08] */
#define BCHP_TVM_UIRT_INTR_STATUS_reserved0_MASK                   0xffffff00
#define BCHP_TVM_UIRT_INTR_STATUS_reserved0_SHIFT                  8

/* TVM :: UIRT_INTR_STATUS :: MASTER_STAT [07:07] */
#define BCHP_TVM_UIRT_INTR_STATUS_MASTER_STAT_MASK                 0x00000080
#define BCHP_TVM_UIRT_INTR_STATUS_MASTER_STAT_SHIFT                7

/* TVM :: UIRT_INTR_STATUS :: RCVR_TIMEOUT_STAT [06:06] */
#define BCHP_TVM_UIRT_INTR_STATUS_RCVR_TIMEOUT_STAT_MASK           0x00000040
#define BCHP_TVM_UIRT_INTR_STATUS_RCVR_TIMEOUT_STAT_SHIFT          6

/* TVM :: UIRT_INTR_STATUS :: RCVR_OVERRUN_STAT [05:05] */
#define BCHP_TVM_UIRT_INTR_STATUS_RCVR_OVERRUN_STAT_MASK           0x00000020
#define BCHP_TVM_UIRT_INTR_STATUS_RCVR_OVERRUN_STAT_SHIFT          5

/* TVM :: UIRT_INTR_STATUS :: RCVR_FIFO_STAT [04:04] */
#define BCHP_TVM_UIRT_INTR_STATUS_RCVR_FIFO_STAT_MASK              0x00000010
#define BCHP_TVM_UIRT_INTR_STATUS_RCVR_FIFO_STAT_SHIFT             4

/* TVM :: UIRT_INTR_STATUS :: reserved1 [03:03] */
#define BCHP_TVM_UIRT_INTR_STATUS_reserved1_MASK                   0x00000008
#define BCHP_TVM_UIRT_INTR_STATUS_reserved1_SHIFT                  3

/* TVM :: UIRT_INTR_STATUS :: XMIT_EOT_STAT [02:02] */
#define BCHP_TVM_UIRT_INTR_STATUS_XMIT_EOT_STAT_MASK               0x00000004
#define BCHP_TVM_UIRT_INTR_STATUS_XMIT_EOT_STAT_SHIFT              2

/* TVM :: UIRT_INTR_STATUS :: XMIT_UNDERRUN_STAT [01:01] */
#define BCHP_TVM_UIRT_INTR_STATUS_XMIT_UNDERRUN_STAT_MASK          0x00000002
#define BCHP_TVM_UIRT_INTR_STATUS_XMIT_UNDERRUN_STAT_SHIFT         1

/* TVM :: UIRT_INTR_STATUS :: XMIT_FIFO_STAT [00:00] */
#define BCHP_TVM_UIRT_INTR_STATUS_XMIT_FIFO_STAT_MASK              0x00000001
#define BCHP_TVM_UIRT_INTR_STATUS_XMIT_FIFO_STAT_SHIFT             0

/***************************************************************************
 *UART1_RBR - UART1_RBR
 ***************************************************************************/
/* TVM :: UART1_RBR :: RBR [07:00] */
#define BCHP_TVM_UART1_RBR_RBR_MASK                                0xff
#define BCHP_TVM_UART1_RBR_RBR_SHIFT                               0

/***************************************************************************
 *UART1_THR - UART1_THR
 ***************************************************************************/
/* TVM :: UART1_THR :: THR [07:00] */
#define BCHP_TVM_UART1_THR_THR_MASK                                0xff
#define BCHP_TVM_UART1_THR_THR_SHIFT                               0

/***************************************************************************
 *UART1_IER - UART1_IER
 ***************************************************************************/
/* TVM :: UART1_IER :: reserved0 [07:04] */
#define BCHP_TVM_UART1_IER_reserved0_MASK                          0xf0
#define BCHP_TVM_UART1_IER_reserved0_SHIFT                         4

/* TVM :: UART1_IER :: EDSSI [03:03] */
#define BCHP_TVM_UART1_IER_EDSSI_MASK                              0x08
#define BCHP_TVM_UART1_IER_EDSSI_SHIFT                             3

/* TVM :: UART1_IER :: ELSI [02:02] */
#define BCHP_TVM_UART1_IER_ELSI_MASK                               0x04
#define BCHP_TVM_UART1_IER_ELSI_SHIFT                              2

/* TVM :: UART1_IER :: ETBEI [01:01] */
#define BCHP_TVM_UART1_IER_ETBEI_MASK                              0x02
#define BCHP_TVM_UART1_IER_ETBEI_SHIFT                             1

/* TVM :: UART1_IER :: ERBFI [00:00] */
#define BCHP_TVM_UART1_IER_ERBFI_MASK                              0x01
#define BCHP_TVM_UART1_IER_ERBFI_SHIFT                             0

/***************************************************************************
 *UART1_IIR - UART1_IIR
 ***************************************************************************/
/* TVM :: UART1_IIR :: FIFOS_ENABLED [07:06] */
#define BCHP_TVM_UART1_IIR_FIFOS_ENABLED_MASK                      0xc0
#define BCHP_TVM_UART1_IIR_FIFOS_ENABLED_SHIFT                     6

/* TVM :: UART1_IIR :: reserved0 [05:04] */
#define BCHP_TVM_UART1_IIR_reserved0_MASK                          0x30
#define BCHP_TVM_UART1_IIR_reserved0_SHIFT                         4

/* TVM :: UART1_IIR :: INTR_ID [03:01] */
#define BCHP_TVM_UART1_IIR_INTR_ID_MASK                            0x0e
#define BCHP_TVM_UART1_IIR_INTR_ID_SHIFT                           1

/* TVM :: UART1_IIR :: INTR_PENDING_NOT [00:00] */
#define BCHP_TVM_UART1_IIR_INTR_PENDING_NOT_MASK                   0x01
#define BCHP_TVM_UART1_IIR_INTR_PENDING_NOT_SHIFT                  0

/***************************************************************************
 *UART1_FCR - UART1_FCR
 ***************************************************************************/
/* TVM :: UART1_FCR :: RCVR_TRIGGER [07:06] */
#define BCHP_TVM_UART1_FCR_RCVR_TRIGGER_MASK                       0xc0
#define BCHP_TVM_UART1_FCR_RCVR_TRIGGER_SHIFT                      6

/* TVM :: UART1_FCR :: reserved0 [05:03] */
#define BCHP_TVM_UART1_FCR_reserved0_MASK                          0x38
#define BCHP_TVM_UART1_FCR_reserved0_SHIFT                         3

/* TVM :: UART1_FCR :: XMIT_FIFO_RESET [02:02] */
#define BCHP_TVM_UART1_FCR_XMIT_FIFO_RESET_MASK                    0x04
#define BCHP_TVM_UART1_FCR_XMIT_FIFO_RESET_SHIFT                   2

/* TVM :: UART1_FCR :: RCVR_FIFO_RESET [01:01] */
#define BCHP_TVM_UART1_FCR_RCVR_FIFO_RESET_MASK                    0x02
#define BCHP_TVM_UART1_FCR_RCVR_FIFO_RESET_SHIFT                   1

/* TVM :: UART1_FCR :: FIFO_ENABLE [00:00] */
#define BCHP_TVM_UART1_FCR_FIFO_ENABLE_MASK                        0x01
#define BCHP_TVM_UART1_FCR_FIFO_ENABLE_SHIFT                       0

/***************************************************************************
 *UART1_LCR - UART1_LCR
 ***************************************************************************/
/* TVM :: UART1_LCR :: DLAB [07:07] */
#define BCHP_TVM_UART1_LCR_DLAB_MASK                               0x80
#define BCHP_TVM_UART1_LCR_DLAB_SHIFT                              7

/* TVM :: UART1_LCR :: SET_BREAK [06:06] */
#define BCHP_TVM_UART1_LCR_SET_BREAK_MASK                          0x40
#define BCHP_TVM_UART1_LCR_SET_BREAK_SHIFT                         6

/* TVM :: UART1_LCR :: PARITY_CNTL [05:03] */
#define BCHP_TVM_UART1_LCR_PARITY_CNTL_MASK                        0x38
#define BCHP_TVM_UART1_LCR_PARITY_CNTL_SHIFT                       3

/* TVM :: UART1_LCR :: STB [02:02] */
#define BCHP_TVM_UART1_LCR_STB_MASK                                0x04
#define BCHP_TVM_UART1_LCR_STB_SHIFT                               2

/* TVM :: UART1_LCR :: WLS [01:00] */
#define BCHP_TVM_UART1_LCR_WLS_MASK                                0x03
#define BCHP_TVM_UART1_LCR_WLS_SHIFT                               0

/***************************************************************************
 *UART1_MCR - UART1_MCR
 ***************************************************************************/
/* TVM :: UART1_MCR :: reserved0 [07:05] */
#define BCHP_TVM_UART1_MCR_reserved0_MASK                          0xe0
#define BCHP_TVM_UART1_MCR_reserved0_SHIFT                         5

/* TVM :: UART1_MCR :: LOOP [04:04] */
#define BCHP_TVM_UART1_MCR_LOOP_MASK                               0x10
#define BCHP_TVM_UART1_MCR_LOOP_SHIFT                              4

/* TVM :: UART1_MCR :: GPO2 [03:03] */
#define BCHP_TVM_UART1_MCR_GPO2_MASK                               0x08
#define BCHP_TVM_UART1_MCR_GPO2_SHIFT                              3

/* TVM :: UART1_MCR :: GPO1 [02:02] */
#define BCHP_TVM_UART1_MCR_GPO1_MASK                               0x04
#define BCHP_TVM_UART1_MCR_GPO1_SHIFT                              2

/* TVM :: UART1_MCR :: RTS [01:01] */
#define BCHP_TVM_UART1_MCR_RTS_MASK                                0x02
#define BCHP_TVM_UART1_MCR_RTS_SHIFT                               1

/* TVM :: UART1_MCR :: DTR [00:00] */
#define BCHP_TVM_UART1_MCR_DTR_MASK                                0x01
#define BCHP_TVM_UART1_MCR_DTR_SHIFT                               0

/***************************************************************************
 *UART1_LSR - UART1_LSR
 ***************************************************************************/
/* TVM :: UART1_LSR :: RCVR_FIFO_ERROR [07:07] */
#define BCHP_TVM_UART1_LSR_RCVR_FIFO_ERROR_MASK                    0x80
#define BCHP_TVM_UART1_LSR_RCVR_FIFO_ERROR_SHIFT                   7

/* TVM :: UART1_LSR :: TEMT [06:06] */
#define BCHP_TVM_UART1_LSR_TEMT_MASK                               0x40
#define BCHP_TVM_UART1_LSR_TEMT_SHIFT                              6

/* TVM :: UART1_LSR :: THRE [05:05] */
#define BCHP_TVM_UART1_LSR_THRE_MASK                               0x20
#define BCHP_TVM_UART1_LSR_THRE_SHIFT                              5

/* TVM :: UART1_LSR :: BI [04:04] */
#define BCHP_TVM_UART1_LSR_BI_MASK                                 0x10
#define BCHP_TVM_UART1_LSR_BI_SHIFT                                4

/* TVM :: UART1_LSR :: FE [03:03] */
#define BCHP_TVM_UART1_LSR_FE_MASK                                 0x08
#define BCHP_TVM_UART1_LSR_FE_SHIFT                                3

/* TVM :: UART1_LSR :: PE [02:02] */
#define BCHP_TVM_UART1_LSR_PE_MASK                                 0x04
#define BCHP_TVM_UART1_LSR_PE_SHIFT                                2

/* TVM :: UART1_LSR :: OE [01:01] */
#define BCHP_TVM_UART1_LSR_OE_MASK                                 0x02
#define BCHP_TVM_UART1_LSR_OE_SHIFT                                1

/* TVM :: UART1_LSR :: DR [00:00] */
#define BCHP_TVM_UART1_LSR_DR_MASK                                 0x01
#define BCHP_TVM_UART1_LSR_DR_SHIFT                                0

/***************************************************************************
 *UART1_MSR - UART1_MSR
 ***************************************************************************/
/* TVM :: UART1_MSR :: DCD [07:07] */
#define BCHP_TVM_UART1_MSR_DCD_MASK                                0x80
#define BCHP_TVM_UART1_MSR_DCD_SHIFT                               7

/* TVM :: UART1_MSR :: RI [06:06] */
#define BCHP_TVM_UART1_MSR_RI_MASK                                 0x40
#define BCHP_TVM_UART1_MSR_RI_SHIFT                                6

/* TVM :: UART1_MSR :: DSR [05:05] */
#define BCHP_TVM_UART1_MSR_DSR_MASK                                0x20
#define BCHP_TVM_UART1_MSR_DSR_SHIFT                               5

/* TVM :: UART1_MSR :: CTS [04:04] */
#define BCHP_TVM_UART1_MSR_CTS_MASK                                0x10
#define BCHP_TVM_UART1_MSR_CTS_SHIFT                               4

/* TVM :: UART1_MSR :: DDCD [03:03] */
#define BCHP_TVM_UART1_MSR_DDCD_MASK                               0x08
#define BCHP_TVM_UART1_MSR_DDCD_SHIFT                              3

/* TVM :: UART1_MSR :: TERI [02:02] */
#define BCHP_TVM_UART1_MSR_TERI_MASK                               0x04
#define BCHP_TVM_UART1_MSR_TERI_SHIFT                              2

/* TVM :: UART1_MSR :: DDSR [01:01] */
#define BCHP_TVM_UART1_MSR_DDSR_MASK                               0x02
#define BCHP_TVM_UART1_MSR_DDSR_SHIFT                              1

/* TVM :: UART1_MSR :: DCTS [00:00] */
#define BCHP_TVM_UART1_MSR_DCTS_MASK                               0x01
#define BCHP_TVM_UART1_MSR_DCTS_SHIFT                              0

/***************************************************************************
 *UART1_SCR - UART1_SCR
 ***************************************************************************/
/* TVM :: UART1_SCR :: SCR [07:00] */
#define BCHP_TVM_UART1_SCR_SCR_MASK                                0xff
#define BCHP_TVM_UART1_SCR_SCR_SHIFT                               0

/***************************************************************************
 *CEC2_HEADER_BLOCK - CEC2_HEADER_BLOCK
 ***************************************************************************/
/* TVM :: CEC2_HEADER_BLOCK :: reserved0 [31:10] */
#define BCHP_TVM_CEC2_HEADER_BLOCK_reserved0_MASK                  0xfffffc00
#define BCHP_TVM_CEC2_HEADER_BLOCK_reserved0_SHIFT                 10

/* union - case write_access [09:00] */
/* TVM :: CEC2_HEADER_BLOCK :: write_access :: HEADER_BLOCK_TX [09:00] */
#define BCHP_TVM_CEC2_HEADER_BLOCK_write_access_HEADER_BLOCK_TX_MASK 0x000003ff
#define BCHP_TVM_CEC2_HEADER_BLOCK_write_access_HEADER_BLOCK_TX_SHIFT 0

/* union - case read_access [09:00] */
/* TVM :: CEC2_HEADER_BLOCK :: read_access :: HEADER_BLOCK_RX [09:00] */
#define BCHP_TVM_CEC2_HEADER_BLOCK_read_access_HEADER_BLOCK_RX_MASK 0x000003ff
#define BCHP_TVM_CEC2_HEADER_BLOCK_read_access_HEADER_BLOCK_RX_SHIFT 0

/***************************************************************************
 *CEC2_DATA_BLOCK - CEC2_DATA_BLOCK
 ***************************************************************************/
/* TVM :: CEC2_DATA_BLOCK :: reserved0 [31:10] */
#define BCHP_TVM_CEC2_DATA_BLOCK_reserved0_MASK                    0xfffffc00
#define BCHP_TVM_CEC2_DATA_BLOCK_reserved0_SHIFT                   10

/* union - case write_access [09:00] */
/* TVM :: CEC2_DATA_BLOCK :: write_access :: DATA_BLOCK_TX [09:00] */
#define BCHP_TVM_CEC2_DATA_BLOCK_write_access_DATA_BLOCK_TX_MASK   0x000003ff
#define BCHP_TVM_CEC2_DATA_BLOCK_write_access_DATA_BLOCK_TX_SHIFT  0

/* union - case read_access [09:00] */
/* TVM :: CEC2_DATA_BLOCK :: read_access :: DATA_BLOCK_RX [09:00] */
#define BCHP_TVM_CEC2_DATA_BLOCK_read_access_DATA_BLOCK_RX_MASK    0x000003ff
#define BCHP_TVM_CEC2_DATA_BLOCK_read_access_DATA_BLOCK_RX_SHIFT   0

/***************************************************************************
 *CEC2_CNTL - CEC2_CNTL
 ***************************************************************************/
/* TVM :: CEC2_CNTL :: POLLING_CNT [31:16] */
#define BCHP_TVM_CEC2_CNTL_POLLING_CNT_MASK                        0xffff0000
#define BCHP_TVM_CEC2_CNTL_POLLING_CNT_SHIFT                       16

/* TVM :: CEC2_CNTL :: LOGICAL_ADDR [15:12] */
#define BCHP_TVM_CEC2_CNTL_LOGICAL_ADDR_MASK                       0x0000f000
#define BCHP_TVM_CEC2_CNTL_LOGICAL_ADDR_SHIFT                      12

/* TVM :: CEC2_CNTL :: reserved0 [11:11] */
#define BCHP_TVM_CEC2_CNTL_reserved0_MASK                          0x00000800
#define BCHP_TVM_CEC2_CNTL_reserved0_SHIFT                         11

/* TVM :: CEC2_CNTL :: CEC2_TXFFRESET [10:10] */
#define BCHP_TVM_CEC2_CNTL_CEC2_TXFFRESET_MASK                     0x00000400
#define BCHP_TVM_CEC2_CNTL_CEC2_TXFFRESET_SHIFT                    10

/* TVM :: CEC2_CNTL :: CEC2_RXFFRESET [09:09] */
#define BCHP_TVM_CEC2_CNTL_CEC2_RXFFRESET_MASK                     0x00000200
#define BCHP_TVM_CEC2_CNTL_CEC2_RXFFRESET_SHIFT                    9

/* TVM :: CEC2_CNTL :: CEC2_SOFTRESET [08:08] */
#define BCHP_TVM_CEC2_CNTL_CEC2_SOFTRESET_MASK                     0x00000100
#define BCHP_TVM_CEC2_CNTL_CEC2_SOFTRESET_SHIFT                    8

/* TVM :: CEC2_CNTL :: CEC2_OUT_EN [07:07] */
#define BCHP_TVM_CEC2_CNTL_CEC2_OUT_EN_MASK                        0x00000080
#define BCHP_TVM_CEC2_CNTL_CEC2_OUT_EN_SHIFT                       7

/* TVM :: CEC2_CNTL :: reserved1 [06:06] */
#define BCHP_TVM_CEC2_CNTL_reserved1_MASK                          0x00000040
#define BCHP_TVM_CEC2_CNTL_reserved1_SHIFT                         6

/* TVM :: CEC2_CNTL :: CEC2FF_THRESHOLD [05:04] */
#define BCHP_TVM_CEC2_CNTL_CEC2FF_THRESHOLD_MASK                   0x00000030
#define BCHP_TVM_CEC2_CNTL_CEC2FF_THRESHOLD_SHIFT                  4

/* TVM :: CEC2_CNTL :: reserved2 [03:02] */
#define BCHP_TVM_CEC2_CNTL_reserved2_MASK                          0x0000000c
#define BCHP_TVM_CEC2_CNTL_reserved2_SHIFT                         2

/* TVM :: CEC2_CNTL :: ACK_GEN_EN [01:01] */
#define BCHP_TVM_CEC2_CNTL_ACK_GEN_EN_MASK                         0x00000002
#define BCHP_TVM_CEC2_CNTL_ACK_GEN_EN_SHIFT                        1

/* TVM :: CEC2_CNTL :: CEC2_EN [00:00] */
#define BCHP_TVM_CEC2_CNTL_CEC2_EN_MASK                            0x00000001
#define BCHP_TVM_CEC2_CNTL_CEC2_EN_SHIFT                           0

/***************************************************************************
 *CEC2_START_DET_CNT - CEC2_START_DET_CNT
 ***************************************************************************/
/* TVM :: CEC2_START_DET_CNT :: DET_START1_MAXCNT [31:24] */
#define BCHP_TVM_CEC2_START_DET_CNT_DET_START1_MAXCNT_MASK         0xff000000
#define BCHP_TVM_CEC2_START_DET_CNT_DET_START1_MAXCNT_SHIFT        24

/* TVM :: CEC2_START_DET_CNT :: DET_START1_MINCNT [23:16] */
#define BCHP_TVM_CEC2_START_DET_CNT_DET_START1_MINCNT_MASK         0x00ff0000
#define BCHP_TVM_CEC2_START_DET_CNT_DET_START1_MINCNT_SHIFT        16

/* TVM :: CEC2_START_DET_CNT :: DET_START0_MAXCNT [15:08] */
#define BCHP_TVM_CEC2_START_DET_CNT_DET_START0_MAXCNT_MASK         0x0000ff00
#define BCHP_TVM_CEC2_START_DET_CNT_DET_START0_MAXCNT_SHIFT        8

/* TVM :: CEC2_START_DET_CNT :: DET_START0_MINCNT [07:00] */
#define BCHP_TVM_CEC2_START_DET_CNT_DET_START0_MINCNT_MASK         0x000000ff
#define BCHP_TVM_CEC2_START_DET_CNT_DET_START0_MINCNT_SHIFT        0

/***************************************************************************
 *CEC2_DATA0_DET_CNT - CEC2_DATA0_DET_CNT
 ***************************************************************************/
/* TVM :: CEC2_DATA0_DET_CNT :: DET0_1_MAXCNT [31:24] */
#define BCHP_TVM_CEC2_DATA0_DET_CNT_DET0_1_MAXCNT_MASK             0xff000000
#define BCHP_TVM_CEC2_DATA0_DET_CNT_DET0_1_MAXCNT_SHIFT            24

/* TVM :: CEC2_DATA0_DET_CNT :: DET0_1_MINCNT [23:16] */
#define BCHP_TVM_CEC2_DATA0_DET_CNT_DET0_1_MINCNT_MASK             0x00ff0000
#define BCHP_TVM_CEC2_DATA0_DET_CNT_DET0_1_MINCNT_SHIFT            16

/* TVM :: CEC2_DATA0_DET_CNT :: DET0_0_MAXCNT [15:08] */
#define BCHP_TVM_CEC2_DATA0_DET_CNT_DET0_0_MAXCNT_MASK             0x0000ff00
#define BCHP_TVM_CEC2_DATA0_DET_CNT_DET0_0_MAXCNT_SHIFT            8

/* TVM :: CEC2_DATA0_DET_CNT :: DET0_0_MINCNT [07:00] */
#define BCHP_TVM_CEC2_DATA0_DET_CNT_DET0_0_MINCNT_MASK             0x000000ff
#define BCHP_TVM_CEC2_DATA0_DET_CNT_DET0_0_MINCNT_SHIFT            0

/***************************************************************************
 *CEC2_DATA1_DET_CNT - CEC2_DATA1_DET_CNT
 ***************************************************************************/
/* TVM :: CEC2_DATA1_DET_CNT :: DET1_1_MAXCNT [31:24] */
#define BCHP_TVM_CEC2_DATA1_DET_CNT_DET1_1_MAXCNT_MASK             0xff000000
#define BCHP_TVM_CEC2_DATA1_DET_CNT_DET1_1_MAXCNT_SHIFT            24

/* TVM :: CEC2_DATA1_DET_CNT :: DET1_1_MINCNT [23:16] */
#define BCHP_TVM_CEC2_DATA1_DET_CNT_DET1_1_MINCNT_MASK             0x00ff0000
#define BCHP_TVM_CEC2_DATA1_DET_CNT_DET1_1_MINCNT_SHIFT            16

/* TVM :: CEC2_DATA1_DET_CNT :: DET1_0_MAXCNT [15:08] */
#define BCHP_TVM_CEC2_DATA1_DET_CNT_DET1_0_MAXCNT_MASK             0x0000ff00
#define BCHP_TVM_CEC2_DATA1_DET_CNT_DET1_0_MAXCNT_SHIFT            8

/* TVM :: CEC2_DATA1_DET_CNT :: DET1_0_MINCNT [07:00] */
#define BCHP_TVM_CEC2_DATA1_DET_CNT_DET1_0_MINCNT_MASK             0x000000ff
#define BCHP_TVM_CEC2_DATA1_DET_CNT_DET1_0_MINCNT_SHIFT            0

/***************************************************************************
 *CEC2_LINE_ERR_HANDL - CEC2_LINE_ERR_HANDL
 ***************************************************************************/
/* TVM :: CEC2_LINE_ERR_HANDL :: reserved0 [31:24] */
#define BCHP_TVM_CEC2_LINE_ERR_HANDL_reserved0_MASK                0xff000000
#define BCHP_TVM_CEC2_LINE_ERR_HANDL_reserved0_SHIFT               24

/* TVM :: CEC2_LINE_ERR_HANDL :: MIN_CEC2_PERIOD_CNT [23:16] */
#define BCHP_TVM_CEC2_LINE_ERR_HANDL_MIN_CEC2_PERIOD_CNT_MASK      0x00ff0000
#define BCHP_TVM_CEC2_LINE_ERR_HANDL_MIN_CEC2_PERIOD_CNT_SHIFT     16

/* TVM :: CEC2_LINE_ERR_HANDL :: TIMEOUT_CNT [15:08] */
#define BCHP_TVM_CEC2_LINE_ERR_HANDL_TIMEOUT_CNT_MASK              0x0000ff00
#define BCHP_TVM_CEC2_LINE_ERR_HANDL_TIMEOUT_CNT_SHIFT             8

/* TVM :: CEC2_LINE_ERR_HANDL :: reserved1 [07:02] */
#define BCHP_TVM_CEC2_LINE_ERR_HANDL_reserved1_MASK                0x000000fc
#define BCHP_TVM_CEC2_LINE_ERR_HANDL_reserved1_SHIFT               2

/* TVM :: CEC2_LINE_ERR_HANDL :: GEN_LEH_ZERO [01:01] */
#define BCHP_TVM_CEC2_LINE_ERR_HANDL_GEN_LEH_ZERO_MASK             0x00000002
#define BCHP_TVM_CEC2_LINE_ERR_HANDL_GEN_LEH_ZERO_SHIFT            1

/* TVM :: CEC2_LINE_ERR_HANDL :: LINE_ERR_CHK_EN [00:00] */
#define BCHP_TVM_CEC2_LINE_ERR_HANDL_LINE_ERR_CHK_EN_MASK          0x00000001
#define BCHP_TVM_CEC2_LINE_ERR_HANDL_LINE_ERR_CHK_EN_SHIFT         0

/***************************************************************************
 *CEC2_XMIT_DATA0 - CEC2_XMIT_DATA0
 ***************************************************************************/
/* TVM :: CEC2_XMIT_DATA0 :: CEC2_START_XMIT_DATA [31:16] */
#define BCHP_TVM_CEC2_XMIT_DATA0_CEC2_START_XMIT_DATA_MASK         0xffff0000
#define BCHP_TVM_CEC2_XMIT_DATA0_CEC2_START_XMIT_DATA_SHIFT        16

/* TVM :: CEC2_XMIT_DATA0 :: CEC2_ACK_XMIT_DATA [15:00] */
#define BCHP_TVM_CEC2_XMIT_DATA0_CEC2_ACK_XMIT_DATA_MASK           0x0000ffff
#define BCHP_TVM_CEC2_XMIT_DATA0_CEC2_ACK_XMIT_DATA_SHIFT          0

/***************************************************************************
 *CEC2_XMIT_DATA1 - CEC2_XMIT_DATA1
 ***************************************************************************/
/* TVM :: CEC2_XMIT_DATA1 :: CEC2_DATA0_XMIT_DATA [31:16] */
#define BCHP_TVM_CEC2_XMIT_DATA1_CEC2_DATA0_XMIT_DATA_MASK         0xffff0000
#define BCHP_TVM_CEC2_XMIT_DATA1_CEC2_DATA0_XMIT_DATA_SHIFT        16

/* TVM :: CEC2_XMIT_DATA1 :: CEC2_LEH_XMIT_DATA [15:00] */
#define BCHP_TVM_CEC2_XMIT_DATA1_CEC2_LEH_XMIT_DATA_MASK           0x0000ffff
#define BCHP_TVM_CEC2_XMIT_DATA1_CEC2_LEH_XMIT_DATA_SHIFT          0

/***************************************************************************
 *CEC2_STATUS - CEC2_STATUS
 ***************************************************************************/
/* TVM :: CEC2_STATUS :: CEC2_1_PERIOD_CNT [31:24] */
#define BCHP_TVM_CEC2_STATUS_CEC2_1_PERIOD_CNT_MASK                0xff000000
#define BCHP_TVM_CEC2_STATUS_CEC2_1_PERIOD_CNT_SHIFT               24

/* TVM :: CEC2_STATUS :: CEC2_0_PERIOD_CNT [23:16] */
#define BCHP_TVM_CEC2_STATUS_CEC2_0_PERIOD_CNT_MASK                0x00ff0000
#define BCHP_TVM_CEC2_STATUS_CEC2_0_PERIOD_CNT_SHIFT               16

/* TVM :: CEC2_STATUS :: reserved0 [15:14] */
#define BCHP_TVM_CEC2_STATUS_reserved0_MASK                        0x0000c000
#define BCHP_TVM_CEC2_STATUS_reserved0_SHIFT                       14

/* TVM :: CEC2_STATUS :: CEC2_FIFO_CNT [13:11] */
#define BCHP_TVM_CEC2_STATUS_CEC2_FIFO_CNT_MASK                    0x00003800
#define BCHP_TVM_CEC2_STATUS_CEC2_FIFO_CNT_SHIFT                   11

/* TVM :: CEC2_STATUS :: reserved1 [10:04] */
#define BCHP_TVM_CEC2_STATUS_reserved1_MASK                        0x000007f0
#define BCHP_TVM_CEC2_STATUS_reserved1_SHIFT                       4

/* TVM :: CEC2_STATUS :: CEC2_TXFF_CNT [03:01] */
#define BCHP_TVM_CEC2_STATUS_CEC2_TXFF_CNT_MASK                    0x0000000e
#define BCHP_TVM_CEC2_STATUS_CEC2_TXFF_CNT_SHIFT                   1

/* TVM :: CEC2_STATUS :: CEC2_START [00:00] */
#define BCHP_TVM_CEC2_STATUS_CEC2_START_MASK                       0x00000001
#define BCHP_TVM_CEC2_STATUS_CEC2_START_SHIFT                      0

/***************************************************************************
 *CEC2_INTR_ENABLE - CEC2_INTR_ENABLE
 ***************************************************************************/
/* TVM :: CEC2_INTR_ENABLE :: reserved0 [31:24] */
#define BCHP_TVM_CEC2_INTR_ENABLE_reserved0_MASK                   0xff000000
#define BCHP_TVM_CEC2_INTR_ENABLE_reserved0_SHIFT                  24

/* TVM :: CEC2_INTR_ENABLE :: BROADCAST_SET_EN [23:23] */
#define BCHP_TVM_CEC2_INTR_ENABLE_BROADCAST_SET_EN_MASK            0x00800000
#define BCHP_TVM_CEC2_INTR_ENABLE_BROADCAST_SET_EN_SHIFT           23

/* TVM :: CEC2_INTR_ENABLE :: TXFF_EMPTY_EN [22:22] */
#define BCHP_TVM_CEC2_INTR_ENABLE_TXFF_EMPTY_EN_MASK               0x00400000
#define BCHP_TVM_CEC2_INTR_ENABLE_TXFF_EMPTY_EN_SHIFT              22

/* TVM :: CEC2_INTR_ENABLE :: TXFF_FULL_EN [21:21] */
#define BCHP_TVM_CEC2_INTR_ENABLE_TXFF_FULL_EN_MASK                0x00200000
#define BCHP_TVM_CEC2_INTR_ENABLE_TXFF_FULL_EN_SHIFT               21

/* TVM :: CEC2_INTR_ENABLE :: TXFF_UNDERRUN_EN [20:20] */
#define BCHP_TVM_CEC2_INTR_ENABLE_TXFF_UNDERRUN_EN_MASK            0x00100000
#define BCHP_TVM_CEC2_INTR_ENABLE_TXFF_UNDERRUN_EN_SHIFT           20

/* TVM :: CEC2_INTR_ENABLE :: TXFF_OVERRUN_EN [19:19] */
#define BCHP_TVM_CEC2_INTR_ENABLE_TXFF_OVERRUN_EN_MASK             0x00080000
#define BCHP_TVM_CEC2_INTR_ENABLE_TXFF_OVERRUN_EN_SHIFT            19

/* TVM :: CEC2_INTR_ENABLE :: LEH_GEN_DONE_EN [18:18] */
#define BCHP_TVM_CEC2_INTR_ENABLE_LEH_GEN_DONE_EN_MASK             0x00040000
#define BCHP_TVM_CEC2_INTR_ENABLE_LEH_GEN_DONE_EN_SHIFT            18

/* TVM :: CEC2_INTR_ENABLE :: HEADER_BLOCK_DONE_EN [17:17] */
#define BCHP_TVM_CEC2_INTR_ENABLE_HEADER_BLOCK_DONE_EN_MASK        0x00020000
#define BCHP_TVM_CEC2_INTR_ENABLE_HEADER_BLOCK_DONE_EN_SHIFT       17

/* TVM :: CEC2_INTR_ENABLE :: CEC2_HEADER_ONLY_EN [16:16] */
#define BCHP_TVM_CEC2_INTR_ENABLE_CEC2_HEADER_ONLY_EN_MASK         0x00010000
#define BCHP_TVM_CEC2_INTR_ENABLE_CEC2_HEADER_ONLY_EN_SHIFT        16

/* TVM :: CEC2_INTR_ENABLE :: LOST_CEC2_BUS_EN [15:15] */
#define BCHP_TVM_CEC2_INTR_ENABLE_LOST_CEC2_BUS_EN_MASK            0x00008000
#define BCHP_TVM_CEC2_INTR_ENABLE_LOST_CEC2_BUS_EN_SHIFT           15

/* TVM :: CEC2_INTR_ENABLE :: CEC2_MIN_PERIOD_ERR_EN [14:14] */
#define BCHP_TVM_CEC2_INTR_ENABLE_CEC2_MIN_PERIOD_ERR_EN_MASK      0x00004000
#define BCHP_TVM_CEC2_INTR_ENABLE_CEC2_MIN_PERIOD_ERR_EN_SHIFT     14

/* TVM :: CEC2_INTR_ENABLE :: NOACK_DETECTED_EN [13:13] */
#define BCHP_TVM_CEC2_INTR_ENABLE_NOACK_DETECTED_EN_MASK           0x00002000
#define BCHP_TVM_CEC2_INTR_ENABLE_NOACK_DETECTED_EN_SHIFT          13

/* TVM :: CEC2_INTR_ENABLE :: CEC2_FF_HASDATA_EN [12:12] */
#define BCHP_TVM_CEC2_INTR_ENABLE_CEC2_FF_HASDATA_EN_MASK          0x00001000
#define BCHP_TVM_CEC2_INTR_ENABLE_CEC2_FF_HASDATA_EN_SHIFT         12

/* TVM :: CEC2_INTR_ENABLE :: CEC2_FF_UNDERRUN_EN [11:11] */
#define BCHP_TVM_CEC2_INTR_ENABLE_CEC2_FF_UNDERRUN_EN_MASK         0x00000800
#define BCHP_TVM_CEC2_INTR_ENABLE_CEC2_FF_UNDERRUN_EN_SHIFT        11

/* TVM :: CEC2_INTR_ENABLE :: CEC2_FF_OVERRUN_EN [10:10] */
#define BCHP_TVM_CEC2_INTR_ENABLE_CEC2_FF_OVERRUN_EN_MASK          0x00000400
#define BCHP_TVM_CEC2_INTR_ENABLE_CEC2_FF_OVERRUN_EN_SHIFT         10

/* TVM :: CEC2_INTR_ENABLE :: ACK_DETECTED_EN [09:09] */
#define BCHP_TVM_CEC2_INTR_ENABLE_ACK_DETECTED_EN_MASK             0x00000200
#define BCHP_TVM_CEC2_INTR_ENABLE_ACK_DETECTED_EN_SHIFT            9

/* TVM :: CEC2_INTR_ENABLE :: EOM_DETECTED_EN [08:08] */
#define BCHP_TVM_CEC2_INTR_ENABLE_EOM_DETECTED_EN_MASK             0x00000100
#define BCHP_TVM_CEC2_INTR_ENABLE_EOM_DETECTED_EN_SHIFT            8

/* TVM :: CEC2_INTR_ENABLE :: SET_1DATA_ERR_EN [07:07] */
#define BCHP_TVM_CEC2_INTR_ENABLE_SET_1DATA_ERR_EN_MASK            0x00000080
#define BCHP_TVM_CEC2_INTR_ENABLE_SET_1DATA_ERR_EN_SHIFT           7

/* TVM :: CEC2_INTR_ENABLE :: SET_0DATA_ERR_EN [06:06] */
#define BCHP_TVM_CEC2_INTR_ENABLE_SET_0DATA_ERR_EN_MASK            0x00000040
#define BCHP_TVM_CEC2_INTR_ENABLE_SET_0DATA_ERR_EN_SHIFT           6

/* TVM :: CEC2_INTR_ENABLE :: SET_DATA_ERR_EN [05:05] */
#define BCHP_TVM_CEC2_INTR_ENABLE_SET_DATA_ERR_EN_MASK             0x00000020
#define BCHP_TVM_CEC2_INTR_ENABLE_SET_DATA_ERR_EN_SHIFT            5

/* TVM :: CEC2_INTR_ENABLE :: DESTINATION_SET_EN [04:04] */
#define BCHP_TVM_CEC2_INTR_ENABLE_DESTINATION_SET_EN_MASK          0x00000010
#define BCHP_TVM_CEC2_INTR_ENABLE_DESTINATION_SET_EN_SHIFT         4

/* TVM :: CEC2_INTR_ENABLE :: INITIATOR_SET_EN [03:03] */
#define BCHP_TVM_CEC2_INTR_ENABLE_INITIATOR_SET_EN_MASK            0x00000008
#define BCHP_TVM_CEC2_INTR_ENABLE_INITIATOR_SET_EN_SHIFT           3

/* TVM :: CEC2_INTR_ENABLE :: CEC2_START_EN [02:02] */
#define BCHP_TVM_CEC2_INTR_ENABLE_CEC2_START_EN_MASK               0x00000004
#define BCHP_TVM_CEC2_INTR_ENABLE_CEC2_START_EN_SHIFT              2

/* TVM :: CEC2_INTR_ENABLE :: CEC2_TIME_OUT_EN [01:01] */
#define BCHP_TVM_CEC2_INTR_ENABLE_CEC2_TIME_OUT_EN_MASK            0x00000002
#define BCHP_TVM_CEC2_INTR_ENABLE_CEC2_TIME_OUT_EN_SHIFT           1

/* TVM :: CEC2_INTR_ENABLE :: LEH_DETECT_EN [00:00] */
#define BCHP_TVM_CEC2_INTR_ENABLE_LEH_DETECT_EN_MASK               0x00000001
#define BCHP_TVM_CEC2_INTR_ENABLE_LEH_DETECT_EN_SHIFT              0

/***************************************************************************
 *CEC2_INTR_STATUS - CEC2_INTR_STATUS
 ***************************************************************************/
/* TVM :: CEC2_INTR_STATUS :: reserved0 [31:24] */
#define BCHP_TVM_CEC2_INTR_STATUS_reserved0_MASK                   0xff000000
#define BCHP_TVM_CEC2_INTR_STATUS_reserved0_SHIFT                  24

/* TVM :: CEC2_INTR_STATUS :: BROADCAST_SET_STAT [23:23] */
#define BCHP_TVM_CEC2_INTR_STATUS_BROADCAST_SET_STAT_MASK          0x00800000
#define BCHP_TVM_CEC2_INTR_STATUS_BROADCAST_SET_STAT_SHIFT         23

/* TVM :: CEC2_INTR_STATUS :: TXFF_EMPTY_STAT [22:22] */
#define BCHP_TVM_CEC2_INTR_STATUS_TXFF_EMPTY_STAT_MASK             0x00400000
#define BCHP_TVM_CEC2_INTR_STATUS_TXFF_EMPTY_STAT_SHIFT            22

/* TVM :: CEC2_INTR_STATUS :: TXFF_FULL_STAT [21:21] */
#define BCHP_TVM_CEC2_INTR_STATUS_TXFF_FULL_STAT_MASK              0x00200000
#define BCHP_TVM_CEC2_INTR_STATUS_TXFF_FULL_STAT_SHIFT             21

/* TVM :: CEC2_INTR_STATUS :: TXFF_UNDERRUN_STAT [20:20] */
#define BCHP_TVM_CEC2_INTR_STATUS_TXFF_UNDERRUN_STAT_MASK          0x00100000
#define BCHP_TVM_CEC2_INTR_STATUS_TXFF_UNDERRUN_STAT_SHIFT         20

/* TVM :: CEC2_INTR_STATUS :: TXFF_OVERRUN_STAT [19:19] */
#define BCHP_TVM_CEC2_INTR_STATUS_TXFF_OVERRUN_STAT_MASK           0x00080000
#define BCHP_TVM_CEC2_INTR_STATUS_TXFF_OVERRUN_STAT_SHIFT          19

/* TVM :: CEC2_INTR_STATUS :: LEH_GEN_DONE_STAT [18:18] */
#define BCHP_TVM_CEC2_INTR_STATUS_LEH_GEN_DONE_STAT_MASK           0x00040000
#define BCHP_TVM_CEC2_INTR_STATUS_LEH_GEN_DONE_STAT_SHIFT          18

/* TVM :: CEC2_INTR_STATUS :: HEADER_BLOCK_DONE_STAT [17:17] */
#define BCHP_TVM_CEC2_INTR_STATUS_HEADER_BLOCK_DONE_STAT_MASK      0x00020000
#define BCHP_TVM_CEC2_INTR_STATUS_HEADER_BLOCK_DONE_STAT_SHIFT     17

/* TVM :: CEC2_INTR_STATUS :: CEC2_HEADER_ONLY_STAT [16:16] */
#define BCHP_TVM_CEC2_INTR_STATUS_CEC2_HEADER_ONLY_STAT_MASK       0x00010000
#define BCHP_TVM_CEC2_INTR_STATUS_CEC2_HEADER_ONLY_STAT_SHIFT      16

/* TVM :: CEC2_INTR_STATUS :: LOST_CEC2_BUS_STAT [15:15] */
#define BCHP_TVM_CEC2_INTR_STATUS_LOST_CEC2_BUS_STAT_MASK          0x00008000
#define BCHP_TVM_CEC2_INTR_STATUS_LOST_CEC2_BUS_STAT_SHIFT         15

/* TVM :: CEC2_INTR_STATUS :: CEC2_MIN_PERIOD_ERR_STAT [14:14] */
#define BCHP_TVM_CEC2_INTR_STATUS_CEC2_MIN_PERIOD_ERR_STAT_MASK    0x00004000
#define BCHP_TVM_CEC2_INTR_STATUS_CEC2_MIN_PERIOD_ERR_STAT_SHIFT   14

/* TVM :: CEC2_INTR_STATUS :: NOACK_DETECTED_STAT [13:13] */
#define BCHP_TVM_CEC2_INTR_STATUS_NOACK_DETECTED_STAT_MASK         0x00002000
#define BCHP_TVM_CEC2_INTR_STATUS_NOACK_DETECTED_STAT_SHIFT        13

/* TVM :: CEC2_INTR_STATUS :: CEC2_FF_HASDATA_STAT [12:12] */
#define BCHP_TVM_CEC2_INTR_STATUS_CEC2_FF_HASDATA_STAT_MASK        0x00001000
#define BCHP_TVM_CEC2_INTR_STATUS_CEC2_FF_HASDATA_STAT_SHIFT       12

/* TVM :: CEC2_INTR_STATUS :: CEC2_FF_UNDERRUN_STAT [11:11] */
#define BCHP_TVM_CEC2_INTR_STATUS_CEC2_FF_UNDERRUN_STAT_MASK       0x00000800
#define BCHP_TVM_CEC2_INTR_STATUS_CEC2_FF_UNDERRUN_STAT_SHIFT      11

/* TVM :: CEC2_INTR_STATUS :: CEC2_FF_OVERRUN_STAT [10:10] */
#define BCHP_TVM_CEC2_INTR_STATUS_CEC2_FF_OVERRUN_STAT_MASK        0x00000400
#define BCHP_TVM_CEC2_INTR_STATUS_CEC2_FF_OVERRUN_STAT_SHIFT       10

/* TVM :: CEC2_INTR_STATUS :: ACK_DETECTED_STAT [09:09] */
#define BCHP_TVM_CEC2_INTR_STATUS_ACK_DETECTED_STAT_MASK           0x00000200
#define BCHP_TVM_CEC2_INTR_STATUS_ACK_DETECTED_STAT_SHIFT          9

/* TVM :: CEC2_INTR_STATUS :: EOM_DETECTED_STAT [08:08] */
#define BCHP_TVM_CEC2_INTR_STATUS_EOM_DETECTED_STAT_MASK           0x00000100
#define BCHP_TVM_CEC2_INTR_STATUS_EOM_DETECTED_STAT_SHIFT          8

/* TVM :: CEC2_INTR_STATUS :: SET_1DATA_ERR_STAT [07:07] */
#define BCHP_TVM_CEC2_INTR_STATUS_SET_1DATA_ERR_STAT_MASK          0x00000080
#define BCHP_TVM_CEC2_INTR_STATUS_SET_1DATA_ERR_STAT_SHIFT         7

/* TVM :: CEC2_INTR_STATUS :: SET_0DATA_ERR_STAT [06:06] */
#define BCHP_TVM_CEC2_INTR_STATUS_SET_0DATA_ERR_STAT_MASK          0x00000040
#define BCHP_TVM_CEC2_INTR_STATUS_SET_0DATA_ERR_STAT_SHIFT         6

/* TVM :: CEC2_INTR_STATUS :: SET_DATA_ERR_STAT [05:05] */
#define BCHP_TVM_CEC2_INTR_STATUS_SET_DATA_ERR_STAT_MASK           0x00000020
#define BCHP_TVM_CEC2_INTR_STATUS_SET_DATA_ERR_STAT_SHIFT          5

/* TVM :: CEC2_INTR_STATUS :: DESTINATION_SET_STAT [04:04] */
#define BCHP_TVM_CEC2_INTR_STATUS_DESTINATION_SET_STAT_MASK        0x00000010
#define BCHP_TVM_CEC2_INTR_STATUS_DESTINATION_SET_STAT_SHIFT       4

/* TVM :: CEC2_INTR_STATUS :: INITIATOR_SET_STAT [03:03] */
#define BCHP_TVM_CEC2_INTR_STATUS_INITIATOR_SET_STAT_MASK          0x00000008
#define BCHP_TVM_CEC2_INTR_STATUS_INITIATOR_SET_STAT_SHIFT         3

/* TVM :: CEC2_INTR_STATUS :: CEC2_START_STAT [02:02] */
#define BCHP_TVM_CEC2_INTR_STATUS_CEC2_START_STAT_MASK             0x00000004
#define BCHP_TVM_CEC2_INTR_STATUS_CEC2_START_STAT_SHIFT            2

/* TVM :: CEC2_INTR_STATUS :: CEC2_TIME_OUT_STAT [01:01] */
#define BCHP_TVM_CEC2_INTR_STATUS_CEC2_TIME_OUT_STAT_MASK          0x00000002
#define BCHP_TVM_CEC2_INTR_STATUS_CEC2_TIME_OUT_STAT_SHIFT         1

/* TVM :: CEC2_INTR_STATUS :: LEH_DETECT_STAT [00:00] */
#define BCHP_TVM_CEC2_INTR_STATUS_LEH_DETECT_STAT_MASK             0x00000001
#define BCHP_TVM_CEC2_INTR_STATUS_LEH_DETECT_STAT_SHIFT            0

/***************************************************************************
 *CEC2_ERR_CNTL - CEC2_ERR_CNTL
 ***************************************************************************/
/* TVM :: CEC2_ERR_CNTL :: CEC2_DATA1_XMIT_DATA [31:16] */
#define BCHP_TVM_CEC2_ERR_CNTL_CEC2_DATA1_XMIT_DATA_MASK           0xffff0000
#define BCHP_TVM_CEC2_ERR_CNTL_CEC2_DATA1_XMIT_DATA_SHIFT          16

/* TVM :: CEC2_ERR_CNTL :: reserved0 [15:08] */
#define BCHP_TVM_CEC2_ERR_CNTL_reserved0_MASK                      0x0000ff00
#define BCHP_TVM_CEC2_ERR_CNTL_reserved0_SHIFT                     8

/* TVM :: CEC2_ERR_CNTL :: DET_TIME_OUT_EN [07:07] */
#define BCHP_TVM_CEC2_ERR_CNTL_DET_TIME_OUT_EN_MASK                0x00000080
#define BCHP_TVM_CEC2_ERR_CNTL_DET_TIME_OUT_EN_SHIFT               7

/* TVM :: CEC2_ERR_CNTL :: DET_DATA_ERR_EN [06:06] */
#define BCHP_TVM_CEC2_ERR_CNTL_DET_DATA_ERR_EN_MASK                0x00000040
#define BCHP_TVM_CEC2_ERR_CNTL_DET_DATA_ERR_EN_SHIFT               6

/* TVM :: CEC2_ERR_CNTL :: DET_0DATA_ERR_EN [05:05] */
#define BCHP_TVM_CEC2_ERR_CNTL_DET_0DATA_ERR_EN_MASK               0x00000020
#define BCHP_TVM_CEC2_ERR_CNTL_DET_0DATA_ERR_EN_SHIFT              5

/* TVM :: CEC2_ERR_CNTL :: DET_1DATA_ERR_EN [04:04] */
#define BCHP_TVM_CEC2_ERR_CNTL_DET_1DATA_ERR_EN_MASK               0x00000010
#define BCHP_TVM_CEC2_ERR_CNTL_DET_1DATA_ERR_EN_SHIFT              4

/* TVM :: CEC2_ERR_CNTL :: DET_FF_OVERRUN_EN [03:03] */
#define BCHP_TVM_CEC2_ERR_CNTL_DET_FF_OVERRUN_EN_MASK              0x00000008
#define BCHP_TVM_CEC2_ERR_CNTL_DET_FF_OVERRUN_EN_SHIFT             3

/* TVM :: CEC2_ERR_CNTL :: DET_FF_UNDERRUN_EN [02:02] */
#define BCHP_TVM_CEC2_ERR_CNTL_DET_FF_UNDERRUN_EN_MASK             0x00000004
#define BCHP_TVM_CEC2_ERR_CNTL_DET_FF_UNDERRUN_EN_SHIFT            2

/* TVM :: CEC2_ERR_CNTL :: DET_NOACK_EN [01:01] */
#define BCHP_TVM_CEC2_ERR_CNTL_DET_NOACK_EN_MASK                   0x00000002
#define BCHP_TVM_CEC2_ERR_CNTL_DET_NOACK_EN_SHIFT                  1

/* TVM :: CEC2_ERR_CNTL :: DET_MIN_PERIOD_ERR_EN [00:00] */
#define BCHP_TVM_CEC2_ERR_CNTL_DET_MIN_PERIOD_ERR_EN_MASK          0x00000001
#define BCHP_TVM_CEC2_ERR_CNTL_DET_MIN_PERIOD_ERR_EN_SHIFT         0

/***************************************************************************
 *CEC2_CNTL1 - CEC2_CNTL1
 ***************************************************************************/
/* TVM :: CEC2_CNTL1 :: reserved0 [31:24] */
#define BCHP_TVM_CEC2_CNTL1_reserved0_MASK                         0xff000000
#define BCHP_TVM_CEC2_CNTL1_reserved0_SHIFT                        24

/* TVM :: CEC2_CNTL1 :: CEC2_WAIT_CNT [23:00] */
#define BCHP_TVM_CEC2_CNTL1_CEC2_WAIT_CNT_MASK                     0x00ffffff
#define BCHP_TVM_CEC2_CNTL1_CEC2_WAIT_CNT_SHIFT                    0

/***************************************************************************
 *UIRT2_RXTX_FIFO - UIRT2_RXTX_FIFO
 ***************************************************************************/
/* TVM :: UIRT2_RXTX_FIFO :: RLE_VS_SAMPLE [31:31] */
#define BCHP_TVM_UIRT2_RXTX_FIFO_RLE_VS_SAMPLE_MASK                0x80000000
#define BCHP_TVM_UIRT2_RXTX_FIFO_RLE_VS_SAMPLE_SHIFT               31

/* TVM :: UIRT2_RXTX_FIFO :: ENABLE_XMISSION [30:30] */
#define BCHP_TVM_UIRT2_RXTX_FIFO_ENABLE_XMISSION_MASK              0x40000000
#define BCHP_TVM_UIRT2_RXTX_FIFO_ENABLE_XMISSION_SHIFT             30

/* TVM :: UIRT2_RXTX_FIFO :: ENABLE_EOT_INTR [29:29] */
#define BCHP_TVM_UIRT2_RXTX_FIFO_ENABLE_EOT_INTR_MASK              0x20000000
#define BCHP_TVM_UIRT2_RXTX_FIFO_ENABLE_EOT_INTR_SHIFT             29

/* TVM :: UIRT2_RXTX_FIFO :: reserved0 [28:16] */
#define BCHP_TVM_UIRT2_RXTX_FIFO_reserved0_MASK                    0x1fff0000
#define BCHP_TVM_UIRT2_RXTX_FIFO_reserved0_SHIFT                   16

/* TVM :: UIRT2_RXTX_FIFO :: DATA [15:00] */
#define BCHP_TVM_UIRT2_RXTX_FIFO_DATA_MASK                         0x0000ffff
#define BCHP_TVM_UIRT2_RXTX_FIFO_DATA_SHIFT                        0

/***************************************************************************
 *UIRT2_SAMPLE_CLKDIV - UIRT2_SAMPLE_CLKDIV
 ***************************************************************************/
/* TVM :: UIRT2_SAMPLE_CLKDIV :: RCVR_SAMPLE_DIV [31:16] */
#define BCHP_TVM_UIRT2_SAMPLE_CLKDIV_RCVR_SAMPLE_DIV_MASK          0xffff0000
#define BCHP_TVM_UIRT2_SAMPLE_CLKDIV_RCVR_SAMPLE_DIV_SHIFT         16

/* TVM :: UIRT2_SAMPLE_CLKDIV :: XMIT_SAMPLE_DIV [15:00] */
#define BCHP_TVM_UIRT2_SAMPLE_CLKDIV_XMIT_SAMPLE_DIV_MASK          0x0000ffff
#define BCHP_TVM_UIRT2_SAMPLE_CLKDIV_XMIT_SAMPLE_DIV_SHIFT         0

/***************************************************************************
 *UIRT2_XMIT_MOD_CNTL - UIRT2_XMIT_MOD_CNTL
 ***************************************************************************/
/* TVM :: UIRT2_XMIT_MOD_CNTL :: reserved0 [31:29] */
#define BCHP_TVM_UIRT2_XMIT_MOD_CNTL_reserved0_MASK                0xe0000000
#define BCHP_TVM_UIRT2_XMIT_MOD_CNTL_reserved0_SHIFT               29

/* TVM :: UIRT2_XMIT_MOD_CNTL :: XMIT_MOD_EN [28:28] */
#define BCHP_TVM_UIRT2_XMIT_MOD_CNTL_XMIT_MOD_EN_MASK              0x10000000
#define BCHP_TVM_UIRT2_XMIT_MOD_CNTL_XMIT_MOD_EN_SHIFT             28

/* TVM :: UIRT2_XMIT_MOD_CNTL :: reserved1 [27:27] */
#define BCHP_TVM_UIRT2_XMIT_MOD_CNTL_reserved1_MASK                0x08000000
#define BCHP_TVM_UIRT2_XMIT_MOD_CNTL_reserved1_SHIFT               27

/* TVM :: UIRT2_XMIT_MOD_CNTL :: XMIT_CARRIER_HI [26:16] */
#define BCHP_TVM_UIRT2_XMIT_MOD_CNTL_XMIT_CARRIER_HI_MASK          0x07ff0000
#define BCHP_TVM_UIRT2_XMIT_MOD_CNTL_XMIT_CARRIER_HI_SHIFT         16

/* TVM :: UIRT2_XMIT_MOD_CNTL :: reserved2 [15:12] */
#define BCHP_TVM_UIRT2_XMIT_MOD_CNTL_reserved2_MASK                0x0000f000
#define BCHP_TVM_UIRT2_XMIT_MOD_CNTL_reserved2_SHIFT               12

/* TVM :: UIRT2_XMIT_MOD_CNTL :: XMIT_CARRIER_DIV [11:00] */
#define BCHP_TVM_UIRT2_XMIT_MOD_CNTL_XMIT_CARRIER_DIV_MASK         0x00000fff
#define BCHP_TVM_UIRT2_XMIT_MOD_CNTL_XMIT_CARRIER_DIV_SHIFT        0

/***************************************************************************
 *UIRT2_RCVR_DEMOD_CNTL - UIRT2_RCVR_DEMOD_CNTL
 ***************************************************************************/
/* TVM :: UIRT2_RCVR_DEMOD_CNTL :: reserved0 [31:29] */
#define BCHP_TVM_UIRT2_RCVR_DEMOD_CNTL_reserved0_MASK              0xe0000000
#define BCHP_TVM_UIRT2_RCVR_DEMOD_CNTL_reserved0_SHIFT             29

/* TVM :: UIRT2_RCVR_DEMOD_CNTL :: DEMOD_EN [28:28] */
#define BCHP_TVM_UIRT2_RCVR_DEMOD_CNTL_DEMOD_EN_MASK               0x10000000
#define BCHP_TVM_UIRT2_RCVR_DEMOD_CNTL_DEMOD_EN_SHIFT              28

/* TVM :: UIRT2_RCVR_DEMOD_CNTL :: reserved1 [27:27] */
#define BCHP_TVM_UIRT2_RCVR_DEMOD_CNTL_reserved1_MASK              0x08000000
#define BCHP_TVM_UIRT2_RCVR_DEMOD_CNTL_reserved1_SHIFT             27

/* TVM :: UIRT2_RCVR_DEMOD_CNTL :: DEMOD_THRESHOLD [26:16] */
#define BCHP_TVM_UIRT2_RCVR_DEMOD_CNTL_DEMOD_THRESHOLD_MASK        0x07ff0000
#define BCHP_TVM_UIRT2_RCVR_DEMOD_CNTL_DEMOD_THRESHOLD_SHIFT       16

/* TVM :: UIRT2_RCVR_DEMOD_CNTL :: reserved2 [15:15] */
#define BCHP_TVM_UIRT2_RCVR_DEMOD_CNTL_reserved2_MASK              0x00008000
#define BCHP_TVM_UIRT2_RCVR_DEMOD_CNTL_reserved2_SHIFT             15

/* TVM :: UIRT2_RCVR_DEMOD_CNTL :: DEMOD_QFACTOR [14:12] */
#define BCHP_TVM_UIRT2_RCVR_DEMOD_CNTL_DEMOD_QFACTOR_MASK          0x00007000
#define BCHP_TVM_UIRT2_RCVR_DEMOD_CNTL_DEMOD_QFACTOR_SHIFT         12

/* TVM :: UIRT2_RCVR_DEMOD_CNTL :: RCVR_DEMOD_DIV [11:00] */
#define BCHP_TVM_UIRT2_RCVR_DEMOD_CNTL_RCVR_DEMOD_DIV_MASK         0x00000fff
#define BCHP_TVM_UIRT2_RCVR_DEMOD_CNTL_RCVR_DEMOD_DIV_SHIFT        0

/***************************************************************************
 *UIRT2_RCVR_NOISE_CNTL - UIRT2_RCVR_NOISE_CNTL
 ***************************************************************************/
/* TVM :: UIRT2_RCVR_NOISE_CNTL :: NOISE_STOP_THRESHOLD [31:28] */
#define BCHP_TVM_UIRT2_RCVR_NOISE_CNTL_NOISE_STOP_THRESHOLD_MASK   0xf0000000
#define BCHP_TVM_UIRT2_RCVR_NOISE_CNTL_NOISE_STOP_THRESHOLD_SHIFT  28

/* TVM :: UIRT2_RCVR_NOISE_CNTL :: NOISE_START_THRESHOLD [27:24] */
#define BCHP_TVM_UIRT2_RCVR_NOISE_CNTL_NOISE_START_THRESHOLD_MASK  0x0f000000
#define BCHP_TVM_UIRT2_RCVR_NOISE_CNTL_NOISE_START_THRESHOLD_SHIFT 24

/* TVM :: UIRT2_RCVR_NOISE_CNTL :: reserved0 [23:23] */
#define BCHP_TVM_UIRT2_RCVR_NOISE_CNTL_reserved0_MASK              0x00800000
#define BCHP_TVM_UIRT2_RCVR_NOISE_CNTL_reserved0_SHIFT             23

/* TVM :: UIRT2_RCVR_NOISE_CNTL :: NOISE_FILTER_CNTL [22:20] */
#define BCHP_TVM_UIRT2_RCVR_NOISE_CNTL_NOISE_FILTER_CNTL_MASK      0x00700000
#define BCHP_TVM_UIRT2_RCVR_NOISE_CNTL_NOISE_FILTER_CNTL_SHIFT     20

/* TVM :: UIRT2_RCVR_NOISE_CNTL :: reserved1 [19:18] */
#define BCHP_TVM_UIRT2_RCVR_NOISE_CNTL_reserved1_MASK              0x000c0000
#define BCHP_TVM_UIRT2_RCVR_NOISE_CNTL_reserved1_SHIFT             18

/* TVM :: UIRT2_RCVR_NOISE_CNTL :: NOISE_FILTER_MODE [17:16] */
#define BCHP_TVM_UIRT2_RCVR_NOISE_CNTL_NOISE_FILTER_MODE_MASK      0x00030000
#define BCHP_TVM_UIRT2_RCVR_NOISE_CNTL_NOISE_FILTER_MODE_SHIFT     16

/* TVM :: UIRT2_RCVR_NOISE_CNTL :: reserved2 [15:12] */
#define BCHP_TVM_UIRT2_RCVR_NOISE_CNTL_reserved2_MASK              0x0000f000
#define BCHP_TVM_UIRT2_RCVR_NOISE_CNTL_reserved2_SHIFT             12

/* TVM :: UIRT2_RCVR_NOISE_CNTL :: RCVR_NOISE_DIV [11:00] */
#define BCHP_TVM_UIRT2_RCVR_NOISE_CNTL_RCVR_NOISE_DIV_MASK         0x00000fff
#define BCHP_TVM_UIRT2_RCVR_NOISE_CNTL_RCVR_NOISE_DIV_SHIFT        0

/***************************************************************************
 *UIRT2_STATUS - UIRT2_STATUS
 ***************************************************************************/
/* TVM :: UIRT2_STATUS :: RCVR_ACTIVE [31:31] */
#define BCHP_TVM_UIRT2_STATUS_RCVR_ACTIVE_MASK                     0x80000000
#define BCHP_TVM_UIRT2_STATUS_RCVR_ACTIVE_SHIFT                    31

/* TVM :: UIRT2_STATUS :: RCVR_DATA_IN [30:30] */
#define BCHP_TVM_UIRT2_STATUS_RCVR_DATA_IN_MASK                    0x40000000
#define BCHP_TVM_UIRT2_STATUS_RCVR_DATA_IN_SHIFT                   30

/* TVM :: UIRT2_STATUS :: reserved0 [29:22] */
#define BCHP_TVM_UIRT2_STATUS_reserved0_MASK                       0x3fc00000
#define BCHP_TVM_UIRT2_STATUS_reserved0_SHIFT                      22

/* TVM :: UIRT2_STATUS :: RCVR_FIFO_AVAIL [21:16] */
#define BCHP_TVM_UIRT2_STATUS_RCVR_FIFO_AVAIL_MASK                 0x003f0000
#define BCHP_TVM_UIRT2_STATUS_RCVR_FIFO_AVAIL_SHIFT                16

/* TVM :: UIRT2_STATUS :: XMIT_ACTIVE [15:15] */
#define BCHP_TVM_UIRT2_STATUS_XMIT_ACTIVE_MASK                     0x00008000
#define BCHP_TVM_UIRT2_STATUS_XMIT_ACTIVE_SHIFT                    15

/* TVM :: UIRT2_STATUS :: TXFIFO_PENDING_ERR [14:14] */
#define BCHP_TVM_UIRT2_STATUS_TXFIFO_PENDING_ERR_MASK              0x00004000
#define BCHP_TVM_UIRT2_STATUS_TXFIFO_PENDING_ERR_SHIFT             14

/* TVM :: UIRT2_STATUS :: reserved1 [13:06] */
#define BCHP_TVM_UIRT2_STATUS_reserved1_MASK                       0x00003fc0
#define BCHP_TVM_UIRT2_STATUS_reserved1_SHIFT                      6

/* TVM :: UIRT2_STATUS :: XMIT_FIFO_AVAIL [05:00] */
#define BCHP_TVM_UIRT2_STATUS_XMIT_FIFO_AVAIL_MASK                 0x0000003f
#define BCHP_TVM_UIRT2_STATUS_XMIT_FIFO_AVAIL_SHIFT                0

/***************************************************************************
 *UIRT2_CNTL - UIRT2_CNTL
 ***************************************************************************/
/* TVM :: UIRT2_CNTL :: LOOPBACK_EN [31:31] */
#define BCHP_TVM_UIRT2_CNTL_LOOPBACK_EN_MASK                       0x80000000
#define BCHP_TVM_UIRT2_CNTL_LOOPBACK_EN_SHIFT                      31

/* TVM :: UIRT2_CNTL :: EN_FULL_DUPLEX [30:30] */
#define BCHP_TVM_UIRT2_CNTL_EN_FULL_DUPLEX_MASK                    0x40000000
#define BCHP_TVM_UIRT2_CNTL_EN_FULL_DUPLEX_SHIFT                   30

/* TVM :: UIRT2_CNTL :: reserved0 [29:18] */
#define BCHP_TVM_UIRT2_CNTL_reserved0_MASK                         0x3ffc0000
#define BCHP_TVM_UIRT2_CNTL_reserved0_SHIFT                        18

/* TVM :: UIRT2_CNTL :: XMIT_SOFTRESET [17:17] */
#define BCHP_TVM_UIRT2_CNTL_XMIT_SOFTRESET_MASK                    0x00020000
#define BCHP_TVM_UIRT2_CNTL_XMIT_SOFTRESET_SHIFT                   17

/* TVM :: UIRT2_CNTL :: RCVR_SOFTRESET [16:16] */
#define BCHP_TVM_UIRT2_CNTL_RCVR_SOFTRESET_MASK                    0x00010000
#define BCHP_TVM_UIRT2_CNTL_RCVR_SOFTRESET_SHIFT                   16

/* TVM :: UIRT2_CNTL :: RCVR_FIFO_TIMEOUT [15:00] */
#define BCHP_TVM_UIRT2_CNTL_RCVR_FIFO_TIMEOUT_MASK                 0x0000ffff
#define BCHP_TVM_UIRT2_CNTL_RCVR_FIFO_TIMEOUT_SHIFT                0

/***************************************************************************
 *UIRT2_XMIT_CNTL - UIRT2_XMIT_CNTL
 ***************************************************************************/
/* TVM :: UIRT2_XMIT_CNTL :: TXD_POLARITY [31:31] */
#define BCHP_TVM_UIRT2_XMIT_CNTL_TXD_POLARITY_MASK                 0x80000000
#define BCHP_TVM_UIRT2_XMIT_CNTL_TXD_POLARITY_SHIFT                31

/* TVM :: UIRT2_XMIT_CNTL :: TXD_MASK [30:30] */
#define BCHP_TVM_UIRT2_XMIT_CNTL_TXD_MASK_MASK                     0x40000000
#define BCHP_TVM_UIRT2_XMIT_CNTL_TXD_MASK_SHIFT                    30

/* TVM :: UIRT2_XMIT_CNTL :: TXD_SELECT [29:28] */
#define BCHP_TVM_UIRT2_XMIT_CNTL_TXD_SELECT_MASK                   0x30000000
#define BCHP_TVM_UIRT2_XMIT_CNTL_TXD_SELECT_SHIFT                  28

/* TVM :: UIRT2_XMIT_CNTL :: reserved0 [27:08] */
#define BCHP_TVM_UIRT2_XMIT_CNTL_reserved0_MASK                    0x0fffff00
#define BCHP_TVM_UIRT2_XMIT_CNTL_reserved0_SHIFT                   8

/* TVM :: UIRT2_XMIT_CNTL :: XMIT_FIFO_THRESHOLD [07:04] */
#define BCHP_TVM_UIRT2_XMIT_CNTL_XMIT_FIFO_THRESHOLD_MASK          0x000000f0
#define BCHP_TVM_UIRT2_XMIT_CNTL_XMIT_FIFO_THRESHOLD_SHIFT         4

/* TVM :: UIRT2_XMIT_CNTL :: reserved1 [03:02] */
#define BCHP_TVM_UIRT2_XMIT_CNTL_reserved1_MASK                    0x0000000c
#define BCHP_TVM_UIRT2_XMIT_CNTL_reserved1_SHIFT                   2

/* TVM :: UIRT2_XMIT_CNTL :: XMIT_UNDERRUN_CNTL [01:00] */
#define BCHP_TVM_UIRT2_XMIT_CNTL_XMIT_UNDERRUN_CNTL_MASK           0x00000003
#define BCHP_TVM_UIRT2_XMIT_CNTL_XMIT_UNDERRUN_CNTL_SHIFT          0

/***************************************************************************
 *UIRT2_RCVR_CNTL - UIRT2_RCVR_CNTL
 ***************************************************************************/
/* TVM :: UIRT2_RCVR_CNTL :: RXD_POLARITY [31:31] */
#define BCHP_TVM_UIRT2_RCVR_CNTL_RXD_POLARITY_MASK                 0x80000000
#define BCHP_TVM_UIRT2_RCVR_CNTL_RXD_POLARITY_SHIFT                31

/* TVM :: UIRT2_RCVR_CNTL :: reserved0 [30:20] */
#define BCHP_TVM_UIRT2_RCVR_CNTL_reserved0_MASK                    0x7ff00000
#define BCHP_TVM_UIRT2_RCVR_CNTL_reserved0_SHIFT                   20

/* TVM :: UIRT2_RCVR_CNTL :: RCVR_FIFO_THRESHOLD [19:16] */
#define BCHP_TVM_UIRT2_RCVR_CNTL_RCVR_FIFO_THRESHOLD_MASK          0x000f0000
#define BCHP_TVM_UIRT2_RCVR_CNTL_RCVR_FIFO_THRESHOLD_SHIFT         16

/* TVM :: UIRT2_RCVR_CNTL :: reserved1 [15:10] */
#define BCHP_TVM_UIRT2_RCVR_CNTL_reserved1_MASK                    0x0000fc00
#define BCHP_TVM_UIRT2_RCVR_CNTL_reserved1_SHIFT                   10

/* TVM :: UIRT2_RCVR_CNTL :: RCVR_OVERRUN_CNTL [09:09] */
#define BCHP_TVM_UIRT2_RCVR_CNTL_RCVR_OVERRUN_CNTL_MASK            0x00000200
#define BCHP_TVM_UIRT2_RCVR_CNTL_RCVR_OVERRUN_CNTL_SHIFT           9

/* TVM :: UIRT2_RCVR_CNTL :: RCVR_MODE [08:08] */
#define BCHP_TVM_UIRT2_RCVR_CNTL_RCVR_MODE_MASK                    0x00000100
#define BCHP_TVM_UIRT2_RCVR_CNTL_RCVR_MODE_SHIFT                   8

/* TVM :: UIRT2_RCVR_CNTL :: RCVR_SAMPLE_SYNC [07:07] */
#define BCHP_TVM_UIRT2_RCVR_CNTL_RCVR_SAMPLE_SYNC_MASK             0x00000080
#define BCHP_TVM_UIRT2_RCVR_CNTL_RCVR_SAMPLE_SYNC_SHIFT            7

/* TVM :: UIRT2_RCVR_CNTL :: RCVR_START_STOP [06:04] */
#define BCHP_TVM_UIRT2_RCVR_CNTL_RCVR_START_STOP_MASK              0x00000070
#define BCHP_TVM_UIRT2_RCVR_CNTL_RCVR_START_STOP_SHIFT             4

/* TVM :: UIRT2_RCVR_CNTL :: RCVR_STOP_SAMPLES [03:00] */
#define BCHP_TVM_UIRT2_RCVR_CNTL_RCVR_STOP_SAMPLES_MASK            0x0000000f
#define BCHP_TVM_UIRT2_RCVR_CNTL_RCVR_STOP_SAMPLES_SHIFT           0

/***************************************************************************
 *UIRT2_INTR_ENABLE - UIRT2_INTR_ENABLE
 ***************************************************************************/
/* TVM :: UIRT2_INTR_ENABLE :: reserved0 [31:08] */
#define BCHP_TVM_UIRT2_INTR_ENABLE_reserved0_MASK                  0xffffff00
#define BCHP_TVM_UIRT2_INTR_ENABLE_reserved0_SHIFT                 8

/* TVM :: UIRT2_INTR_ENABLE :: MASTER_EN [07:07] */
#define BCHP_TVM_UIRT2_INTR_ENABLE_MASTER_EN_MASK                  0x00000080
#define BCHP_TVM_UIRT2_INTR_ENABLE_MASTER_EN_SHIFT                 7

/* TVM :: UIRT2_INTR_ENABLE :: RCVR_TIMEOUT_EN [06:06] */
#define BCHP_TVM_UIRT2_INTR_ENABLE_RCVR_TIMEOUT_EN_MASK            0x00000040
#define BCHP_TVM_UIRT2_INTR_ENABLE_RCVR_TIMEOUT_EN_SHIFT           6

/* TVM :: UIRT2_INTR_ENABLE :: RCVR_OVERRUN_EN [05:05] */
#define BCHP_TVM_UIRT2_INTR_ENABLE_RCVR_OVERRUN_EN_MASK            0x00000020
#define BCHP_TVM_UIRT2_INTR_ENABLE_RCVR_OVERRUN_EN_SHIFT           5

/* TVM :: UIRT2_INTR_ENABLE :: RCVR_FIFO_EN [04:04] */
#define BCHP_TVM_UIRT2_INTR_ENABLE_RCVR_FIFO_EN_MASK               0x00000010
#define BCHP_TVM_UIRT2_INTR_ENABLE_RCVR_FIFO_EN_SHIFT              4

/* TVM :: UIRT2_INTR_ENABLE :: reserved1 [03:02] */
#define BCHP_TVM_UIRT2_INTR_ENABLE_reserved1_MASK                  0x0000000c
#define BCHP_TVM_UIRT2_INTR_ENABLE_reserved1_SHIFT                 2

/* TVM :: UIRT2_INTR_ENABLE :: XMIT_UNDERRUN_EN [01:01] */
#define BCHP_TVM_UIRT2_INTR_ENABLE_XMIT_UNDERRUN_EN_MASK           0x00000002
#define BCHP_TVM_UIRT2_INTR_ENABLE_XMIT_UNDERRUN_EN_SHIFT          1

/* TVM :: UIRT2_INTR_ENABLE :: XMIT_FIFO_EN [00:00] */
#define BCHP_TVM_UIRT2_INTR_ENABLE_XMIT_FIFO_EN_MASK               0x00000001
#define BCHP_TVM_UIRT2_INTR_ENABLE_XMIT_FIFO_EN_SHIFT              0

/***************************************************************************
 *UIRT2_INTR_STATUS - UIRT2_INTR_STATUS
 ***************************************************************************/
/* TVM :: UIRT2_INTR_STATUS :: reserved0 [31:08] */
#define BCHP_TVM_UIRT2_INTR_STATUS_reserved0_MASK                  0xffffff00
#define BCHP_TVM_UIRT2_INTR_STATUS_reserved0_SHIFT                 8

/* TVM :: UIRT2_INTR_STATUS :: MASTER_STAT [07:07] */
#define BCHP_TVM_UIRT2_INTR_STATUS_MASTER_STAT_MASK                0x00000080
#define BCHP_TVM_UIRT2_INTR_STATUS_MASTER_STAT_SHIFT               7

/* TVM :: UIRT2_INTR_STATUS :: RCVR_TIMEOUT_STAT [06:06] */
#define BCHP_TVM_UIRT2_INTR_STATUS_RCVR_TIMEOUT_STAT_MASK          0x00000040
#define BCHP_TVM_UIRT2_INTR_STATUS_RCVR_TIMEOUT_STAT_SHIFT         6

/* TVM :: UIRT2_INTR_STATUS :: RCVR_OVERRUN_STAT [05:05] */
#define BCHP_TVM_UIRT2_INTR_STATUS_RCVR_OVERRUN_STAT_MASK          0x00000020
#define BCHP_TVM_UIRT2_INTR_STATUS_RCVR_OVERRUN_STAT_SHIFT         5

/* TVM :: UIRT2_INTR_STATUS :: RCVR_FIFO_STAT [04:04] */
#define BCHP_TVM_UIRT2_INTR_STATUS_RCVR_FIFO_STAT_MASK             0x00000010
#define BCHP_TVM_UIRT2_INTR_STATUS_RCVR_FIFO_STAT_SHIFT            4

/* TVM :: UIRT2_INTR_STATUS :: reserved1 [03:03] */
#define BCHP_TVM_UIRT2_INTR_STATUS_reserved1_MASK                  0x00000008
#define BCHP_TVM_UIRT2_INTR_STATUS_reserved1_SHIFT                 3

/* TVM :: UIRT2_INTR_STATUS :: XMIT_EOT_STAT [02:02] */
#define BCHP_TVM_UIRT2_INTR_STATUS_XMIT_EOT_STAT_MASK              0x00000004
#define BCHP_TVM_UIRT2_INTR_STATUS_XMIT_EOT_STAT_SHIFT             2

/* TVM :: UIRT2_INTR_STATUS :: XMIT_UNDERRUN_STAT [01:01] */
#define BCHP_TVM_UIRT2_INTR_STATUS_XMIT_UNDERRUN_STAT_MASK         0x00000002
#define BCHP_TVM_UIRT2_INTR_STATUS_XMIT_UNDERRUN_STAT_SHIFT        1

/* TVM :: UIRT2_INTR_STATUS :: XMIT_FIFO_STAT [00:00] */
#define BCHP_TVM_UIRT2_INTR_STATUS_XMIT_FIFO_STAT_MASK             0x00000001
#define BCHP_TVM_UIRT2_INTR_STATUS_XMIT_FIFO_STAT_SHIFT            0

/***************************************************************************
 *SFLASH_RXTX - SFLASH_RXTX
 ***************************************************************************/
/* TVM :: SFLASH_RXTX :: RXTX [31:00] */
#define BCHP_TVM_SFLASH_RXTX_RXTX_MASK                             0xffffffff
#define BCHP_TVM_SFLASH_RXTX_RXTX_SHIFT                            0

/***************************************************************************
 *SFLASH_CTRL0 - SFLASH_CTRL0
 ***************************************************************************/
/* TVM :: SFLASH_CTRL0 :: reserved0 [31:28] */
#define BCHP_TVM_SFLASH_CTRL0_reserved0_MASK                       0xf0000000
#define BCHP_TVM_SFLASH_CTRL0_reserved0_SHIFT                      28

/* TVM :: SFLASH_CTRL0 :: AUTO_WREN [27:27] */
#define BCHP_TVM_SFLASH_CTRL0_AUTO_WREN_MASK                       0x08000000
#define BCHP_TVM_SFLASH_CTRL0_AUTO_WREN_SHIFT                      27

/* TVM :: SFLASH_CTRL0 :: DUAL_WRITE_A2 [26:26] */
#define BCHP_TVM_SFLASH_CTRL0_DUAL_WRITE_A2_MASK                   0x04000000
#define BCHP_TVM_SFLASH_CTRL0_DUAL_WRITE_A2_SHIFT                  26

/* TVM :: SFLASH_CTRL0 :: DUAL_READ_3B [25:25] */
#define BCHP_TVM_SFLASH_CTRL0_DUAL_READ_3B_MASK                    0x02000000
#define BCHP_TVM_SFLASH_CTRL0_DUAL_READ_3B_SHIFT                   25

/* TVM :: SFLASH_CTRL0 :: DUAL_READ_BB [24:24] */
#define BCHP_TVM_SFLASH_CTRL0_DUAL_READ_BB_MASK                    0x01000000
#define BCHP_TVM_SFLASH_CTRL0_DUAL_READ_BB_SHIFT                   24

/* TVM :: SFLASH_CTRL0 :: FAST_READ [23:23] */
#define BCHP_TVM_SFLASH_CTRL0_FAST_READ_MASK                       0x00800000
#define BCHP_TVM_SFLASH_CTRL0_FAST_READ_SHIFT                      23

/* TVM :: SFLASH_CTRL0 :: BOOT_CYCLE [22:22] */
#define BCHP_TVM_SFLASH_CTRL0_BOOT_CYCLE_MASK                      0x00400000
#define BCHP_TVM_SFLASH_CTRL0_BOOT_CYCLE_SHIFT                     22

/* TVM :: SFLASH_CTRL0 :: CHAR_LEN [21:16] */
#define BCHP_TVM_SFLASH_CTRL0_CHAR_LEN_MASK                        0x003f0000
#define BCHP_TVM_SFLASH_CTRL0_CHAR_LEN_SHIFT                       16

/* TVM :: SFLASH_CTRL0 :: SFLASH_OEb [15:15] */
#define BCHP_TVM_SFLASH_CTRL0_SFLASH_OEb_MASK                      0x00008000
#define BCHP_TVM_SFLASH_CTRL0_SFLASH_OEb_SHIFT                     15

/* TVM :: SFLASH_CTRL0 :: CS_SELECT [14:14] */
#define BCHP_TVM_SFLASH_CTRL0_CS_SELECT_MASK                       0x00004000
#define BCHP_TVM_SFLASH_CTRL0_CS_SELECT_SHIFT                      14

/* TVM :: SFLASH_CTRL0 :: DONE_INT [13:13] */
#define BCHP_TVM_SFLASH_CTRL0_DONE_INT_MASK                        0x00002000
#define BCHP_TVM_SFLASH_CTRL0_DONE_INT_SHIFT                       13

/* TVM :: SFLASH_CTRL0 :: DONE_INT_EN [12:12] */
#define BCHP_TVM_SFLASH_CTRL0_DONE_INT_EN_MASK                     0x00001000
#define BCHP_TVM_SFLASH_CTRL0_DONE_INT_EN_SHIFT                    12

/* TVM :: SFLASH_CTRL0 :: SFLASH_CEB [11:11] */
#define BCHP_TVM_SFLASH_CTRL0_SFLASH_CEB_MASK                      0x00000800
#define BCHP_TVM_SFLASH_CTRL0_SFLASH_CEB_SHIFT                     11

/* TVM :: SFLASH_CTRL0 :: BIT_SWAP [10:10] */
#define BCHP_TVM_SFLASH_CTRL0_BIT_SWAP_MASK                        0x00000400
#define BCHP_TVM_SFLASH_CTRL0_BIT_SWAP_SHIFT                       10

/* TVM :: SFLASH_CTRL0 :: BYTE_SWAP [09:09] */
#define BCHP_TVM_SFLASH_CTRL0_BYTE_SWAP_MASK                       0x00000200
#define BCHP_TVM_SFLASH_CTRL0_BYTE_SWAP_SHIFT                      9

/* TVM :: SFLASH_CTRL0 :: RD_ONLY [08:08] */
#define BCHP_TVM_SFLASH_CTRL0_RD_ONLY_MASK                         0x00000100
#define BCHP_TVM_SFLASH_CTRL0_RD_ONLY_SHIFT                        8

/* TVM :: SFLASH_CTRL0 :: WR_ONLY [07:07] */
#define BCHP_TVM_SFLASH_CTRL0_WR_ONLY_MASK                         0x00000080
#define BCHP_TVM_SFLASH_CTRL0_WR_ONLY_SHIFT                        7

/* TVM :: SFLASH_CTRL0 :: CPOL [06:06] */
#define BCHP_TVM_SFLASH_CTRL0_CPOL_MASK                            0x00000040
#define BCHP_TVM_SFLASH_CTRL0_CPOL_SHIFT                           6

/* TVM :: SFLASH_CTRL0 :: DEVIF_RESET [05:05] */
#define BCHP_TVM_SFLASH_CTRL0_DEVIF_RESET_MASK                     0x00000020
#define BCHP_TVM_SFLASH_CTRL0_DEVIF_RESET_SHIFT                    5

/* TVM :: SFLASH_CTRL0 :: PARIF_RESET [04:04] */
#define BCHP_TVM_SFLASH_CTRL0_PARIF_RESET_MASK                     0x00000010
#define BCHP_TVM_SFLASH_CTRL0_PARIF_RESET_SHIFT                    4

/* TVM :: SFLASH_CTRL0 :: LSB [03:03] */
#define BCHP_TVM_SFLASH_CTRL0_LSB_MASK                             0x00000008
#define BCHP_TVM_SFLASH_CTRL0_LSB_SHIFT                            3

/* TVM :: SFLASH_CTRL0 :: TX_NEG [02:02] */
#define BCHP_TVM_SFLASH_CTRL0_TX_NEG_MASK                          0x00000004
#define BCHP_TVM_SFLASH_CTRL0_TX_NEG_SHIFT                         2

/* TVM :: SFLASH_CTRL0 :: RX_NEG [01:01] */
#define BCHP_TVM_SFLASH_CTRL0_RX_NEG_MASK                          0x00000002
#define BCHP_TVM_SFLASH_CTRL0_RX_NEG_SHIFT                         1

/* TVM :: SFLASH_CTRL0 :: GO_BSY [00:00] */
#define BCHP_TVM_SFLASH_CTRL0_GO_BSY_MASK                          0x00000001
#define BCHP_TVM_SFLASH_CTRL0_GO_BSY_SHIFT                         0

/***************************************************************************
 *SFLASH_CTRL1 - SFLASH_CTRL1
 ***************************************************************************/
/* TVM :: SFLASH_CTRL1 :: SFLASH_RD_CMD [31:24] */
#define BCHP_TVM_SFLASH_CTRL1_SFLASH_RD_CMD_MASK                   0xff000000
#define BCHP_TVM_SFLASH_CTRL1_SFLASH_RD_CMD_SHIFT                  24

/* TVM :: SFLASH_CTRL1 :: SFLASH_WR_CMD [23:16] */
#define BCHP_TVM_SFLASH_CTRL1_SFLASH_WR_CMD_MASK                   0x00ff0000
#define BCHP_TVM_SFLASH_CTRL1_SFLASH_WR_CMD_SHIFT                  16

/* TVM :: SFLASH_CTRL1 :: reserved0 [15:12] */
#define BCHP_TVM_SFLASH_CTRL1_reserved0_MASK                       0x0000f000
#define BCHP_TVM_SFLASH_CTRL1_reserved0_SHIFT                      12

/* TVM :: SFLASH_CTRL1 :: DIVIDER [11:08] */
#define BCHP_TVM_SFLASH_CTRL1_DIVIDER_MASK                         0x00000f00
#define BCHP_TVM_SFLASH_CTRL1_DIVIDER_SHIFT                        8

/* TVM :: SFLASH_CTRL1 :: WAIT_CYCLE [07:00] */
#define BCHP_TVM_SFLASH_CTRL1_WAIT_CYCLE_MASK                      0x000000ff
#define BCHP_TVM_SFLASH_CTRL1_WAIT_CYCLE_SHIFT                     0

/***************************************************************************
 *SFLASH_CTRL2 - SFLASH_CTRL2
 ***************************************************************************/
/* TVM :: SFLASH_CTRL2 :: SFLASH_WREN_CMD [31:24] */
#define BCHP_TVM_SFLASH_CTRL2_SFLASH_WREN_CMD_MASK                 0xff000000
#define BCHP_TVM_SFLASH_CTRL2_SFLASH_WREN_CMD_SHIFT                24

/* TVM :: SFLASH_CTRL2 :: reserved0 [23:04] */
#define BCHP_TVM_SFLASH_CTRL2_reserved0_MASK                       0x00fffff0
#define BCHP_TVM_SFLASH_CTRL2_reserved0_SHIFT                      4

/* TVM :: SFLASH_CTRL2 :: AC_PRESCALE_TSHSL [03:00] */
#define BCHP_TVM_SFLASH_CTRL2_AC_PRESCALE_TSHSL_MASK               0x0000000f
#define BCHP_TVM_SFLASH_CTRL2_AC_PRESCALE_TSHSL_SHIFT              0

/***************************************************************************
 *SPI_RXTX - SPI_RXTX
 ***************************************************************************/
/* TVM :: SPI_RXTX :: RXTX [31:00] */
#define BCHP_TVM_SPI_RXTX_RXTX_MASK                                0xffffffff
#define BCHP_TVM_SPI_RXTX_RXTX_SHIFT                               0

/***************************************************************************
 *SPI_CTRL - SPI_CTRL
 ***************************************************************************/
/* TVM :: SPI_CTRL :: CHAR_LEN [31:16] */
#define BCHP_TVM_SPI_CTRL_CHAR_LEN_MASK                            0xffff0000
#define BCHP_TVM_SPI_CTRL_CHAR_LEN_SHIFT                           16

/* TVM :: SPI_CTRL :: reserved0 [15:12] */
#define BCHP_TVM_SPI_CTRL_reserved0_MASK                           0x0000f000
#define BCHP_TVM_SPI_CTRL_reserved0_SHIFT                          12

/* TVM :: SPI_CTRL :: SPI_OEb [11:11] */
#define BCHP_TVM_SPI_CTRL_SPI_OEb_MASK                             0x00000800
#define BCHP_TVM_SPI_CTRL_SPI_OEb_SHIFT                            11

/* TVM :: SPI_CTRL :: BIT_SWAP [10:10] */
#define BCHP_TVM_SPI_CTRL_BIT_SWAP_MASK                            0x00000400
#define BCHP_TVM_SPI_CTRL_BIT_SWAP_SHIFT                           10

/* TVM :: SPI_CTRL :: BYTE_SWAP [09:09] */
#define BCHP_TVM_SPI_CTRL_BYTE_SWAP_MASK                           0x00000200
#define BCHP_TVM_SPI_CTRL_BYTE_SWAP_SHIFT                          9

/* TVM :: SPI_CTRL :: RD_ONLY [08:08] */
#define BCHP_TVM_SPI_CTRL_RD_ONLY_MASK                             0x00000100
#define BCHP_TVM_SPI_CTRL_RD_ONLY_SHIFT                            8

/* TVM :: SPI_CTRL :: WR_ONLY [07:07] */
#define BCHP_TVM_SPI_CTRL_WR_ONLY_MASK                             0x00000080
#define BCHP_TVM_SPI_CTRL_WR_ONLY_SHIFT                            7

/* TVM :: SPI_CTRL :: CPOL [06:06] */
#define BCHP_TVM_SPI_CTRL_CPOL_MASK                                0x00000040
#define BCHP_TVM_SPI_CTRL_CPOL_SHIFT                               6

/* TVM :: SPI_CTRL :: TRIG_AUTO [05:05] */
#define BCHP_TVM_SPI_CTRL_TRIG_AUTO_MASK                           0x00000020
#define BCHP_TVM_SPI_CTRL_TRIG_AUTO_SHIFT                          5

/* TVM :: SPI_CTRL :: IE [04:04] */
#define BCHP_TVM_SPI_CTRL_IE_MASK                                  0x00000010
#define BCHP_TVM_SPI_CTRL_IE_SHIFT                                 4

/* TVM :: SPI_CTRL :: LSB [03:03] */
#define BCHP_TVM_SPI_CTRL_LSB_MASK                                 0x00000008
#define BCHP_TVM_SPI_CTRL_LSB_SHIFT                                3

/* TVM :: SPI_CTRL :: TX_NEG [02:02] */
#define BCHP_TVM_SPI_CTRL_TX_NEG_MASK                              0x00000004
#define BCHP_TVM_SPI_CTRL_TX_NEG_SHIFT                             2

/* TVM :: SPI_CTRL :: RX_NEG [01:01] */
#define BCHP_TVM_SPI_CTRL_RX_NEG_MASK                              0x00000002
#define BCHP_TVM_SPI_CTRL_RX_NEG_SHIFT                             1

/* TVM :: SPI_CTRL :: GO_BSY [00:00] */
#define BCHP_TVM_SPI_CTRL_GO_BSY_MASK                              0x00000001
#define BCHP_TVM_SPI_CTRL_GO_BSY_SHIFT                             0

/***************************************************************************
 *SPI_CLK_DIVIDE - SPI_CLK_DIVIDE
 ***************************************************************************/
/* TVM :: SPI_CLK_DIVIDE :: DIVIDER [31:00] */
#define BCHP_TVM_SPI_CLK_DIVIDE_DIVIDER_MASK                       0xffffffff
#define BCHP_TVM_SPI_CLK_DIVIDE_DIVIDER_SHIFT                      0

/***************************************************************************
 *SPI_SS - SPI_SS
 ***************************************************************************/
/* TVM :: SPI_SS :: reserved0 [31:08] */
#define BCHP_TVM_SPI_SS_reserved0_MASK                             0xffffff00
#define BCHP_TVM_SPI_SS_reserved0_SHIFT                            8

/* TVM :: SPI_SS :: SS [07:00] */
#define BCHP_TVM_SPI_SS_SS_MASK                                    0x000000ff
#define BCHP_TVM_SPI_SS_SS_SHIFT                                   0

/***************************************************************************
 *SPI_WAIT - SPI_WAIT
 ***************************************************************************/
/* TVM :: SPI_WAIT :: WAIT_CNT [31:00] */
#define BCHP_TVM_SPI_WAIT_WAIT_CNT_MASK                            0xffffffff
#define BCHP_TVM_SPI_WAIT_WAIT_CNT_SHIFT                           0

/***************************************************************************
 *PWM_CTRL - PWM_CTRL
 ***************************************************************************/
/* TVM :: PWM_CTRL :: RESERVED [31:08] */
#define BCHP_TVM_PWM_CTRL_RESERVED_MASK                            0xffffff00
#define BCHP_TVM_PWM_CTRL_RESERVED_SHIFT                           8

/* TVM :: PWM_CTRL :: PWM2_OPENDRAINB [07:07] */
#define BCHP_TVM_PWM_CTRL_PWM2_OPENDRAINB_MASK                     0x00000080
#define BCHP_TVM_PWM_CTRL_PWM2_OPENDRAINB_SHIFT                    7

/* TVM :: PWM_CTRL :: PWM2_FORCE_HIGH [06:06] */
#define BCHP_TVM_PWM_CTRL_PWM2_FORCE_HIGH_MASK                     0x00000040
#define BCHP_TVM_PWM_CTRL_PWM2_FORCE_HIGH_SHIFT                    6

/* TVM :: PWM_CTRL :: PWM2_OEB [05:05] */
#define BCHP_TVM_PWM_CTRL_PWM2_OEB_MASK                            0x00000020
#define BCHP_TVM_PWM_CTRL_PWM2_OEB_SHIFT                           5

/* TVM :: PWM_CTRL :: PWM2_START [04:04] */
#define BCHP_TVM_PWM_CTRL_PWM2_START_MASK                          0x00000010
#define BCHP_TVM_PWM_CTRL_PWM2_START_SHIFT                         4

/* TVM :: PWM_CTRL :: PWM1_OPENDRAINB [03:03] */
#define BCHP_TVM_PWM_CTRL_PWM1_OPENDRAINB_MASK                     0x00000008
#define BCHP_TVM_PWM_CTRL_PWM1_OPENDRAINB_SHIFT                    3

/* TVM :: PWM_CTRL :: PWM1_FORCE_HIGH [02:02] */
#define BCHP_TVM_PWM_CTRL_PWM1_FORCE_HIGH_MASK                     0x00000004
#define BCHP_TVM_PWM_CTRL_PWM1_FORCE_HIGH_SHIFT                    2

/* TVM :: PWM_CTRL :: PWM1_OEB [01:01] */
#define BCHP_TVM_PWM_CTRL_PWM1_OEB_MASK                            0x00000002
#define BCHP_TVM_PWM_CTRL_PWM1_OEB_SHIFT                           1

/* TVM :: PWM_CTRL :: PWM1_START [00:00] */
#define BCHP_TVM_PWM_CTRL_PWM1_START_MASK                          0x00000001
#define BCHP_TVM_PWM_CTRL_PWM1_START_SHIFT                         0

/***************************************************************************
 *PWM_CTRL2 - PWM_CTRL2
 ***************************************************************************/
/* TVM :: PWM_CTRL2 :: RESERVED [31:08] */
#define BCHP_TVM_PWM_CTRL2_RESERVED_MASK                           0xffffff00
#define BCHP_TVM_PWM_CTRL2_RESERVED_SHIFT                          8

/* TVM :: PWM_CTRL2 :: PWM2_OUT_POLARITY [07:07] */
#define BCHP_TVM_PWM_CTRL2_PWM2_OUT_POLARITY_MASK                  0x00000080
#define BCHP_TVM_PWM_CTRL2_PWM2_OUT_POLARITY_SHIFT                 7

/* TVM :: PWM_CTRL2 :: PWM2_SYNC_EDGE_SEL [06:06] */
#define BCHP_TVM_PWM_CTRL2_PWM2_SYNC_EDGE_SEL_MASK                 0x00000040
#define BCHP_TVM_PWM_CTRL2_PWM2_SYNC_EDGE_SEL_SHIFT                6

/* TVM :: PWM_CTRL2 :: PWM2_ENABLE_SYNC [05:05] */
#define BCHP_TVM_PWM_CTRL2_PWM2_ENABLE_SYNC_MASK                   0x00000020
#define BCHP_TVM_PWM_CTRL2_PWM2_ENABLE_SYNC_SHIFT                  5

/* TVM :: PWM_CTRL2 :: PWM2_OUT_SELECT [04:04] */
#define BCHP_TVM_PWM_CTRL2_PWM2_OUT_SELECT_MASK                    0x00000010
#define BCHP_TVM_PWM_CTRL2_PWM2_OUT_SELECT_SHIFT                   4

/* TVM :: PWM_CTRL2 :: PWM1_OUT_POLARITY [03:03] */
#define BCHP_TVM_PWM_CTRL2_PWM1_OUT_POLARITY_MASK                  0x00000008
#define BCHP_TVM_PWM_CTRL2_PWM1_OUT_POLARITY_SHIFT                 3

/* TVM :: PWM_CTRL2 :: PWM1_SYNC_EDGE_SEL [02:02] */
#define BCHP_TVM_PWM_CTRL2_PWM1_SYNC_EDGE_SEL_MASK                 0x00000004
#define BCHP_TVM_PWM_CTRL2_PWM1_SYNC_EDGE_SEL_SHIFT                2

/* TVM :: PWM_CTRL2 :: PWM1_ENABLE_SYNC [01:01] */
#define BCHP_TVM_PWM_CTRL2_PWM1_ENABLE_SYNC_MASK                   0x00000002
#define BCHP_TVM_PWM_CTRL2_PWM1_ENABLE_SYNC_SHIFT                  1

/* TVM :: PWM_CTRL2 :: PWM1_OUT_SELECT [00:00] */
#define BCHP_TVM_PWM_CTRL2_PWM1_OUT_SELECT_MASK                    0x00000001
#define BCHP_TVM_PWM_CTRL2_PWM1_OUT_SELECT_SHIFT                   0

/***************************************************************************
 *PWM_CTRL3 - PWM_CTRL3
 ***************************************************************************/
/* TVM :: PWM_CTRL3 :: RESERVED3 [31:06] */
#define BCHP_TVM_PWM_CTRL3_RESERVED3_MASK                          0xffffffc0
#define BCHP_TVM_PWM_CTRL3_RESERVED3_SHIFT                         6

/* TVM :: PWM_CTRL3 :: RESERVED2 [05:05] */
#define BCHP_TVM_PWM_CTRL3_RESERVED2_MASK                          0x00000020
#define BCHP_TVM_PWM_CTRL3_RESERVED2_SHIFT                         5

/* TVM :: PWM_CTRL3 :: PWM2_EN_DBL_BUFFER [04:04] */
#define BCHP_TVM_PWM_CTRL3_PWM2_EN_DBL_BUFFER_MASK                 0x00000010
#define BCHP_TVM_PWM_CTRL3_PWM2_EN_DBL_BUFFER_SHIFT                4

/* TVM :: PWM_CTRL3 :: RESERVED1 [03:03] */
#define BCHP_TVM_PWM_CTRL3_RESERVED1_MASK                          0x00000008
#define BCHP_TVM_PWM_CTRL3_RESERVED1_SHIFT                         3

/* TVM :: PWM_CTRL3 :: reserved0 [02:02] */
#define BCHP_TVM_PWM_CTRL3_reserved0_MASK                          0x00000004
#define BCHP_TVM_PWM_CTRL3_reserved0_SHIFT                         2

/* TVM :: PWM_CTRL3 :: RESERVED0 [01:01] */
#define BCHP_TVM_PWM_CTRL3_RESERVED0_MASK                          0x00000002
#define BCHP_TVM_PWM_CTRL3_RESERVED0_SHIFT                         1

/* TVM :: PWM_CTRL3 :: PWM1_EN_DBL_BUFFER [00:00] */
#define BCHP_TVM_PWM_CTRL3_PWM1_EN_DBL_BUFFER_MASK                 0x00000001
#define BCHP_TVM_PWM_CTRL3_PWM1_EN_DBL_BUFFER_SHIFT                0

/***************************************************************************
 *PWM1_CWORD_MSB - PWM1_CWORD_MSB
 ***************************************************************************/
/* TVM :: PWM1_CWORD_MSB :: RESERVED [31:08] */
#define BCHP_TVM_PWM1_CWORD_MSB_RESERVED_MASK                      0xffffff00
#define BCHP_TVM_PWM1_CWORD_MSB_RESERVED_SHIFT                     8

/* TVM :: PWM1_CWORD_MSB :: PWM1_CWORD_MSB [07:00] */
#define BCHP_TVM_PWM1_CWORD_MSB_PWM1_CWORD_MSB_MASK                0x000000ff
#define BCHP_TVM_PWM1_CWORD_MSB_PWM1_CWORD_MSB_SHIFT               0

/***************************************************************************
 *PWM1_CWORD_LSB - PWM1_CWORD_LSB
 ***************************************************************************/
/* TVM :: PWM1_CWORD_LSB :: RESERVED [31:08] */
#define BCHP_TVM_PWM1_CWORD_LSB_RESERVED_MASK                      0xffffff00
#define BCHP_TVM_PWM1_CWORD_LSB_RESERVED_SHIFT                     8

/* TVM :: PWM1_CWORD_LSB :: PWM1_CWORD_LSB [07:00] */
#define BCHP_TVM_PWM1_CWORD_LSB_PWM1_CWORD_LSB_MASK                0x000000ff
#define BCHP_TVM_PWM1_CWORD_LSB_PWM1_CWORD_LSB_SHIFT               0

/***************************************************************************
 *PWM2_CWORD_MSB - PWM2_CWORD_MSB
 ***************************************************************************/
/* TVM :: PWM2_CWORD_MSB :: RESERVED [31:08] */
#define BCHP_TVM_PWM2_CWORD_MSB_RESERVED_MASK                      0xffffff00
#define BCHP_TVM_PWM2_CWORD_MSB_RESERVED_SHIFT                     8

/* TVM :: PWM2_CWORD_MSB :: PWM2_CWORD_MSB [07:00] */
#define BCHP_TVM_PWM2_CWORD_MSB_PWM2_CWORD_MSB_MASK                0x000000ff
#define BCHP_TVM_PWM2_CWORD_MSB_PWM2_CWORD_MSB_SHIFT               0

/***************************************************************************
 *PWM2_CWORD_LSB - PWM2_CWORD_LSB
 ***************************************************************************/
/* TVM :: PWM2_CWORD_LSB :: RESERVED [31:08] */
#define BCHP_TVM_PWM2_CWORD_LSB_RESERVED_MASK                      0xffffff00
#define BCHP_TVM_PWM2_CWORD_LSB_RESERVED_SHIFT                     8

/* TVM :: PWM2_CWORD_LSB :: PWM2_CWORD_LSB [07:00] */
#define BCHP_TVM_PWM2_CWORD_LSB_PWM2_CWORD_LSB_MASK                0x000000ff
#define BCHP_TVM_PWM2_CWORD_LSB_PWM2_CWORD_LSB_SHIFT               0

/***************************************************************************
 *PWM1_ON - PWM1_ON
 ***************************************************************************/
/* TVM :: PWM1_ON :: RESERVED [31:16] */
#define BCHP_TVM_PWM1_ON_RESERVED_MASK                             0xffff0000
#define BCHP_TVM_PWM1_ON_RESERVED_SHIFT                            16

/* TVM :: PWM1_ON :: PWM1_ON [15:00] */
#define BCHP_TVM_PWM1_ON_PWM1_ON_MASK                              0x0000ffff
#define BCHP_TVM_PWM1_ON_PWM1_ON_SHIFT                             0

/***************************************************************************
 *PWM1_PERIOD - PWM1_PERIOD
 ***************************************************************************/
/* TVM :: PWM1_PERIOD :: RESERVED [31:16] */
#define BCHP_TVM_PWM1_PERIOD_RESERVED_MASK                         0xffff0000
#define BCHP_TVM_PWM1_PERIOD_RESERVED_SHIFT                        16

/* TVM :: PWM1_PERIOD :: PWM1_PERIOD [15:00] */
#define BCHP_TVM_PWM1_PERIOD_PWM1_PERIOD_MASK                      0x0000ffff
#define BCHP_TVM_PWM1_PERIOD_PWM1_PERIOD_SHIFT                     0

/***************************************************************************
 *PWM2_ON - PWM2_ON
 ***************************************************************************/
/* TVM :: PWM2_ON :: RESERVED [31:16] */
#define BCHP_TVM_PWM2_ON_RESERVED_MASK                             0xffff0000
#define BCHP_TVM_PWM2_ON_RESERVED_SHIFT                            16

/* TVM :: PWM2_ON :: PWM2_ON [15:00] */
#define BCHP_TVM_PWM2_ON_PWM2_ON_MASK                              0x0000ffff
#define BCHP_TVM_PWM2_ON_PWM2_ON_SHIFT                             0

/***************************************************************************
 *PWM2_PERIOD - PWM2_PERIOD
 ***************************************************************************/
/* TVM :: PWM2_PERIOD :: RESERVED [31:16] */
#define BCHP_TVM_PWM2_PERIOD_RESERVED_MASK                         0xffff0000
#define BCHP_TVM_PWM2_PERIOD_RESERVED_SHIFT                        16

/* TVM :: PWM2_PERIOD :: PWM2_PERIOD [15:00] */
#define BCHP_TVM_PWM2_PERIOD_PWM2_PERIOD_MASK                      0x0000ffff
#define BCHP_TVM_PWM2_PERIOD_PWM2_PERIOD_SHIFT                     0

/***************************************************************************
 *FBC_MSTORE0 - FBC_MSTORE0
 ***************************************************************************/
/* TVM :: FBC_MSTORE0 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE0_reserved0_MASK                        0xfff80000
#define BCHP_TVM_FBC_MSTORE0_reserved0_SHIFT                       19

/* TVM :: FBC_MSTORE0 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE0_SPARE_MASK                            0x0007f800
#define BCHP_TVM_FBC_MSTORE0_SPARE_SHIFT                           11

/* TVM :: FBC_MSTORE0 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE0_CMD_MASK                              0x000007e0
#define BCHP_TVM_FBC_MSTORE0_CMD_SHIFT                             5

/* TVM :: FBC_MSTORE0 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE0_RDS_MASK                              0x00000010
#define BCHP_TVM_FBC_MSTORE0_RDS_SHIFT                             4

/* TVM :: FBC_MSTORE0 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE0_CE_MASK                               0x00000008
#define BCHP_TVM_FBC_MSTORE0_CE_SHIFT                              3

/* TVM :: FBC_MSTORE0 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE0_STB_MASK                              0x00000004
#define BCHP_TVM_FBC_MSTORE0_STB_SHIFT                             2

/* TVM :: FBC_MSTORE0 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE0_WE_MASK                               0x00000002
#define BCHP_TVM_FBC_MSTORE0_WE_SHIFT                              1

/* TVM :: FBC_MSTORE0 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE0_RD_MASK                               0x00000001
#define BCHP_TVM_FBC_MSTORE0_RD_SHIFT                              0

/***************************************************************************
 *FBC_MSTORE1 - FBC_MSTORE1
 ***************************************************************************/
/* TVM :: FBC_MSTORE1 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE1_reserved0_MASK                        0xfff80000
#define BCHP_TVM_FBC_MSTORE1_reserved0_SHIFT                       19

/* TVM :: FBC_MSTORE1 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE1_SPARE_MASK                            0x0007f800
#define BCHP_TVM_FBC_MSTORE1_SPARE_SHIFT                           11

/* TVM :: FBC_MSTORE1 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE1_CMD_MASK                              0x000007e0
#define BCHP_TVM_FBC_MSTORE1_CMD_SHIFT                             5

/* TVM :: FBC_MSTORE1 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE1_RDS_MASK                              0x00000010
#define BCHP_TVM_FBC_MSTORE1_RDS_SHIFT                             4

/* TVM :: FBC_MSTORE1 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE1_CE_MASK                               0x00000008
#define BCHP_TVM_FBC_MSTORE1_CE_SHIFT                              3

/* TVM :: FBC_MSTORE1 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE1_STB_MASK                              0x00000004
#define BCHP_TVM_FBC_MSTORE1_STB_SHIFT                             2

/* TVM :: FBC_MSTORE1 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE1_WE_MASK                               0x00000002
#define BCHP_TVM_FBC_MSTORE1_WE_SHIFT                              1

/* TVM :: FBC_MSTORE1 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE1_RD_MASK                               0x00000001
#define BCHP_TVM_FBC_MSTORE1_RD_SHIFT                              0

/***************************************************************************
 *FBC_MSTORE2 - FBC_MSTORE2
 ***************************************************************************/
/* TVM :: FBC_MSTORE2 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE2_reserved0_MASK                        0xfff80000
#define BCHP_TVM_FBC_MSTORE2_reserved0_SHIFT                       19

/* TVM :: FBC_MSTORE2 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE2_SPARE_MASK                            0x0007f800
#define BCHP_TVM_FBC_MSTORE2_SPARE_SHIFT                           11

/* TVM :: FBC_MSTORE2 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE2_CMD_MASK                              0x000007e0
#define BCHP_TVM_FBC_MSTORE2_CMD_SHIFT                             5

/* TVM :: FBC_MSTORE2 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE2_RDS_MASK                              0x00000010
#define BCHP_TVM_FBC_MSTORE2_RDS_SHIFT                             4

/* TVM :: FBC_MSTORE2 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE2_CE_MASK                               0x00000008
#define BCHP_TVM_FBC_MSTORE2_CE_SHIFT                              3

/* TVM :: FBC_MSTORE2 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE2_STB_MASK                              0x00000004
#define BCHP_TVM_FBC_MSTORE2_STB_SHIFT                             2

/* TVM :: FBC_MSTORE2 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE2_WE_MASK                               0x00000002
#define BCHP_TVM_FBC_MSTORE2_WE_SHIFT                              1

/* TVM :: FBC_MSTORE2 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE2_RD_MASK                               0x00000001
#define BCHP_TVM_FBC_MSTORE2_RD_SHIFT                              0

/***************************************************************************
 *FBC_MSTORE3 - FBC_MSTORE3
 ***************************************************************************/
/* TVM :: FBC_MSTORE3 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE3_reserved0_MASK                        0xfff80000
#define BCHP_TVM_FBC_MSTORE3_reserved0_SHIFT                       19

/* TVM :: FBC_MSTORE3 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE3_SPARE_MASK                            0x0007f800
#define BCHP_TVM_FBC_MSTORE3_SPARE_SHIFT                           11

/* TVM :: FBC_MSTORE3 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE3_CMD_MASK                              0x000007e0
#define BCHP_TVM_FBC_MSTORE3_CMD_SHIFT                             5

/* TVM :: FBC_MSTORE3 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE3_RDS_MASK                              0x00000010
#define BCHP_TVM_FBC_MSTORE3_RDS_SHIFT                             4

/* TVM :: FBC_MSTORE3 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE3_CE_MASK                               0x00000008
#define BCHP_TVM_FBC_MSTORE3_CE_SHIFT                              3

/* TVM :: FBC_MSTORE3 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE3_STB_MASK                              0x00000004
#define BCHP_TVM_FBC_MSTORE3_STB_SHIFT                             2

/* TVM :: FBC_MSTORE3 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE3_WE_MASK                               0x00000002
#define BCHP_TVM_FBC_MSTORE3_WE_SHIFT                              1

/* TVM :: FBC_MSTORE3 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE3_RD_MASK                               0x00000001
#define BCHP_TVM_FBC_MSTORE3_RD_SHIFT                              0

/***************************************************************************
 *FBC_MSTORE4 - FBC_MSTORE4
 ***************************************************************************/
/* TVM :: FBC_MSTORE4 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE4_reserved0_MASK                        0xfff80000
#define BCHP_TVM_FBC_MSTORE4_reserved0_SHIFT                       19

/* TVM :: FBC_MSTORE4 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE4_SPARE_MASK                            0x0007f800
#define BCHP_TVM_FBC_MSTORE4_SPARE_SHIFT                           11

/* TVM :: FBC_MSTORE4 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE4_CMD_MASK                              0x000007e0
#define BCHP_TVM_FBC_MSTORE4_CMD_SHIFT                             5

/* TVM :: FBC_MSTORE4 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE4_RDS_MASK                              0x00000010
#define BCHP_TVM_FBC_MSTORE4_RDS_SHIFT                             4

/* TVM :: FBC_MSTORE4 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE4_CE_MASK                               0x00000008
#define BCHP_TVM_FBC_MSTORE4_CE_SHIFT                              3

/* TVM :: FBC_MSTORE4 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE4_STB_MASK                              0x00000004
#define BCHP_TVM_FBC_MSTORE4_STB_SHIFT                             2

/* TVM :: FBC_MSTORE4 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE4_WE_MASK                               0x00000002
#define BCHP_TVM_FBC_MSTORE4_WE_SHIFT                              1

/* TVM :: FBC_MSTORE4 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE4_RD_MASK                               0x00000001
#define BCHP_TVM_FBC_MSTORE4_RD_SHIFT                              0

/***************************************************************************
 *FBC_MSTORE5 - FBC_MSTORE5
 ***************************************************************************/
/* TVM :: FBC_MSTORE5 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE5_reserved0_MASK                        0xfff80000
#define BCHP_TVM_FBC_MSTORE5_reserved0_SHIFT                       19

/* TVM :: FBC_MSTORE5 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE5_SPARE_MASK                            0x0007f800
#define BCHP_TVM_FBC_MSTORE5_SPARE_SHIFT                           11

/* TVM :: FBC_MSTORE5 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE5_CMD_MASK                              0x000007e0
#define BCHP_TVM_FBC_MSTORE5_CMD_SHIFT                             5

/* TVM :: FBC_MSTORE5 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE5_RDS_MASK                              0x00000010
#define BCHP_TVM_FBC_MSTORE5_RDS_SHIFT                             4

/* TVM :: FBC_MSTORE5 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE5_CE_MASK                               0x00000008
#define BCHP_TVM_FBC_MSTORE5_CE_SHIFT                              3

/* TVM :: FBC_MSTORE5 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE5_STB_MASK                              0x00000004
#define BCHP_TVM_FBC_MSTORE5_STB_SHIFT                             2

/* TVM :: FBC_MSTORE5 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE5_WE_MASK                               0x00000002
#define BCHP_TVM_FBC_MSTORE5_WE_SHIFT                              1

/* TVM :: FBC_MSTORE5 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE5_RD_MASK                               0x00000001
#define BCHP_TVM_FBC_MSTORE5_RD_SHIFT                              0

/***************************************************************************
 *FBC_MSTORE6 - FBC_MSTORE6
 ***************************************************************************/
/* TVM :: FBC_MSTORE6 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE6_reserved0_MASK                        0xfff80000
#define BCHP_TVM_FBC_MSTORE6_reserved0_SHIFT                       19

/* TVM :: FBC_MSTORE6 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE6_SPARE_MASK                            0x0007f800
#define BCHP_TVM_FBC_MSTORE6_SPARE_SHIFT                           11

/* TVM :: FBC_MSTORE6 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE6_CMD_MASK                              0x000007e0
#define BCHP_TVM_FBC_MSTORE6_CMD_SHIFT                             5

/* TVM :: FBC_MSTORE6 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE6_RDS_MASK                              0x00000010
#define BCHP_TVM_FBC_MSTORE6_RDS_SHIFT                             4

/* TVM :: FBC_MSTORE6 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE6_CE_MASK                               0x00000008
#define BCHP_TVM_FBC_MSTORE6_CE_SHIFT                              3

/* TVM :: FBC_MSTORE6 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE6_STB_MASK                              0x00000004
#define BCHP_TVM_FBC_MSTORE6_STB_SHIFT                             2

/* TVM :: FBC_MSTORE6 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE6_WE_MASK                               0x00000002
#define BCHP_TVM_FBC_MSTORE6_WE_SHIFT                              1

/* TVM :: FBC_MSTORE6 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE6_RD_MASK                               0x00000001
#define BCHP_TVM_FBC_MSTORE6_RD_SHIFT                              0

/***************************************************************************
 *FBC_MSTORE7 - FBC_MSTORE7
 ***************************************************************************/
/* TVM :: FBC_MSTORE7 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE7_reserved0_MASK                        0xfff80000
#define BCHP_TVM_FBC_MSTORE7_reserved0_SHIFT                       19

/* TVM :: FBC_MSTORE7 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE7_SPARE_MASK                            0x0007f800
#define BCHP_TVM_FBC_MSTORE7_SPARE_SHIFT                           11

/* TVM :: FBC_MSTORE7 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE7_CMD_MASK                              0x000007e0
#define BCHP_TVM_FBC_MSTORE7_CMD_SHIFT                             5

/* TVM :: FBC_MSTORE7 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE7_RDS_MASK                              0x00000010
#define BCHP_TVM_FBC_MSTORE7_RDS_SHIFT                             4

/* TVM :: FBC_MSTORE7 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE7_CE_MASK                               0x00000008
#define BCHP_TVM_FBC_MSTORE7_CE_SHIFT                              3

/* TVM :: FBC_MSTORE7 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE7_STB_MASK                              0x00000004
#define BCHP_TVM_FBC_MSTORE7_STB_SHIFT                             2

/* TVM :: FBC_MSTORE7 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE7_WE_MASK                               0x00000002
#define BCHP_TVM_FBC_MSTORE7_WE_SHIFT                              1

/* TVM :: FBC_MSTORE7 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE7_RD_MASK                               0x00000001
#define BCHP_TVM_FBC_MSTORE7_RD_SHIFT                              0

/***************************************************************************
 *FBC_MSTORE8 - FBC_MSTORE8
 ***************************************************************************/
/* TVM :: FBC_MSTORE8 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE8_reserved0_MASK                        0xfff80000
#define BCHP_TVM_FBC_MSTORE8_reserved0_SHIFT                       19

/* TVM :: FBC_MSTORE8 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE8_SPARE_MASK                            0x0007f800
#define BCHP_TVM_FBC_MSTORE8_SPARE_SHIFT                           11

/* TVM :: FBC_MSTORE8 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE8_CMD_MASK                              0x000007e0
#define BCHP_TVM_FBC_MSTORE8_CMD_SHIFT                             5

/* TVM :: FBC_MSTORE8 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE8_RDS_MASK                              0x00000010
#define BCHP_TVM_FBC_MSTORE8_RDS_SHIFT                             4

/* TVM :: FBC_MSTORE8 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE8_CE_MASK                               0x00000008
#define BCHP_TVM_FBC_MSTORE8_CE_SHIFT                              3

/* TVM :: FBC_MSTORE8 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE8_STB_MASK                              0x00000004
#define BCHP_TVM_FBC_MSTORE8_STB_SHIFT                             2

/* TVM :: FBC_MSTORE8 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE8_WE_MASK                               0x00000002
#define BCHP_TVM_FBC_MSTORE8_WE_SHIFT                              1

/* TVM :: FBC_MSTORE8 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE8_RD_MASK                               0x00000001
#define BCHP_TVM_FBC_MSTORE8_RD_SHIFT                              0

/***************************************************************************
 *FBC_MSTORE9 - FBC_MSTORE9
 ***************************************************************************/
/* TVM :: FBC_MSTORE9 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE9_reserved0_MASK                        0xfff80000
#define BCHP_TVM_FBC_MSTORE9_reserved0_SHIFT                       19

/* TVM :: FBC_MSTORE9 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE9_SPARE_MASK                            0x0007f800
#define BCHP_TVM_FBC_MSTORE9_SPARE_SHIFT                           11

/* TVM :: FBC_MSTORE9 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE9_CMD_MASK                              0x000007e0
#define BCHP_TVM_FBC_MSTORE9_CMD_SHIFT                             5

/* TVM :: FBC_MSTORE9 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE9_RDS_MASK                              0x00000010
#define BCHP_TVM_FBC_MSTORE9_RDS_SHIFT                             4

/* TVM :: FBC_MSTORE9 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE9_CE_MASK                               0x00000008
#define BCHP_TVM_FBC_MSTORE9_CE_SHIFT                              3

/* TVM :: FBC_MSTORE9 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE9_STB_MASK                              0x00000004
#define BCHP_TVM_FBC_MSTORE9_STB_SHIFT                             2

/* TVM :: FBC_MSTORE9 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE9_WE_MASK                               0x00000002
#define BCHP_TVM_FBC_MSTORE9_WE_SHIFT                              1

/* TVM :: FBC_MSTORE9 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE9_RD_MASK                               0x00000001
#define BCHP_TVM_FBC_MSTORE9_RD_SHIFT                              0

/***************************************************************************
 *FBC_MSTORE10 - FBC_MSTORE10
 ***************************************************************************/
/* TVM :: FBC_MSTORE10 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE10_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE10_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE10 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE10_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE10_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE10 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE10_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE10_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE10 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE10_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE10_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE10 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE10_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE10_CE_SHIFT                             3

/* TVM :: FBC_MSTORE10 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE10_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE10_STB_SHIFT                            2

/* TVM :: FBC_MSTORE10 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE10_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE10_WE_SHIFT                             1

/* TVM :: FBC_MSTORE10 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE10_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE10_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE11 - FBC_MSTORE11
 ***************************************************************************/
/* TVM :: FBC_MSTORE11 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE11_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE11_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE11 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE11_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE11_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE11 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE11_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE11_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE11 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE11_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE11_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE11 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE11_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE11_CE_SHIFT                             3

/* TVM :: FBC_MSTORE11 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE11_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE11_STB_SHIFT                            2

/* TVM :: FBC_MSTORE11 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE11_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE11_WE_SHIFT                             1

/* TVM :: FBC_MSTORE11 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE11_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE11_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE12 - FBC_MSTORE12
 ***************************************************************************/
/* TVM :: FBC_MSTORE12 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE12_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE12_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE12 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE12_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE12_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE12 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE12_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE12_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE12 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE12_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE12_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE12 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE12_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE12_CE_SHIFT                             3

/* TVM :: FBC_MSTORE12 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE12_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE12_STB_SHIFT                            2

/* TVM :: FBC_MSTORE12 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE12_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE12_WE_SHIFT                             1

/* TVM :: FBC_MSTORE12 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE12_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE12_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE13 - FBC_MSTORE13
 ***************************************************************************/
/* TVM :: FBC_MSTORE13 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE13_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE13_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE13 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE13_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE13_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE13 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE13_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE13_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE13 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE13_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE13_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE13 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE13_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE13_CE_SHIFT                             3

/* TVM :: FBC_MSTORE13 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE13_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE13_STB_SHIFT                            2

/* TVM :: FBC_MSTORE13 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE13_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE13_WE_SHIFT                             1

/* TVM :: FBC_MSTORE13 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE13_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE13_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE14 - FBC_MSTORE14
 ***************************************************************************/
/* TVM :: FBC_MSTORE14 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE14_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE14_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE14 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE14_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE14_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE14 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE14_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE14_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE14 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE14_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE14_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE14 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE14_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE14_CE_SHIFT                             3

/* TVM :: FBC_MSTORE14 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE14_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE14_STB_SHIFT                            2

/* TVM :: FBC_MSTORE14 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE14_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE14_WE_SHIFT                             1

/* TVM :: FBC_MSTORE14 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE14_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE14_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE15 - FBC_MSTORE15
 ***************************************************************************/
/* TVM :: FBC_MSTORE15 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE15_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE15_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE15 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE15_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE15_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE15 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE15_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE15_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE15 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE15_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE15_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE15 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE15_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE15_CE_SHIFT                             3

/* TVM :: FBC_MSTORE15 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE15_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE15_STB_SHIFT                            2

/* TVM :: FBC_MSTORE15 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE15_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE15_WE_SHIFT                             1

/* TVM :: FBC_MSTORE15 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE15_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE15_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE16 - FBC_MSTORE16
 ***************************************************************************/
/* TVM :: FBC_MSTORE16 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE16_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE16_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE16 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE16_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE16_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE16 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE16_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE16_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE16 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE16_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE16_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE16 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE16_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE16_CE_SHIFT                             3

/* TVM :: FBC_MSTORE16 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE16_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE16_STB_SHIFT                            2

/* TVM :: FBC_MSTORE16 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE16_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE16_WE_SHIFT                             1

/* TVM :: FBC_MSTORE16 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE16_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE16_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE17 - FBC_MSTORE17
 ***************************************************************************/
/* TVM :: FBC_MSTORE17 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE17_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE17_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE17 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE17_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE17_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE17 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE17_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE17_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE17 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE17_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE17_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE17 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE17_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE17_CE_SHIFT                             3

/* TVM :: FBC_MSTORE17 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE17_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE17_STB_SHIFT                            2

/* TVM :: FBC_MSTORE17 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE17_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE17_WE_SHIFT                             1

/* TVM :: FBC_MSTORE17 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE17_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE17_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE18 - FBC_MSTORE18
 ***************************************************************************/
/* TVM :: FBC_MSTORE18 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE18_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE18_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE18 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE18_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE18_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE18 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE18_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE18_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE18 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE18_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE18_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE18 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE18_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE18_CE_SHIFT                             3

/* TVM :: FBC_MSTORE18 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE18_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE18_STB_SHIFT                            2

/* TVM :: FBC_MSTORE18 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE18_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE18_WE_SHIFT                             1

/* TVM :: FBC_MSTORE18 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE18_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE18_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE19 - FBC_MSTORE19
 ***************************************************************************/
/* TVM :: FBC_MSTORE19 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE19_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE19_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE19 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE19_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE19_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE19 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE19_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE19_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE19 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE19_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE19_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE19 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE19_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE19_CE_SHIFT                             3

/* TVM :: FBC_MSTORE19 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE19_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE19_STB_SHIFT                            2

/* TVM :: FBC_MSTORE19 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE19_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE19_WE_SHIFT                             1

/* TVM :: FBC_MSTORE19 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE19_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE19_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE20 - FBC_MSTORE20
 ***************************************************************************/
/* TVM :: FBC_MSTORE20 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE20_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE20_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE20 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE20_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE20_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE20 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE20_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE20_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE20 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE20_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE20_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE20 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE20_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE20_CE_SHIFT                             3

/* TVM :: FBC_MSTORE20 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE20_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE20_STB_SHIFT                            2

/* TVM :: FBC_MSTORE20 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE20_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE20_WE_SHIFT                             1

/* TVM :: FBC_MSTORE20 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE20_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE20_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE21 - FBC_MSTORE21
 ***************************************************************************/
/* TVM :: FBC_MSTORE21 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE21_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE21_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE21 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE21_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE21_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE21 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE21_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE21_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE21 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE21_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE21_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE21 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE21_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE21_CE_SHIFT                             3

/* TVM :: FBC_MSTORE21 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE21_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE21_STB_SHIFT                            2

/* TVM :: FBC_MSTORE21 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE21_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE21_WE_SHIFT                             1

/* TVM :: FBC_MSTORE21 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE21_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE21_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE22 - FBC_MSTORE22
 ***************************************************************************/
/* TVM :: FBC_MSTORE22 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE22_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE22_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE22 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE22_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE22_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE22 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE22_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE22_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE22 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE22_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE22_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE22 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE22_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE22_CE_SHIFT                             3

/* TVM :: FBC_MSTORE22 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE22_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE22_STB_SHIFT                            2

/* TVM :: FBC_MSTORE22 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE22_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE22_WE_SHIFT                             1

/* TVM :: FBC_MSTORE22 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE22_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE22_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE23 - FBC_MSTORE23
 ***************************************************************************/
/* TVM :: FBC_MSTORE23 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE23_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE23_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE23 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE23_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE23_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE23 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE23_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE23_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE23 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE23_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE23_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE23 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE23_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE23_CE_SHIFT                             3

/* TVM :: FBC_MSTORE23 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE23_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE23_STB_SHIFT                            2

/* TVM :: FBC_MSTORE23 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE23_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE23_WE_SHIFT                             1

/* TVM :: FBC_MSTORE23 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE23_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE23_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE24 - FBC_MSTORE24
 ***************************************************************************/
/* TVM :: FBC_MSTORE24 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE24_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE24_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE24 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE24_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE24_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE24 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE24_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE24_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE24 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE24_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE24_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE24 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE24_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE24_CE_SHIFT                             3

/* TVM :: FBC_MSTORE24 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE24_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE24_STB_SHIFT                            2

/* TVM :: FBC_MSTORE24 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE24_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE24_WE_SHIFT                             1

/* TVM :: FBC_MSTORE24 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE24_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE24_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE25 - FBC_MSTORE25
 ***************************************************************************/
/* TVM :: FBC_MSTORE25 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE25_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE25_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE25 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE25_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE25_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE25 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE25_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE25_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE25 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE25_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE25_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE25 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE25_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE25_CE_SHIFT                             3

/* TVM :: FBC_MSTORE25 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE25_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE25_STB_SHIFT                            2

/* TVM :: FBC_MSTORE25 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE25_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE25_WE_SHIFT                             1

/* TVM :: FBC_MSTORE25 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE25_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE25_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE26 - FBC_MSTORE26
 ***************************************************************************/
/* TVM :: FBC_MSTORE26 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE26_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE26_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE26 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE26_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE26_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE26 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE26_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE26_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE26 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE26_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE26_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE26 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE26_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE26_CE_SHIFT                             3

/* TVM :: FBC_MSTORE26 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE26_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE26_STB_SHIFT                            2

/* TVM :: FBC_MSTORE26 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE26_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE26_WE_SHIFT                             1

/* TVM :: FBC_MSTORE26 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE26_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE26_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE27 - FBC_MSTORE27
 ***************************************************************************/
/* TVM :: FBC_MSTORE27 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE27_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE27_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE27 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE27_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE27_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE27 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE27_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE27_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE27 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE27_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE27_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE27 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE27_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE27_CE_SHIFT                             3

/* TVM :: FBC_MSTORE27 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE27_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE27_STB_SHIFT                            2

/* TVM :: FBC_MSTORE27 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE27_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE27_WE_SHIFT                             1

/* TVM :: FBC_MSTORE27 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE27_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE27_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE28 - FBC_MSTORE28
 ***************************************************************************/
/* TVM :: FBC_MSTORE28 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE28_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE28_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE28 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE28_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE28_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE28 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE28_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE28_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE28 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE28_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE28_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE28 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE28_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE28_CE_SHIFT                             3

/* TVM :: FBC_MSTORE28 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE28_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE28_STB_SHIFT                            2

/* TVM :: FBC_MSTORE28 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE28_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE28_WE_SHIFT                             1

/* TVM :: FBC_MSTORE28 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE28_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE28_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE29 - FBC_MSTORE29
 ***************************************************************************/
/* TVM :: FBC_MSTORE29 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE29_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE29_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE29 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE29_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE29_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE29 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE29_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE29_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE29 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE29_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE29_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE29 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE29_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE29_CE_SHIFT                             3

/* TVM :: FBC_MSTORE29 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE29_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE29_STB_SHIFT                            2

/* TVM :: FBC_MSTORE29 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE29_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE29_WE_SHIFT                             1

/* TVM :: FBC_MSTORE29 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE29_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE29_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE30 - FBC_MSTORE30
 ***************************************************************************/
/* TVM :: FBC_MSTORE30 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE30_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE30_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE30 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE30_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE30_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE30 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE30_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE30_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE30 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE30_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE30_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE30 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE30_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE30_CE_SHIFT                             3

/* TVM :: FBC_MSTORE30 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE30_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE30_STB_SHIFT                            2

/* TVM :: FBC_MSTORE30 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE30_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE30_WE_SHIFT                             1

/* TVM :: FBC_MSTORE30 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE30_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE30_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE31 - FBC_MSTORE31
 ***************************************************************************/
/* TVM :: FBC_MSTORE31 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE31_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE31_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE31 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE31_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE31_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE31 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE31_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE31_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE31 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE31_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE31_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE31 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE31_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE31_CE_SHIFT                             3

/* TVM :: FBC_MSTORE31 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE31_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE31_STB_SHIFT                            2

/* TVM :: FBC_MSTORE31 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE31_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE31_WE_SHIFT                             1

/* TVM :: FBC_MSTORE31 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE31_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE31_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE32 - FBC_MSTORE32
 ***************************************************************************/
/* TVM :: FBC_MSTORE32 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE32_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE32_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE32 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE32_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE32_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE32 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE32_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE32_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE32 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE32_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE32_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE32 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE32_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE32_CE_SHIFT                             3

/* TVM :: FBC_MSTORE32 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE32_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE32_STB_SHIFT                            2

/* TVM :: FBC_MSTORE32 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE32_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE32_WE_SHIFT                             1

/* TVM :: FBC_MSTORE32 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE32_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE32_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE33 - FBC_MSTORE33
 ***************************************************************************/
/* TVM :: FBC_MSTORE33 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE33_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE33_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE33 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE33_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE33_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE33 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE33_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE33_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE33 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE33_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE33_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE33 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE33_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE33_CE_SHIFT                             3

/* TVM :: FBC_MSTORE33 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE33_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE33_STB_SHIFT                            2

/* TVM :: FBC_MSTORE33 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE33_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE33_WE_SHIFT                             1

/* TVM :: FBC_MSTORE33 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE33_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE33_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE34 - FBC_MSTORE34
 ***************************************************************************/
/* TVM :: FBC_MSTORE34 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE34_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE34_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE34 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE34_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE34_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE34 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE34_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE34_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE34 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE34_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE34_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE34 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE34_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE34_CE_SHIFT                             3

/* TVM :: FBC_MSTORE34 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE34_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE34_STB_SHIFT                            2

/* TVM :: FBC_MSTORE34 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE34_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE34_WE_SHIFT                             1

/* TVM :: FBC_MSTORE34 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE34_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE34_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE35 - FBC_MSTORE35
 ***************************************************************************/
/* TVM :: FBC_MSTORE35 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE35_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE35_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE35 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE35_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE35_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE35 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE35_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE35_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE35 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE35_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE35_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE35 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE35_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE35_CE_SHIFT                             3

/* TVM :: FBC_MSTORE35 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE35_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE35_STB_SHIFT                            2

/* TVM :: FBC_MSTORE35 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE35_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE35_WE_SHIFT                             1

/* TVM :: FBC_MSTORE35 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE35_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE35_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE36 - FBC_MSTORE36
 ***************************************************************************/
/* TVM :: FBC_MSTORE36 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE36_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE36_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE36 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE36_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE36_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE36 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE36_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE36_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE36 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE36_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE36_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE36 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE36_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE36_CE_SHIFT                             3

/* TVM :: FBC_MSTORE36 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE36_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE36_STB_SHIFT                            2

/* TVM :: FBC_MSTORE36 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE36_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE36_WE_SHIFT                             1

/* TVM :: FBC_MSTORE36 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE36_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE36_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE37 - FBC_MSTORE37
 ***************************************************************************/
/* TVM :: FBC_MSTORE37 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE37_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE37_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE37 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE37_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE37_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE37 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE37_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE37_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE37 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE37_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE37_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE37 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE37_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE37_CE_SHIFT                             3

/* TVM :: FBC_MSTORE37 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE37_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE37_STB_SHIFT                            2

/* TVM :: FBC_MSTORE37 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE37_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE37_WE_SHIFT                             1

/* TVM :: FBC_MSTORE37 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE37_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE37_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE38 - FBC_MSTORE38
 ***************************************************************************/
/* TVM :: FBC_MSTORE38 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE38_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE38_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE38 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE38_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE38_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE38 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE38_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE38_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE38 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE38_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE38_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE38 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE38_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE38_CE_SHIFT                             3

/* TVM :: FBC_MSTORE38 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE38_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE38_STB_SHIFT                            2

/* TVM :: FBC_MSTORE38 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE38_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE38_WE_SHIFT                             1

/* TVM :: FBC_MSTORE38 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE38_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE38_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE39 - FBC_MSTORE39
 ***************************************************************************/
/* TVM :: FBC_MSTORE39 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE39_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE39_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE39 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE39_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE39_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE39 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE39_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE39_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE39 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE39_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE39_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE39 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE39_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE39_CE_SHIFT                             3

/* TVM :: FBC_MSTORE39 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE39_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE39_STB_SHIFT                            2

/* TVM :: FBC_MSTORE39 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE39_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE39_WE_SHIFT                             1

/* TVM :: FBC_MSTORE39 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE39_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE39_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE40 - FBC_MSTORE40
 ***************************************************************************/
/* TVM :: FBC_MSTORE40 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE40_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE40_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE40 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE40_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE40_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE40 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE40_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE40_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE40 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE40_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE40_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE40 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE40_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE40_CE_SHIFT                             3

/* TVM :: FBC_MSTORE40 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE40_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE40_STB_SHIFT                            2

/* TVM :: FBC_MSTORE40 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE40_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE40_WE_SHIFT                             1

/* TVM :: FBC_MSTORE40 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE40_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE40_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE41 - FBC_MSTORE41
 ***************************************************************************/
/* TVM :: FBC_MSTORE41 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE41_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE41_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE41 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE41_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE41_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE41 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE41_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE41_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE41 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE41_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE41_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE41 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE41_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE41_CE_SHIFT                             3

/* TVM :: FBC_MSTORE41 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE41_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE41_STB_SHIFT                            2

/* TVM :: FBC_MSTORE41 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE41_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE41_WE_SHIFT                             1

/* TVM :: FBC_MSTORE41 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE41_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE41_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE42 - FBC_MSTORE42
 ***************************************************************************/
/* TVM :: FBC_MSTORE42 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE42_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE42_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE42 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE42_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE42_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE42 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE42_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE42_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE42 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE42_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE42_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE42 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE42_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE42_CE_SHIFT                             3

/* TVM :: FBC_MSTORE42 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE42_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE42_STB_SHIFT                            2

/* TVM :: FBC_MSTORE42 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE42_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE42_WE_SHIFT                             1

/* TVM :: FBC_MSTORE42 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE42_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE42_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE43 - FBC_MSTORE43
 ***************************************************************************/
/* TVM :: FBC_MSTORE43 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE43_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE43_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE43 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE43_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE43_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE43 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE43_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE43_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE43 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE43_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE43_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE43 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE43_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE43_CE_SHIFT                             3

/* TVM :: FBC_MSTORE43 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE43_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE43_STB_SHIFT                            2

/* TVM :: FBC_MSTORE43 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE43_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE43_WE_SHIFT                             1

/* TVM :: FBC_MSTORE43 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE43_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE43_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE44 - FBC_MSTORE44
 ***************************************************************************/
/* TVM :: FBC_MSTORE44 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE44_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE44_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE44 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE44_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE44_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE44 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE44_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE44_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE44 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE44_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE44_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE44 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE44_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE44_CE_SHIFT                             3

/* TVM :: FBC_MSTORE44 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE44_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE44_STB_SHIFT                            2

/* TVM :: FBC_MSTORE44 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE44_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE44_WE_SHIFT                             1

/* TVM :: FBC_MSTORE44 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE44_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE44_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE45 - FBC_MSTORE45
 ***************************************************************************/
/* TVM :: FBC_MSTORE45 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE45_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE45_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE45 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE45_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE45_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE45 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE45_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE45_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE45 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE45_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE45_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE45 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE45_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE45_CE_SHIFT                             3

/* TVM :: FBC_MSTORE45 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE45_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE45_STB_SHIFT                            2

/* TVM :: FBC_MSTORE45 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE45_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE45_WE_SHIFT                             1

/* TVM :: FBC_MSTORE45 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE45_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE45_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE46 - FBC_MSTORE46
 ***************************************************************************/
/* TVM :: FBC_MSTORE46 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE46_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE46_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE46 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE46_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE46_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE46 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE46_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE46_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE46 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE46_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE46_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE46 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE46_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE46_CE_SHIFT                             3

/* TVM :: FBC_MSTORE46 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE46_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE46_STB_SHIFT                            2

/* TVM :: FBC_MSTORE46 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE46_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE46_WE_SHIFT                             1

/* TVM :: FBC_MSTORE46 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE46_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE46_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE47 - FBC_MSTORE47
 ***************************************************************************/
/* TVM :: FBC_MSTORE47 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE47_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE47_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE47 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE47_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE47_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE47 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE47_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE47_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE47 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE47_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE47_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE47 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE47_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE47_CE_SHIFT                             3

/* TVM :: FBC_MSTORE47 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE47_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE47_STB_SHIFT                            2

/* TVM :: FBC_MSTORE47 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE47_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE47_WE_SHIFT                             1

/* TVM :: FBC_MSTORE47 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE47_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE47_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE48 - FBC_MSTORE48
 ***************************************************************************/
/* TVM :: FBC_MSTORE48 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE48_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE48_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE48 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE48_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE48_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE48 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE48_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE48_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE48 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE48_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE48_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE48 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE48_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE48_CE_SHIFT                             3

/* TVM :: FBC_MSTORE48 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE48_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE48_STB_SHIFT                            2

/* TVM :: FBC_MSTORE48 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE48_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE48_WE_SHIFT                             1

/* TVM :: FBC_MSTORE48 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE48_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE48_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE49 - FBC_MSTORE49
 ***************************************************************************/
/* TVM :: FBC_MSTORE49 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE49_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE49_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE49 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE49_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE49_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE49 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE49_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE49_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE49 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE49_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE49_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE49 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE49_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE49_CE_SHIFT                             3

/* TVM :: FBC_MSTORE49 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE49_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE49_STB_SHIFT                            2

/* TVM :: FBC_MSTORE49 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE49_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE49_WE_SHIFT                             1

/* TVM :: FBC_MSTORE49 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE49_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE49_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE50 - FBC_MSTORE50
 ***************************************************************************/
/* TVM :: FBC_MSTORE50 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE50_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE50_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE50 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE50_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE50_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE50 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE50_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE50_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE50 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE50_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE50_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE50 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE50_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE50_CE_SHIFT                             3

/* TVM :: FBC_MSTORE50 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE50_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE50_STB_SHIFT                            2

/* TVM :: FBC_MSTORE50 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE50_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE50_WE_SHIFT                             1

/* TVM :: FBC_MSTORE50 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE50_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE50_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE51 - FBC_MSTORE51
 ***************************************************************************/
/* TVM :: FBC_MSTORE51 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE51_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE51_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE51 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE51_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE51_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE51 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE51_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE51_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE51 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE51_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE51_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE51 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE51_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE51_CE_SHIFT                             3

/* TVM :: FBC_MSTORE51 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE51_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE51_STB_SHIFT                            2

/* TVM :: FBC_MSTORE51 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE51_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE51_WE_SHIFT                             1

/* TVM :: FBC_MSTORE51 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE51_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE51_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE52 - FBC_MSTORE52
 ***************************************************************************/
/* TVM :: FBC_MSTORE52 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE52_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE52_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE52 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE52_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE52_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE52 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE52_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE52_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE52 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE52_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE52_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE52 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE52_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE52_CE_SHIFT                             3

/* TVM :: FBC_MSTORE52 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE52_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE52_STB_SHIFT                            2

/* TVM :: FBC_MSTORE52 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE52_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE52_WE_SHIFT                             1

/* TVM :: FBC_MSTORE52 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE52_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE52_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE53 - FBC_MSTORE53
 ***************************************************************************/
/* TVM :: FBC_MSTORE53 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE53_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE53_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE53 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE53_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE53_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE53 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE53_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE53_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE53 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE53_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE53_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE53 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE53_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE53_CE_SHIFT                             3

/* TVM :: FBC_MSTORE53 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE53_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE53_STB_SHIFT                            2

/* TVM :: FBC_MSTORE53 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE53_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE53_WE_SHIFT                             1

/* TVM :: FBC_MSTORE53 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE53_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE53_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE54 - FBC_MSTORE54
 ***************************************************************************/
/* TVM :: FBC_MSTORE54 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE54_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE54_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE54 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE54_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE54_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE54 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE54_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE54_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE54 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE54_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE54_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE54 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE54_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE54_CE_SHIFT                             3

/* TVM :: FBC_MSTORE54 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE54_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE54_STB_SHIFT                            2

/* TVM :: FBC_MSTORE54 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE54_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE54_WE_SHIFT                             1

/* TVM :: FBC_MSTORE54 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE54_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE54_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE55 - FBC_MSTORE55
 ***************************************************************************/
/* TVM :: FBC_MSTORE55 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE55_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE55_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE55 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE55_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE55_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE55 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE55_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE55_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE55 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE55_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE55_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE55 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE55_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE55_CE_SHIFT                             3

/* TVM :: FBC_MSTORE55 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE55_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE55_STB_SHIFT                            2

/* TVM :: FBC_MSTORE55 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE55_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE55_WE_SHIFT                             1

/* TVM :: FBC_MSTORE55 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE55_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE55_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE56 - FBC_MSTORE56
 ***************************************************************************/
/* TVM :: FBC_MSTORE56 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE56_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE56_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE56 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE56_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE56_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE56 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE56_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE56_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE56 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE56_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE56_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE56 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE56_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE56_CE_SHIFT                             3

/* TVM :: FBC_MSTORE56 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE56_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE56_STB_SHIFT                            2

/* TVM :: FBC_MSTORE56 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE56_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE56_WE_SHIFT                             1

/* TVM :: FBC_MSTORE56 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE56_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE56_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE57 - FBC_MSTORE57
 ***************************************************************************/
/* TVM :: FBC_MSTORE57 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE57_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE57_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE57 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE57_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE57_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE57 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE57_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE57_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE57 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE57_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE57_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE57 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE57_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE57_CE_SHIFT                             3

/* TVM :: FBC_MSTORE57 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE57_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE57_STB_SHIFT                            2

/* TVM :: FBC_MSTORE57 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE57_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE57_WE_SHIFT                             1

/* TVM :: FBC_MSTORE57 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE57_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE57_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE58 - FBC_MSTORE58
 ***************************************************************************/
/* TVM :: FBC_MSTORE58 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE58_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE58_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE58 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE58_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE58_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE58 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE58_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE58_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE58 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE58_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE58_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE58 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE58_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE58_CE_SHIFT                             3

/* TVM :: FBC_MSTORE58 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE58_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE58_STB_SHIFT                            2

/* TVM :: FBC_MSTORE58 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE58_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE58_WE_SHIFT                             1

/* TVM :: FBC_MSTORE58 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE58_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE58_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE59 - FBC_MSTORE59
 ***************************************************************************/
/* TVM :: FBC_MSTORE59 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE59_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE59_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE59 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE59_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE59_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE59 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE59_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE59_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE59 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE59_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE59_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE59 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE59_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE59_CE_SHIFT                             3

/* TVM :: FBC_MSTORE59 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE59_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE59_STB_SHIFT                            2

/* TVM :: FBC_MSTORE59 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE59_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE59_WE_SHIFT                             1

/* TVM :: FBC_MSTORE59 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE59_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE59_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE60 - FBC_MSTORE60
 ***************************************************************************/
/* TVM :: FBC_MSTORE60 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE60_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE60_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE60 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE60_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE60_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE60 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE60_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE60_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE60 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE60_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE60_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE60 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE60_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE60_CE_SHIFT                             3

/* TVM :: FBC_MSTORE60 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE60_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE60_STB_SHIFT                            2

/* TVM :: FBC_MSTORE60 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE60_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE60_WE_SHIFT                             1

/* TVM :: FBC_MSTORE60 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE60_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE60_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE61 - FBC_MSTORE61
 ***************************************************************************/
/* TVM :: FBC_MSTORE61 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE61_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE61_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE61 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE61_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE61_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE61 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE61_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE61_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE61 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE61_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE61_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE61 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE61_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE61_CE_SHIFT                             3

/* TVM :: FBC_MSTORE61 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE61_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE61_STB_SHIFT                            2

/* TVM :: FBC_MSTORE61 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE61_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE61_WE_SHIFT                             1

/* TVM :: FBC_MSTORE61 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE61_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE61_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE62 - FBC_MSTORE62
 ***************************************************************************/
/* TVM :: FBC_MSTORE62 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE62_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE62_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE62 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE62_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE62_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE62 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE62_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE62_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE62 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE62_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE62_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE62 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE62_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE62_CE_SHIFT                             3

/* TVM :: FBC_MSTORE62 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE62_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE62_STB_SHIFT                            2

/* TVM :: FBC_MSTORE62 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE62_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE62_WE_SHIFT                             1

/* TVM :: FBC_MSTORE62 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE62_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE62_RD_SHIFT                             0

/***************************************************************************
 *FBC_MSTORE63 - FBC_MSTORE63
 ***************************************************************************/
/* TVM :: FBC_MSTORE63 :: reserved0 [31:19] */
#define BCHP_TVM_FBC_MSTORE63_reserved0_MASK                       0xfff80000
#define BCHP_TVM_FBC_MSTORE63_reserved0_SHIFT                      19

/* TVM :: FBC_MSTORE63 :: SPARE [18:11] */
#define BCHP_TVM_FBC_MSTORE63_SPARE_MASK                           0x0007f800
#define BCHP_TVM_FBC_MSTORE63_SPARE_SHIFT                          11

/* TVM :: FBC_MSTORE63 :: CMD [10:05] */
#define BCHP_TVM_FBC_MSTORE63_CMD_MASK                             0x000007e0
#define BCHP_TVM_FBC_MSTORE63_CMD_SHIFT                            5

/* TVM :: FBC_MSTORE63 :: RDS [04:04] */
#define BCHP_TVM_FBC_MSTORE63_RDS_MASK                             0x00000010
#define BCHP_TVM_FBC_MSTORE63_RDS_SHIFT                            4

/* TVM :: FBC_MSTORE63 :: CE [03:03] */
#define BCHP_TVM_FBC_MSTORE63_CE_MASK                              0x00000008
#define BCHP_TVM_FBC_MSTORE63_CE_SHIFT                             3

/* TVM :: FBC_MSTORE63 :: STB [02:02] */
#define BCHP_TVM_FBC_MSTORE63_STB_MASK                             0x00000004
#define BCHP_TVM_FBC_MSTORE63_STB_SHIFT                            2

/* TVM :: FBC_MSTORE63 :: WE [01:01] */
#define BCHP_TVM_FBC_MSTORE63_WE_MASK                              0x00000002
#define BCHP_TVM_FBC_MSTORE63_WE_SHIFT                             1

/* TVM :: FBC_MSTORE63 :: RD [00:00] */
#define BCHP_TVM_FBC_MSTORE63_RD_MASK                              0x00000001
#define BCHP_TVM_FBC_MSTORE63_RD_SHIFT                             0

/***************************************************************************
 *FBC_APER0_CNTL - FBC_APER0_CNTL
 ***************************************************************************/
/* TVM :: FBC_APER0_CNTL :: DBUSWIDTH [31:31] */
#define BCHP_TVM_FBC_APER0_CNTL_DBUSWIDTH_MASK                     0x80000000
#define BCHP_TVM_FBC_APER0_CNTL_DBUSWIDTH_SHIFT                    31

/* TVM :: FBC_APER0_CNTL :: reserved0 [30:30] */
#define BCHP_TVM_FBC_APER0_CNTL_reserved0_MASK                     0x40000000
#define BCHP_TVM_FBC_APER0_CNTL_reserved0_SHIFT                    30

/* TVM :: FBC_APER0_CNTL :: ABUSLATCH [29:28] */
#define BCHP_TVM_FBC_APER0_CNTL_ABUSLATCH_MASK                     0x30000000
#define BCHP_TVM_FBC_APER0_CNTL_ABUSLATCH_SHIFT                    28

/* TVM :: FBC_APER0_CNTL :: reserved1 [27:14] */
#define BCHP_TVM_FBC_APER0_CNTL_reserved1_MASK                     0x0fffc000
#define BCHP_TVM_FBC_APER0_CNTL_reserved1_SHIFT                    14

/* TVM :: FBC_APER0_CNTL :: WRITEVEC [13:08] */
#define BCHP_TVM_FBC_APER0_CNTL_WRITEVEC_MASK                      0x00003f00
#define BCHP_TVM_FBC_APER0_CNTL_WRITEVEC_SHIFT                     8

/* TVM :: FBC_APER0_CNTL :: reserved2 [07:06] */
#define BCHP_TVM_FBC_APER0_CNTL_reserved2_MASK                     0x000000c0
#define BCHP_TVM_FBC_APER0_CNTL_reserved2_SHIFT                    6

/* TVM :: FBC_APER0_CNTL :: READVEC [05:00] */
#define BCHP_TVM_FBC_APER0_CNTL_READVEC_MASK                       0x0000003f
#define BCHP_TVM_FBC_APER0_CNTL_READVEC_SHIFT                      0

/***************************************************************************
 *FBC_APER1_CNTL - FBC_APER1_CNTL
 ***************************************************************************/
/* TVM :: FBC_APER1_CNTL :: DBUSWIDTH [31:31] */
#define BCHP_TVM_FBC_APER1_CNTL_DBUSWIDTH_MASK                     0x80000000
#define BCHP_TVM_FBC_APER1_CNTL_DBUSWIDTH_SHIFT                    31

/* TVM :: FBC_APER1_CNTL :: reserved0 [30:30] */
#define BCHP_TVM_FBC_APER1_CNTL_reserved0_MASK                     0x40000000
#define BCHP_TVM_FBC_APER1_CNTL_reserved0_SHIFT                    30

/* TVM :: FBC_APER1_CNTL :: ABUSLATCH [29:28] */
#define BCHP_TVM_FBC_APER1_CNTL_ABUSLATCH_MASK                     0x30000000
#define BCHP_TVM_FBC_APER1_CNTL_ABUSLATCH_SHIFT                    28

/* TVM :: FBC_APER1_CNTL :: reserved1 [27:14] */
#define BCHP_TVM_FBC_APER1_CNTL_reserved1_MASK                     0x0fffc000
#define BCHP_TVM_FBC_APER1_CNTL_reserved1_SHIFT                    14

/* TVM :: FBC_APER1_CNTL :: WRITEVEC [13:08] */
#define BCHP_TVM_FBC_APER1_CNTL_WRITEVEC_MASK                      0x00003f00
#define BCHP_TVM_FBC_APER1_CNTL_WRITEVEC_SHIFT                     8

/* TVM :: FBC_APER1_CNTL :: reserved2 [07:06] */
#define BCHP_TVM_FBC_APER1_CNTL_reserved2_MASK                     0x000000c0
#define BCHP_TVM_FBC_APER1_CNTL_reserved2_SHIFT                    6

/* TVM :: FBC_APER1_CNTL :: READVEC [05:00] */
#define BCHP_TVM_FBC_APER1_CNTL_READVEC_MASK                       0x0000003f
#define BCHP_TVM_FBC_APER1_CNTL_READVEC_SHIFT                      0

/***************************************************************************
 *FBC_APER2_CNTL - FBC_APER2_CNTL
 ***************************************************************************/
/* TVM :: FBC_APER2_CNTL :: DBUSWIDTH [31:31] */
#define BCHP_TVM_FBC_APER2_CNTL_DBUSWIDTH_MASK                     0x80000000
#define BCHP_TVM_FBC_APER2_CNTL_DBUSWIDTH_SHIFT                    31

/* TVM :: FBC_APER2_CNTL :: reserved0 [30:30] */
#define BCHP_TVM_FBC_APER2_CNTL_reserved0_MASK                     0x40000000
#define BCHP_TVM_FBC_APER2_CNTL_reserved0_SHIFT                    30

/* TVM :: FBC_APER2_CNTL :: ABUSLATCH [29:28] */
#define BCHP_TVM_FBC_APER2_CNTL_ABUSLATCH_MASK                     0x30000000
#define BCHP_TVM_FBC_APER2_CNTL_ABUSLATCH_SHIFT                    28

/* TVM :: FBC_APER2_CNTL :: reserved1 [27:14] */
#define BCHP_TVM_FBC_APER2_CNTL_reserved1_MASK                     0x0fffc000
#define BCHP_TVM_FBC_APER2_CNTL_reserved1_SHIFT                    14

/* TVM :: FBC_APER2_CNTL :: WRITEVEC [13:08] */
#define BCHP_TVM_FBC_APER2_CNTL_WRITEVEC_MASK                      0x00003f00
#define BCHP_TVM_FBC_APER2_CNTL_WRITEVEC_SHIFT                     8

/* TVM :: FBC_APER2_CNTL :: reserved2 [07:06] */
#define BCHP_TVM_FBC_APER2_CNTL_reserved2_MASK                     0x000000c0
#define BCHP_TVM_FBC_APER2_CNTL_reserved2_SHIFT                    6

/* TVM :: FBC_APER2_CNTL :: READVEC [05:00] */
#define BCHP_TVM_FBC_APER2_CNTL_READVEC_MASK                       0x0000003f
#define BCHP_TVM_FBC_APER2_CNTL_READVEC_SHIFT                      0

/***************************************************************************
 *FBC_APER3_CNTL - FBC_APER3_CNTL
 ***************************************************************************/
/* TVM :: FBC_APER3_CNTL :: DBUSWIDTH [31:31] */
#define BCHP_TVM_FBC_APER3_CNTL_DBUSWIDTH_MASK                     0x80000000
#define BCHP_TVM_FBC_APER3_CNTL_DBUSWIDTH_SHIFT                    31

/* TVM :: FBC_APER3_CNTL :: reserved0 [30:30] */
#define BCHP_TVM_FBC_APER3_CNTL_reserved0_MASK                     0x40000000
#define BCHP_TVM_FBC_APER3_CNTL_reserved0_SHIFT                    30

/* TVM :: FBC_APER3_CNTL :: ABUSLATCH [29:28] */
#define BCHP_TVM_FBC_APER3_CNTL_ABUSLATCH_MASK                     0x30000000
#define BCHP_TVM_FBC_APER3_CNTL_ABUSLATCH_SHIFT                    28

/* TVM :: FBC_APER3_CNTL :: reserved1 [27:14] */
#define BCHP_TVM_FBC_APER3_CNTL_reserved1_MASK                     0x0fffc000
#define BCHP_TVM_FBC_APER3_CNTL_reserved1_SHIFT                    14

/* TVM :: FBC_APER3_CNTL :: WRITEVEC [13:08] */
#define BCHP_TVM_FBC_APER3_CNTL_WRITEVEC_MASK                      0x00003f00
#define BCHP_TVM_FBC_APER3_CNTL_WRITEVEC_SHIFT                     8

/* TVM :: FBC_APER3_CNTL :: reserved2 [07:06] */
#define BCHP_TVM_FBC_APER3_CNTL_reserved2_MASK                     0x000000c0
#define BCHP_TVM_FBC_APER3_CNTL_reserved2_SHIFT                    6

/* TVM :: FBC_APER3_CNTL :: READVEC [05:00] */
#define BCHP_TVM_FBC_APER3_CNTL_READVEC_MASK                       0x0000003f
#define BCHP_TVM_FBC_APER3_CNTL_READVEC_SHIFT                      0

/***************************************************************************
 *FBC_APER4_CNTL - FBC_APER4_CNTL
 ***************************************************************************/
/* TVM :: FBC_APER4_CNTL :: DBUSWIDTH [31:31] */
#define BCHP_TVM_FBC_APER4_CNTL_DBUSWIDTH_MASK                     0x80000000
#define BCHP_TVM_FBC_APER4_CNTL_DBUSWIDTH_SHIFT                    31

/* TVM :: FBC_APER4_CNTL :: reserved0 [30:30] */
#define BCHP_TVM_FBC_APER4_CNTL_reserved0_MASK                     0x40000000
#define BCHP_TVM_FBC_APER4_CNTL_reserved0_SHIFT                    30

/* TVM :: FBC_APER4_CNTL :: ABUSLATCH [29:28] */
#define BCHP_TVM_FBC_APER4_CNTL_ABUSLATCH_MASK                     0x30000000
#define BCHP_TVM_FBC_APER4_CNTL_ABUSLATCH_SHIFT                    28

/* TVM :: FBC_APER4_CNTL :: reserved1 [27:14] */
#define BCHP_TVM_FBC_APER4_CNTL_reserved1_MASK                     0x0fffc000
#define BCHP_TVM_FBC_APER4_CNTL_reserved1_SHIFT                    14

/* TVM :: FBC_APER4_CNTL :: WRITEVEC [13:08] */
#define BCHP_TVM_FBC_APER4_CNTL_WRITEVEC_MASK                      0x00003f00
#define BCHP_TVM_FBC_APER4_CNTL_WRITEVEC_SHIFT                     8

/* TVM :: FBC_APER4_CNTL :: reserved2 [07:06] */
#define BCHP_TVM_FBC_APER4_CNTL_reserved2_MASK                     0x000000c0
#define BCHP_TVM_FBC_APER4_CNTL_reserved2_SHIFT                    6

/* TVM :: FBC_APER4_CNTL :: READVEC [05:00] */
#define BCHP_TVM_FBC_APER4_CNTL_READVEC_MASK                       0x0000003f
#define BCHP_TVM_FBC_APER4_CNTL_READVEC_SHIFT                      0

/***************************************************************************
 *FBC_APER5_CNTL - FBC_APER5_CNTL
 ***************************************************************************/
/* TVM :: FBC_APER5_CNTL :: DBUSWIDTH [31:31] */
#define BCHP_TVM_FBC_APER5_CNTL_DBUSWIDTH_MASK                     0x80000000
#define BCHP_TVM_FBC_APER5_CNTL_DBUSWIDTH_SHIFT                    31

/* TVM :: FBC_APER5_CNTL :: reserved0 [30:30] */
#define BCHP_TVM_FBC_APER5_CNTL_reserved0_MASK                     0x40000000
#define BCHP_TVM_FBC_APER5_CNTL_reserved0_SHIFT                    30

/* TVM :: FBC_APER5_CNTL :: ABUSLATCH [29:28] */
#define BCHP_TVM_FBC_APER5_CNTL_ABUSLATCH_MASK                     0x30000000
#define BCHP_TVM_FBC_APER5_CNTL_ABUSLATCH_SHIFT                    28

/* TVM :: FBC_APER5_CNTL :: reserved1 [27:14] */
#define BCHP_TVM_FBC_APER5_CNTL_reserved1_MASK                     0x0fffc000
#define BCHP_TVM_FBC_APER5_CNTL_reserved1_SHIFT                    14

/* TVM :: FBC_APER5_CNTL :: WRITEVEC [13:08] */
#define BCHP_TVM_FBC_APER5_CNTL_WRITEVEC_MASK                      0x00003f00
#define BCHP_TVM_FBC_APER5_CNTL_WRITEVEC_SHIFT                     8

/* TVM :: FBC_APER5_CNTL :: reserved2 [07:06] */
#define BCHP_TVM_FBC_APER5_CNTL_reserved2_MASK                     0x000000c0
#define BCHP_TVM_FBC_APER5_CNTL_reserved2_SHIFT                    6

/* TVM :: FBC_APER5_CNTL :: READVEC [05:00] */
#define BCHP_TVM_FBC_APER5_CNTL_READVEC_MASK                       0x0000003f
#define BCHP_TVM_FBC_APER5_CNTL_READVEC_SHIFT                      0

/***************************************************************************
 *FBC_CNTL0 - FBC_CNTL0
 ***************************************************************************/
/* TVM :: FBC_CNTL0 :: WAIT_UPPR_CNT [31:28] */
#define BCHP_TVM_FBC_CNTL0_WAIT_UPPR_CNT_MASK                      0xf0000000
#define BCHP_TVM_FBC_CNTL0_WAIT_UPPR_CNT_SHIFT                     28

/* TVM :: FBC_CNTL0 :: reserved0 [27:25] */
#define BCHP_TVM_FBC_CNTL0_reserved0_MASK                          0x0e000000
#define BCHP_TVM_FBC_CNTL0_reserved0_SHIFT                         25

/* TVM :: FBC_CNTL0 :: OND_ARB_EN [24:24] */
#define BCHP_TVM_FBC_CNTL0_OND_ARB_EN_MASK                         0x01000000
#define BCHP_TVM_FBC_CNTL0_OND_ARB_EN_SHIFT                        24

/* TVM :: FBC_CNTL0 :: ARB_ND_RB_BLK_EN [23:23] */
#define BCHP_TVM_FBC_CNTL0_ARB_ND_RB_BLK_EN_MASK                   0x00800000
#define BCHP_TVM_FBC_CNTL0_ARB_ND_RB_BLK_EN_SHIFT                  23

/* TVM :: FBC_CNTL0 :: FBC_ARB_EN [22:22] */
#define BCHP_TVM_FBC_CNTL0_FBC_ARB_EN_MASK                         0x00400000
#define BCHP_TVM_FBC_CNTL0_FBC_ARB_EN_SHIFT                        22

/* TVM :: FBC_CNTL0 :: SFLASH_ARB_EN [21:21] */
#define BCHP_TVM_FBC_CNTL0_SFLASH_ARB_EN_MASK                      0x00200000
#define BCHP_TVM_FBC_CNTL0_SFLASH_ARB_EN_SHIFT                     21

/* TVM :: FBC_CNTL0 :: NAND_ARB_EN [20:20] */
#define BCHP_TVM_FBC_CNTL0_NAND_ARB_EN_MASK                        0x00100000
#define BCHP_TVM_FBC_CNTL0_NAND_ARB_EN_SHIFT                       20

/* TVM :: FBC_CNTL0 :: ARB_PRIORITY [19:18] */
#define BCHP_TVM_FBC_CNTL0_ARB_PRIORITY_MASK                       0x000c0000
#define BCHP_TVM_FBC_CNTL0_ARB_PRIORITY_SHIFT                      18

/* TVM :: FBC_CNTL0 :: ARB_DEDICATE [17:15] */
#define BCHP_TVM_FBC_CNTL0_ARB_DEDICATE_MASK                       0x00038000
#define BCHP_TVM_FBC_CNTL0_ARB_DEDICATE_SHIFT                      15

/* TVM :: FBC_CNTL0 :: ARB_SW_RESET [14:14] */
#define BCHP_TVM_FBC_CNTL0_ARB_SW_RESET_MASK                       0x00004000
#define BCHP_TVM_FBC_CNTL0_ARB_SW_RESET_SHIFT                      14

/* TVM :: FBC_CNTL0 :: PREFETCH_EN [13:08] */
#define BCHP_TVM_FBC_CNTL0_PREFETCH_EN_MASK                        0x00003f00
#define BCHP_TVM_FBC_CNTL0_PREFETCH_EN_SHIFT                       8

/* TVM :: FBC_CNTL0 :: AC_PRESCALE [07:06] */
#define BCHP_TVM_FBC_CNTL0_AC_PRESCALE_MASK                        0x000000c0
#define BCHP_TVM_FBC_CNTL0_AC_PRESCALE_SHIFT                       6

/* TVM :: FBC_CNTL0 :: RDY_MASK [05:05] */
#define BCHP_TVM_FBC_CNTL0_RDY_MASK_MASK                           0x00000020
#define BCHP_TVM_FBC_CNTL0_RDY_MASK_SHIFT                          5

/* TVM :: FBC_CNTL0 :: DATA_ADDR_MUX [04:04] */
#define BCHP_TVM_FBC_CNTL0_DATA_ADDR_MUX_MASK                      0x00000010
#define BCHP_TVM_FBC_CNTL0_DATA_ADDR_MUX_SHIFT                     4

/* TVM :: FBC_CNTL0 :: IO_ACCESS [03:03] */
#define BCHP_TVM_FBC_CNTL0_IO_ACCESS_MASK                          0x00000008
#define BCHP_TVM_FBC_CNTL0_IO_ACCESS_SHIFT                         3

/* TVM :: FBC_CNTL0 :: SOFTRST_PARIF [02:02] */
#define BCHP_TVM_FBC_CNTL0_SOFTRST_PARIF_MASK                      0x00000004
#define BCHP_TVM_FBC_CNTL0_SOFTRST_PARIF_SHIFT                     2

/* TVM :: FBC_CNTL0 :: SOFTRST_DEVIF [01:01] */
#define BCHP_TVM_FBC_CNTL0_SOFTRST_DEVIF_MASK                      0x00000002
#define BCHP_TVM_FBC_CNTL0_SOFTRST_DEVIF_SHIFT                     1

/* TVM :: FBC_CNTL0 :: CTL_OEb [00:00] */
#define BCHP_TVM_FBC_CNTL0_CTL_OEb_MASK                            0x00000001
#define BCHP_TVM_FBC_CNTL0_CTL_OEb_SHIFT                           0

/***************************************************************************
 *FBC_IO_CNTL0 - FBC_IO_CNTL0
 ***************************************************************************/
/* TVM :: FBC_IO_CNTL0 :: reserved0 [31:20] */
#define BCHP_TVM_FBC_IO_CNTL0_reserved0_MASK                       0xfff00000
#define BCHP_TVM_FBC_IO_CNTL0_reserved0_SHIFT                      20

/* TVM :: FBC_IO_CNTL0 :: FBC_IO_SPARE [19:16] */
#define BCHP_TVM_FBC_IO_CNTL0_FBC_IO_SPARE_MASK                    0x000f0000
#define BCHP_TVM_FBC_IO_CNTL0_FBC_IO_SPARE_SHIFT                   16

/* TVM :: FBC_IO_CNTL0 :: reserved1 [15:15] */
#define BCHP_TVM_FBC_IO_CNTL0_reserved1_MASK                       0x00008000
#define BCHP_TVM_FBC_IO_CNTL0_reserved1_SHIFT                      15

/* TVM :: FBC_IO_CNTL0 :: FBC_IO_ALE [14:12] */
#define BCHP_TVM_FBC_IO_CNTL0_FBC_IO_ALE_MASK                      0x00007000
#define BCHP_TVM_FBC_IO_CNTL0_FBC_IO_ALE_SHIFT                     12

/* TVM :: FBC_IO_CNTL0 :: FBC_IO_RD_STB [11:11] */
#define BCHP_TVM_FBC_IO_CNTL0_FBC_IO_RD_STB_MASK                   0x00000800
#define BCHP_TVM_FBC_IO_CNTL0_FBC_IO_RD_STB_SHIFT                  11

/* TVM :: FBC_IO_CNTL0 :: FBC_IO_CTLE [10:10] */
#define BCHP_TVM_FBC_IO_CNTL0_FBC_IO_CTLE_MASK                     0x00000400
#define BCHP_TVM_FBC_IO_CNTL0_FBC_IO_CTLE_SHIFT                    10

/* TVM :: FBC_IO_CNTL0 :: FBC_IO_ADE [09:09] */
#define BCHP_TVM_FBC_IO_CNTL0_FBC_IO_ADE_MASK                      0x00000200
#define BCHP_TVM_FBC_IO_CNTL0_FBC_IO_ADE_SHIFT                     9

/* TVM :: FBC_IO_CNTL0 :: FBC_IO_RD [08:08] */
#define BCHP_TVM_FBC_IO_CNTL0_FBC_IO_RD_MASK                       0x00000100
#define BCHP_TVM_FBC_IO_CNTL0_FBC_IO_RD_SHIFT                      8

/* TVM :: FBC_IO_CNTL0 :: FBC_IO_WE [07:07] */
#define BCHP_TVM_FBC_IO_CNTL0_FBC_IO_WE_MASK                       0x00000080
#define BCHP_TVM_FBC_IO_CNTL0_FBC_IO_WE_SHIFT                      7

/* TVM :: FBC_IO_CNTL0 :: FBC_IO_STB [06:06] */
#define BCHP_TVM_FBC_IO_CNTL0_FBC_IO_STB_MASK                      0x00000040
#define BCHP_TVM_FBC_IO_CNTL0_FBC_IO_STB_SHIFT                     6

/* TVM :: FBC_IO_CNTL0 :: FBC_IO_CE_b [05:00] */
#define BCHP_TVM_FBC_IO_CNTL0_FBC_IO_CE_b_MASK                     0x0000003f
#define BCHP_TVM_FBC_IO_CNTL0_FBC_IO_CE_b_SHIFT                    0

/***************************************************************************
 *FBC_IO_CNTL1 - FBC_IO_CNTL1
 ***************************************************************************/
/* TVM :: FBC_IO_CNTL1 :: FBC_IO_ADDR [31:16] */
#define BCHP_TVM_FBC_IO_CNTL1_FBC_IO_ADDR_MASK                     0xffff0000
#define BCHP_TVM_FBC_IO_CNTL1_FBC_IO_ADDR_SHIFT                    16

/* TVM :: FBC_IO_CNTL1 :: FBC_IO_WDATA [15:08] */
#define BCHP_TVM_FBC_IO_CNTL1_FBC_IO_WDATA_MASK                    0x0000ff00
#define BCHP_TVM_FBC_IO_CNTL1_FBC_IO_WDATA_SHIFT                   8

/* TVM :: FBC_IO_CNTL1 :: FBC_IO_ADI [07:00] */
#define BCHP_TVM_FBC_IO_CNTL1_FBC_IO_ADI_MASK                      0x000000ff
#define BCHP_TVM_FBC_IO_CNTL1_FBC_IO_ADI_SHIFT                     0

/***************************************************************************
 *FBC_IO_INPUT - FBC_IO_INPUT
 ***************************************************************************/
/* TVM :: FBC_IO_INPUT :: reserved0 [31:17] */
#define BCHP_TVM_FBC_IO_INPUT_reserved0_MASK                       0xfffe0000
#define BCHP_TVM_FBC_IO_INPUT_reserved0_SHIFT                      17

/* TVM :: FBC_IO_INPUT :: FBC_IRDY [16:16] */
#define BCHP_TVM_FBC_IO_INPUT_FBC_IRDY_MASK                        0x00010000
#define BCHP_TVM_FBC_IO_INPUT_FBC_IRDY_SHIFT                       16

/* TVM :: FBC_IO_INPUT :: reserved1 [15:08] */
#define BCHP_TVM_FBC_IO_INPUT_reserved1_MASK                       0x0000ff00
#define BCHP_TVM_FBC_IO_INPUT_reserved1_SHIFT                      8

/* TVM :: FBC_IO_INPUT :: FBC_ADI [07:00] */
#define BCHP_TVM_FBC_IO_INPUT_FBC_ADI_MASK                         0x000000ff
#define BCHP_TVM_FBC_IO_INPUT_FBC_ADI_SHIFT                        0

/***************************************************************************
 *FBC_STATUS - FBC_STATUS
 ***************************************************************************/
/* TVM :: FBC_STATUS :: reserved0 [31:17] */
#define BCHP_TVM_FBC_STATUS_reserved0_MASK                         0xfffe0000
#define BCHP_TVM_FBC_STATUS_reserved0_SHIFT                        17

/* TVM :: FBC_STATUS :: CURR_UC [16:06] */
#define BCHP_TVM_FBC_STATUS_CURR_UC_MASK                           0x0001ffc0
#define BCHP_TVM_FBC_STATUS_CURR_UC_SHIFT                          6

/* TVM :: FBC_STATUS :: CURR_PC [05:00] */
#define BCHP_TVM_FBC_STATUS_CURR_PC_MASK                           0x0000003f
#define BCHP_TVM_FBC_STATUS_CURR_PC_SHIFT                          0

/***************************************************************************
 *COMMUNICATION_0 - COMMUNICATION_0
 ***************************************************************************/
/* TVM :: COMMUNICATION_0 :: TVM_COMMUNICATION_0 [31:00] */
#define BCHP_TVM_COMMUNICATION_0_TVM_COMMUNICATION_0_MASK          0xffffffff
#define BCHP_TVM_COMMUNICATION_0_TVM_COMMUNICATION_0_SHIFT         0

/***************************************************************************
 *COMMUNICATION_1 - COMMUNICATION_1
 ***************************************************************************/
/* TVM :: COMMUNICATION_1 :: TVM_COMMUNICATION_1 [31:00] */
#define BCHP_TVM_COMMUNICATION_1_TVM_COMMUNICATION_1_MASK          0xffffffff
#define BCHP_TVM_COMMUNICATION_1_TVM_COMMUNICATION_1_SHIFT         0

/***************************************************************************
 *COMMUNICATION_2 - COMMUNICATION_2
 ***************************************************************************/
/* TVM :: COMMUNICATION_2 :: TVM_COMMUNICATION_2 [31:00] */
#define BCHP_TVM_COMMUNICATION_2_TVM_COMMUNICATION_2_MASK          0xffffffff
#define BCHP_TVM_COMMUNICATION_2_TVM_COMMUNICATION_2_SHIFT         0

/***************************************************************************
 *CONTROL_0 - CONTROL_0
 ***************************************************************************/
/* TVM :: CONTROL_0 :: reserved0 [31:12] */
#define BCHP_TVM_CONTROL_0_reserved0_MASK                          0xfffff000
#define BCHP_TVM_CONTROL_0_reserved0_SHIFT                         12

/* TVM :: CONTROL_0 :: BYTE_SWAP_FLASH [11:11] */
#define BCHP_TVM_CONTROL_0_BYTE_SWAP_FLASH_MASK                    0x00000800
#define BCHP_TVM_CONTROL_0_BYTE_SWAP_FLASH_SHIFT                   11

/* TVM :: CONTROL_0 :: SOFT_AON_RESETOUTb [10:10] */
#define BCHP_TVM_CONTROL_0_SOFT_AON_RESETOUTb_MASK                 0x00000400
#define BCHP_TVM_CONTROL_0_SOFT_AON_RESETOUTb_SHIFT                10

/* TVM :: CONTROL_0 :: SOFT_RST_8051b [09:09] */
#define BCHP_TVM_CONTROL_0_SOFT_RST_8051b_MASK                     0x00000200
#define BCHP_TVM_CONTROL_0_SOFT_RST_8051b_SHIFT                    9

/* TVM :: CONTROL_0 :: SOFT_ON_8051 [08:08] */
#define BCHP_TVM_CONTROL_0_SOFT_ON_8051_MASK                       0x00000100
#define BCHP_TVM_CONTROL_0_SOFT_ON_8051_SHIFT                      8

/* TVM :: CONTROL_0 :: TVM_FBUS_SEL [07:04] */
#define BCHP_TVM_CONTROL_0_TVM_FBUS_SEL_MASK                       0x000000f0
#define BCHP_TVM_CONTROL_0_TVM_FBUS_SEL_SHIFT                      4

/* TVM :: CONTROL_0 :: SKIP_FLASH_64K [03:03] */
#define BCHP_TVM_CONTROL_0_SKIP_FLASH_64K_MASK                     0x00000008
#define BCHP_TVM_CONTROL_0_SKIP_FLASH_64K_SHIFT                    3

/* TVM :: CONTROL_0 :: SUSPEND_b [02:02] */
#define BCHP_TVM_CONTROL_0_SUSPEND_b_MASK                          0x00000004
#define BCHP_TVM_CONTROL_0_SUSPEND_b_SHIFT                         2

/* TVM :: CONTROL_0 :: SYS_RESETb [01:01] */
#define BCHP_TVM_CONTROL_0_SYS_RESETb_MASK                         0x00000002
#define BCHP_TVM_CONTROL_0_SYS_RESETb_SHIFT                        1

/* TVM :: CONTROL_0 :: POWER_DOWN_MAIN [00:00] */
#define BCHP_TVM_CONTROL_0_POWER_DOWN_MAIN_MASK                    0x00000001
#define BCHP_TVM_CONTROL_0_POWER_DOWN_MAIN_SHIFT                   0

/***************************************************************************
 *CONTROL_1 - CONTROL_1
 ***************************************************************************/
/* TVM :: CONTROL_1 :: EXT_LOOP_TVMIR [31:31] */
#define BCHP_TVM_CONTROL_1_EXT_LOOP_TVMIR_MASK                     0x80000000
#define BCHP_TVM_CONTROL_1_EXT_LOOP_TVMIR_SHIFT                    31

/* TVM :: CONTROL_1 :: reserved0 [30:29] */
#define BCHP_TVM_CONTROL_1_reserved0_MASK                          0x60000000
#define BCHP_TVM_CONTROL_1_reserved0_SHIFT                         29

/* TVM :: CONTROL_1 :: TEST_LS_ADC [28:28] */
#define BCHP_TVM_CONTROL_1_TEST_LS_ADC_MASK                        0x10000000
#define BCHP_TVM_CONTROL_1_TEST_LS_ADC_SHIFT                       28

/* TVM :: CONTROL_1 :: TEST_AVL [27:27] */
#define BCHP_TVM_CONTROL_1_TEST_AVL_MASK                           0x08000000
#define BCHP_TVM_CONTROL_1_TEST_AVL_SHIFT                          27

/* TVM :: CONTROL_1 :: TEST_CEC [26:26] */
#define BCHP_TVM_CONTROL_1_TEST_CEC_MASK                           0x04000000
#define BCHP_TVM_CONTROL_1_TEST_CEC_SHIFT                          26

/* TVM :: CONTROL_1 :: TEST_8051 [25:25] */
#define BCHP_TVM_CONTROL_1_TEST_8051_MASK                          0x02000000
#define BCHP_TVM_CONTROL_1_TEST_8051_SHIFT                         25

/* TVM :: CONTROL_1 :: TEST_DPMS [24:24] */
#define BCHP_TVM_CONTROL_1_TEST_DPMS_MASK                          0x01000000
#define BCHP_TVM_CONTROL_1_TEST_DPMS_SHIFT                         24

/* TVM :: CONTROL_1 :: TEST_EDID_3 [23:23] */
#define BCHP_TVM_CONTROL_1_TEST_EDID_3_MASK                        0x00800000
#define BCHP_TVM_CONTROL_1_TEST_EDID_3_SHIFT                       23

/* TVM :: CONTROL_1 :: TEST_EDID_2 [22:22] */
#define BCHP_TVM_CONTROL_1_TEST_EDID_2_MASK                        0x00400000
#define BCHP_TVM_CONTROL_1_TEST_EDID_2_SHIFT                       22

/* TVM :: CONTROL_1 :: TEST_EDID_1 [21:21] */
#define BCHP_TVM_CONTROL_1_TEST_EDID_1_MASK                        0x00200000
#define BCHP_TVM_CONTROL_1_TEST_EDID_1_SHIFT                       21

/* TVM :: CONTROL_1 :: TEST_EDID_0 [20:20] */
#define BCHP_TVM_CONTROL_1_TEST_EDID_0_MASK                        0x00100000
#define BCHP_TVM_CONTROL_1_TEST_EDID_0_SHIFT                       20

/* TVM :: CONTROL_1 :: TEST_I2C_A [19:19] */
#define BCHP_TVM_CONTROL_1_TEST_I2C_A_MASK                         0x00080000
#define BCHP_TVM_CONTROL_1_TEST_I2C_A_SHIFT                        19

/* TVM :: CONTROL_1 :: TEST_NAND [18:18] */
#define BCHP_TVM_CONTROL_1_TEST_NAND_MASK                          0x00040000
#define BCHP_TVM_CONTROL_1_TEST_NAND_SHIFT                         18

/* TVM :: CONTROL_1 :: TEST_FBC [17:17] */
#define BCHP_TVM_CONTROL_1_TEST_FBC_MASK                           0x00020000
#define BCHP_TVM_CONTROL_1_TEST_FBC_SHIFT                          17

/* TVM :: CONTROL_1 :: TEST_TAR [16:16] */
#define BCHP_TVM_CONTROL_1_TEST_TAR_MASK                           0x00010000
#define BCHP_TVM_CONTROL_1_TEST_TAR_SHIFT                          16

/* TVM :: CONTROL_1 :: TEST_DEBUG_MUX [15:12] */
#define BCHP_TVM_CONTROL_1_TEST_DEBUG_MUX_MASK                     0x0000f000
#define BCHP_TVM_CONTROL_1_TEST_DEBUG_MUX_SHIFT                    12

/* TVM :: CONTROL_1 :: UIRT3_ARB_MODE [11:10] */
#define BCHP_TVM_CONTROL_1_UIRT3_ARB_MODE_MASK                     0x00000c00
#define BCHP_TVM_CONTROL_1_UIRT3_ARB_MODE_SHIFT                    10

/* TVM :: CONTROL_1 :: PRG_ARB_MODE [09:08] */
#define BCHP_TVM_CONTROL_1_PRG_ARB_MODE_MASK                       0x00000300
#define BCHP_TVM_CONTROL_1_PRG_ARB_MODE_SHIFT                      8

/* TVM :: CONTROL_1 :: UIRT2_ARB_MODE [07:06] */
#define BCHP_TVM_CONTROL_1_UIRT2_ARB_MODE_MASK                     0x000000c0
#define BCHP_TVM_CONTROL_1_UIRT2_ARB_MODE_SHIFT                    6

/* TVM :: CONTROL_1 :: UIRT1_ARB_MODE [05:04] */
#define BCHP_TVM_CONTROL_1_UIRT1_ARB_MODE_MASK                     0x00000030
#define BCHP_TVM_CONTROL_1_UIRT1_ARB_MODE_SHIFT                    4

/* TVM :: CONTROL_1 :: UART1_ARB_MODE [03:02] */
#define BCHP_TVM_CONTROL_1_UART1_ARB_MODE_MASK                     0x0000000c
#define BCHP_TVM_CONTROL_1_UART1_ARB_MODE_SHIFT                    2

/* TVM :: CONTROL_1 :: FLASH_ARB_MODE [01:00] */
#define BCHP_TVM_CONTROL_1_FLASH_ARB_MODE_MASK                     0x00000003
#define BCHP_TVM_CONTROL_1_FLASH_ARB_MODE_SHIFT                    0

/***************************************************************************
 *CLOCK_DIVIDERS_1 - CLOCK_DIVIDERS_1
 ***************************************************************************/
/* TVM :: CLOCK_DIVIDERS_1 :: TVM_TIMER_CLK_DIV [31:16] */
#define BCHP_TVM_CLOCK_DIVIDERS_1_TVM_TIMER_CLK_DIV_MASK           0xffff0000
#define BCHP_TVM_CLOCK_DIVIDERS_1_TVM_TIMER_CLK_DIV_SHIFT          16

/* TVM :: CLOCK_DIVIDERS_1 :: TVM_CPU_CLK_DIV [15:00] */
#define BCHP_TVM_CLOCK_DIVIDERS_1_TVM_CPU_CLK_DIV_MASK             0x0000ffff
#define BCHP_TVM_CLOCK_DIVIDERS_1_TVM_CPU_CLK_DIV_SHIFT            0

/***************************************************************************
 *CLOCK_DIVIDERS_2 - CLOCK_DIVIDERS_2
 ***************************************************************************/
/* TVM :: CLOCK_DIVIDERS_2 :: TVM_UIRT2_CLK_DIV [31:16] */
#define BCHP_TVM_CLOCK_DIVIDERS_2_TVM_UIRT2_CLK_DIV_MASK           0xffff0000
#define BCHP_TVM_CLOCK_DIVIDERS_2_TVM_UIRT2_CLK_DIV_SHIFT          16

/* TVM :: CLOCK_DIVIDERS_2 :: TVM_UIRT1_CLK_DIV [15:00] */
#define BCHP_TVM_CLOCK_DIVIDERS_2_TVM_UIRT1_CLK_DIV_MASK           0x0000ffff
#define BCHP_TVM_CLOCK_DIVIDERS_2_TVM_UIRT1_CLK_DIV_SHIFT          0

/***************************************************************************
 *CLOCK_DIVIDERS_3 - CLOCK_DIVIDERS_3
 ***************************************************************************/
/* TVM :: CLOCK_DIVIDERS_3 :: TVM_DPMS_CLK_DIV [31:16] */
#define BCHP_TVM_CLOCK_DIVIDERS_3_TVM_DPMS_CLK_DIV_MASK            0xffff0000
#define BCHP_TVM_CLOCK_DIVIDERS_3_TVM_DPMS_CLK_DIV_SHIFT           16

/* TVM :: CLOCK_DIVIDERS_3 :: TVM_UART_CLK_DIV [15:00] */
#define BCHP_TVM_CLOCK_DIVIDERS_3_TVM_UART_CLK_DIV_MASK            0x0000ffff
#define BCHP_TVM_CLOCK_DIVIDERS_3_TVM_UART_CLK_DIV_SHIFT           0

/***************************************************************************
 *CLOCK_DIVIDERS_4 - CLOCK_DIVIDERS_4
 ***************************************************************************/
/* TVM :: CLOCK_DIVIDERS_4 :: TVM_ADC_CLK_DIV [31:16] */
#define BCHP_TVM_CLOCK_DIVIDERS_4_TVM_ADC_CLK_DIV_MASK             0xffff0000
#define BCHP_TVM_CLOCK_DIVIDERS_4_TVM_ADC_CLK_DIV_SHIFT            16

/* TVM :: CLOCK_DIVIDERS_4 :: TVM_FLASH_CLK_DIV [15:00] */
#define BCHP_TVM_CLOCK_DIVIDERS_4_TVM_FLASH_CLK_DIV_MASK           0x0000ffff
#define BCHP_TVM_CLOCK_DIVIDERS_4_TVM_FLASH_CLK_DIV_SHIFT          0

/***************************************************************************
 *CLOCK_DIVIDERS_5 - CLOCK_DIVIDERS_5
 ***************************************************************************/
/* TVM :: CLOCK_DIVIDERS_5 :: TVM_I2CSLVA_DIV [31:16] */
#define BCHP_TVM_CLOCK_DIVIDERS_5_TVM_I2CSLVA_DIV_MASK             0xffff0000
#define BCHP_TVM_CLOCK_DIVIDERS_5_TVM_I2CSLVA_DIV_SHIFT            16

/* TVM :: CLOCK_DIVIDERS_5 :: TVM_I2CMSTA_DIV [15:00] */
#define BCHP_TVM_CLOCK_DIVIDERS_5_TVM_I2CMSTA_DIV_MASK             0x0000ffff
#define BCHP_TVM_CLOCK_DIVIDERS_5_TVM_I2CMSTA_DIV_SHIFT            0

/***************************************************************************
 *CLOCK_DIVIDERS_6 - CLOCK_DIVIDERS_6
 ***************************************************************************/
/* TVM :: CLOCK_DIVIDERS_6 :: TVM_I2CSLVC_DIV [31:16] */
#define BCHP_TVM_CLOCK_DIVIDERS_6_TVM_I2CSLVC_DIV_MASK             0xffff0000
#define BCHP_TVM_CLOCK_DIVIDERS_6_TVM_I2CSLVC_DIV_SHIFT            16

/* TVM :: CLOCK_DIVIDERS_6 :: TVM_I2CSLVB_DIV [15:00] */
#define BCHP_TVM_CLOCK_DIVIDERS_6_TVM_I2CSLVB_DIV_MASK             0x0000ffff
#define BCHP_TVM_CLOCK_DIVIDERS_6_TVM_I2CSLVB_DIV_SHIFT            0

/***************************************************************************
 *CLOCK_DIVIDERS_7 - CLOCK_DIVIDERS_7
 ***************************************************************************/
/* TVM :: CLOCK_DIVIDERS_7 :: TVM_I2C_DIV [31:16] */
#define BCHP_TVM_CLOCK_DIVIDERS_7_TVM_I2C_DIV_MASK                 0xffff0000
#define BCHP_TVM_CLOCK_DIVIDERS_7_TVM_I2C_DIV_SHIFT                16

/* TVM :: CLOCK_DIVIDERS_7 :: TVM_I2CSLVD_DIV [15:00] */
#define BCHP_TVM_CLOCK_DIVIDERS_7_TVM_I2CSLVD_DIV_MASK             0x0000ffff
#define BCHP_TVM_CLOCK_DIVIDERS_7_TVM_I2CSLVD_DIV_SHIFT            0

/***************************************************************************
 *CLOCK_DIVIDERS_8 - CLOCK_DIVIDERS_8
 ***************************************************************************/
/* TVM :: CLOCK_DIVIDERS_8 :: TVM_MASTER_CLK_DIV [31:16] */
#define BCHP_TVM_CLOCK_DIVIDERS_8_TVM_MASTER_CLK_DIV_MASK          0xffff0000
#define BCHP_TVM_CLOCK_DIVIDERS_8_TVM_MASTER_CLK_DIV_SHIFT         16

/* TVM :: CLOCK_DIVIDERS_8 :: TVM_FCLK_DIV [15:00] */
#define BCHP_TVM_CLOCK_DIVIDERS_8_TVM_FCLK_DIV_MASK                0x0000ffff
#define BCHP_TVM_CLOCK_DIVIDERS_8_TVM_FCLK_DIV_SHIFT               0

/***************************************************************************
 *CLOCK_DIVIDERS_9 - CLOCK_DIVIDERS_9
 ***************************************************************************/
/* TVM :: CLOCK_DIVIDERS_9 :: reserved0 [31:16] */
#define BCHP_TVM_CLOCK_DIVIDERS_9_reserved0_MASK                   0xffff0000
#define BCHP_TVM_CLOCK_DIVIDERS_9_reserved0_SHIFT                  16

/* TVM :: CLOCK_DIVIDERS_9 :: TVM_I2CSLVE_DIV [15:00] */
#define BCHP_TVM_CLOCK_DIVIDERS_9_TVM_I2CSLVE_DIV_MASK             0x0000ffff
#define BCHP_TVM_CLOCK_DIVIDERS_9_TVM_I2CSLVE_DIV_SHIFT            0

/***************************************************************************
 *RESET_CTRL - RESET_CTRL
 ***************************************************************************/
/* TVM :: RESET_CTRL :: AON_RESETOUTB_MONITOR [31:31] */
#define BCHP_TVM_RESET_CTRL_AON_RESETOUTB_MONITOR_MASK             0x80000000
#define BCHP_TVM_RESET_CTRL_AON_RESETOUTB_MONITOR_SHIFT            31

/* TVM :: RESET_CTRL :: FRONT_PANEL_RESET_MONITOR [30:30] */
#define BCHP_TVM_RESET_CTRL_FRONT_PANEL_RESET_MONITOR_MASK         0x40000000
#define BCHP_TVM_RESET_CTRL_FRONT_PANEL_RESET_MONITOR_SHIFT        30

/* TVM :: RESET_CTRL :: RESET_OUTB_DEF_VAL_MONITOR [29:29] */
#define BCHP_TVM_RESET_CTRL_RESET_OUTB_DEF_VAL_MONITOR_MASK        0x20000000
#define BCHP_TVM_RESET_CTRL_RESET_OUTB_DEF_VAL_MONITOR_SHIFT       29

/* TVM :: RESET_CTRL :: RESET_EXT_MODE_MONITOR [28:28] */
#define BCHP_TVM_RESET_CTRL_RESET_EXT_MODE_MONITOR_MASK            0x10000000
#define BCHP_TVM_RESET_CTRL_RESET_EXT_MODE_MONITOR_SHIFT           28

/* TVM :: RESET_CTRL :: reserved0 [27:27] */
#define BCHP_TVM_RESET_CTRL_reserved0_MASK                         0x08000000
#define BCHP_TVM_RESET_CTRL_reserved0_SHIFT                        27

/* TVM :: RESET_CTRL :: RESET_TIMER_200_MONITOR [26:26] */
#define BCHP_TVM_RESET_CTRL_RESET_TIMER_200_MONITOR_MASK           0x04000000
#define BCHP_TVM_RESET_CTRL_RESET_TIMER_200_MONITOR_SHIFT          26

/* TVM :: RESET_CTRL :: reserved1 [25:12] */
#define BCHP_TVM_RESET_CTRL_reserved1_MASK                         0x03fff000
#define BCHP_TVM_RESET_CTRL_reserved1_SHIFT                        12

/* TVM :: RESET_CTRL :: CLEAR_RESET_HISTORY [11:11] */
#define BCHP_TVM_RESET_CTRL_CLEAR_RESET_HISTORY_MASK               0x00000800
#define BCHP_TVM_RESET_CTRL_CLEAR_RESET_HISTORY_SHIFT              11

/* TVM :: RESET_CTRL :: reserved2 [10:07] */
#define BCHP_TVM_RESET_CTRL_reserved2_MASK                         0x00000780
#define BCHP_TVM_RESET_CTRL_reserved2_SHIFT                        7

/* TVM :: RESET_CTRL :: FRONT_PANEL_RESET_ENABLE_LOCK [06:06] */
#define BCHP_TVM_RESET_CTRL_FRONT_PANEL_RESET_ENABLE_LOCK_MASK     0x00000040
#define BCHP_TVM_RESET_CTRL_FRONT_PANEL_RESET_ENABLE_LOCK_SHIFT    6

/* TVM :: RESET_CTRL :: FRONT_PANEL_RESET_ENABLE [05:05] */
#define BCHP_TVM_RESET_CTRL_FRONT_PANEL_RESET_ENABLE_MASK          0x00000020
#define BCHP_TVM_RESET_CTRL_FRONT_PANEL_RESET_ENABLE_SHIFT         5

/* TVM :: RESET_CTRL :: FRONT_PANEL_RESET_POLARITY [04:04] */
#define BCHP_TVM_RESET_CTRL_FRONT_PANEL_RESET_POLARITY_MASK        0x00000010
#define BCHP_TVM_RESET_CTRL_FRONT_PANEL_RESET_POLARITY_SHIFT       4

/* TVM :: RESET_CTRL :: MASTER_TVM_RESET_EN [03:03] */
#define BCHP_TVM_RESET_CTRL_MASTER_TVM_RESET_EN_MASK               0x00000008
#define BCHP_TVM_RESET_CTRL_MASTER_TVM_RESET_EN_SHIFT              3

/* TVM :: RESET_CTRL :: MASTER_FC_RESET_EN [02:02] */
#define BCHP_TVM_RESET_CTRL_MASTER_FC_RESET_EN_MASK                0x00000004
#define BCHP_TVM_RESET_CTRL_MASTER_FC_RESET_EN_SHIFT               2

/* TVM :: RESET_CTRL :: reserved3 [01:00] */
#define BCHP_TVM_RESET_CTRL_reserved3_MASK                         0x00000003
#define BCHP_TVM_RESET_CTRL_reserved3_SHIFT                        0

/***************************************************************************
 *RESET_HISTORY - RESET_HISTORY
 ***************************************************************************/
/* TVM :: RESET_HISTORY :: reserved0 [31:08] */
#define BCHP_TVM_RESET_HISTORY_reserved0_MASK                      0xffffff00
#define BCHP_TVM_RESET_HISTORY_reserved0_SHIFT                     8

/* TVM :: RESET_HISTORY :: sys_reset [07:07] */
#define BCHP_TVM_RESET_HISTORY_sys_reset_MASK                      0x00000080
#define BCHP_TVM_RESET_HISTORY_sys_reset_SHIFT                     7

/* TVM :: RESET_HISTORY :: upg_watchdog_timer_reset [06:06] */
#define BCHP_TVM_RESET_HISTORY_upg_watchdog_timer_reset_MASK       0x00000040
#define BCHP_TVM_RESET_HISTORY_upg_watchdog_timer_reset_SHIFT      6

/* TVM :: RESET_HISTORY :: tvm_watchdog_timer_reset [05:05] */
#define BCHP_TVM_RESET_HISTORY_tvm_watchdog_timer_reset_MASK       0x00000020
#define BCHP_TVM_RESET_HISTORY_tvm_watchdog_timer_reset_SHIFT      5

/* TVM :: RESET_HISTORY :: software_master_fc_reset [04:04] */
#define BCHP_TVM_RESET_HISTORY_software_master_fc_reset_MASK       0x00000010
#define BCHP_TVM_RESET_HISTORY_software_master_fc_reset_SHIFT      4

/* TVM :: RESET_HISTORY :: software_master_tvm_reset [03:03] */
#define BCHP_TVM_RESET_HISTORY_software_master_tvm_reset_MASK      0x00000008
#define BCHP_TVM_RESET_HISTORY_software_master_tvm_reset_SHIFT     3

/* TVM :: RESET_HISTORY :: front_panel_4sec_reset [02:02] */
#define BCHP_TVM_RESET_HISTORY_front_panel_4sec_reset_MASK         0x00000004
#define BCHP_TVM_RESET_HISTORY_front_panel_4sec_reset_SHIFT        2

/* TVM :: RESET_HISTORY :: main_chip_reset_input [01:01] */
#define BCHP_TVM_RESET_HISTORY_main_chip_reset_input_MASK          0x00000002
#define BCHP_TVM_RESET_HISTORY_main_chip_reset_input_SHIFT         1

/* TVM :: RESET_HISTORY :: aon_power_on_reset [00:00] */
#define BCHP_TVM_RESET_HISTORY_aon_power_on_reset_MASK             0x00000001
#define BCHP_TVM_RESET_HISTORY_aon_power_on_reset_SHIFT            0

/***************************************************************************
 *SW_RESET - SW_RESET
 ***************************************************************************/
/* TVM :: SW_RESET :: TVM_MASTER_RESET [31:31] */
#define BCHP_TVM_SW_RESET_TVM_MASTER_RESET_MASK                    0x80000000
#define BCHP_TVM_SW_RESET_TVM_MASTER_RESET_SHIFT                   31

/* TVM :: SW_RESET :: CPU_8051_SW_RESET_1SHOT [30:30] */
#define BCHP_TVM_SW_RESET_CPU_8051_SW_RESET_1SHOT_MASK             0x40000000
#define BCHP_TVM_SW_RESET_CPU_8051_SW_RESET_1SHOT_SHIFT            30

/* TVM :: SW_RESET :: EXT_SYS_RESET_1SHOT [29:29] */
#define BCHP_TVM_SW_RESET_EXT_SYS_RESET_1SHOT_MASK                 0x20000000
#define BCHP_TVM_SW_RESET_EXT_SYS_RESET_1SHOT_SHIFT                29

/* TVM :: SW_RESET :: PCI_RSTB_OUT_SW_RESET [28:28] */
#define BCHP_TVM_SW_RESET_PCI_RSTB_OUT_SW_RESET_MASK               0x10000000
#define BCHP_TVM_SW_RESET_PCI_RSTB_OUT_SW_RESET_SHIFT              28

/* TVM :: SW_RESET :: RESERVED_BIT_27 [27:27] */
#define BCHP_TVM_SW_RESET_RESERVED_BIT_27_MASK                     0x08000000
#define BCHP_TVM_SW_RESET_RESERVED_BIT_27_SHIFT                    27

/* TVM :: SW_RESET :: RESERVED_BIT_26 [26:26] */
#define BCHP_TVM_SW_RESET_RESERVED_BIT_26_MASK                     0x04000000
#define BCHP_TVM_SW_RESET_RESERVED_BIT_26_SHIFT                    26

/* TVM :: SW_RESET :: RESERVED_BIT_25 [25:25] */
#define BCHP_TVM_SW_RESET_RESERVED_BIT_25_MASK                     0x02000000
#define BCHP_TVM_SW_RESET_RESERVED_BIT_25_SHIFT                    25

/* TVM :: SW_RESET :: TVM_LFO_WD_SW_RESET [24:24] */
#define BCHP_TVM_SW_RESET_TVM_LFO_WD_SW_RESET_MASK                 0x01000000
#define BCHP_TVM_SW_RESET_TVM_LFO_WD_SW_RESET_SHIFT                24

/* TVM :: SW_RESET :: TVM_XTAL_WD_SW_RESET [23:23] */
#define BCHP_TVM_SW_RESET_TVM_XTAL_WD_SW_RESET_MASK                0x00800000
#define BCHP_TVM_SW_RESET_TVM_XTAL_WD_SW_RESET_SHIFT               23

/* TVM :: SW_RESET :: CPU_8051_SW_RESET_LEVEL [22:22] */
#define BCHP_TVM_SW_RESET_CPU_8051_SW_RESET_LEVEL_MASK             0x00400000
#define BCHP_TVM_SW_RESET_CPU_8051_SW_RESET_LEVEL_SHIFT            22

/* TVM :: SW_RESET :: EXT_SYS_RESET_LEVEL [21:21] */
#define BCHP_TVM_SW_RESET_EXT_SYS_RESET_LEVEL_MASK                 0x00200000
#define BCHP_TVM_SW_RESET_EXT_SYS_RESET_LEVEL_SHIFT                21

/* TVM :: SW_RESET :: TVM_ADC_SW_RESET [20:20] */
#define BCHP_TVM_SW_RESET_TVM_ADC_SW_RESET_MASK                    0x00100000
#define BCHP_TVM_SW_RESET_TVM_ADC_SW_RESET_SHIFT                   20

/* TVM :: SW_RESET :: TVM_INT_CNTLR_SW_RESET [19:19] */
#define BCHP_TVM_SW_RESET_TVM_INT_CNTLR_SW_RESET_MASK              0x00080000
#define BCHP_TVM_SW_RESET_TVM_INT_CNTLR_SW_RESET_SHIFT             19

/* TVM :: SW_RESET :: TVM_DPMS_SW_RESET [18:18] */
#define BCHP_TVM_SW_RESET_TVM_DPMS_SW_RESET_MASK                   0x00040000
#define BCHP_TVM_SW_RESET_TVM_DPMS_SW_RESET_SHIFT                  18

/* TVM :: SW_RESET :: TVM_I2C_SW_RESET [17:17] */
#define BCHP_TVM_SW_RESET_TVM_I2C_SW_RESET_MASK                    0x00020000
#define BCHP_TVM_SW_RESET_TVM_I2C_SW_RESET_SHIFT                   17

/* TVM :: SW_RESET :: TVM_SFLASH_SW_RESET [16:16] */
#define BCHP_TVM_SW_RESET_TVM_SFLASH_SW_RESET_MASK                 0x00010000
#define BCHP_TVM_SW_RESET_TVM_SFLASH_SW_RESET_SHIFT                16

/* TVM :: SW_RESET :: TVM_NDFLASH_SW_RESET [15:15] */
#define BCHP_TVM_SW_RESET_TVM_NDFLASH_SW_RESET_MASK                0x00008000
#define BCHP_TVM_SW_RESET_TVM_NDFLASH_SW_RESET_SHIFT               15

/* TVM :: SW_RESET :: TVM_FBC_SW_RESET [14:14] */
#define BCHP_TVM_SW_RESET_TVM_FBC_SW_RESET_MASK                    0x00004000
#define BCHP_TVM_SW_RESET_TVM_FBC_SW_RESET_SHIFT                   14

/* TVM :: SW_RESET :: TVM_FDAU_SW_RESET [13:13] */
#define BCHP_TVM_SW_RESET_TVM_FDAU_SW_RESET_MASK                   0x00002000
#define BCHP_TVM_SW_RESET_TVM_FDAU_SW_RESET_SHIFT                  13

/* TVM :: SW_RESET :: TVM_UART1_SW_RESET [12:12] */
#define BCHP_TVM_SW_RESET_TVM_UART1_SW_RESET_MASK                  0x00001000
#define BCHP_TVM_SW_RESET_TVM_UART1_SW_RESET_SHIFT                 12

/* TVM :: SW_RESET :: TVM_UIRT2_SW_RESET [11:11] */
#define BCHP_TVM_SW_RESET_TVM_UIRT2_SW_RESET_MASK                  0x00000800
#define BCHP_TVM_SW_RESET_TVM_UIRT2_SW_RESET_SHIFT                 11

/* TVM :: SW_RESET :: TVM_CEC_SW_RESET [10:10] */
#define BCHP_TVM_SW_RESET_TVM_CEC_SW_RESET_MASK                    0x00000400
#define BCHP_TVM_SW_RESET_TVM_CEC_SW_RESET_SHIFT                   10

/* TVM :: SW_RESET :: TVM_UIRT1_SW_RESET [09:09] */
#define BCHP_TVM_SW_RESET_TVM_UIRT1_SW_RESET_MASK                  0x00000200
#define BCHP_TVM_SW_RESET_TVM_UIRT1_SW_RESET_SHIFT                 9

/* TVM :: SW_RESET :: TVM_DW8051_SW_RESET [08:08] */
#define BCHP_TVM_SW_RESET_TVM_DW8051_SW_RESET_MASK                 0x00000100
#define BCHP_TVM_SW_RESET_TVM_DW8051_SW_RESET_SHIFT                8

/* TVM :: SW_RESET :: TVM_TAR_SW_RESET [07:07] */
#define BCHP_TVM_SW_RESET_TVM_TAR_SW_RESET_MASK                    0x00000080
#define BCHP_TVM_SW_RESET_TVM_TAR_SW_RESET_SHIFT                   7

/* TVM :: SW_RESET :: TVM_SPI_SW_RESET [06:06] */
#define BCHP_TVM_SW_RESET_TVM_SPI_SW_RESET_MASK                    0x00000040
#define BCHP_TVM_SW_RESET_TVM_SPI_SW_RESET_SHIFT                   6

/* TVM :: SW_RESET :: TVM_AVL_SW_RESET [05:05] */
#define BCHP_TVM_SW_RESET_TVM_AVL_SW_RESET_MASK                    0x00000020
#define BCHP_TVM_SW_RESET_TVM_AVL_SW_RESET_SHIFT                   5

/* TVM :: SW_RESET :: TVM_UIRT3_SW_RESET [04:04] */
#define BCHP_TVM_SW_RESET_TVM_UIRT3_SW_RESET_MASK                  0x00000010
#define BCHP_TVM_SW_RESET_TVM_UIRT3_SW_RESET_SHIFT                 4

/* TVM :: SW_RESET :: FC_MASTER_RESET [03:03] */
#define BCHP_TVM_SW_RESET_FC_MASTER_RESET_MASK                     0x00000008
#define BCHP_TVM_SW_RESET_FC_MASTER_RESET_SHIFT                    3

/* TVM :: SW_RESET :: TVM_PWM_SW_RESET [02:02] */
#define BCHP_TVM_SW_RESET_TVM_PWM_SW_RESET_MASK                    0x00000004
#define BCHP_TVM_SW_RESET_TVM_PWM_SW_RESET_SHIFT                   2

/* TVM :: SW_RESET :: RESERVED_BIT_1 [01:01] */
#define BCHP_TVM_SW_RESET_RESERVED_BIT_1_MASK                      0x00000002
#define BCHP_TVM_SW_RESET_RESERVED_BIT_1_SHIFT                     1

/* TVM :: SW_RESET :: RESERVED_BIT_0 [00:00] */
#define BCHP_TVM_SW_RESET_RESERVED_BIT_0_MASK                      0x00000001
#define BCHP_TVM_SW_RESET_RESERVED_BIT_0_SHIFT                     0

/***************************************************************************
 *STRAP_VALUE - STRAP_VALUE
 ***************************************************************************/
/* TVM :: STRAP_VALUE :: reserved0 [31:31] */
#define BCHP_TVM_STRAP_VALUE_reserved0_MASK                        0x80000000
#define BCHP_TVM_STRAP_VALUE_reserved0_SHIFT                       31

/* TVM :: STRAP_VALUE :: STRAP_BOOT_MUX_SEL [30:30] */
#define BCHP_TVM_STRAP_VALUE_STRAP_BOOT_MUX_SEL_MASK               0x40000000
#define BCHP_TVM_STRAP_VALUE_STRAP_BOOT_MUX_SEL_SHIFT              30

/* TVM :: STRAP_VALUE :: TVM_BYPASS_STATUS [29:29] */
#define BCHP_TVM_STRAP_VALUE_TVM_BYPASS_STATUS_MASK                0x20000000
#define BCHP_TVM_STRAP_VALUE_TVM_BYPASS_STATUS_SHIFT               29

/* TVM :: STRAP_VALUE :: STRAP_ECC [28:26] */
#define BCHP_TVM_STRAP_VALUE_STRAP_ECC_MASK                        0x1c000000
#define BCHP_TVM_STRAP_VALUE_STRAP_ECC_SHIFT                       26

/* TVM :: STRAP_VALUE :: STRAP_ID [25:23] */
#define BCHP_TVM_STRAP_VALUE_STRAP_ID_MASK                         0x03800000
#define BCHP_TVM_STRAP_VALUE_STRAP_ID_SHIFT                        23

/* TVM :: STRAP_VALUE :: reserved1 [22:22] */
#define BCHP_TVM_STRAP_VALUE_reserved1_MASK                        0x00400000
#define BCHP_TVM_STRAP_VALUE_reserved1_SHIFT                       22

/* TVM :: STRAP_VALUE :: STRAP_ROM_NOT_FLASH [21:21] */
#define BCHP_TVM_STRAP_VALUE_STRAP_ROM_NOT_FLASH_MASK              0x00200000
#define BCHP_TVM_STRAP_VALUE_STRAP_ROM_NOT_FLASH_SHIFT             21

/* TVM :: STRAP_VALUE :: STRAP_RESET_OUTB_DEF_VAL [20:20] */
#define BCHP_TVM_STRAP_VALUE_STRAP_RESET_OUTB_DEF_VAL_MASK         0x00100000
#define BCHP_TVM_STRAP_VALUE_STRAP_RESET_OUTB_DEF_VAL_SHIFT        20

/* TVM :: STRAP_VALUE :: STRAP_XTAL_BIAS_CTRL [19:16] */
#define BCHP_TVM_STRAP_VALUE_STRAP_XTAL_BIAS_CTRL_MASK             0x000f0000
#define BCHP_TVM_STRAP_VALUE_STRAP_XTAL_BIAS_CTRL_SHIFT            16

/* TVM :: STRAP_VALUE :: STRAP_XTAL_FREQUENCY_0 [15:15] */
#define BCHP_TVM_STRAP_VALUE_STRAP_XTAL_FREQUENCY_0_MASK           0x00008000
#define BCHP_TVM_STRAP_VALUE_STRAP_XTAL_FREQUENCY_0_SHIFT          15

/* TVM :: STRAP_VALUE :: STRAP_XTAL_BYPASS [14:14] */
#define BCHP_TVM_STRAP_VALUE_STRAP_XTAL_BYPASS_MASK                0x00004000
#define BCHP_TVM_STRAP_VALUE_STRAP_XTAL_BYPASS_SHIFT               14

/* TVM :: STRAP_VALUE :: STRAP_HOST_MIPS_FREQ [13:13] */
#define BCHP_TVM_STRAP_VALUE_STRAP_HOST_MIPS_FREQ_MASK             0x00002000
#define BCHP_TVM_STRAP_VALUE_STRAP_HOST_MIPS_FREQ_SHIFT            13

/* TVM :: STRAP_VALUE :: STRAP_OSC_CLK_OUT [12:12] */
#define BCHP_TVM_STRAP_VALUE_STRAP_OSC_CLK_OUT_MASK                0x00001000
#define BCHP_TVM_STRAP_VALUE_STRAP_OSC_CLK_OUT_SHIFT               12

/* TVM :: STRAP_VALUE :: STRAP_EDID_DISABLE [11:11] */
#define BCHP_TVM_STRAP_VALUE_STRAP_EDID_DISABLE_MASK               0x00000800
#define BCHP_TVM_STRAP_VALUE_STRAP_EDID_DISABLE_SHIFT              11

/* TVM :: STRAP_VALUE :: STRAP_SYSTEM_BIG_ENDIAN [10:10] */
#define BCHP_TVM_STRAP_VALUE_STRAP_SYSTEM_BIG_ENDIAN_MASK          0x00000400
#define BCHP_TVM_STRAP_VALUE_STRAP_SYSTEM_BIG_ENDIAN_SHIFT         10

/* TVM :: STRAP_VALUE :: STRAP_BOOT_SHAPE [09:03] */
#define BCHP_TVM_STRAP_VALUE_STRAP_BOOT_SHAPE_MASK                 0x000003f8
#define BCHP_TVM_STRAP_VALUE_STRAP_BOOT_SHAPE_SHIFT                3

/* TVM :: STRAP_VALUE :: STRAP_PCI_ENABLE [02:02] */
#define BCHP_TVM_STRAP_VALUE_STRAP_PCI_ENABLE_MASK                 0x00000004
#define BCHP_TVM_STRAP_VALUE_STRAP_PCI_ENABLE_SHIFT                2

/* TVM :: STRAP_VALUE :: STRAP_BUS_MODE [01:00] */
#define BCHP_TVM_STRAP_VALUE_STRAP_BUS_MODE_MASK                   0x00000003
#define BCHP_TVM_STRAP_VALUE_STRAP_BUS_MODE_SHIFT                  0

/***************************************************************************
 *AON_TEST_DEBUG_MUX - AON_TEST_DEBUG_MUX
 ***************************************************************************/
/* TVM :: AON_TEST_DEBUG_MUX :: reserved0 [31:24] */
#define BCHP_TVM_AON_TEST_DEBUG_MUX_reserved0_MASK                 0xff000000
#define BCHP_TVM_AON_TEST_DEBUG_MUX_reserved0_SHIFT                24

/* TVM :: AON_TEST_DEBUG_MUX :: TEST_DEBUG_CLK2 [23:16] */
#define BCHP_TVM_AON_TEST_DEBUG_MUX_TEST_DEBUG_CLK2_MASK           0x00ff0000
#define BCHP_TVM_AON_TEST_DEBUG_MUX_TEST_DEBUG_CLK2_SHIFT          16

/* TVM :: AON_TEST_DEBUG_MUX :: TEST_DEBUG_CLK [15:08] */
#define BCHP_TVM_AON_TEST_DEBUG_MUX_TEST_DEBUG_CLK_MASK            0x0000ff00
#define BCHP_TVM_AON_TEST_DEBUG_MUX_TEST_DEBUG_CLK_SHIFT           8

/* TVM :: AON_TEST_DEBUG_MUX :: reserved1 [07:07] */
#define BCHP_TVM_AON_TEST_DEBUG_MUX_reserved1_MASK                 0x00000080
#define BCHP_TVM_AON_TEST_DEBUG_MUX_reserved1_SHIFT                7

/* TVM :: AON_TEST_DEBUG_MUX :: TEST_DEBUG_CLK_INV [06:06] */
#define BCHP_TVM_AON_TEST_DEBUG_MUX_TEST_DEBUG_CLK_INV_MASK        0x00000040
#define BCHP_TVM_AON_TEST_DEBUG_MUX_TEST_DEBUG_CLK_INV_SHIFT       6

/* TVM :: AON_TEST_DEBUG_MUX :: reserved2 [05:00] */
#define BCHP_TVM_AON_TEST_DEBUG_MUX_reserved2_MASK                 0x0000003f
#define BCHP_TVM_AON_TEST_DEBUG_MUX_reserved2_SHIFT                0

/***************************************************************************
 *AON_TEST_CNTL - AON_TEST_CNTL
 ***************************************************************************/
/* TVM :: AON_TEST_CNTL :: TEST_COUNT [31:24] */
#define BCHP_TVM_AON_TEST_CNTL_TEST_COUNT_MASK                     0xff000000
#define BCHP_TVM_AON_TEST_CNTL_TEST_COUNT_SHIFT                    24

/* TVM :: AON_TEST_CNTL :: reserved0 [23:10] */
#define BCHP_TVM_AON_TEST_CNTL_reserved0_MASK                      0x00fffc00
#define BCHP_TVM_AON_TEST_CNTL_reserved0_SHIFT                     10

/* TVM :: AON_TEST_CNTL :: PLL_MASK_READ_B [09:09] */
#define BCHP_TVM_AON_TEST_CNTL_PLL_MASK_READ_B_MASK                0x00000200
#define BCHP_TVM_AON_TEST_CNTL_PLL_MASK_READ_B_SHIFT               9

/* TVM :: AON_TEST_CNTL :: TST_DIVIDERS [08:08] */
#define BCHP_TVM_AON_TEST_CNTL_TST_DIVIDERS_MASK                   0x00000100
#define BCHP_TVM_AON_TEST_CNTL_TST_DIVIDERS_SHIFT                  8

/* TVM :: AON_TEST_CNTL :: reserved1 [07:03] */
#define BCHP_TVM_AON_TEST_CNTL_reserved1_MASK                      0x000000f8
#define BCHP_TVM_AON_TEST_CNTL_reserved1_SHIFT                     3

/* TVM :: AON_TEST_CNTL :: TST2_DIV_SEL [02:02] */
#define BCHP_TVM_AON_TEST_CNTL_TST2_DIV_SEL_MASK                   0x00000004
#define BCHP_TVM_AON_TEST_CNTL_TST2_DIV_SEL_SHIFT                  2

/* TVM :: AON_TEST_CNTL :: TST_DIV_SEL [01:01] */
#define BCHP_TVM_AON_TEST_CNTL_TST_DIV_SEL_MASK                    0x00000002
#define BCHP_TVM_AON_TEST_CNTL_TST_DIV_SEL_SHIFT                   1

/* TVM :: AON_TEST_CNTL :: TST_DIV_RESET [00:00] */
#define BCHP_TVM_AON_TEST_CNTL_TST_DIV_RESET_MASK                  0x00000001
#define BCHP_TVM_AON_TEST_CNTL_TST_DIV_RESET_SHIFT                 0

/***************************************************************************
 *AON_TEST_FCNT_0 - AON_TEST_FCNT_0
 ***************************************************************************/
/* TVM :: AON_TEST_FCNT_0 :: reserved0 [31:27] */
#define BCHP_TVM_AON_TEST_FCNT_0_reserved0_MASK                    0xf8000000
#define BCHP_TVM_AON_TEST_FCNT_0_reserved0_SHIFT                   27

/* TVM :: AON_TEST_FCNT_0 :: ENABLE_FCNT_CLKS [26:26] */
#define BCHP_TVM_AON_TEST_FCNT_0_ENABLE_FCNT_CLKS_MASK             0x04000000
#define BCHP_TVM_AON_TEST_FCNT_0_ENABLE_FCNT_CLKS_SHIFT            26

/* union - case read_access [25:25] */
/* TVM :: AON_TEST_FCNT_0 :: read_access :: START_TEST_R [25:25] */
#define BCHP_TVM_AON_TEST_FCNT_0_read_access_START_TEST_R_MASK     0x02000000
#define BCHP_TVM_AON_TEST_FCNT_0_read_access_START_TEST_R_SHIFT    25

/* union - case write_access [25:25] */
/* TVM :: AON_TEST_FCNT_0 :: write_access :: START_TEST_W [25:25] */
#define BCHP_TVM_AON_TEST_FCNT_0_write_access_START_TEST_W_MASK    0x02000000
#define BCHP_TVM_AON_TEST_FCNT_0_write_access_START_TEST_W_SHIFT   25

/* TVM :: AON_TEST_FCNT_0 :: CCNT_OVERFLOW [24:24] */
#define BCHP_TVM_AON_TEST_FCNT_0_CCNT_OVERFLOW_MASK                0x01000000
#define BCHP_TVM_AON_TEST_FCNT_0_CCNT_OVERFLOW_SHIFT               24

/* TVM :: AON_TEST_FCNT_0 :: CCNT_OUT [23:00] */
#define BCHP_TVM_AON_TEST_FCNT_0_CCNT_OUT_MASK                     0x00ffffff
#define BCHP_TVM_AON_TEST_FCNT_0_CCNT_OUT_SHIFT                    0

/***************************************************************************
 *AON_TEST_FCNT_1 - AON_TEST_FCNT_1
 ***************************************************************************/
/* TVM :: AON_TEST_FCNT_1 :: reserved0 [31:24] */
#define BCHP_TVM_AON_TEST_FCNT_1_reserved0_MASK                    0xff000000
#define BCHP_TVM_AON_TEST_FCNT_1_reserved0_SHIFT                   24

/* TVM :: AON_TEST_FCNT_1 :: TCNT_LENGTH [23:00] */
#define BCHP_TVM_AON_TEST_FCNT_1_TCNT_LENGTH_MASK                  0x00ffffff
#define BCHP_TVM_AON_TEST_FCNT_1_TCNT_LENGTH_SHIFT                 0

/***************************************************************************
 *PROBE_CLK_DIV - PROBE_CLK_DIV
 ***************************************************************************/
/* TVM :: PROBE_CLK_DIV :: PROBE_CLK_DIV_2 [31:16] */
#define BCHP_TVM_PROBE_CLK_DIV_PROBE_CLK_DIV_2_MASK                0xffff0000
#define BCHP_TVM_PROBE_CLK_DIV_PROBE_CLK_DIV_2_SHIFT               16

/* TVM :: PROBE_CLK_DIV :: PROBE_CLK_DIV_1 [15:00] */
#define BCHP_TVM_PROBE_CLK_DIV_PROBE_CLK_DIV_1_MASK                0x0000ffff
#define BCHP_TVM_PROBE_CLK_DIV_PROBE_CLK_DIV_1_SHIFT               0

/***************************************************************************
 *DPLLGEN_40G_0 - DPLLGEN_40G_0
 ***************************************************************************/
/* TVM :: DPLLGEN_40G_0 :: reserved1 [31:20] */
#define BCHP_TVM_DPLLGEN_40G_0_reserved1_MASK                      0xfff00000
#define BCHP_TVM_DPLLGEN_40G_0_reserved1_SHIFT                     20

/* TVM :: DPLLGEN_40G_0 :: REFCLK_SEL [19:19] */
#define BCHP_TVM_DPLLGEN_40G_0_REFCLK_SEL_MASK                     0x00080000
#define BCHP_TVM_DPLLGEN_40G_0_REFCLK_SEL_SHIFT                    19

/* TVM :: DPLLGEN_40G_0 :: POST_RESETB [18:18] */
#define BCHP_TVM_DPLLGEN_40G_0_POST_RESETB_MASK                    0x00040000
#define BCHP_TVM_DPLLGEN_40G_0_POST_RESETB_SHIFT                   18

/* TVM :: DPLLGEN_40G_0 :: OVERRIDE [17:17] */
#define BCHP_TVM_DPLLGEN_40G_0_OVERRIDE_MASK                       0x00020000
#define BCHP_TVM_DPLLGEN_40G_0_OVERRIDE_SHIFT                      17

/* TVM :: DPLLGEN_40G_0 :: RESETB [16:16] */
#define BCHP_TVM_DPLLGEN_40G_0_RESETB_MASK                         0x00010000
#define BCHP_TVM_DPLLGEN_40G_0_RESETB_SHIFT                        16

/* TVM :: DPLLGEN_40G_0 :: PDIV [15:13] */
#define BCHP_TVM_DPLLGEN_40G_0_PDIV_MASK                           0x0000e000
#define BCHP_TVM_DPLLGEN_40G_0_PDIV_SHIFT                          13

/* TVM :: DPLLGEN_40G_0 :: PWRDN [12:12] */
#define BCHP_TVM_DPLLGEN_40G_0_PWRDN_MASK                          0x00001000
#define BCHP_TVM_DPLLGEN_40G_0_PWRDN_SHIFT                         12

/* TVM :: DPLLGEN_40G_0 :: reserved0 [11:10] */
#define BCHP_TVM_DPLLGEN_40G_0_reserved0_MASK                      0x00000c00
#define BCHP_TVM_DPLLGEN_40G_0_reserved0_SHIFT                     10

/* TVM :: DPLLGEN_40G_0 :: NDIV_INT [09:00] */
#define BCHP_TVM_DPLLGEN_40G_0_NDIV_INT_MASK                       0x000003ff
#define BCHP_TVM_DPLLGEN_40G_0_NDIV_INT_SHIFT                      0

/***************************************************************************
 *DPLLGEN_40G_1 - DPLLGEN_40G_1
 ***************************************************************************/
/* TVM :: DPLLGEN_40G_1 :: KP [31:28] */
#define BCHP_TVM_DPLLGEN_40G_1_KP_MASK                             0xf0000000
#define BCHP_TVM_DPLLGEN_40G_1_KP_SHIFT                            28

/* TVM :: DPLLGEN_40G_1 :: reserved1 [27:27] */
#define BCHP_TVM_DPLLGEN_40G_1_reserved1_MASK                      0x08000000
#define BCHP_TVM_DPLLGEN_40G_1_reserved1_SHIFT                     27

/* TVM :: DPLLGEN_40G_1 :: KI [26:24] */
#define BCHP_TVM_DPLLGEN_40G_1_KI_MASK                             0x07000000
#define BCHP_TVM_DPLLGEN_40G_1_KI_SHIFT                            24

/* TVM :: DPLLGEN_40G_1 :: reserved0 [23:23] */
#define BCHP_TVM_DPLLGEN_40G_1_reserved0_MASK                      0x00800000
#define BCHP_TVM_DPLLGEN_40G_1_reserved0_SHIFT                     23

/* TVM :: DPLLGEN_40G_1 :: KA [22:20] */
#define BCHP_TVM_DPLLGEN_40G_1_KA_MASK                             0x00700000
#define BCHP_TVM_DPLLGEN_40G_1_KA_SHIFT                            20

/* TVM :: DPLLGEN_40G_1 :: NDIV_FRAC [19:00] */
#define BCHP_TVM_DPLLGEN_40G_1_NDIV_FRAC_MASK                      0x000fffff
#define BCHP_TVM_DPLLGEN_40G_1_NDIV_FRAC_SHIFT                     0

/***************************************************************************
 *DPLLGEN_40G_2 - DPLLGEN_40G_2
 ***************************************************************************/
/* TVM :: DPLLGEN_40G_2 :: reserved0 [31:30] */
#define BCHP_TVM_DPLLGEN_40G_2_reserved0_MASK                      0xc0000000
#define BCHP_TVM_DPLLGEN_40G_2_reserved0_SHIFT                     30

/* TVM :: DPLLGEN_40G_2 :: PLL_CTRL [29:00] */
#define BCHP_TVM_DPLLGEN_40G_2_PLL_CTRL_MASK                       0x3fffffff
#define BCHP_TVM_DPLLGEN_40G_2_PLL_CTRL_SHIFT                      0

/***************************************************************************
 *DPLLGEN_40G_3 - DPLLGEN_40G_3
 ***************************************************************************/
/* TVM :: DPLLGEN_40G_3 :: reserved0 [31:27] */
#define BCHP_TVM_DPLLGEN_40G_3_reserved0_MASK                      0xf8000000
#define BCHP_TVM_DPLLGEN_40G_3_reserved0_SHIFT                     27

/* TVM :: DPLLGEN_40G_3 :: FB_PHASE_EN [26:26] */
#define BCHP_TVM_DPLLGEN_40G_3_FB_PHASE_EN_MASK                    0x04000000
#define BCHP_TVM_DPLLGEN_40G_3_FB_PHASE_EN_SHIFT                   26

/* TVM :: DPLLGEN_40G_3 :: PHASE8_EN [25:25] */
#define BCHP_TVM_DPLLGEN_40G_3_PHASE8_EN_MASK                      0x02000000
#define BCHP_TVM_DPLLGEN_40G_3_PHASE8_EN_SHIFT                     25

/* TVM :: DPLLGEN_40G_3 :: LOCK [24:24] */
#define BCHP_TVM_DPLLGEN_40G_3_LOCK_MASK                           0x01000000
#define BCHP_TVM_DPLLGEN_40G_3_LOCK_SHIFT                          24

/* TVM :: DPLLGEN_40G_3 :: STAT_OUT [23:12] */
#define BCHP_TVM_DPLLGEN_40G_3_STAT_OUT_MASK                       0x00fff000
#define BCHP_TVM_DPLLGEN_40G_3_STAT_OUT_SHIFT                      12

/* TVM :: DPLLGEN_40G_3 :: FB_OFFSET [11:00] */
#define BCHP_TVM_DPLLGEN_40G_3_FB_OFFSET_MASK                      0x00000fff
#define BCHP_TVM_DPLLGEN_40G_3_FB_OFFSET_SHIFT                     0

/***************************************************************************
 *DPLLGEN_40G_4 - DPLLGEN_40G_4
 ***************************************************************************/
/* TVM :: DPLLGEN_40G_4 :: reserved0 [31:22] */
#define BCHP_TVM_DPLLGEN_40G_4_reserved0_MASK                      0xffc00000
#define BCHP_TVM_DPLLGEN_40G_4_reserved0_SHIFT                     22

/* TVM :: DPLLGEN_40G_4 :: SSC_LIMIT [21:00] */
#define BCHP_TVM_DPLLGEN_40G_4_SSC_LIMIT_MASK                      0x003fffff
#define BCHP_TVM_DPLLGEN_40G_4_SSC_LIMIT_SHIFT                     0

/***************************************************************************
 *DPLLGEN_40G_5 - DPLLGEN_40G_5
 ***************************************************************************/
/* TVM :: DPLLGEN_40G_5 :: reserved0 [31:17] */
#define BCHP_TVM_DPLLGEN_40G_5_reserved0_MASK                      0xfffe0000
#define BCHP_TVM_DPLLGEN_40G_5_reserved0_SHIFT                     17

/* TVM :: DPLLGEN_40G_5 :: SSC_MODE [16:16] */
#define BCHP_TVM_DPLLGEN_40G_5_SSC_MODE_MASK                       0x00010000
#define BCHP_TVM_DPLLGEN_40G_5_SSC_MODE_SHIFT                      16

/* TVM :: DPLLGEN_40G_5 :: SSC_STEP [15:00] */
#define BCHP_TVM_DPLLGEN_40G_5_SSC_STEP_MASK                       0x0000ffff
#define BCHP_TVM_DPLLGEN_40G_5_SSC_STEP_SHIFT                      0

/***************************************************************************
 *DPLLGEN_40G_OUT_CH0 - DPLLGEN_40G_OUT_CH0
 ***************************************************************************/
/* TVM :: DPLLGEN_40G_OUT_CH0 :: reserved_for_eco0 [31:15] */
#define BCHP_TVM_DPLLGEN_40G_OUT_CH0_reserved_for_eco0_MASK        0xffff8000
#define BCHP_TVM_DPLLGEN_40G_OUT_CH0_reserved_for_eco0_SHIFT       15

/* TVM :: DPLLGEN_40G_OUT_CH0 :: CHx_MDEL [14:12] */
#define BCHP_TVM_DPLLGEN_40G_OUT_CH0_CHx_MDEL_MASK                 0x00007000
#define BCHP_TVM_DPLLGEN_40G_OUT_CH0_CHx_MDEL_SHIFT                12

/* TVM :: DPLLGEN_40G_OUT_CH0 :: LOAD_ENx [11:11] */
#define BCHP_TVM_DPLLGEN_40G_OUT_CH0_LOAD_ENx_MASK                 0x00000800
#define BCHP_TVM_DPLLGEN_40G_OUT_CH0_LOAD_ENx_SHIFT                11

/* TVM :: DPLLGEN_40G_OUT_CH0 :: HOLD_CHx [10:10] */
#define BCHP_TVM_DPLLGEN_40G_OUT_CH0_HOLD_CHx_MASK                 0x00000400
#define BCHP_TVM_DPLLGEN_40G_OUT_CH0_HOLD_CHx_SHIFT                10

/* TVM :: DPLLGEN_40G_OUT_CH0 :: BYP_ENx [09:09] */
#define BCHP_TVM_DPLLGEN_40G_OUT_CH0_BYP_ENx_MASK                  0x00000200
#define BCHP_TVM_DPLLGEN_40G_OUT_CH0_BYP_ENx_SHIFT                 9

/* TVM :: DPLLGEN_40G_OUT_CH0 :: ENB_CHx [08:08] */
#define BCHP_TVM_DPLLGEN_40G_OUT_CH0_ENB_CHx_MASK                  0x00000100
#define BCHP_TVM_DPLLGEN_40G_OUT_CH0_ENB_CHx_SHIFT                 8

/* TVM :: DPLLGEN_40G_OUT_CH0 :: MxDIV [07:00] */
#define BCHP_TVM_DPLLGEN_40G_OUT_CH0_MxDIV_MASK                    0x000000ff
#define BCHP_TVM_DPLLGEN_40G_OUT_CH0_MxDIV_SHIFT                   0

/***************************************************************************
 *DPLLGEN_40G_OUT_CH1 - DPLLGEN_40G_OUT_CH1
 ***************************************************************************/
/* TVM :: DPLLGEN_40G_OUT_CH1 :: reserved_for_eco0 [31:15] */
#define BCHP_TVM_DPLLGEN_40G_OUT_CH1_reserved_for_eco0_MASK        0xffff8000
#define BCHP_TVM_DPLLGEN_40G_OUT_CH1_reserved_for_eco0_SHIFT       15

/* TVM :: DPLLGEN_40G_OUT_CH1 :: CHx_MDEL [14:12] */
#define BCHP_TVM_DPLLGEN_40G_OUT_CH1_CHx_MDEL_MASK                 0x00007000
#define BCHP_TVM_DPLLGEN_40G_OUT_CH1_CHx_MDEL_SHIFT                12

/* TVM :: DPLLGEN_40G_OUT_CH1 :: LOAD_ENx [11:11] */
#define BCHP_TVM_DPLLGEN_40G_OUT_CH1_LOAD_ENx_MASK                 0x00000800
#define BCHP_TVM_DPLLGEN_40G_OUT_CH1_LOAD_ENx_SHIFT                11

/* TVM :: DPLLGEN_40G_OUT_CH1 :: HOLD_CHx [10:10] */
#define BCHP_TVM_DPLLGEN_40G_OUT_CH1_HOLD_CHx_MASK                 0x00000400
#define BCHP_TVM_DPLLGEN_40G_OUT_CH1_HOLD_CHx_SHIFT                10

/* TVM :: DPLLGEN_40G_OUT_CH1 :: BYP_ENx [09:09] */
#define BCHP_TVM_DPLLGEN_40G_OUT_CH1_BYP_ENx_MASK                  0x00000200
#define BCHP_TVM_DPLLGEN_40G_OUT_CH1_BYP_ENx_SHIFT                 9

/* TVM :: DPLLGEN_40G_OUT_CH1 :: ENB_CHx [08:08] */
#define BCHP_TVM_DPLLGEN_40G_OUT_CH1_ENB_CHx_MASK                  0x00000100
#define BCHP_TVM_DPLLGEN_40G_OUT_CH1_ENB_CHx_SHIFT                 8

/* TVM :: DPLLGEN_40G_OUT_CH1 :: MxDIV [07:00] */
#define BCHP_TVM_DPLLGEN_40G_OUT_CH1_MxDIV_MASK                    0x000000ff
#define BCHP_TVM_DPLLGEN_40G_OUT_CH1_MxDIV_SHIFT                   0

/***************************************************************************
 *DPLLGEN_40G_SPARE_BITS - DPLLGEN_40G_SPARE_BITS
 ***************************************************************************/
/* TVM :: DPLLGEN_40G_SPARE_BITS :: reserved0 [31:18] */
#define BCHP_TVM_DPLLGEN_40G_SPARE_BITS_reserved0_MASK             0xfffc0000
#define BCHP_TVM_DPLLGEN_40G_SPARE_BITS_reserved0_SHIFT            18

/* TVM :: DPLLGEN_40G_SPARE_BITS :: SP_BITS [17:00] */
#define BCHP_TVM_DPLLGEN_40G_SPARE_BITS_SP_BITS_MASK               0x0003ffff
#define BCHP_TVM_DPLLGEN_40G_SPARE_BITS_SP_BITS_SHIFT              0

/***************************************************************************
 *OSC_CNTL - OSC_CNTL
 ***************************************************************************/
/* TVM :: OSC_CNTL :: reserved0 [31:13] */
#define BCHP_TVM_OSC_CNTL_reserved0_MASK                           0xffffe000
#define BCHP_TVM_OSC_CNTL_reserved0_SHIFT                          13

/* TVM :: OSC_CNTL :: xtal_osccntrl_6 [12:12] */
#define BCHP_TVM_OSC_CNTL_xtal_osccntrl_6_MASK                     0x00001000
#define BCHP_TVM_OSC_CNTL_xtal_osccntrl_6_SHIFT                    12

/* TVM :: OSC_CNTL :: xtal_bias [11:09] */
#define BCHP_TVM_OSC_CNTL_xtal_bias_MASK                           0x00000e00
#define BCHP_TVM_OSC_CNTL_xtal_bias_SHIFT                          9

/* TVM :: OSC_CNTL :: xtal_sel_cur [08:08] */
#define BCHP_TVM_OSC_CNTL_xtal_sel_cur_MASK                        0x00000100
#define BCHP_TVM_OSC_CNTL_xtal_sel_cur_SHIFT                       8

/* TVM :: OSC_CNTL :: xtal_LPG_sw [07:07] */
#define BCHP_TVM_OSC_CNTL_xtal_LPG_sw_MASK                         0x00000080
#define BCHP_TVM_OSC_CNTL_xtal_LPG_sw_SHIFT                        7

/* TVM :: OSC_CNTL :: xtal_sel_test [06:06] */
#define BCHP_TVM_OSC_CNTL_xtal_sel_test_MASK                       0x00000040
#define BCHP_TVM_OSC_CNTL_xtal_sel_test_SHIFT                      6

/* TVM :: OSC_CNTL :: xtal_d2c_bias [05:03] */
#define BCHP_TVM_OSC_CNTL_xtal_d2c_bias_MASK                       0x00000038
#define BCHP_TVM_OSC_CNTL_xtal_d2c_bias_SHIFT                      3

/* TVM :: OSC_CNTL :: xtal_cml_sel_pd [02:01] */
#define BCHP_TVM_OSC_CNTL_xtal_cml_sel_pd_MASK                     0x00000006
#define BCHP_TVM_OSC_CNTL_xtal_cml_sel_pd_SHIFT                    1

/* TVM :: OSC_CNTL :: xtal_enable_cml [00:00] */
#define BCHP_TVM_OSC_CNTL_xtal_enable_cml_MASK                     0x00000001
#define BCHP_TVM_OSC_CNTL_xtal_enable_cml_SHIFT                    0

/***************************************************************************
 *MEM_PD_CNT_REG - MEM_PD_CNT_REG
 ***************************************************************************/
/* TVM :: MEM_PD_CNT_REG :: DWK_CNT_REG [31:16] */
#define BCHP_TVM_MEM_PD_CNT_REG_DWK_CNT_REG_MASK                   0xffff0000
#define BCHP_TVM_MEM_PD_CNT_REG_DWK_CNT_REG_SHIFT                  16

/* TVM :: MEM_PD_CNT_REG :: MWK_CNT_REG [15:08] */
#define BCHP_TVM_MEM_PD_CNT_REG_MWK_CNT_REG_MASK                   0x0000ff00
#define BCHP_TVM_MEM_PD_CNT_REG_MWK_CNT_REG_SHIFT                  8

/* TVM :: MEM_PD_CNT_REG :: MEM_CLK_CNT_REG [07:00] */
#define BCHP_TVM_MEM_PD_CNT_REG_MEM_CLK_CNT_REG_MASK               0x000000ff
#define BCHP_TVM_MEM_PD_CNT_REG_MEM_CLK_CNT_REG_SHIFT              0

/***************************************************************************
 *MEM_PWR_DOWN - MEM_PWR_DOWN
 ***************************************************************************/
/* TVM :: MEM_PWR_DOWN :: reserved0 [31:25] */
#define BCHP_TVM_MEM_PWR_DOWN_reserved0_MASK                       0xfe000000
#define BCHP_TVM_MEM_PWR_DOWN_reserved0_SHIFT                      25

/* TVM :: MEM_PWR_DOWN :: MEM_PWR_DOWN_STATUS_DATA_RAM [24:24] */
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_STATUS_DATA_RAM_MASK    0x01000000
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_STATUS_DATA_RAM_SHIFT   24

/* TVM :: MEM_PWR_DOWN :: MEM_PWR_DOWN_STATUS_CODE_RAM_7 [23:23] */
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_STATUS_CODE_RAM_7_MASK  0x00800000
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_STATUS_CODE_RAM_7_SHIFT 23

/* TVM :: MEM_PWR_DOWN :: MEM_PWR_DOWN_STATUS_CODE_RAM_6 [22:22] */
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_STATUS_CODE_RAM_6_MASK  0x00400000
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_STATUS_CODE_RAM_6_SHIFT 22

/* TVM :: MEM_PWR_DOWN :: MEM_PWR_DOWN_STATUS_CODE_RAM_5 [21:21] */
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_STATUS_CODE_RAM_5_MASK  0x00200000
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_STATUS_CODE_RAM_5_SHIFT 21

/* TVM :: MEM_PWR_DOWN :: MEM_PWR_DOWN_STATUS_CODE_RAM_4 [20:20] */
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_STATUS_CODE_RAM_4_MASK  0x00100000
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_STATUS_CODE_RAM_4_SHIFT 20

/* TVM :: MEM_PWR_DOWN :: MEM_PWR_DOWN_STATUS_CODE_RAM_3 [19:19] */
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_STATUS_CODE_RAM_3_MASK  0x00080000
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_STATUS_CODE_RAM_3_SHIFT 19

/* TVM :: MEM_PWR_DOWN :: MEM_PWR_DOWN_STATUS_CODE_RAM_2 [18:18] */
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_STATUS_CODE_RAM_2_MASK  0x00040000
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_STATUS_CODE_RAM_2_SHIFT 18

/* TVM :: MEM_PWR_DOWN :: MEM_PWR_DOWN_STATUS_CODE_RAM_1 [17:17] */
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_STATUS_CODE_RAM_1_MASK  0x00020000
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_STATUS_CODE_RAM_1_SHIFT 17

/* TVM :: MEM_PWR_DOWN :: MEM_PWR_DOWN_STATUS_CODE_RAM_0 [16:16] */
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_STATUS_CODE_RAM_0_MASK  0x00010000
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_STATUS_CODE_RAM_0_SHIFT 16

/* TVM :: MEM_PWR_DOWN :: reserved1 [15:09] */
#define BCHP_TVM_MEM_PWR_DOWN_reserved1_MASK                       0x0000fe00
#define BCHP_TVM_MEM_PWR_DOWN_reserved1_SHIFT                      9

/* TVM :: MEM_PWR_DOWN :: MEM_PWR_DOWN_DATA_RAM [08:08] */
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_DATA_RAM_MASK           0x00000100
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_DATA_RAM_SHIFT          8

/* TVM :: MEM_PWR_DOWN :: MEM_PWR_DOWN_CODE_RAM_7 [07:07] */
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_CODE_RAM_7_MASK         0x00000080
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_CODE_RAM_7_SHIFT        7

/* TVM :: MEM_PWR_DOWN :: MEM_PWR_DOWN_CODE_RAM_6 [06:06] */
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_CODE_RAM_6_MASK         0x00000040
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_CODE_RAM_6_SHIFT        6

/* TVM :: MEM_PWR_DOWN :: MEM_PWR_DOWN_CODE_RAM_5 [05:05] */
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_CODE_RAM_5_MASK         0x00000020
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_CODE_RAM_5_SHIFT        5

/* TVM :: MEM_PWR_DOWN :: MEM_PWR_DOWN_CODE_RAM_4 [04:04] */
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_CODE_RAM_4_MASK         0x00000010
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_CODE_RAM_4_SHIFT        4

/* TVM :: MEM_PWR_DOWN :: MEM_PWR_DOWN_CODE_RAM_3 [03:03] */
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_CODE_RAM_3_MASK         0x00000008
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_CODE_RAM_3_SHIFT        3

/* TVM :: MEM_PWR_DOWN :: MEM_PWR_DOWN_CODE_RAM_2 [02:02] */
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_CODE_RAM_2_MASK         0x00000004
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_CODE_RAM_2_SHIFT        2

/* TVM :: MEM_PWR_DOWN :: MEM_PWR_DOWN_CODE_RAM_1 [01:01] */
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_CODE_RAM_1_MASK         0x00000002
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_CODE_RAM_1_SHIFT        1

/* TVM :: MEM_PWR_DOWN :: MEM_PWR_DOWN_CODE_RAM_0 [00:00] */
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_CODE_RAM_0_MASK         0x00000001
#define BCHP_TVM_MEM_PWR_DOWN_MEM_PWR_DOWN_CODE_RAM_0_SHIFT        0

/***************************************************************************
 *CLK_GATING - CLK_GATING
 ***************************************************************************/
/* TVM :: CLK_GATING :: reserved0 [31:31] */
#define BCHP_TVM_CLK_GATING_reserved0_MASK                         0x80000000
#define BCHP_TVM_CLK_GATING_reserved0_SHIFT                        31

/* TVM :: CLK_GATING :: TVM_I2CSLVE_CLK_EN [30:30] */
#define BCHP_TVM_CLK_GATING_TVM_I2CSLVE_CLK_EN_MASK                0x40000000
#define BCHP_TVM_CLK_GATING_TVM_I2CSLVE_CLK_EN_SHIFT               30

/* TVM :: CLK_GATING :: TVM_PWM_CLK_EN [29:29] */
#define BCHP_TVM_CLK_GATING_TVM_PWM_CLK_EN_MASK                    0x20000000
#define BCHP_TVM_CLK_GATING_TVM_PWM_CLK_EN_SHIFT                   29

/* TVM :: CLK_GATING :: TVM_AVL_CLK_EN [28:28] */
#define BCHP_TVM_CLK_GATING_TVM_AVL_CLK_EN_MASK                    0x10000000
#define BCHP_TVM_CLK_GATING_TVM_AVL_CLK_EN_SHIFT                   28

/* TVM :: CLK_GATING :: TVM_IR3_CLK_EN [27:27] */
#define BCHP_TVM_CLK_GATING_TVM_IR3_CLK_EN_MASK                    0x08000000
#define BCHP_TVM_CLK_GATING_TVM_IR3_CLK_EN_SHIFT                   27

/* TVM :: CLK_GATING :: TVM_SPI_CLK_EN [26:26] */
#define BCHP_TVM_CLK_GATING_TVM_SPI_CLK_EN_MASK                    0x04000000
#define BCHP_TVM_CLK_GATING_TVM_SPI_CLK_EN_SHIFT                   26

/* TVM :: CLK_GATING :: TVM_FCLK_CLK_EN [25:25] */
#define BCHP_TVM_CLK_GATING_TVM_FCLK_CLK_EN_MASK                   0x02000000
#define BCHP_TVM_CLK_GATING_TVM_FCLK_CLK_EN_SHIFT                  25

/* TVM :: CLK_GATING :: FLASH_SF_CLK_EN [24:24] */
#define BCHP_TVM_CLK_GATING_FLASH_SF_CLK_EN_MASK                   0x01000000
#define BCHP_TVM_CLK_GATING_FLASH_SF_CLK_EN_SHIFT                  24

/* TVM :: CLK_GATING :: FLASH_ND_CLK_EN [23:23] */
#define BCHP_TVM_CLK_GATING_FLASH_ND_CLK_EN_MASK                   0x00800000
#define BCHP_TVM_CLK_GATING_FLASH_ND_CLK_EN_SHIFT                  23

/* TVM :: CLK_GATING :: FLASH_NR_CLK_EN [22:22] */
#define BCHP_TVM_CLK_GATING_FLASH_NR_CLK_EN_MASK                   0x00400000
#define BCHP_TVM_CLK_GATING_FLASH_NR_CLK_EN_SHIFT                  22

/* TVM :: CLK_GATING :: TVM_INTR_CLK_EN [21:21] */
#define BCHP_TVM_CLK_GATING_TVM_INTR_CLK_EN_MASK                   0x00200000
#define BCHP_TVM_CLK_GATING_TVM_INTR_CLK_EN_SHIFT                  21

/* TVM :: CLK_GATING :: TVM_I2C_CLK_EN [20:20] */
#define BCHP_TVM_CLK_GATING_TVM_I2C_CLK_EN_MASK                    0x00100000
#define BCHP_TVM_CLK_GATING_TVM_I2C_CLK_EN_SHIFT                   20

/* TVM :: CLK_GATING :: TVM_GPREG_CLK_EN [19:19] */
#define BCHP_TVM_CLK_GATING_TVM_GPREG_CLK_EN_MASK                  0x00080000
#define BCHP_TVM_CLK_GATING_TVM_GPREG_CLK_EN_SHIFT                 19

/* TVM :: CLK_GATING :: TVM_UR1_CLK_EN [18:18] */
#define BCHP_TVM_CLK_GATING_TVM_UR1_CLK_EN_MASK                    0x00040000
#define BCHP_TVM_CLK_GATING_TVM_UR1_CLK_EN_SHIFT                   18

/* TVM :: CLK_GATING :: TVM_IR2_CLK_EN [17:17] */
#define BCHP_TVM_CLK_GATING_TVM_IR2_CLK_EN_MASK                    0x00020000
#define BCHP_TVM_CLK_GATING_TVM_IR2_CLK_EN_SHIFT                   17

/* TVM :: CLK_GATING :: TVM_CEC_CLK_EN [16:16] */
#define BCHP_TVM_CLK_GATING_TVM_CEC_CLK_EN_MASK                    0x00010000
#define BCHP_TVM_CLK_GATING_TVM_CEC_CLK_EN_SHIFT                   16

/* TVM :: CLK_GATING :: TVM_IR1_CLK_EN [15:15] */
#define BCHP_TVM_CLK_GATING_TVM_IR1_CLK_EN_MASK                    0x00008000
#define BCHP_TVM_CLK_GATING_TVM_IR1_CLK_EN_SHIFT                   15

/* TVM :: CLK_GATING :: TVM_I2CSLVD_CLK_EN [14:14] */
#define BCHP_TVM_CLK_GATING_TVM_I2CSLVD_CLK_EN_MASK                0x00004000
#define BCHP_TVM_CLK_GATING_TVM_I2CSLVD_CLK_EN_SHIFT               14

/* TVM :: CLK_GATING :: TVM_I2CSLVC_CLK_EN [13:13] */
#define BCHP_TVM_CLK_GATING_TVM_I2CSLVC_CLK_EN_MASK                0x00002000
#define BCHP_TVM_CLK_GATING_TVM_I2CSLVC_CLK_EN_SHIFT               13

/* TVM :: CLK_GATING :: TVM_I2CSLVB_CLK_EN [12:12] */
#define BCHP_TVM_CLK_GATING_TVM_I2CSLVB_CLK_EN_MASK                0x00001000
#define BCHP_TVM_CLK_GATING_TVM_I2CSLVB_CLK_EN_SHIFT               12

/* TVM :: CLK_GATING :: TVM_I2CSLVA_CLK_EN [11:11] */
#define BCHP_TVM_CLK_GATING_TVM_I2CSLVA_CLK_EN_MASK                0x00000800
#define BCHP_TVM_CLK_GATING_TVM_I2CSLVA_CLK_EN_SHIFT               11

/* TVM :: CLK_GATING :: TVM_I2CMSTA_CLK_EN [10:10] */
#define BCHP_TVM_CLK_GATING_TVM_I2CMSTA_CLK_EN_MASK                0x00000400
#define BCHP_TVM_CLK_GATING_TVM_I2CMSTA_CLK_EN_SHIFT               10

/* TVM :: CLK_GATING :: TVM_DMA_CLK_EN [09:09] */
#define BCHP_TVM_CLK_GATING_TVM_DMA_CLK_EN_MASK                    0x00000200
#define BCHP_TVM_CLK_GATING_TVM_DMA_CLK_EN_SHIFT                   9

/* TVM :: CLK_GATING :: TVM_TVM_CLK_EN [08:08] */
#define BCHP_TVM_CLK_GATING_TVM_TVM_CLK_EN_MASK                    0x00000100
#define BCHP_TVM_CLK_GATING_TVM_TVM_CLK_EN_SHIFT                   8

/* TVM :: CLK_GATING :: TVM_ADC_CLK_EN [07:07] */
#define BCHP_TVM_CLK_GATING_TVM_ADC_CLK_EN_MASK                    0x00000080
#define BCHP_TVM_CLK_GATING_TVM_ADC_CLK_EN_SHIFT                   7

/* TVM :: CLK_GATING :: TVM_FLASH_CLK_EN [06:06] */
#define BCHP_TVM_CLK_GATING_TVM_FLASH_CLK_EN_MASK                  0x00000040
#define BCHP_TVM_CLK_GATING_TVM_FLASH_CLK_EN_SHIFT                 6

/* TVM :: CLK_GATING :: TVM_DPMS_CLK_EN [05:05] */
#define BCHP_TVM_CLK_GATING_TVM_DPMS_CLK_EN_MASK                   0x00000020
#define BCHP_TVM_CLK_GATING_TVM_DPMS_CLK_EN_SHIFT                  5

/* TVM :: CLK_GATING :: TVM_UART_CLK_EN [04:04] */
#define BCHP_TVM_CLK_GATING_TVM_UART_CLK_EN_MASK                   0x00000010
#define BCHP_TVM_CLK_GATING_TVM_UART_CLK_EN_SHIFT                  4

/* TVM :: CLK_GATING :: TVM_UIRT2_CLK_EN [03:03] */
#define BCHP_TVM_CLK_GATING_TVM_UIRT2_CLK_EN_MASK                  0x00000008
#define BCHP_TVM_CLK_GATING_TVM_UIRT2_CLK_EN_SHIFT                 3

/* TVM :: CLK_GATING :: TVM_UIRT1_CLK_EN [02:02] */
#define BCHP_TVM_CLK_GATING_TVM_UIRT1_CLK_EN_MASK                  0x00000004
#define BCHP_TVM_CLK_GATING_TVM_UIRT1_CLK_EN_SHIFT                 2

/* TVM :: CLK_GATING :: TVM_TIMER_CLK_EN [01:01] */
#define BCHP_TVM_CLK_GATING_TVM_TIMER_CLK_EN_MASK                  0x00000002
#define BCHP_TVM_CLK_GATING_TVM_TIMER_CLK_EN_SHIFT                 1

/* TVM :: CLK_GATING :: TVM_CPU_CLK_EN [00:00] */
#define BCHP_TVM_CLK_GATING_TVM_CPU_CLK_EN_MASK                    0x00000001
#define BCHP_TVM_CLK_GATING_TVM_CPU_CLK_EN_SHIFT                   0

/***************************************************************************
 *CPU_CLK_GATING - CPU_CLK_GATING
 ***************************************************************************/
/* TVM :: CPU_CLK_GATING :: reserved0 [31:09] */
#define BCHP_TVM_CPU_CLK_GATING_reserved0_MASK                     0xfffffe00
#define BCHP_TVM_CPU_CLK_GATING_reserved0_SHIFT                    9

/* TVM :: CPU_CLK_GATING :: CPU_CLK_CODE_RAM_7_EN [08:08] */
#define BCHP_TVM_CPU_CLK_GATING_CPU_CLK_CODE_RAM_7_EN_MASK         0x00000100
#define BCHP_TVM_CPU_CLK_GATING_CPU_CLK_CODE_RAM_7_EN_SHIFT        8

/* TVM :: CPU_CLK_GATING :: CPU_CLK_CODE_RAM_6_EN [07:07] */
#define BCHP_TVM_CPU_CLK_GATING_CPU_CLK_CODE_RAM_6_EN_MASK         0x00000080
#define BCHP_TVM_CPU_CLK_GATING_CPU_CLK_CODE_RAM_6_EN_SHIFT        7

/* TVM :: CPU_CLK_GATING :: CPU_CLK_CODE_RAM_5_EN [06:06] */
#define BCHP_TVM_CPU_CLK_GATING_CPU_CLK_CODE_RAM_5_EN_MASK         0x00000040
#define BCHP_TVM_CPU_CLK_GATING_CPU_CLK_CODE_RAM_5_EN_SHIFT        6

/* TVM :: CPU_CLK_GATING :: CPU_CLK_CODE_RAM_4_EN [05:05] */
#define BCHP_TVM_CPU_CLK_GATING_CPU_CLK_CODE_RAM_4_EN_MASK         0x00000020
#define BCHP_TVM_CPU_CLK_GATING_CPU_CLK_CODE_RAM_4_EN_SHIFT        5

/* TVM :: CPU_CLK_GATING :: CPU_CLK_CODE_RAM_3_EN [04:04] */
#define BCHP_TVM_CPU_CLK_GATING_CPU_CLK_CODE_RAM_3_EN_MASK         0x00000010
#define BCHP_TVM_CPU_CLK_GATING_CPU_CLK_CODE_RAM_3_EN_SHIFT        4

/* TVM :: CPU_CLK_GATING :: CPU_CLK_CODE_RAM_2_EN [03:03] */
#define BCHP_TVM_CPU_CLK_GATING_CPU_CLK_CODE_RAM_2_EN_MASK         0x00000008
#define BCHP_TVM_CPU_CLK_GATING_CPU_CLK_CODE_RAM_2_EN_SHIFT        3

/* TVM :: CPU_CLK_GATING :: CPU_CLK_CODE_RAM_1_EN [02:02] */
#define BCHP_TVM_CPU_CLK_GATING_CPU_CLK_CODE_RAM_1_EN_MASK         0x00000004
#define BCHP_TVM_CPU_CLK_GATING_CPU_CLK_CODE_RAM_1_EN_SHIFT        2

/* TVM :: CPU_CLK_GATING :: CPU_CLK_CODE_RAM_0_EN [01:01] */
#define BCHP_TVM_CPU_CLK_GATING_CPU_CLK_CODE_RAM_0_EN_MASK         0x00000002
#define BCHP_TVM_CPU_CLK_GATING_CPU_CLK_CODE_RAM_0_EN_SHIFT        1

/* TVM :: CPU_CLK_GATING :: CPU_CLK_DATA_RAM_EN [00:00] */
#define BCHP_TVM_CPU_CLK_GATING_CPU_CLK_DATA_RAM_EN_MASK           0x00000001
#define BCHP_TVM_CPU_CLK_GATING_CPU_CLK_DATA_RAM_EN_SHIFT          0

/***************************************************************************
 *CHIP_POWER_CTRL - CHIP_POWER_CTRL
 ***************************************************************************/
/* TVM :: CHIP_POWER_CTRL :: CLEAR_LOCK [31:31] */
#define BCHP_TVM_CHIP_POWER_CTRL_CLEAR_LOCK_MASK                   0x80000000
#define BCHP_TVM_CHIP_POWER_CTRL_CLEAR_LOCK_SHIFT                  31

/* TVM :: CHIP_POWER_CTRL :: UNLOCK_PASSWD [30:05] */
#define BCHP_TVM_CHIP_POWER_CTRL_UNLOCK_PASSWD_MASK                0x7fffffe0
#define BCHP_TVM_CHIP_POWER_CTRL_UNLOCK_PASSWD_SHIFT               5

/* TVM :: CHIP_POWER_CTRL :: TVM_OSC_PWRDN [04:04] */
#define BCHP_TVM_CHIP_POWER_CTRL_TVM_OSC_PWRDN_MASK                0x00000010
#define BCHP_TVM_CHIP_POWER_CTRL_TVM_OSC_PWRDN_SHIFT               4

/* TVM :: CHIP_POWER_CTRL :: CHIP_POWER_STATUS [03:03] */
#define BCHP_TVM_CHIP_POWER_CTRL_CHIP_POWER_STATUS_MASK            0x00000008
#define BCHP_TVM_CHIP_POWER_CTRL_CHIP_POWER_STATUS_SHIFT           3

/* TVM :: CHIP_POWER_CTRL :: POWER_CTRL [02:02] */
#define BCHP_TVM_CHIP_POWER_CTRL_POWER_CTRL_MASK                   0x00000004
#define BCHP_TVM_CHIP_POWER_CTRL_POWER_CTRL_SHIFT                  2

/* TVM :: CHIP_POWER_CTRL :: TVM_CLOCK_SOURCE [01:00] */
#define BCHP_TVM_CHIP_POWER_CTRL_TVM_CLOCK_SOURCE_MASK             0x00000003
#define BCHP_TVM_CHIP_POWER_CTRL_TVM_CLOCK_SOURCE_SHIFT            0

/***************************************************************************
 *PIN_MUX_0 - PIN_MUX_0
 ***************************************************************************/
/* TVM :: PIN_MUX_0 :: fad_6 [31:28] */
#define BCHP_TVM_PIN_MUX_0_fad_6_MASK                              0xf0000000
#define BCHP_TVM_PIN_MUX_0_fad_6_SHIFT                             28
#define BCHP_TVM_PIN_MUX_0_fad_6_FAD_6                             0
#define BCHP_TVM_PIN_MUX_0_fad_6_AON_GPIO_7                        1
#define BCHP_TVM_PIN_MUX_0_fad_6_OND_AD_6                          2
#define BCHP_TVM_PIN_MUX_0_fad_6_NFIO_6                            3
#define BCHP_TVM_PIN_MUX_0_fad_6_TP_IN_07                          4

/* TVM :: PIN_MUX_0 :: fad_5 [27:24] */
#define BCHP_TVM_PIN_MUX_0_fad_5_MASK                              0x0f000000
#define BCHP_TVM_PIN_MUX_0_fad_5_SHIFT                             24
#define BCHP_TVM_PIN_MUX_0_fad_5_FAD_5                             0
#define BCHP_TVM_PIN_MUX_0_fad_5_AON_GPIO_6                        1
#define BCHP_TVM_PIN_MUX_0_fad_5_OND_AD_5                          2
#define BCHP_TVM_PIN_MUX_0_fad_5_NFIO_5                            3
#define BCHP_TVM_PIN_MUX_0_fad_5_TP_IN_06                          4

/* TVM :: PIN_MUX_0 :: fad_4 [23:20] */
#define BCHP_TVM_PIN_MUX_0_fad_4_MASK                              0x00f00000
#define BCHP_TVM_PIN_MUX_0_fad_4_SHIFT                             20
#define BCHP_TVM_PIN_MUX_0_fad_4_FAD_4                             0
#define BCHP_TVM_PIN_MUX_0_fad_4_AON_GPIO_5                        1
#define BCHP_TVM_PIN_MUX_0_fad_4_OND_AD_4                          2
#define BCHP_TVM_PIN_MUX_0_fad_4_NFIO_4                            3
#define BCHP_TVM_PIN_MUX_0_fad_4_TP_IN_05                          4

/* TVM :: PIN_MUX_0 :: fad_3 [19:16] */
#define BCHP_TVM_PIN_MUX_0_fad_3_MASK                              0x000f0000
#define BCHP_TVM_PIN_MUX_0_fad_3_SHIFT                             16
#define BCHP_TVM_PIN_MUX_0_fad_3_FAD_3                             0
#define BCHP_TVM_PIN_MUX_0_fad_3_AON_GPIO_4                        1
#define BCHP_TVM_PIN_MUX_0_fad_3_OND_AD_3                          2
#define BCHP_TVM_PIN_MUX_0_fad_3_NFIO_3                            3
#define BCHP_TVM_PIN_MUX_0_fad_3_TP_IN_04                          4

/* TVM :: PIN_MUX_0 :: fad_2 [15:12] */
#define BCHP_TVM_PIN_MUX_0_fad_2_MASK                              0x0000f000
#define BCHP_TVM_PIN_MUX_0_fad_2_SHIFT                             12
#define BCHP_TVM_PIN_MUX_0_fad_2_FAD_2                             0
#define BCHP_TVM_PIN_MUX_0_fad_2_AON_GPIO_3                        1
#define BCHP_TVM_PIN_MUX_0_fad_2_OND_AD_2                          2
#define BCHP_TVM_PIN_MUX_0_fad_2_NFIO_2                            3
#define BCHP_TVM_PIN_MUX_0_fad_2_TP_IN_03                          4

/* TVM :: PIN_MUX_0 :: fad_1 [11:08] */
#define BCHP_TVM_PIN_MUX_0_fad_1_MASK                              0x00000f00
#define BCHP_TVM_PIN_MUX_0_fad_1_SHIFT                             8
#define BCHP_TVM_PIN_MUX_0_fad_1_FAD_1                             0
#define BCHP_TVM_PIN_MUX_0_fad_1_AON_GPIO_2                        1
#define BCHP_TVM_PIN_MUX_0_fad_1_OND_AD_1                          2
#define BCHP_TVM_PIN_MUX_0_fad_1_NFIO_1                            3
#define BCHP_TVM_PIN_MUX_0_fad_1_TP_IN_02                          4

/* TVM :: PIN_MUX_0 :: fad_0 [07:04] */
#define BCHP_TVM_PIN_MUX_0_fad_0_MASK                              0x000000f0
#define BCHP_TVM_PIN_MUX_0_fad_0_SHIFT                             4
#define BCHP_TVM_PIN_MUX_0_fad_0_FAD_0                             0
#define BCHP_TVM_PIN_MUX_0_fad_0_AON_GPIO_1                        1
#define BCHP_TVM_PIN_MUX_0_fad_0_OND_AD_0                          2
#define BCHP_TVM_PIN_MUX_0_fad_0_NFIO_0                            3
#define BCHP_TVM_PIN_MUX_0_fad_0_TP_IN_01                          4

/* TVM :: PIN_MUX_0 :: nfwpb [03:00] */
#define BCHP_TVM_PIN_MUX_0_nfwpb_MASK                              0x0000000f
#define BCHP_TVM_PIN_MUX_0_nfwpb_SHIFT                             0
#define BCHP_TVM_PIN_MUX_0_nfwpb_NFWPB                             0
#define BCHP_TVM_PIN_MUX_0_nfwpb_AON_GPIO_0                        1
#define BCHP_TVM_PIN_MUX_0_nfwpb_OND_CLK                           2
#define BCHP_TVM_PIN_MUX_0_nfwpb_FCLK                              3
#define BCHP_TVM_PIN_MUX_0_nfwpb_SFLASH_WPB                        4
#define BCHP_TVM_PIN_MUX_0_nfwpb_TP_IN_00                          5

/***************************************************************************
 *PIN_MUX_1 - PIN_MUX_1
 ***************************************************************************/
/* TVM :: PIN_MUX_1 :: fa_6 [31:28] */
#define BCHP_TVM_PIN_MUX_1_fa_6_MASK                               0xf0000000
#define BCHP_TVM_PIN_MUX_1_fa_6_SHIFT                              28
#define BCHP_TVM_PIN_MUX_1_fa_6_FA_6                               0
#define BCHP_TVM_PIN_MUX_1_fa_6_AON_GPIO_15                        1
#define BCHP_TVM_PIN_MUX_1_fa_6_TP_IN_15                           2

/* TVM :: PIN_MUX_1 :: fa_5 [27:24] */
#define BCHP_TVM_PIN_MUX_1_fa_5_MASK                               0x0f000000
#define BCHP_TVM_PIN_MUX_1_fa_5_SHIFT                              24
#define BCHP_TVM_PIN_MUX_1_fa_5_FA_5                               0
#define BCHP_TVM_PIN_MUX_1_fa_5_AON_GPIO_14                        1
#define BCHP_TVM_PIN_MUX_1_fa_5_TP_IN_14                           2

/* TVM :: PIN_MUX_1 :: fa_4 [23:20] */
#define BCHP_TVM_PIN_MUX_1_fa_4_MASK                               0x00f00000
#define BCHP_TVM_PIN_MUX_1_fa_4_SHIFT                              20
#define BCHP_TVM_PIN_MUX_1_fa_4_FA_4                               0
#define BCHP_TVM_PIN_MUX_1_fa_4_AON_GPIO_13                        1
#define BCHP_TVM_PIN_MUX_1_fa_4_TP_IN_13                           2

/* TVM :: PIN_MUX_1 :: fa_3 [19:16] */
#define BCHP_TVM_PIN_MUX_1_fa_3_MASK                               0x000f0000
#define BCHP_TVM_PIN_MUX_1_fa_3_SHIFT                              16
#define BCHP_TVM_PIN_MUX_1_fa_3_FA_3                               0
#define BCHP_TVM_PIN_MUX_1_fa_3_AON_GPIO_12                        1
#define BCHP_TVM_PIN_MUX_1_fa_3_TP_IN_12                           2

/* TVM :: PIN_MUX_1 :: fa_2 [15:12] */
#define BCHP_TVM_PIN_MUX_1_fa_2_MASK                               0x0000f000
#define BCHP_TVM_PIN_MUX_1_fa_2_SHIFT                              12
#define BCHP_TVM_PIN_MUX_1_fa_2_FA_2                               0
#define BCHP_TVM_PIN_MUX_1_fa_2_AON_GPIO_11                        1
#define BCHP_TVM_PIN_MUX_1_fa_2_OND_AVDB                           2
#define BCHP_TVM_PIN_MUX_1_fa_2_NFDQS                              3
#define BCHP_TVM_PIN_MUX_1_fa_2_TP_IN_11                           4

/* TVM :: PIN_MUX_1 :: fa_1 [11:08] */
#define BCHP_TVM_PIN_MUX_1_fa_1_MASK                               0x00000f00
#define BCHP_TVM_PIN_MUX_1_fa_1_SHIFT                              8
#define BCHP_TVM_PIN_MUX_1_fa_1_FA_1                               0
#define BCHP_TVM_PIN_MUX_1_fa_1_AON_GPIO_10                        1
#define BCHP_TVM_PIN_MUX_1_fa_1_NORALE_2                           2
#define BCHP_TVM_PIN_MUX_1_fa_1_NFRY_BYB                           3
#define BCHP_TVM_PIN_MUX_1_fa_1_TP_IN_10                           4

/* TVM :: PIN_MUX_1 :: fa_0 [07:04] */
#define BCHP_TVM_PIN_MUX_1_fa_0_MASK                               0x000000f0
#define BCHP_TVM_PIN_MUX_1_fa_0_SHIFT                              4
#define BCHP_TVM_PIN_MUX_1_fa_0_FA_0                               0
#define BCHP_TVM_PIN_MUX_1_fa_0_AON_GPIO_9                         1
#define BCHP_TVM_PIN_MUX_1_fa_0_NORALE_1                           2
#define BCHP_TVM_PIN_MUX_1_fa_0_NFCLE                              3
#define BCHP_TVM_PIN_MUX_1_fa_0_TP_IN_09                           4

/* TVM :: PIN_MUX_1 :: fad_7 [03:00] */
#define BCHP_TVM_PIN_MUX_1_fad_7_MASK                              0x0000000f
#define BCHP_TVM_PIN_MUX_1_fad_7_SHIFT                             0
#define BCHP_TVM_PIN_MUX_1_fad_7_FAD_7                             0
#define BCHP_TVM_PIN_MUX_1_fad_7_AON_GPIO_8                        1
#define BCHP_TVM_PIN_MUX_1_fad_7_OND_AD_7                          2
#define BCHP_TVM_PIN_MUX_1_fad_7_NFIO_7                            3
#define BCHP_TVM_PIN_MUX_1_fad_7_TP_IN_08                          4

/***************************************************************************
 *PIN_MUX_2 - PIN_MUX_2
 ***************************************************************************/
/* TVM :: PIN_MUX_2 :: fa_14 [31:28] */
#define BCHP_TVM_PIN_MUX_2_fa_14_MASK                              0xf0000000
#define BCHP_TVM_PIN_MUX_2_fa_14_SHIFT                             28
#define BCHP_TVM_PIN_MUX_2_fa_14_FA_14                             0
#define BCHP_TVM_PIN_MUX_2_fa_14_AON_GPIO_23                       1
#define BCHP_TVM_PIN_MUX_2_fa_14_OND_AD_14                         2
#define BCHP_TVM_PIN_MUX_2_fa_14_TP_IN_23                          3

/* TVM :: PIN_MUX_2 :: fa_13 [27:24] */
#define BCHP_TVM_PIN_MUX_2_fa_13_MASK                              0x0f000000
#define BCHP_TVM_PIN_MUX_2_fa_13_SHIFT                             24
#define BCHP_TVM_PIN_MUX_2_fa_13_FA_13                             0
#define BCHP_TVM_PIN_MUX_2_fa_13_AON_GPIO_22                       1
#define BCHP_TVM_PIN_MUX_2_fa_13_OND_AD_13                         2
#define BCHP_TVM_PIN_MUX_2_fa_13_TP_IN_22                          3

/* TVM :: PIN_MUX_2 :: fa_12 [23:20] */
#define BCHP_TVM_PIN_MUX_2_fa_12_MASK                              0x00f00000
#define BCHP_TVM_PIN_MUX_2_fa_12_SHIFT                             20
#define BCHP_TVM_PIN_MUX_2_fa_12_FA_12                             0
#define BCHP_TVM_PIN_MUX_2_fa_12_AON_GPIO_21                       1
#define BCHP_TVM_PIN_MUX_2_fa_12_OND_AD_12                         2
#define BCHP_TVM_PIN_MUX_2_fa_12_TP_IN_21                          3

/* TVM :: PIN_MUX_2 :: fa_11 [19:16] */
#define BCHP_TVM_PIN_MUX_2_fa_11_MASK                              0x000f0000
#define BCHP_TVM_PIN_MUX_2_fa_11_SHIFT                             16
#define BCHP_TVM_PIN_MUX_2_fa_11_FA_11                             0
#define BCHP_TVM_PIN_MUX_2_fa_11_AON_GPIO_20                       1
#define BCHP_TVM_PIN_MUX_2_fa_11_OND_AD_11                         2
#define BCHP_TVM_PIN_MUX_2_fa_11_TP_IN_20                          3

/* TVM :: PIN_MUX_2 :: fa_10 [15:12] */
#define BCHP_TVM_PIN_MUX_2_fa_10_MASK                              0x0000f000
#define BCHP_TVM_PIN_MUX_2_fa_10_SHIFT                             12
#define BCHP_TVM_PIN_MUX_2_fa_10_FA_10                             0
#define BCHP_TVM_PIN_MUX_2_fa_10_AON_GPIO_19                       1
#define BCHP_TVM_PIN_MUX_2_fa_10_OND_AD_10                         2
#define BCHP_TVM_PIN_MUX_2_fa_10_TP_IN_19                          3

/* TVM :: PIN_MUX_2 :: fa_9 [11:08] */
#define BCHP_TVM_PIN_MUX_2_fa_9_MASK                               0x00000f00
#define BCHP_TVM_PIN_MUX_2_fa_9_SHIFT                              8
#define BCHP_TVM_PIN_MUX_2_fa_9_FA_9                               0
#define BCHP_TVM_PIN_MUX_2_fa_9_AON_GPIO_18                        1
#define BCHP_TVM_PIN_MUX_2_fa_9_OND_AD_9                           2
#define BCHP_TVM_PIN_MUX_2_fa_9_TP_IN_18                           3

/* TVM :: PIN_MUX_2 :: fa_8 [07:04] */
#define BCHP_TVM_PIN_MUX_2_fa_8_MASK                               0x000000f0
#define BCHP_TVM_PIN_MUX_2_fa_8_SHIFT                              4
#define BCHP_TVM_PIN_MUX_2_fa_8_FA_8                               0
#define BCHP_TVM_PIN_MUX_2_fa_8_AON_GPIO_17                        1
#define BCHP_TVM_PIN_MUX_2_fa_8_OND_AD_8                           2
#define BCHP_TVM_PIN_MUX_2_fa_8_TP_IN_17                           3

/* TVM :: PIN_MUX_2 :: fa_7 [03:00] */
#define BCHP_TVM_PIN_MUX_2_fa_7_MASK                               0x0000000f
#define BCHP_TVM_PIN_MUX_2_fa_7_SHIFT                              0
#define BCHP_TVM_PIN_MUX_2_fa_7_FA_7                               0
#define BCHP_TVM_PIN_MUX_2_fa_7_AON_GPIO_16                        1
#define BCHP_TVM_PIN_MUX_2_fa_7_OND_INT                            2
#define BCHP_TVM_PIN_MUX_2_fa_7_TP_IN_16                           3

/***************************************************************************
 *PIN_MUX_3 - PIN_MUX_3
 ***************************************************************************/
/* TVM :: PIN_MUX_3 :: fceb_2 [31:28] */
#define BCHP_TVM_PIN_MUX_3_fceb_2_MASK                             0xf0000000
#define BCHP_TVM_PIN_MUX_3_fceb_2_SHIFT                            28
#define BCHP_TVM_PIN_MUX_3_fceb_2_FCEB_2                           0
#define BCHP_TVM_PIN_MUX_3_fceb_2_AON_GPIO_31                      1
#define BCHP_TVM_PIN_MUX_3_fceb_2_CI_EN1B                          2

/* TVM :: PIN_MUX_3 :: fceb_1 [27:24] */
#define BCHP_TVM_PIN_MUX_3_fceb_1_MASK                             0x0f000000
#define BCHP_TVM_PIN_MUX_3_fceb_1_SHIFT                            24
#define BCHP_TVM_PIN_MUX_3_fceb_1_FCEB_1                           0
#define BCHP_TVM_PIN_MUX_3_fceb_1_AON_GPIO_30                      1
#define BCHP_TVM_PIN_MUX_3_fceb_1_OND_CEB_1                        2
#define BCHP_TVM_PIN_MUX_3_fceb_1_TVM_SPI_CS0                      3
#define BCHP_TVM_PIN_MUX_3_fceb_1_SPI_CS0                          4
#define BCHP_TVM_PIN_MUX_3_fceb_1_SFLASH_CS0                       5
#define BCHP_TVM_PIN_MUX_3_fceb_1_NFCEB_1                          6
#define BCHP_TVM_PIN_MUX_3_fceb_1_NFDQS                            7

/* TVM :: PIN_MUX_3 :: fceb_0 [23:20] */
#define BCHP_TVM_PIN_MUX_3_fceb_0_MASK                             0x00f00000
#define BCHP_TVM_PIN_MUX_3_fceb_0_SHIFT                            20
#define BCHP_TVM_PIN_MUX_3_fceb_0_FCEB_0                           0
#define BCHP_TVM_PIN_MUX_3_fceb_0_AON_GPIO_29                      1
#define BCHP_TVM_PIN_MUX_3_fceb_0_OND_CEB_0                        2
#define BCHP_TVM_PIN_MUX_3_fceb_0_TVM_SPI_CS1                      3
#define BCHP_TVM_PIN_MUX_3_fceb_0_SPI_CS1                          4
#define BCHP_TVM_PIN_MUX_3_fceb_0_SFLASH_CS1                       5
#define BCHP_TVM_PIN_MUX_3_fceb_0_NFCEB_0                          6
#define BCHP_TVM_PIN_MUX_3_fceb_0_SFLASH_HOLDB                     7
#define BCHP_TVM_PIN_MUX_3_fceb_0_TP_IN_28                         8

/* TVM :: PIN_MUX_3 :: fwe [19:16] */
#define BCHP_TVM_PIN_MUX_3_fwe_MASK                                0x000f0000
#define BCHP_TVM_PIN_MUX_3_fwe_SHIFT                               16
#define BCHP_TVM_PIN_MUX_3_fwe_FWE                                 0
#define BCHP_TVM_PIN_MUX_3_fwe_AON_GPIO_28                         1
#define BCHP_TVM_PIN_MUX_3_fwe_OND_WEB                             2
#define BCHP_TVM_PIN_MUX_3_fwe_TVM_SPI_OUT                         3
#define BCHP_TVM_PIN_MUX_3_fwe_SPI_IN                              4
#define BCHP_TVM_PIN_MUX_3_fwe_SFLASH_IN                           5
#define BCHP_TVM_PIN_MUX_3_fwe_TP_IN_27                            6

/* TVM :: PIN_MUX_3 :: frd [15:12] */
#define BCHP_TVM_PIN_MUX_3_frd_MASK                                0x0000f000
#define BCHP_TVM_PIN_MUX_3_frd_SHIFT                               12
#define BCHP_TVM_PIN_MUX_3_frd_FRD                                 0
#define BCHP_TVM_PIN_MUX_3_frd_AON_GPIO_27                         1
#define BCHP_TVM_PIN_MUX_3_frd_OND_OEB                             2
#define BCHP_TVM_PIN_MUX_3_frd_TVM_SPI_IN                          3
#define BCHP_TVM_PIN_MUX_3_frd_SPI_OUT                             4
#define BCHP_TVM_PIN_MUX_3_frd_SFLASH_OUT                          5
#define BCHP_TVM_PIN_MUX_3_frd_TP_IN_26                            6

/* TVM :: PIN_MUX_3 :: fale [11:08] */
#define BCHP_TVM_PIN_MUX_3_fale_MASK                               0x00000f00
#define BCHP_TVM_PIN_MUX_3_fale_SHIFT                              8
#define BCHP_TVM_PIN_MUX_3_fale_FALE                               0
#define BCHP_TVM_PIN_MUX_3_fale_AON_GPIO_26                        1
#define BCHP_TVM_PIN_MUX_3_fale_OND_ALE                            2
#define BCHP_TVM_PIN_MUX_3_fale_TVM_SPI_CLK                        3
#define BCHP_TVM_PIN_MUX_3_fale_SPI_CLK                            4
#define BCHP_TVM_PIN_MUX_3_fale_SFLASH_CLK                         5
#define BCHP_TVM_PIN_MUX_3_fale_NFALE                              6
#define BCHP_TVM_PIN_MUX_3_fale_TP_IN_25                           7

/* TVM :: PIN_MUX_3 :: frdyb [07:04] */
#define BCHP_TVM_PIN_MUX_3_frdyb_MASK                              0x000000f0
#define BCHP_TVM_PIN_MUX_3_frdyb_SHIFT                             4
#define BCHP_TVM_PIN_MUX_3_frdyb_FRDYB                             0
#define BCHP_TVM_PIN_MUX_3_frdyb_AON_GPIO_25                       1

/* TVM :: PIN_MUX_3 :: fa_15 [03:00] */
#define BCHP_TVM_PIN_MUX_3_fa_15_MASK                              0x0000000f
#define BCHP_TVM_PIN_MUX_3_fa_15_SHIFT                             0
#define BCHP_TVM_PIN_MUX_3_fa_15_FA_15                             0
#define BCHP_TVM_PIN_MUX_3_fa_15_AON_GPIO_24                       1
#define BCHP_TVM_PIN_MUX_3_fa_15_OND_AD_15                         2
#define BCHP_TVM_PIN_MUX_3_fa_15_CI_IORDB                          3
#define BCHP_TVM_PIN_MUX_3_fa_15_TP_IN_24                          4

/***************************************************************************
 *PIN_MUX_4 - PIN_MUX_4
 ***************************************************************************/
/* TVM :: PIN_MUX_4 :: emmc_clk [31:28] */
#define BCHP_TVM_PIN_MUX_4_emmc_clk_MASK                           0xf0000000
#define BCHP_TVM_PIN_MUX_4_emmc_clk_SHIFT                          28
#define BCHP_TVM_PIN_MUX_4_emmc_clk_EMMC_CLK                       0
#define BCHP_TVM_PIN_MUX_4_emmc_clk_AON_GPIO_39                    1
#define BCHP_TVM_PIN_MUX_4_emmc_clk_NFCLE                          2

/* TVM :: PIN_MUX_4 :: aon_resetoutb [27:24] */
#define BCHP_TVM_PIN_MUX_4_aon_resetoutb_MASK                      0x0f000000
#define BCHP_TVM_PIN_MUX_4_aon_resetoutb_SHIFT                     24
#define BCHP_TVM_PIN_MUX_4_aon_resetoutb_AON_RESETOUTB             0
#define BCHP_TVM_PIN_MUX_4_aon_resetoutb_AON_GPIO_38               1
#define BCHP_TVM_PIN_MUX_4_aon_resetoutb_CI_RDB                    2

/* TVM :: PIN_MUX_4 :: aon_gpio_37 [23:20] */
#define BCHP_TVM_PIN_MUX_4_aon_gpio_37_MASK                        0x00f00000
#define BCHP_TVM_PIN_MUX_4_aon_gpio_37_SHIFT                       20
#define BCHP_TVM_PIN_MUX_4_aon_gpio_37_AON_GPIO_37                 0
#define BCHP_TVM_PIN_MUX_4_aon_gpio_37_AON_PROBE_CLK               1
#define BCHP_TVM_PIN_MUX_4_aon_gpio_37_TVM_PWM                     2
#define BCHP_TVM_PIN_MUX_4_aon_gpio_37_TVM_OSC_CLK                 3
#define BCHP_TVM_PIN_MUX_4_aon_gpio_37_PROBE_CLK                   4

/* TVM :: PIN_MUX_4 :: aon_gpio_36 [19:16] */
#define BCHP_TVM_PIN_MUX_4_aon_gpio_36_MASK                        0x000f0000
#define BCHP_TVM_PIN_MUX_4_aon_gpio_36_SHIFT                       16
#define BCHP_TVM_PIN_MUX_4_aon_gpio_36_AON_GPIO_36                 0
#define BCHP_TVM_PIN_MUX_4_aon_gpio_36_AON_PROBE_CLK2              1
#define BCHP_TVM_PIN_MUX_4_aon_gpio_36_AVLINK                      2
#define BCHP_TVM_PIN_MUX_4_aon_gpio_36_CI_RDB                      3
#define BCHP_TVM_PIN_MUX_4_aon_gpio_36_PROBE_CLK2                  4

/* TVM :: PIN_MUX_4 :: aon_vsync [15:12] */
#define BCHP_TVM_PIN_MUX_4_aon_vsync_MASK                          0x0000f000
#define BCHP_TVM_PIN_MUX_4_aon_vsync_SHIFT                         12
#define BCHP_TVM_PIN_MUX_4_aon_vsync_AON_VSYNC                     0
#define BCHP_TVM_PIN_MUX_4_aon_vsync_AON_GPIO_35                   1
#define BCHP_TVM_PIN_MUX_4_aon_vsync_TVM_PWM2                      2

/* TVM :: PIN_MUX_4 :: aon_hsync [11:08] */
#define BCHP_TVM_PIN_MUX_4_aon_hsync_MASK                          0x00000f00
#define BCHP_TVM_PIN_MUX_4_aon_hsync_SHIFT                         8
#define BCHP_TVM_PIN_MUX_4_aon_hsync_AON_HSYNC                     0
#define BCHP_TVM_PIN_MUX_4_aon_hsync_AON_GPIO_34                   1

/* TVM :: PIN_MUX_4 :: power_ctrl [07:04] */
#define BCHP_TVM_PIN_MUX_4_power_ctrl_MASK                         0x000000f0
#define BCHP_TVM_PIN_MUX_4_power_ctrl_SHIFT                        4
#define BCHP_TVM_PIN_MUX_4_power_ctrl_POWER_CTRL                   0
#define BCHP_TVM_PIN_MUX_4_power_ctrl_AON_GPIO_33                  1

/* TVM :: PIN_MUX_4 :: fceb_3 [03:00] */
#define BCHP_TVM_PIN_MUX_4_fceb_3_MASK                             0x0000000f
#define BCHP_TVM_PIN_MUX_4_fceb_3_SHIFT                            0
#define BCHP_TVM_PIN_MUX_4_fceb_3_FCEB_3                           0
#define BCHP_TVM_PIN_MUX_4_fceb_3_AON_GPIO_32                      1
#define BCHP_TVM_PIN_MUX_4_fceb_3_CI_IOWRB                         2

/***************************************************************************
 *PIN_MUX_5 - PIN_MUX_5
 ***************************************************************************/
/* TVM :: PIN_MUX_5 :: emmc_dat_7 [31:28] */
#define BCHP_TVM_PIN_MUX_5_emmc_dat_7_MASK                         0xf0000000
#define BCHP_TVM_PIN_MUX_5_emmc_dat_7_SHIFT                        28
#define BCHP_TVM_PIN_MUX_5_emmc_dat_7_EMMC_DAT_7                   0
#define BCHP_TVM_PIN_MUX_5_emmc_dat_7_AON_GPIO_47                  1
#define BCHP_TVM_PIN_MUX_5_emmc_dat_7_NFIO_7                       2

/* TVM :: PIN_MUX_5 :: emmc_dat_6 [27:24] */
#define BCHP_TVM_PIN_MUX_5_emmc_dat_6_MASK                         0x0f000000
#define BCHP_TVM_PIN_MUX_5_emmc_dat_6_SHIFT                        24
#define BCHP_TVM_PIN_MUX_5_emmc_dat_6_EMMC_DAT_6                   0
#define BCHP_TVM_PIN_MUX_5_emmc_dat_6_AON_GPIO_46                  1
#define BCHP_TVM_PIN_MUX_5_emmc_dat_6_NFIO_6                       2

/* TVM :: PIN_MUX_5 :: emmc_dat_5 [23:20] */
#define BCHP_TVM_PIN_MUX_5_emmc_dat_5_MASK                         0x00f00000
#define BCHP_TVM_PIN_MUX_5_emmc_dat_5_SHIFT                        20
#define BCHP_TVM_PIN_MUX_5_emmc_dat_5_EMMC_DAT_5                   0
#define BCHP_TVM_PIN_MUX_5_emmc_dat_5_AON_GPIO_45                  1
#define BCHP_TVM_PIN_MUX_5_emmc_dat_5_NFIO_5                       2

/* TVM :: PIN_MUX_5 :: emmc_dat_4 [19:16] */
#define BCHP_TVM_PIN_MUX_5_emmc_dat_4_MASK                         0x000f0000
#define BCHP_TVM_PIN_MUX_5_emmc_dat_4_SHIFT                        16
#define BCHP_TVM_PIN_MUX_5_emmc_dat_4_EMMC_DAT_4                   0
#define BCHP_TVM_PIN_MUX_5_emmc_dat_4_AON_GPIO_44                  1
#define BCHP_TVM_PIN_MUX_5_emmc_dat_4_NFIO_4                       2

/* TVM :: PIN_MUX_5 :: emmc_dat_3 [15:12] */
#define BCHP_TVM_PIN_MUX_5_emmc_dat_3_MASK                         0x0000f000
#define BCHP_TVM_PIN_MUX_5_emmc_dat_3_SHIFT                        12
#define BCHP_TVM_PIN_MUX_5_emmc_dat_3_EMMC_DAT_3                   0
#define BCHP_TVM_PIN_MUX_5_emmc_dat_3_AON_GPIO_43                  1
#define BCHP_TVM_PIN_MUX_5_emmc_dat_3_NFIO_3                       2

/* TVM :: PIN_MUX_5 :: emmc_dat_2 [11:08] */
#define BCHP_TVM_PIN_MUX_5_emmc_dat_2_MASK                         0x00000f00
#define BCHP_TVM_PIN_MUX_5_emmc_dat_2_SHIFT                        8
#define BCHP_TVM_PIN_MUX_5_emmc_dat_2_EMMC_DAT_2                   0
#define BCHP_TVM_PIN_MUX_5_emmc_dat_2_AON_GPIO_42                  1
#define BCHP_TVM_PIN_MUX_5_emmc_dat_2_NFIO_2                       2

/* TVM :: PIN_MUX_5 :: emmc_dat_1 [07:04] */
#define BCHP_TVM_PIN_MUX_5_emmc_dat_1_MASK                         0x000000f0
#define BCHP_TVM_PIN_MUX_5_emmc_dat_1_SHIFT                        4
#define BCHP_TVM_PIN_MUX_5_emmc_dat_1_EMMC_DAT_1                   0
#define BCHP_TVM_PIN_MUX_5_emmc_dat_1_AON_GPIO_41                  1
#define BCHP_TVM_PIN_MUX_5_emmc_dat_1_NFIO_1                       2

/* TVM :: PIN_MUX_5 :: emmc_dat_0 [03:00] */
#define BCHP_TVM_PIN_MUX_5_emmc_dat_0_MASK                         0x0000000f
#define BCHP_TVM_PIN_MUX_5_emmc_dat_0_SHIFT                        0
#define BCHP_TVM_PIN_MUX_5_emmc_dat_0_EMMC_DAT_0                   0
#define BCHP_TVM_PIN_MUX_5_emmc_dat_0_AON_GPIO_40                  1
#define BCHP_TVM_PIN_MUX_5_emmc_dat_0_NFIO_0                       2

/***************************************************************************
 *PIN_MUX_6 - PIN_MUX_6
 ***************************************************************************/
/* TVM :: PIN_MUX_6 :: irrxda [31:28] */
#define BCHP_TVM_PIN_MUX_6_irrxda_MASK                             0xf0000000
#define BCHP_TVM_PIN_MUX_6_irrxda_SHIFT                            28
#define BCHP_TVM_PIN_MUX_6_irrxda_IRRXDA                           0
#define BCHP_TVM_PIN_MUX_6_irrxda_AON_GPIO_55                      1
#define BCHP_TVM_PIN_MUX_6_irrxda_PCU_IRRXDA                       2

/* TVM :: PIN_MUX_6 :: bscdataa [27:24] */
#define BCHP_TVM_PIN_MUX_6_bscdataa_MASK                           0x0f000000
#define BCHP_TVM_PIN_MUX_6_bscdataa_SHIFT                          24
#define BCHP_TVM_PIN_MUX_6_bscdataa_BSCDATAA                       0
#define BCHP_TVM_PIN_MUX_6_bscdataa_AON_GPIO_54                    1

/* TVM :: PIN_MUX_6 :: bscclka [23:20] */
#define BCHP_TVM_PIN_MUX_6_bscclka_MASK                            0x00f00000
#define BCHP_TVM_PIN_MUX_6_bscclka_SHIFT                           20
#define BCHP_TVM_PIN_MUX_6_bscclka_BSCCLKA                         0
#define BCHP_TVM_PIN_MUX_6_bscclka_AON_GPIO_53                     1

/* TVM :: PIN_MUX_6 :: tda [19:16] */
#define BCHP_TVM_PIN_MUX_6_tda_MASK                                0x000f0000
#define BCHP_TVM_PIN_MUX_6_tda_SHIFT                               16
#define BCHP_TVM_PIN_MUX_6_tda_TDA                                 0
#define BCHP_TVM_PIN_MUX_6_tda_AON_GPIO_52                         1
#define BCHP_TVM_PIN_MUX_6_tda_TP_OUT_29                           2

/* TVM :: PIN_MUX_6 :: rda [15:12] */
#define BCHP_TVM_PIN_MUX_6_rda_MASK                                0x0000f000
#define BCHP_TVM_PIN_MUX_6_rda_SHIFT                               12
#define BCHP_TVM_PIN_MUX_6_rda_RDA                                 0
#define BCHP_TVM_PIN_MUX_6_rda_AON_GPIO_51                         1
#define BCHP_TVM_PIN_MUX_6_rda_TP_IN_29                            2

/* TVM :: PIN_MUX_6 :: nfweb [11:08] */
#define BCHP_TVM_PIN_MUX_6_nfweb_MASK                              0x00000f00
#define BCHP_TVM_PIN_MUX_6_nfweb_SHIFT                             8
#define BCHP_TVM_PIN_MUX_6_nfweb_NFWEB                             0
#define BCHP_TVM_PIN_MUX_6_nfweb_AON_GPIO_50                       1
#define BCHP_TVM_PIN_MUX_6_nfweb_TVM_SPI_OUT                       2
#define BCHP_TVM_PIN_MUX_6_nfweb_SPI_IN                            3
#define BCHP_TVM_PIN_MUX_6_nfweb_SFLASH_IN                         4

/* TVM :: PIN_MUX_6 :: nfreb [07:04] */
#define BCHP_TVM_PIN_MUX_6_nfreb_MASK                              0x000000f0
#define BCHP_TVM_PIN_MUX_6_nfreb_SHIFT                             4
#define BCHP_TVM_PIN_MUX_6_nfreb_NFREB                             0
#define BCHP_TVM_PIN_MUX_6_nfreb_AON_GPIO_49                       1
#define BCHP_TVM_PIN_MUX_6_nfreb_TVM_SPI_IN                        2
#define BCHP_TVM_PIN_MUX_6_nfreb_SPI_OUT                           3
#define BCHP_TVM_PIN_MUX_6_nfreb_SFLASH_OUT                        4

/* TVM :: PIN_MUX_6 :: emmc_cmd [03:00] */
#define BCHP_TVM_PIN_MUX_6_emmc_cmd_MASK                           0x0000000f
#define BCHP_TVM_PIN_MUX_6_emmc_cmd_SHIFT                          0
#define BCHP_TVM_PIN_MUX_6_emmc_cmd_EMMC_CMD                       0
#define BCHP_TVM_PIN_MUX_6_emmc_cmd_AON_GPIO_48                    1
#define BCHP_TVM_PIN_MUX_6_emmc_cmd_NFRY_BYB                       2

/***************************************************************************
 *PIN_MUX_7 - PIN_MUX_7
 ***************************************************************************/
/* TVM :: PIN_MUX_7 :: reserved0 [31:24] */
#define BCHP_TVM_PIN_MUX_7_reserved0_MASK                          0xff000000
#define BCHP_TVM_PIN_MUX_7_reserved0_SHIFT                         24

/* TVM :: PIN_MUX_7 :: testen [23:20] */
#define BCHP_TVM_PIN_MUX_7_testen_MASK                             0x00f00000
#define BCHP_TVM_PIN_MUX_7_testen_SHIFT                            20
#define BCHP_TVM_PIN_MUX_7_testen_TESTEN                           0
#define BCHP_TVM_PIN_MUX_7_testen_EJTAG_CE0B                       1

/* TVM :: PIN_MUX_7 :: hdmi0_htplg_out [19:16] */
#define BCHP_TVM_PIN_MUX_7_hdmi0_htplg_out_MASK                    0x000f0000
#define BCHP_TVM_PIN_MUX_7_hdmi0_htplg_out_SHIFT                   16
#define BCHP_TVM_PIN_MUX_7_hdmi0_htplg_out_HDMI0_HTPLG_OUT         0
#define BCHP_TVM_PIN_MUX_7_hdmi0_htplg_out_AON_GPIO_60             1
#define BCHP_TVM_PIN_MUX_7_hdmi0_htplg_out_HDMI_RX_0_HTPLG_OUT     2

/* TVM :: PIN_MUX_7 :: hdmi0_htplg_in [15:12] */
#define BCHP_TVM_PIN_MUX_7_hdmi0_htplg_in_MASK                     0x0000f000
#define BCHP_TVM_PIN_MUX_7_hdmi0_htplg_in_SHIFT                    12
#define BCHP_TVM_PIN_MUX_7_hdmi0_htplg_in_HDMI0_HTPLG_IN           0
#define BCHP_TVM_PIN_MUX_7_hdmi0_htplg_in_AON_GPIO_59              1
#define BCHP_TVM_PIN_MUX_7_hdmi0_htplg_in_HDMI_RX_0_HTPLG_IN       2

/* TVM :: PIN_MUX_7 :: ddc0_sda [11:08] */
#define BCHP_TVM_PIN_MUX_7_ddc0_sda_MASK                           0x00000f00
#define BCHP_TVM_PIN_MUX_7_ddc0_sda_SHIFT                          8
#define BCHP_TVM_PIN_MUX_7_ddc0_sda_DDC0_SDA                       0
#define BCHP_TVM_PIN_MUX_7_ddc0_sda_AON_GPIO_58                    1
#define BCHP_TVM_PIN_MUX_7_ddc0_sda_HDMI_RX_0_DDC_SDA              2

/* TVM :: PIN_MUX_7 :: ddc0_scl [07:04] */
#define BCHP_TVM_PIN_MUX_7_ddc0_scl_MASK                           0x000000f0
#define BCHP_TVM_PIN_MUX_7_ddc0_scl_SHIFT                          4
#define BCHP_TVM_PIN_MUX_7_ddc0_scl_DDC0_SCL                       0
#define BCHP_TVM_PIN_MUX_7_ddc0_scl_AON_GPIO_57                    1
#define BCHP_TVM_PIN_MUX_7_ddc0_scl_HDMI_RX_0_DDC_SCL              2

/* TVM :: PIN_MUX_7 :: cec [03:00] */
#define BCHP_TVM_PIN_MUX_7_cec_MASK                                0x0000000f
#define BCHP_TVM_PIN_MUX_7_cec_SHIFT                               0
#define BCHP_TVM_PIN_MUX_7_cec_CEC                                 0
#define BCHP_TVM_PIN_MUX_7_cec_AON_GPIO_56                         1

/***************************************************************************
 *PAD_CTRL_0 - PAD_CTRL_0
 ***************************************************************************/
/* TVM :: PAD_CTRL_0 :: fa_7_pad_pull [31:30] */
#define BCHP_TVM_PAD_CTRL_0_fa_7_pad_pull_MASK                     0xc0000000
#define BCHP_TVM_PAD_CTRL_0_fa_7_pad_pull_SHIFT                    30

/* TVM :: PAD_CTRL_0 :: fa_6_pad_pull [29:28] */
#define BCHP_TVM_PAD_CTRL_0_fa_6_pad_pull_MASK                     0x30000000
#define BCHP_TVM_PAD_CTRL_0_fa_6_pad_pull_SHIFT                    28

/* TVM :: PAD_CTRL_0 :: fa_5_pad_pull [27:26] */
#define BCHP_TVM_PAD_CTRL_0_fa_5_pad_pull_MASK                     0x0c000000
#define BCHP_TVM_PAD_CTRL_0_fa_5_pad_pull_SHIFT                    26

/* TVM :: PAD_CTRL_0 :: fa_4_pad_pull [25:24] */
#define BCHP_TVM_PAD_CTRL_0_fa_4_pad_pull_MASK                     0x03000000
#define BCHP_TVM_PAD_CTRL_0_fa_4_pad_pull_SHIFT                    24

/* TVM :: PAD_CTRL_0 :: fa_3_pad_pull [23:22] */
#define BCHP_TVM_PAD_CTRL_0_fa_3_pad_pull_MASK                     0x00c00000
#define BCHP_TVM_PAD_CTRL_0_fa_3_pad_pull_SHIFT                    22

/* TVM :: PAD_CTRL_0 :: fa_2_pad_pull [21:20] */
#define BCHP_TVM_PAD_CTRL_0_fa_2_pad_pull_MASK                     0x00300000
#define BCHP_TVM_PAD_CTRL_0_fa_2_pad_pull_SHIFT                    20

/* TVM :: PAD_CTRL_0 :: fa_1_pad_pull [19:18] */
#define BCHP_TVM_PAD_CTRL_0_fa_1_pad_pull_MASK                     0x000c0000
#define BCHP_TVM_PAD_CTRL_0_fa_1_pad_pull_SHIFT                    18

/* TVM :: PAD_CTRL_0 :: fa_0_pad_pull [17:16] */
#define BCHP_TVM_PAD_CTRL_0_fa_0_pad_pull_MASK                     0x00030000
#define BCHP_TVM_PAD_CTRL_0_fa_0_pad_pull_SHIFT                    16

/* TVM :: PAD_CTRL_0 :: fad_7_pad_pull [15:14] */
#define BCHP_TVM_PAD_CTRL_0_fad_7_pad_pull_MASK                    0x0000c000
#define BCHP_TVM_PAD_CTRL_0_fad_7_pad_pull_SHIFT                   14

/* TVM :: PAD_CTRL_0 :: fad_6_pad_pull [13:12] */
#define BCHP_TVM_PAD_CTRL_0_fad_6_pad_pull_MASK                    0x00003000
#define BCHP_TVM_PAD_CTRL_0_fad_6_pad_pull_SHIFT                   12

/* TVM :: PAD_CTRL_0 :: fad_5_pad_pull [11:10] */
#define BCHP_TVM_PAD_CTRL_0_fad_5_pad_pull_MASK                    0x00000c00
#define BCHP_TVM_PAD_CTRL_0_fad_5_pad_pull_SHIFT                   10

/* TVM :: PAD_CTRL_0 :: fad_4_pad_pull [09:08] */
#define BCHP_TVM_PAD_CTRL_0_fad_4_pad_pull_MASK                    0x00000300
#define BCHP_TVM_PAD_CTRL_0_fad_4_pad_pull_SHIFT                   8

/* TVM :: PAD_CTRL_0 :: fad_3_pad_pull [07:06] */
#define BCHP_TVM_PAD_CTRL_0_fad_3_pad_pull_MASK                    0x000000c0
#define BCHP_TVM_PAD_CTRL_0_fad_3_pad_pull_SHIFT                   6

/* TVM :: PAD_CTRL_0 :: fad_2_pad_pull [05:04] */
#define BCHP_TVM_PAD_CTRL_0_fad_2_pad_pull_MASK                    0x00000030
#define BCHP_TVM_PAD_CTRL_0_fad_2_pad_pull_SHIFT                   4

/* TVM :: PAD_CTRL_0 :: fad_1_pad_pull [03:02] */
#define BCHP_TVM_PAD_CTRL_0_fad_1_pad_pull_MASK                    0x0000000c
#define BCHP_TVM_PAD_CTRL_0_fad_1_pad_pull_SHIFT                   2

/* TVM :: PAD_CTRL_0 :: fad_0_pad_pull [01:00] */
#define BCHP_TVM_PAD_CTRL_0_fad_0_pad_pull_MASK                    0x00000003
#define BCHP_TVM_PAD_CTRL_0_fad_0_pad_pull_SHIFT                   0

/***************************************************************************
 *PAD_CTRL_1 - PAD_CTRL_1
 ***************************************************************************/
/* TVM :: PAD_CTRL_1 :: nfwpb_pad_pull [31:30] */
#define BCHP_TVM_PAD_CTRL_1_nfwpb_pad_pull_MASK                    0xc0000000
#define BCHP_TVM_PAD_CTRL_1_nfwpb_pad_pull_SHIFT                   30

/* TVM :: PAD_CTRL_1 :: aon_gpio_36_pad_pull [29:28] */
#define BCHP_TVM_PAD_CTRL_1_aon_gpio_36_pad_pull_MASK              0x30000000
#define BCHP_TVM_PAD_CTRL_1_aon_gpio_36_pad_pull_SHIFT             28

/* TVM :: PAD_CTRL_1 :: fceb_1_pad_pull [27:26] */
#define BCHP_TVM_PAD_CTRL_1_fceb_1_pad_pull_MASK                   0x0c000000
#define BCHP_TVM_PAD_CTRL_1_fceb_1_pad_pull_SHIFT                  26

/* TVM :: PAD_CTRL_1 :: fceb_0_pad_pull [25:24] */
#define BCHP_TVM_PAD_CTRL_1_fceb_0_pad_pull_MASK                   0x03000000
#define BCHP_TVM_PAD_CTRL_1_fceb_0_pad_pull_SHIFT                  24

/* TVM :: PAD_CTRL_1 :: fwe_pad_pull [23:22] */
#define BCHP_TVM_PAD_CTRL_1_fwe_pad_pull_MASK                      0x00c00000
#define BCHP_TVM_PAD_CTRL_1_fwe_pad_pull_SHIFT                     22

/* TVM :: PAD_CTRL_1 :: frd_pad_pull [21:20] */
#define BCHP_TVM_PAD_CTRL_1_frd_pad_pull_MASK                      0x00300000
#define BCHP_TVM_PAD_CTRL_1_frd_pad_pull_SHIFT                     20

/* TVM :: PAD_CTRL_1 :: frdyb_pad_pull [19:18] */
#define BCHP_TVM_PAD_CTRL_1_frdyb_pad_pull_MASK                    0x000c0000
#define BCHP_TVM_PAD_CTRL_1_frdyb_pad_pull_SHIFT                   18

/* TVM :: PAD_CTRL_1 :: fale_pad_pull [17:16] */
#define BCHP_TVM_PAD_CTRL_1_fale_pad_pull_MASK                     0x00030000
#define BCHP_TVM_PAD_CTRL_1_fale_pad_pull_SHIFT                    16

/* TVM :: PAD_CTRL_1 :: fa_15_pad_pull [15:14] */
#define BCHP_TVM_PAD_CTRL_1_fa_15_pad_pull_MASK                    0x0000c000
#define BCHP_TVM_PAD_CTRL_1_fa_15_pad_pull_SHIFT                   14

/* TVM :: PAD_CTRL_1 :: fa_14_pad_pull [13:12] */
#define BCHP_TVM_PAD_CTRL_1_fa_14_pad_pull_MASK                    0x00003000
#define BCHP_TVM_PAD_CTRL_1_fa_14_pad_pull_SHIFT                   12

/* TVM :: PAD_CTRL_1 :: fa_13_pad_pull [11:10] */
#define BCHP_TVM_PAD_CTRL_1_fa_13_pad_pull_MASK                    0x00000c00
#define BCHP_TVM_PAD_CTRL_1_fa_13_pad_pull_SHIFT                   10

/* TVM :: PAD_CTRL_1 :: fa_12_pad_pull [09:08] */
#define BCHP_TVM_PAD_CTRL_1_fa_12_pad_pull_MASK                    0x00000300
#define BCHP_TVM_PAD_CTRL_1_fa_12_pad_pull_SHIFT                   8

/* TVM :: PAD_CTRL_1 :: fa_11_pad_pull [07:06] */
#define BCHP_TVM_PAD_CTRL_1_fa_11_pad_pull_MASK                    0x000000c0
#define BCHP_TVM_PAD_CTRL_1_fa_11_pad_pull_SHIFT                   6

/* TVM :: PAD_CTRL_1 :: fa_10_pad_pull [05:04] */
#define BCHP_TVM_PAD_CTRL_1_fa_10_pad_pull_MASK                    0x00000030
#define BCHP_TVM_PAD_CTRL_1_fa_10_pad_pull_SHIFT                   4

/* TVM :: PAD_CTRL_1 :: fa_9_pad_pull [03:02] */
#define BCHP_TVM_PAD_CTRL_1_fa_9_pad_pull_MASK                     0x0000000c
#define BCHP_TVM_PAD_CTRL_1_fa_9_pad_pull_SHIFT                    2

/* TVM :: PAD_CTRL_1 :: fa_8_pad_pull [01:00] */
#define BCHP_TVM_PAD_CTRL_1_fa_8_pad_pull_MASK                     0x00000003
#define BCHP_TVM_PAD_CTRL_1_fa_8_pad_pull_SHIFT                    0

/***************************************************************************
 *PAD_CTRL_2 - PAD_CTRL_2
 ***************************************************************************/
/* TVM :: PAD_CTRL_2 :: reserved0 [31:30] */
#define BCHP_TVM_PAD_CTRL_2_reserved0_MASK                         0xc0000000
#define BCHP_TVM_PAD_CTRL_2_reserved0_SHIFT                        30

/* TVM :: PAD_CTRL_2 :: fceb_3_pad_pull [29:28] */
#define BCHP_TVM_PAD_CTRL_2_fceb_3_pad_pull_MASK                   0x30000000
#define BCHP_TVM_PAD_CTRL_2_fceb_3_pad_pull_SHIFT                  28

/* TVM :: PAD_CTRL_2 :: fceb_2_pad_pull [27:26] */
#define BCHP_TVM_PAD_CTRL_2_fceb_2_pad_pull_MASK                   0x0c000000
#define BCHP_TVM_PAD_CTRL_2_fceb_2_pad_pull_SHIFT                  26

/* TVM :: PAD_CTRL_2 :: nfweb_pad_pull [25:24] */
#define BCHP_TVM_PAD_CTRL_2_nfweb_pad_pull_MASK                    0x03000000
#define BCHP_TVM_PAD_CTRL_2_nfweb_pad_pull_SHIFT                   24

/* TVM :: PAD_CTRL_2 :: nfreb_pad_pull [23:22] */
#define BCHP_TVM_PAD_CTRL_2_nfreb_pad_pull_MASK                    0x00c00000
#define BCHP_TVM_PAD_CTRL_2_nfreb_pad_pull_SHIFT                   22

/* TVM :: PAD_CTRL_2 :: cec_pad_pull [21:20] */
#define BCHP_TVM_PAD_CTRL_2_cec_pad_pull_MASK                      0x00300000
#define BCHP_TVM_PAD_CTRL_2_cec_pad_pull_SHIFT                     20

/* TVM :: PAD_CTRL_2 :: emmc_clk_pad_pull [19:18] */
#define BCHP_TVM_PAD_CTRL_2_emmc_clk_pad_pull_MASK                 0x000c0000
#define BCHP_TVM_PAD_CTRL_2_emmc_clk_pad_pull_SHIFT                18

/* TVM :: PAD_CTRL_2 :: emmc_cmd_pad_pull [17:16] */
#define BCHP_TVM_PAD_CTRL_2_emmc_cmd_pad_pull_MASK                 0x00030000
#define BCHP_TVM_PAD_CTRL_2_emmc_cmd_pad_pull_SHIFT                16

/* TVM :: PAD_CTRL_2 :: emmc_dat_7_pad_pull [15:14] */
#define BCHP_TVM_PAD_CTRL_2_emmc_dat_7_pad_pull_MASK               0x0000c000
#define BCHP_TVM_PAD_CTRL_2_emmc_dat_7_pad_pull_SHIFT              14

/* TVM :: PAD_CTRL_2 :: emmc_dat_6_pad_pull [13:12] */
#define BCHP_TVM_PAD_CTRL_2_emmc_dat_6_pad_pull_MASK               0x00003000
#define BCHP_TVM_PAD_CTRL_2_emmc_dat_6_pad_pull_SHIFT              12

/* TVM :: PAD_CTRL_2 :: emmc_dat_5_pad_pull [11:10] */
#define BCHP_TVM_PAD_CTRL_2_emmc_dat_5_pad_pull_MASK               0x00000c00
#define BCHP_TVM_PAD_CTRL_2_emmc_dat_5_pad_pull_SHIFT              10

/* TVM :: PAD_CTRL_2 :: emmc_dat_4_pad_pull [09:08] */
#define BCHP_TVM_PAD_CTRL_2_emmc_dat_4_pad_pull_MASK               0x00000300
#define BCHP_TVM_PAD_CTRL_2_emmc_dat_4_pad_pull_SHIFT              8

/* TVM :: PAD_CTRL_2 :: emmc_dat_3_pad_pull [07:06] */
#define BCHP_TVM_PAD_CTRL_2_emmc_dat_3_pad_pull_MASK               0x000000c0
#define BCHP_TVM_PAD_CTRL_2_emmc_dat_3_pad_pull_SHIFT              6

/* TVM :: PAD_CTRL_2 :: emmc_dat_2_pad_pull [05:04] */
#define BCHP_TVM_PAD_CTRL_2_emmc_dat_2_pad_pull_MASK               0x00000030
#define BCHP_TVM_PAD_CTRL_2_emmc_dat_2_pad_pull_SHIFT              4

/* TVM :: PAD_CTRL_2 :: emmc_dat_1_pad_pull [03:02] */
#define BCHP_TVM_PAD_CTRL_2_emmc_dat_1_pad_pull_MASK               0x0000000c
#define BCHP_TVM_PAD_CTRL_2_emmc_dat_1_pad_pull_SHIFT              2

/* TVM :: PAD_CTRL_2 :: emmc_dat_0_pad_pull [01:00] */
#define BCHP_TVM_PAD_CTRL_2_emmc_dat_0_pad_pull_MASK               0x00000003
#define BCHP_TVM_PAD_CTRL_2_emmc_dat_0_pad_pull_SHIFT              0

/***************************************************************************
 *PAD_CTRL_3 - PAD_CTRL_3
 ***************************************************************************/
/* TVM :: PAD_CTRL_3 :: reserved0 [31:08] */
#define BCHP_TVM_PAD_CTRL_3_reserved0_MASK                         0xffffff00
#define BCHP_TVM_PAD_CTRL_3_reserved0_SHIFT                        8

/* TVM :: PAD_CTRL_3 :: hdmi0_htplg_out_pad_pull [07:06] */
#define BCHP_TVM_PAD_CTRL_3_hdmi0_htplg_out_pad_pull_MASK          0x000000c0
#define BCHP_TVM_PAD_CTRL_3_hdmi0_htplg_out_pad_pull_SHIFT         6

/* TVM :: PAD_CTRL_3 :: hdmi0_htplg_in_pad_pull [05:04] */
#define BCHP_TVM_PAD_CTRL_3_hdmi0_htplg_in_pad_pull_MASK           0x00000030
#define BCHP_TVM_PAD_CTRL_3_hdmi0_htplg_in_pad_pull_SHIFT          4

/* TVM :: PAD_CTRL_3 :: ddc0_sda_pad_pull [03:02] */
#define BCHP_TVM_PAD_CTRL_3_ddc0_sda_pad_pull_MASK                 0x0000000c
#define BCHP_TVM_PAD_CTRL_3_ddc0_sda_pad_pull_SHIFT                2

/* TVM :: PAD_CTRL_3 :: ddc0_scl_pad_pull [01:00] */
#define BCHP_TVM_PAD_CTRL_3_ddc0_scl_pad_pull_MASK                 0x00000003
#define BCHP_TVM_PAD_CTRL_3_ddc0_scl_pad_pull_SHIFT                0

/***************************************************************************
 *PAD_CTRL_4 - PAD_CTRL_4
 ***************************************************************************/
/* TVM :: PAD_CTRL_4 :: reserved0 [31:24] */
#define BCHP_TVM_PAD_CTRL_4_reserved0_MASK                         0xff000000
#define BCHP_TVM_PAD_CTRL_4_reserved0_SHIFT                        24

/* TVM :: PAD_CTRL_4 :: EN_DVP_HR_HOTPLUG_IN0 [23:23] */
#define BCHP_TVM_PAD_CTRL_4_EN_DVP_HR_HOTPLUG_IN0_MASK             0x00800000
#define BCHP_TVM_PAD_CTRL_4_EN_DVP_HR_HOTPLUG_IN0_SHIFT            23

/* TVM :: PAD_CTRL_4 :: EN_DVP_HR_HOTPLUG_OUT0 [22:22] */
#define BCHP_TVM_PAD_CTRL_4_EN_DVP_HR_HOTPLUG_OUT0_MASK            0x00400000
#define BCHP_TVM_PAD_CTRL_4_EN_DVP_HR_HOTPLUG_OUT0_SHIFT           22

/* TVM :: PAD_CTRL_4 :: FORCE_HP_OUT_HIGH0 [21:21] */
#define BCHP_TVM_PAD_CTRL_4_FORCE_HP_OUT_HIGH0_MASK                0x00200000
#define BCHP_TVM_PAD_CTRL_4_FORCE_HP_OUT_HIGH0_SHIFT               21

/* TVM :: PAD_CTRL_4 :: FORCE_HP_OUT_LOW0 [20:20] */
#define BCHP_TVM_PAD_CTRL_4_FORCE_HP_OUT_LOW0_MASK                 0x00100000
#define BCHP_TVM_PAD_CTRL_4_FORCE_HP_OUT_LOW0_SHIFT                20

/* TVM :: PAD_CTRL_4 :: aon_gpio_70_pad_pull [19:18] */
#define BCHP_TVM_PAD_CTRL_4_aon_gpio_70_pad_pull_MASK              0x000c0000
#define BCHP_TVM_PAD_CTRL_4_aon_gpio_70_pad_pull_SHIFT             18

/* TVM :: PAD_CTRL_4 :: aon_gpio_69_pad_pull [17:16] */
#define BCHP_TVM_PAD_CTRL_4_aon_gpio_69_pad_pull_MASK              0x00030000
#define BCHP_TVM_PAD_CTRL_4_aon_gpio_69_pad_pull_SHIFT             16

/* TVM :: PAD_CTRL_4 :: aon_gpio_68_pad_pull [15:14] */
#define BCHP_TVM_PAD_CTRL_4_aon_gpio_68_pad_pull_MASK              0x0000c000
#define BCHP_TVM_PAD_CTRL_4_aon_gpio_68_pad_pull_SHIFT             14

/* TVM :: PAD_CTRL_4 :: aon_gpio_67_pad_pull [13:12] */
#define BCHP_TVM_PAD_CTRL_4_aon_gpio_67_pad_pull_MASK              0x00003000
#define BCHP_TVM_PAD_CTRL_4_aon_gpio_67_pad_pull_SHIFT             12

/* TVM :: PAD_CTRL_4 :: aon_gpio_66_pad_pull [11:10] */
#define BCHP_TVM_PAD_CTRL_4_aon_gpio_66_pad_pull_MASK              0x00000c00
#define BCHP_TVM_PAD_CTRL_4_aon_gpio_66_pad_pull_SHIFT             10

/* TVM :: PAD_CTRL_4 :: aon_gpio_65_pad_pull [09:08] */
#define BCHP_TVM_PAD_CTRL_4_aon_gpio_65_pad_pull_MASK              0x00000300
#define BCHP_TVM_PAD_CTRL_4_aon_gpio_65_pad_pull_SHIFT             8

/* TVM :: PAD_CTRL_4 :: aon_gpio_64_pad_pull [07:06] */
#define BCHP_TVM_PAD_CTRL_4_aon_gpio_64_pad_pull_MASK              0x000000c0
#define BCHP_TVM_PAD_CTRL_4_aon_gpio_64_pad_pull_SHIFT             6

/* TVM :: PAD_CTRL_4 :: aon_gpio_63_pad_pull [05:04] */
#define BCHP_TVM_PAD_CTRL_4_aon_gpio_63_pad_pull_MASK              0x00000030
#define BCHP_TVM_PAD_CTRL_4_aon_gpio_63_pad_pull_SHIFT             4

/* TVM :: PAD_CTRL_4 :: aon_gpio_62_pad_pull [03:02] */
#define BCHP_TVM_PAD_CTRL_4_aon_gpio_62_pad_pull_MASK              0x0000000c
#define BCHP_TVM_PAD_CTRL_4_aon_gpio_62_pad_pull_SHIFT             2

/* TVM :: PAD_CTRL_4 :: aon_gpio_61_pad_pull [01:00] */
#define BCHP_TVM_PAD_CTRL_4_aon_gpio_61_pad_pull_MASK              0x00000003
#define BCHP_TVM_PAD_CTRL_4_aon_gpio_61_pad_pull_SHIFT             0

/***************************************************************************
 *PAD_CTRL_5 - PAD_CTRL_5
 ***************************************************************************/
/* TVM :: PAD_CTRL_5 :: reserved0 [31:30] */
#define BCHP_TVM_PAD_CTRL_5_reserved0_MASK                         0xc0000000
#define BCHP_TVM_PAD_CTRL_5_reserved0_SHIFT                        30

/* TVM :: PAD_CTRL_5 :: fa_1_sel [29:27] */
#define BCHP_TVM_PAD_CTRL_5_fa_1_sel_MASK                          0x38000000
#define BCHP_TVM_PAD_CTRL_5_fa_1_sel_SHIFT                         27

/* TVM :: PAD_CTRL_5 :: fa_0_sel [26:24] */
#define BCHP_TVM_PAD_CTRL_5_fa_0_sel_MASK                          0x07000000
#define BCHP_TVM_PAD_CTRL_5_fa_0_sel_SHIFT                         24

/* TVM :: PAD_CTRL_5 :: fad_7_sel [23:21] */
#define BCHP_TVM_PAD_CTRL_5_fad_7_sel_MASK                         0x00e00000
#define BCHP_TVM_PAD_CTRL_5_fad_7_sel_SHIFT                        21

/* TVM :: PAD_CTRL_5 :: fad_6_sel [20:18] */
#define BCHP_TVM_PAD_CTRL_5_fad_6_sel_MASK                         0x001c0000
#define BCHP_TVM_PAD_CTRL_5_fad_6_sel_SHIFT                        18

/* TVM :: PAD_CTRL_5 :: fad_5_sel [17:15] */
#define BCHP_TVM_PAD_CTRL_5_fad_5_sel_MASK                         0x00038000
#define BCHP_TVM_PAD_CTRL_5_fad_5_sel_SHIFT                        15

/* TVM :: PAD_CTRL_5 :: fad_4_sel [14:12] */
#define BCHP_TVM_PAD_CTRL_5_fad_4_sel_MASK                         0x00007000
#define BCHP_TVM_PAD_CTRL_5_fad_4_sel_SHIFT                        12

/* TVM :: PAD_CTRL_5 :: fad_3_sel [11:09] */
#define BCHP_TVM_PAD_CTRL_5_fad_3_sel_MASK                         0x00000e00
#define BCHP_TVM_PAD_CTRL_5_fad_3_sel_SHIFT                        9

/* TVM :: PAD_CTRL_5 :: fad_2_sel [08:06] */
#define BCHP_TVM_PAD_CTRL_5_fad_2_sel_MASK                         0x000001c0
#define BCHP_TVM_PAD_CTRL_5_fad_2_sel_SHIFT                        6

/* TVM :: PAD_CTRL_5 :: fad_1_sel [05:03] */
#define BCHP_TVM_PAD_CTRL_5_fad_1_sel_MASK                         0x00000038
#define BCHP_TVM_PAD_CTRL_5_fad_1_sel_SHIFT                        3

/* TVM :: PAD_CTRL_5 :: fad_0_sel [02:00] */
#define BCHP_TVM_PAD_CTRL_5_fad_0_sel_MASK                         0x00000007
#define BCHP_TVM_PAD_CTRL_5_fad_0_sel_SHIFT                        0

/***************************************************************************
 *PAD_CTRL_6 - PAD_CTRL_6
 ***************************************************************************/
/* TVM :: PAD_CTRL_6 :: reserved0 [31:30] */
#define BCHP_TVM_PAD_CTRL_6_reserved0_MASK                         0xc0000000
#define BCHP_TVM_PAD_CTRL_6_reserved0_SHIFT                        30

/* TVM :: PAD_CTRL_6 :: fa_11_sel [29:27] */
#define BCHP_TVM_PAD_CTRL_6_fa_11_sel_MASK                         0x38000000
#define BCHP_TVM_PAD_CTRL_6_fa_11_sel_SHIFT                        27

/* TVM :: PAD_CTRL_6 :: fa_10_sel [26:24] */
#define BCHP_TVM_PAD_CTRL_6_fa_10_sel_MASK                         0x07000000
#define BCHP_TVM_PAD_CTRL_6_fa_10_sel_SHIFT                        24

/* TVM :: PAD_CTRL_6 :: fa_9_sel [23:21] */
#define BCHP_TVM_PAD_CTRL_6_fa_9_sel_MASK                          0x00e00000
#define BCHP_TVM_PAD_CTRL_6_fa_9_sel_SHIFT                         21

/* TVM :: PAD_CTRL_6 :: fa_8_sel [20:18] */
#define BCHP_TVM_PAD_CTRL_6_fa_8_sel_MASK                          0x001c0000
#define BCHP_TVM_PAD_CTRL_6_fa_8_sel_SHIFT                         18

/* TVM :: PAD_CTRL_6 :: fa_7_sel [17:15] */
#define BCHP_TVM_PAD_CTRL_6_fa_7_sel_MASK                          0x00038000
#define BCHP_TVM_PAD_CTRL_6_fa_7_sel_SHIFT                         15

/* TVM :: PAD_CTRL_6 :: fa_6_sel [14:12] */
#define BCHP_TVM_PAD_CTRL_6_fa_6_sel_MASK                          0x00007000
#define BCHP_TVM_PAD_CTRL_6_fa_6_sel_SHIFT                         12

/* TVM :: PAD_CTRL_6 :: fa_5_sel [11:09] */
#define BCHP_TVM_PAD_CTRL_6_fa_5_sel_MASK                          0x00000e00
#define BCHP_TVM_PAD_CTRL_6_fa_5_sel_SHIFT                         9

/* TVM :: PAD_CTRL_6 :: fa_4_sel [08:06] */
#define BCHP_TVM_PAD_CTRL_6_fa_4_sel_MASK                          0x000001c0
#define BCHP_TVM_PAD_CTRL_6_fa_4_sel_SHIFT                         6

/* TVM :: PAD_CTRL_6 :: fa_3_sel [05:03] */
#define BCHP_TVM_PAD_CTRL_6_fa_3_sel_MASK                          0x00000038
#define BCHP_TVM_PAD_CTRL_6_fa_3_sel_SHIFT                         3

/* TVM :: PAD_CTRL_6 :: fa_2_sel [02:00] */
#define BCHP_TVM_PAD_CTRL_6_fa_2_sel_MASK                          0x00000007
#define BCHP_TVM_PAD_CTRL_6_fa_2_sel_SHIFT                         0

/***************************************************************************
 *PAD_CTRL_7 - PAD_CTRL_7
 ***************************************************************************/
/* TVM :: PAD_CTRL_7 :: reserved0 [31:30] */
#define BCHP_TVM_PAD_CTRL_7_reserved0_MASK                         0xc0000000
#define BCHP_TVM_PAD_CTRL_7_reserved0_SHIFT                        30

/* TVM :: PAD_CTRL_7 :: fceb_1_sel [29:27] */
#define BCHP_TVM_PAD_CTRL_7_fceb_1_sel_MASK                        0x38000000
#define BCHP_TVM_PAD_CTRL_7_fceb_1_sel_SHIFT                       27

/* TVM :: PAD_CTRL_7 :: fceb_0_sel [26:24] */
#define BCHP_TVM_PAD_CTRL_7_fceb_0_sel_MASK                        0x07000000
#define BCHP_TVM_PAD_CTRL_7_fceb_0_sel_SHIFT                       24

/* TVM :: PAD_CTRL_7 :: fwe_sel [23:21] */
#define BCHP_TVM_PAD_CTRL_7_fwe_sel_MASK                           0x00e00000
#define BCHP_TVM_PAD_CTRL_7_fwe_sel_SHIFT                          21

/* TVM :: PAD_CTRL_7 :: frd_sel [20:18] */
#define BCHP_TVM_PAD_CTRL_7_frd_sel_MASK                           0x001c0000
#define BCHP_TVM_PAD_CTRL_7_frd_sel_SHIFT                          18

/* TVM :: PAD_CTRL_7 :: frdyb_sel [17:15] */
#define BCHP_TVM_PAD_CTRL_7_frdyb_sel_MASK                         0x00038000
#define BCHP_TVM_PAD_CTRL_7_frdyb_sel_SHIFT                        15

/* TVM :: PAD_CTRL_7 :: fale_sel [14:12] */
#define BCHP_TVM_PAD_CTRL_7_fale_sel_MASK                          0x00007000
#define BCHP_TVM_PAD_CTRL_7_fale_sel_SHIFT                         12

/* TVM :: PAD_CTRL_7 :: fa_15_sel [11:09] */
#define BCHP_TVM_PAD_CTRL_7_fa_15_sel_MASK                         0x00000e00
#define BCHP_TVM_PAD_CTRL_7_fa_15_sel_SHIFT                        9

/* TVM :: PAD_CTRL_7 :: fa_14_sel [08:06] */
#define BCHP_TVM_PAD_CTRL_7_fa_14_sel_MASK                         0x000001c0
#define BCHP_TVM_PAD_CTRL_7_fa_14_sel_SHIFT                        6

/* TVM :: PAD_CTRL_7 :: fa_13_sel [05:03] */
#define BCHP_TVM_PAD_CTRL_7_fa_13_sel_MASK                         0x00000038
#define BCHP_TVM_PAD_CTRL_7_fa_13_sel_SHIFT                        3

/* TVM :: PAD_CTRL_7 :: fa_12_sel [02:00] */
#define BCHP_TVM_PAD_CTRL_7_fa_12_sel_MASK                         0x00000007
#define BCHP_TVM_PAD_CTRL_7_fa_12_sel_SHIFT                        0

/***************************************************************************
 *PAD_CTRL_8 - PAD_CTRL_8
 ***************************************************************************/
/* TVM :: PAD_CTRL_8 :: reserved0 [31:30] */
#define BCHP_TVM_PAD_CTRL_8_reserved0_MASK                         0xc0000000
#define BCHP_TVM_PAD_CTRL_8_reserved0_SHIFT                        30

/* TVM :: PAD_CTRL_8 :: emmc_cmd_sel [29:27] */
#define BCHP_TVM_PAD_CTRL_8_emmc_cmd_sel_MASK                      0x38000000
#define BCHP_TVM_PAD_CTRL_8_emmc_cmd_sel_SHIFT                     27

/* TVM :: PAD_CTRL_8 :: emmc_dat_7_sel [26:24] */
#define BCHP_TVM_PAD_CTRL_8_emmc_dat_7_sel_MASK                    0x07000000
#define BCHP_TVM_PAD_CTRL_8_emmc_dat_7_sel_SHIFT                   24

/* TVM :: PAD_CTRL_8 :: emmc_dat_6_sel [23:21] */
#define BCHP_TVM_PAD_CTRL_8_emmc_dat_6_sel_MASK                    0x00e00000
#define BCHP_TVM_PAD_CTRL_8_emmc_dat_6_sel_SHIFT                   21

/* TVM :: PAD_CTRL_8 :: emmc_dat_5_sel [20:18] */
#define BCHP_TVM_PAD_CTRL_8_emmc_dat_5_sel_MASK                    0x001c0000
#define BCHP_TVM_PAD_CTRL_8_emmc_dat_5_sel_SHIFT                   18

/* TVM :: PAD_CTRL_8 :: emmc_dat_4_sel [17:15] */
#define BCHP_TVM_PAD_CTRL_8_emmc_dat_4_sel_MASK                    0x00038000
#define BCHP_TVM_PAD_CTRL_8_emmc_dat_4_sel_SHIFT                   15

/* TVM :: PAD_CTRL_8 :: emmc_dat_3_sel [14:12] */
#define BCHP_TVM_PAD_CTRL_8_emmc_dat_3_sel_MASK                    0x00007000
#define BCHP_TVM_PAD_CTRL_8_emmc_dat_3_sel_SHIFT                   12

/* TVM :: PAD_CTRL_8 :: emmc_dat_2_sel [11:09] */
#define BCHP_TVM_PAD_CTRL_8_emmc_dat_2_sel_MASK                    0x00000e00
#define BCHP_TVM_PAD_CTRL_8_emmc_dat_2_sel_SHIFT                   9

/* TVM :: PAD_CTRL_8 :: emmc_dat_1_sel [08:06] */
#define BCHP_TVM_PAD_CTRL_8_emmc_dat_1_sel_MASK                    0x000001c0
#define BCHP_TVM_PAD_CTRL_8_emmc_dat_1_sel_SHIFT                   6

/* TVM :: PAD_CTRL_8 :: emmc_dat_0_sel [05:03] */
#define BCHP_TVM_PAD_CTRL_8_emmc_dat_0_sel_MASK                    0x00000038
#define BCHP_TVM_PAD_CTRL_8_emmc_dat_0_sel_SHIFT                   3

/* TVM :: PAD_CTRL_8 :: nfwpb_sel [02:00] */
#define BCHP_TVM_PAD_CTRL_8_nfwpb_sel_MASK                         0x00000007
#define BCHP_TVM_PAD_CTRL_8_nfwpb_sel_SHIFT                        0

/***************************************************************************
 *PAD_CTRL_9 - PAD_CTRL_9
 ***************************************************************************/
/* TVM :: PAD_CTRL_9 :: reserved0 [31:25] */
#define BCHP_TVM_PAD_CTRL_9_reserved0_MASK                         0xfe000000
#define BCHP_TVM_PAD_CTRL_9_reserved0_SHIFT                        25

/* TVM :: PAD_CTRL_9 :: onoff_hdmi0_htplg_out [24:24] */
#define BCHP_TVM_PAD_CTRL_9_onoff_hdmi0_htplg_out_MASK             0x01000000
#define BCHP_TVM_PAD_CTRL_9_onoff_hdmi0_htplg_out_SHIFT            24

/* TVM :: PAD_CTRL_9 :: pad_hdmi0_htplg_in [23:23] */
#define BCHP_TVM_PAD_CTRL_9_pad_hdmi0_htplg_in_MASK                0x00800000
#define BCHP_TVM_PAD_CTRL_9_pad_hdmi0_htplg_in_SHIFT               23

/* TVM :: PAD_CTRL_9 :: mode_vga [22:22] */
#define BCHP_TVM_PAD_CTRL_9_mode_vga_MASK                          0x00400000
#define BCHP_TVM_PAD_CTRL_9_mode_vga_SHIFT                         22

/* TVM :: PAD_CTRL_9 :: scan [21:18] */
#define BCHP_TVM_PAD_CTRL_9_scan_MASK                              0x003c0000
#define BCHP_TVM_PAD_CTRL_9_scan_SHIFT                             18

/* TVM :: PAD_CTRL_9 :: aon_gpio_37_sel [17:15] */
#define BCHP_TVM_PAD_CTRL_9_aon_gpio_37_sel_MASK                   0x00038000
#define BCHP_TVM_PAD_CTRL_9_aon_gpio_37_sel_SHIFT                  15

/* TVM :: PAD_CTRL_9 :: fceb_3_sel [14:12] */
#define BCHP_TVM_PAD_CTRL_9_fceb_3_sel_MASK                        0x00007000
#define BCHP_TVM_PAD_CTRL_9_fceb_3_sel_SHIFT                       12

/* TVM :: PAD_CTRL_9 :: fceb_2_sel [11:09] */
#define BCHP_TVM_PAD_CTRL_9_fceb_2_sel_MASK                        0x00000e00
#define BCHP_TVM_PAD_CTRL_9_fceb_2_sel_SHIFT                       9

/* TVM :: PAD_CTRL_9 :: nfweb_sel [08:06] */
#define BCHP_TVM_PAD_CTRL_9_nfweb_sel_MASK                         0x000001c0
#define BCHP_TVM_PAD_CTRL_9_nfweb_sel_SHIFT                        6

/* TVM :: PAD_CTRL_9 :: nfreb_sel [05:03] */
#define BCHP_TVM_PAD_CTRL_9_nfreb_sel_MASK                         0x00000038
#define BCHP_TVM_PAD_CTRL_9_nfreb_sel_SHIFT                        3

/* TVM :: PAD_CTRL_9 :: emmc_clk_sel [02:00] */
#define BCHP_TVM_PAD_CTRL_9_emmc_clk_sel_MASK                      0x00000007
#define BCHP_TVM_PAD_CTRL_9_emmc_clk_sel_SHIFT                     0

/***************************************************************************
 *GPIO_ODEN_0 - GPIO_ODEN_0
 ***************************************************************************/
/* TVM :: GPIO_ODEN_0 :: TVM_GPIO_ODEN_0 [31:00] */
#define BCHP_TVM_GPIO_ODEN_0_TVM_GPIO_ODEN_0_MASK                  0xffffffff
#define BCHP_TVM_GPIO_ODEN_0_TVM_GPIO_ODEN_0_SHIFT                 0

/***************************************************************************
 *GPIO_DO_0 - GPIO_DO_0
 ***************************************************************************/
/* TVM :: GPIO_DO_0 :: TVM_GPIO_DO_0 [31:00] */
#define BCHP_TVM_GPIO_DO_0_TVM_GPIO_DO_0_MASK                      0xffffffff
#define BCHP_TVM_GPIO_DO_0_TVM_GPIO_DO_0_SHIFT                     0

/***************************************************************************
 *GPIO_DIR_0 - GPIO_DIR_0
 ***************************************************************************/
/* TVM :: GPIO_DIR_0 :: TVM_GPIO_DIR_0 [31:00] */
#define BCHP_TVM_GPIO_DIR_0_TVM_GPIO_DIR_0_MASK                    0xffffffff
#define BCHP_TVM_GPIO_DIR_0_TVM_GPIO_DIR_0_SHIFT                   0

/***************************************************************************
 *GPIO_EC_0 - GPIO_EC_0
 ***************************************************************************/
/* TVM :: GPIO_EC_0 :: TVM_GPIO_EC_0 [31:00] */
#define BCHP_TVM_GPIO_EC_0_TVM_GPIO_EC_0_MASK                      0xffffffff
#define BCHP_TVM_GPIO_EC_0_TVM_GPIO_EC_0_SHIFT                     0

/***************************************************************************
 *GPIO_EI_0 - GPIO_EI_0
 ***************************************************************************/
/* TVM :: GPIO_EI_0 :: TVM_GPIO_EI_0 [31:00] */
#define BCHP_TVM_GPIO_EI_0_TVM_GPIO_EI_0_MASK                      0xffffffff
#define BCHP_TVM_GPIO_EI_0_TVM_GPIO_EI_0_SHIFT                     0

/***************************************************************************
 *GPIO_MASK_0 - GPIO_MASK_0
 ***************************************************************************/
/* TVM :: GPIO_MASK_0 :: TVM_GPIO_MASK_0 [31:00] */
#define BCHP_TVM_GPIO_MASK_0_TVM_GPIO_MASK_0_MASK                  0xffffffff
#define BCHP_TVM_GPIO_MASK_0_TVM_GPIO_MASK_0_SHIFT                 0

/***************************************************************************
 *GPIO_LEVEL_0 - GPIO_LEVEL_0
 ***************************************************************************/
/* TVM :: GPIO_LEVEL_0 :: TVM_GPIO_LEVEL_0 [31:00] */
#define BCHP_TVM_GPIO_LEVEL_0_TVM_GPIO_LEVEL_0_MASK                0xffffffff
#define BCHP_TVM_GPIO_LEVEL_0_TVM_GPIO_LEVEL_0_SHIFT               0

/***************************************************************************
 *GPIO_STAT_0 - GPIO_STAT_0
 ***************************************************************************/
/* TVM :: GPIO_STAT_0 :: TVM_GPIO_STAT_0 [31:00] */
#define BCHP_TVM_GPIO_STAT_0_TVM_GPIO_STAT_0_MASK                  0xffffffff
#define BCHP_TVM_GPIO_STAT_0_TVM_GPIO_STAT_0_SHIFT                 0

/***************************************************************************
 *GPIO_ODEN_1 - GPIO_ODEN_1
 ***************************************************************************/
/* TVM :: GPIO_ODEN_1 :: TVM_GPIO_ODEN_1 [31:00] */
#define BCHP_TVM_GPIO_ODEN_1_TVM_GPIO_ODEN_1_MASK                  0xffffffff
#define BCHP_TVM_GPIO_ODEN_1_TVM_GPIO_ODEN_1_SHIFT                 0

/***************************************************************************
 *GPIO_DO_1 - GPIO_DO_1
 ***************************************************************************/
/* TVM :: GPIO_DO_1 :: TVM_GPIO_DO_1 [31:00] */
#define BCHP_TVM_GPIO_DO_1_TVM_GPIO_DO_1_MASK                      0xffffffff
#define BCHP_TVM_GPIO_DO_1_TVM_GPIO_DO_1_SHIFT                     0

/***************************************************************************
 *GPIO_DIR_1 - GPIO_DIR_1
 ***************************************************************************/
/* TVM :: GPIO_DIR_1 :: TVM_GPIO_DIR_1 [31:00] */
#define BCHP_TVM_GPIO_DIR_1_TVM_GPIO_DIR_1_MASK                    0xffffffff
#define BCHP_TVM_GPIO_DIR_1_TVM_GPIO_DIR_1_SHIFT                   0

/***************************************************************************
 *GPIO_EC_1 - GPIO_EC_1
 ***************************************************************************/
/* TVM :: GPIO_EC_1 :: TVM_GPIO_EC_1 [31:00] */
#define BCHP_TVM_GPIO_EC_1_TVM_GPIO_EC_1_MASK                      0xffffffff
#define BCHP_TVM_GPIO_EC_1_TVM_GPIO_EC_1_SHIFT                     0

/***************************************************************************
 *GPIO_EI_1 - GPIO_EI_1
 ***************************************************************************/
/* TVM :: GPIO_EI_1 :: TVM_GPIO_EI_1 [31:00] */
#define BCHP_TVM_GPIO_EI_1_TVM_GPIO_EI_1_MASK                      0xffffffff
#define BCHP_TVM_GPIO_EI_1_TVM_GPIO_EI_1_SHIFT                     0

/***************************************************************************
 *GPIO_MASK_1 - GPIO_MASK_1
 ***************************************************************************/
/* TVM :: GPIO_MASK_1 :: TVM_GPIO_MASK_1 [31:00] */
#define BCHP_TVM_GPIO_MASK_1_TVM_GPIO_MASK_1_MASK                  0xffffffff
#define BCHP_TVM_GPIO_MASK_1_TVM_GPIO_MASK_1_SHIFT                 0

/***************************************************************************
 *GPIO_LEVEL_1 - GPIO_LEVEL_1
 ***************************************************************************/
/* TVM :: GPIO_LEVEL_1 :: TVM_GPIO_LEVEL_1 [31:00] */
#define BCHP_TVM_GPIO_LEVEL_1_TVM_GPIO_LEVEL_1_MASK                0xffffffff
#define BCHP_TVM_GPIO_LEVEL_1_TVM_GPIO_LEVEL_1_SHIFT               0

/***************************************************************************
 *GPIO_STAT_1 - GPIO_STAT_1
 ***************************************************************************/
/* TVM :: GPIO_STAT_1 :: TVM_GPIO_STAT_1 [31:00] */
#define BCHP_TVM_GPIO_STAT_1_TVM_GPIO_STAT_1_MASK                  0xffffffff
#define BCHP_TVM_GPIO_STAT_1_TVM_GPIO_STAT_1_SHIFT                 0

/***************************************************************************
 *GPIO_ODEN_2 - GPIO_ODEN_2
 ***************************************************************************/
/* TVM :: GPIO_ODEN_2 :: TVM_GPIO_ODEN_2 [31:00] */
#define BCHP_TVM_GPIO_ODEN_2_TVM_GPIO_ODEN_2_MASK                  0xffffffff
#define BCHP_TVM_GPIO_ODEN_2_TVM_GPIO_ODEN_2_SHIFT                 0

/***************************************************************************
 *GPIO_DO_2 - GPIO_DO_2
 ***************************************************************************/
/* TVM :: GPIO_DO_2 :: TVM_GPIO_DO_2 [31:00] */
#define BCHP_TVM_GPIO_DO_2_TVM_GPIO_DO_2_MASK                      0xffffffff
#define BCHP_TVM_GPIO_DO_2_TVM_GPIO_DO_2_SHIFT                     0

/***************************************************************************
 *GPIO_DIR_2 - GPIO_DIR_2
 ***************************************************************************/
/* TVM :: GPIO_DIR_2 :: TVM_GPIO_DIR_2 [31:00] */
#define BCHP_TVM_GPIO_DIR_2_TVM_GPIO_DIR_2_MASK                    0xffffffff
#define BCHP_TVM_GPIO_DIR_2_TVM_GPIO_DIR_2_SHIFT                   0

/***************************************************************************
 *GPIO_EC_2 - GPIO_EC_2
 ***************************************************************************/
/* TVM :: GPIO_EC_2 :: TVM_GPIO_EC_2 [31:00] */
#define BCHP_TVM_GPIO_EC_2_TVM_GPIO_EC_2_MASK                      0xffffffff
#define BCHP_TVM_GPIO_EC_2_TVM_GPIO_EC_2_SHIFT                     0

/***************************************************************************
 *GPIO_EI_2 - GPIO_EI_2
 ***************************************************************************/
/* TVM :: GPIO_EI_2 :: TVM_GPIO_EI_2 [31:00] */
#define BCHP_TVM_GPIO_EI_2_TVM_GPIO_EI_2_MASK                      0xffffffff
#define BCHP_TVM_GPIO_EI_2_TVM_GPIO_EI_2_SHIFT                     0

/***************************************************************************
 *GPIO_MASK_2 - GPIO_MASK_2
 ***************************************************************************/
/* TVM :: GPIO_MASK_2 :: TVM_GPIO_MASK_2 [31:00] */
#define BCHP_TVM_GPIO_MASK_2_TVM_GPIO_MASK_2_MASK                  0xffffffff
#define BCHP_TVM_GPIO_MASK_2_TVM_GPIO_MASK_2_SHIFT                 0

/***************************************************************************
 *GPIO_LEVEL_2 - GPIO_LEVEL_2
 ***************************************************************************/
/* TVM :: GPIO_LEVEL_2 :: TVM_GPIO_LEVEL_2 [31:00] */
#define BCHP_TVM_GPIO_LEVEL_2_TVM_GPIO_LEVEL_2_MASK                0xffffffff
#define BCHP_TVM_GPIO_LEVEL_2_TVM_GPIO_LEVEL_2_SHIFT               0

/***************************************************************************
 *GPIO_STAT_2 - GPIO_STAT_2
 ***************************************************************************/
/* TVM :: GPIO_STAT_2 :: TVM_GPIO_STAT_2 [31:00] */
#define BCHP_TVM_GPIO_STAT_2_TVM_GPIO_STAT_2_MASK                  0xffffffff
#define BCHP_TVM_GPIO_STAT_2_TVM_GPIO_STAT_2_SHIFT                 0

/***************************************************************************
 *BYP_CLK_UNSELECT - BYP_CLK_UNSELECT
 ***************************************************************************/
/* TVM :: BYP_CLK_UNSELECT :: reserved0 [31:05] */
#define BCHP_TVM_BYP_CLK_UNSELECT_reserved0_MASK                   0xffffffe0
#define BCHP_TVM_BYP_CLK_UNSELECT_reserved0_SHIFT                  5

/* TVM :: BYP_CLK_UNSELECT :: UNSEL_BYP_CLK_ON_IRRXDA [04:04] */
#define BCHP_TVM_BYP_CLK_UNSELECT_UNSEL_BYP_CLK_ON_IRRXDA_MASK     0x00000010
#define BCHP_TVM_BYP_CLK_UNSELECT_UNSEL_BYP_CLK_ON_IRRXDA_SHIFT    4

/* TVM :: BYP_CLK_UNSELECT :: UNSEL_BYP_CLK_ON_BSCDATAA [03:03] */
#define BCHP_TVM_BYP_CLK_UNSELECT_UNSEL_BYP_CLK_ON_BSCDATAA_MASK   0x00000008
#define BCHP_TVM_BYP_CLK_UNSELECT_UNSEL_BYP_CLK_ON_BSCDATAA_SHIFT  3

/* TVM :: BYP_CLK_UNSELECT :: UNSEL_BYP_CLK_ON_BSCCLKA [02:02] */
#define BCHP_TVM_BYP_CLK_UNSELECT_UNSEL_BYP_CLK_ON_BSCCLKA_MASK    0x00000004
#define BCHP_TVM_BYP_CLK_UNSELECT_UNSEL_BYP_CLK_ON_BSCCLKA_SHIFT   2

/* TVM :: BYP_CLK_UNSELECT :: UNSEL_BYP_CLK_ON_POWER_CTRL [01:01] */
#define BCHP_TVM_BYP_CLK_UNSELECT_UNSEL_BYP_CLK_ON_POWER_CTRL_MASK 0x00000002
#define BCHP_TVM_BYP_CLK_UNSELECT_UNSEL_BYP_CLK_ON_POWER_CTRL_SHIFT 1

/* TVM :: BYP_CLK_UNSELECT :: UNSEL_BYP_CLK_ON_FRDYb [00:00] */
#define BCHP_TVM_BYP_CLK_UNSELECT_UNSEL_BYP_CLK_ON_FRDYb_MASK      0x00000001
#define BCHP_TVM_BYP_CLK_UNSELECT_UNSEL_BYP_CLK_ON_FRDYb_SHIFT     0

/***************************************************************************
 *PWM_CNTL - PWM_CNTL
 ***************************************************************************/
/* TVM :: PWM_CNTL :: reserved0 [31:02] */
#define BCHP_TVM_PWM_CNTL_reserved0_MASK                           0xfffffffc
#define BCHP_TVM_PWM_CNTL_reserved0_SHIFT                          2

/* TVM :: PWM_CNTL :: TVM_PWM_SYNC [01:01] */
#define BCHP_TVM_PWM_CNTL_TVM_PWM_SYNC_MASK                        0x00000002
#define BCHP_TVM_PWM_CNTL_TVM_PWM_SYNC_SHIFT                       1

/* TVM :: PWM_CNTL :: TVM_PWM_SYNC_SEL [00:00] */
#define BCHP_TVM_PWM_CNTL_TVM_PWM_SYNC_SEL_MASK                    0x00000001
#define BCHP_TVM_PWM_CNTL_TVM_PWM_SYNC_SEL_SHIFT                   0

/***************************************************************************
 *COMMUNICATION_3 - COMMUNICATION_3
 ***************************************************************************/
/* TVM :: COMMUNICATION_3 :: TVM_COMMUNICATION_3 [31:00] */
#define BCHP_TVM_COMMUNICATION_3_TVM_COMMUNICATION_3_MASK          0xffffffff
#define BCHP_TVM_COMMUNICATION_3_TVM_COMMUNICATION_3_SHIFT         0

/***************************************************************************
 *COMMUNICATION_4 - COMMUNICATION_4
 ***************************************************************************/
/* TVM :: COMMUNICATION_4 :: TVM_COMMUNICATION_4 [31:00] */
#define BCHP_TVM_COMMUNICATION_4_TVM_COMMUNICATION_4_MASK          0xffffffff
#define BCHP_TVM_COMMUNICATION_4_TVM_COMMUNICATION_4_SHIFT         0

/***************************************************************************
 *COMMUNICATION_5 - COMMUNICATION_5
 ***************************************************************************/
/* TVM :: COMMUNICATION_5 :: TVM_COMMUNICATION_5 [31:00] */
#define BCHP_TVM_COMMUNICATION_5_TVM_COMMUNICATION_5_MASK          0xffffffff
#define BCHP_TVM_COMMUNICATION_5_TVM_COMMUNICATION_5_SHIFT         0

/***************************************************************************
 *COMMUNICATION_6 - COMMUNICATION_6
 ***************************************************************************/
/* TVM :: COMMUNICATION_6 :: TVM_COMMUNICATION_6 [31:00] */
#define BCHP_TVM_COMMUNICATION_6_TVM_COMMUNICATION_6_MASK          0xffffffff
#define BCHP_TVM_COMMUNICATION_6_TVM_COMMUNICATION_6_SHIFT         0

/***************************************************************************
 *COMMUNICATION_7 - COMMUNICATION_7
 ***************************************************************************/
/* TVM :: COMMUNICATION_7 :: TVM_COMMUNICATION_7 [31:00] */
#define BCHP_TVM_COMMUNICATION_7_TVM_COMMUNICATION_7_MASK          0xffffffff
#define BCHP_TVM_COMMUNICATION_7_TVM_COMMUNICATION_7_SHIFT         0

/***************************************************************************
 *COMMUNICATION_8 - COMMUNICATION_8
 ***************************************************************************/
/* TVM :: COMMUNICATION_8 :: TVM_COMMUNICATION_8 [31:00] */
#define BCHP_TVM_COMMUNICATION_8_TVM_COMMUNICATION_8_MASK          0xffffffff
#define BCHP_TVM_COMMUNICATION_8_TVM_COMMUNICATION_8_SHIFT         0

/***************************************************************************
 *COMMUNICATION_9 - COMMUNICATION_9
 ***************************************************************************/
/* TVM :: COMMUNICATION_9 :: TVM_COMMUNICATION_9 [31:00] */
#define BCHP_TVM_COMMUNICATION_9_TVM_COMMUNICATION_9_MASK          0xffffffff
#define BCHP_TVM_COMMUNICATION_9_TVM_COMMUNICATION_9_SHIFT         0

/***************************************************************************
 *COMMUNICATION_10 - COMMUNICATION_10
 ***************************************************************************/
/* TVM :: COMMUNICATION_10 :: TVM_COMMUNICATION_10 [31:00] */
#define BCHP_TVM_COMMUNICATION_10_TVM_COMMUNICATION_10_MASK        0xffffffff
#define BCHP_TVM_COMMUNICATION_10_TVM_COMMUNICATION_10_SHIFT       0

/***************************************************************************
 *COMMUNICATION_11 - COMMUNICATION_11
 ***************************************************************************/
/* TVM :: COMMUNICATION_11 :: TVM_COMMUNICATION_11 [31:00] */
#define BCHP_TVM_COMMUNICATION_11_TVM_COMMUNICATION_11_MASK        0xffffffff
#define BCHP_TVM_COMMUNICATION_11_TVM_COMMUNICATION_11_SHIFT       0

/***************************************************************************
 *COMMUNICATION_12 - COMMUNICATION_12
 ***************************************************************************/
/* TVM :: COMMUNICATION_12 :: TVM_COMMUNICATION_12 [31:00] */
#define BCHP_TVM_COMMUNICATION_12_TVM_COMMUNICATION_12_MASK        0xffffffff
#define BCHP_TVM_COMMUNICATION_12_TVM_COMMUNICATION_12_SHIFT       0

/***************************************************************************
 *COMMUNICATION_13 - COMMUNICATION_13
 ***************************************************************************/
/* TVM :: COMMUNICATION_13 :: TVM_COMMUNICATION_13 [31:00] */
#define BCHP_TVM_COMMUNICATION_13_TVM_COMMUNICATION_13_MASK        0xffffffff
#define BCHP_TVM_COMMUNICATION_13_TVM_COMMUNICATION_13_SHIFT       0

/***************************************************************************
 *COMMUNICATION_14 - COMMUNICATION_14
 ***************************************************************************/
/* TVM :: COMMUNICATION_14 :: TVM_COMMUNICATION_14 [31:00] */
#define BCHP_TVM_COMMUNICATION_14_TVM_COMMUNICATION_14_MASK        0xffffffff
#define BCHP_TVM_COMMUNICATION_14_TVM_COMMUNICATION_14_SHIFT       0

/***************************************************************************
 *COMMUNICATION_15 - COMMUNICATION_15
 ***************************************************************************/
/* TVM :: COMMUNICATION_15 :: TVM_COMMUNICATION_15 [31:00] */
#define BCHP_TVM_COMMUNICATION_15_TVM_COMMUNICATION_15_MASK        0xffffffff
#define BCHP_TVM_COMMUNICATION_15_TVM_COMMUNICATION_15_SHIFT       0

/***************************************************************************
 *MEM_PWR_DOWN_UNLOCK_PASSWD - MEM_PWR_DOWN_UNLOCK_PASSWD
 ***************************************************************************/
/* TVM :: MEM_PWR_DOWN_UNLOCK_PASSWD :: PASSWD [31:00] */
#define BCHP_TVM_MEM_PWR_DOWN_UNLOCK_PASSWD_PASSWD_MASK            0xffffffff
#define BCHP_TVM_MEM_PWR_DOWN_UNLOCK_PASSWD_PASSWD_SHIFT           0

/***************************************************************************
 *FLASH_ADDR_OUT - FLASH_ADDR_OUT
 ***************************************************************************/
/* TVM :: FLASH_ADDR_OUT :: FLASH_ADDR_OUT [31:10] */
#define BCHP_TVM_FLASH_ADDR_OUT_FLASH_ADDR_OUT_MASK                0xfffffc00
#define BCHP_TVM_FLASH_ADDR_OUT_FLASH_ADDR_OUT_SHIFT               10

/* TVM :: FLASH_ADDR_OUT :: reserved0 [09:00] */
#define BCHP_TVM_FLASH_ADDR_OUT_reserved0_MASK                     0x000003ff
#define BCHP_TVM_FLASH_ADDR_OUT_reserved0_SHIFT                    0

/***************************************************************************
 *TAR_CONFLICT - TAR_CONFLICT
 ***************************************************************************/
/* TVM :: TAR_CONFLICT :: reserved0 [31:28] */
#define BCHP_TVM_TAR_CONFLICT_reserved0_MASK                       0xf0000000
#define BCHP_TVM_TAR_CONFLICT_reserved0_SHIFT                      28

/* TVM :: TAR_CONFLICT :: REQ_PAR_DMA_CPU_2_UIRT3 [27:25] */
#define BCHP_TVM_TAR_CONFLICT_REQ_PAR_DMA_CPU_2_UIRT3_MASK         0x0e000000
#define BCHP_TVM_TAR_CONFLICT_REQ_PAR_DMA_CPU_2_UIRT3_SHIFT        25

/* TVM :: TAR_CONFLICT :: REQ_PAR_DMA_CPU_2_SPI [24:22] */
#define BCHP_TVM_TAR_CONFLICT_REQ_PAR_DMA_CPU_2_SPI_MASK           0x01c00000
#define BCHP_TVM_TAR_CONFLICT_REQ_PAR_DMA_CPU_2_SPI_SHIFT          22

/* TVM :: TAR_CONFLICT :: REQ_PAR_DMA_CPU_2_FBC [21:19] */
#define BCHP_TVM_TAR_CONFLICT_REQ_PAR_DMA_CPU_2_FBC_MASK           0x00380000
#define BCHP_TVM_TAR_CONFLICT_REQ_PAR_DMA_CPU_2_FBC_SHIFT          19

/* TVM :: TAR_CONFLICT :: REQ_PAR_DMA_CPU_2_PFLASH [18:16] */
#define BCHP_TVM_TAR_CONFLICT_REQ_PAR_DMA_CPU_2_PFLASH_MASK        0x00070000
#define BCHP_TVM_TAR_CONFLICT_REQ_PAR_DMA_CPU_2_PFLASH_SHIFT       16

/* TVM :: TAR_CONFLICT :: REQ_PAR_DMA_CPU_2_UIRT2 [15:13] */
#define BCHP_TVM_TAR_CONFLICT_REQ_PAR_DMA_CPU_2_UIRT2_MASK         0x0000e000
#define BCHP_TVM_TAR_CONFLICT_REQ_PAR_DMA_CPU_2_UIRT2_SHIFT        13

/* TVM :: TAR_CONFLICT :: REQ_PAR_DMA_CPU_2_UIRT1 [12:10] */
#define BCHP_TVM_TAR_CONFLICT_REQ_PAR_DMA_CPU_2_UIRT1_MASK         0x00001c00
#define BCHP_TVM_TAR_CONFLICT_REQ_PAR_DMA_CPU_2_UIRT1_SHIFT        10

/* TVM :: TAR_CONFLICT :: REQ_PAR_DMA_CPU_2_UART1 [09:07] */
#define BCHP_TVM_TAR_CONFLICT_REQ_PAR_DMA_CPU_2_UART1_MASK         0x00000380
#define BCHP_TVM_TAR_CONFLICT_REQ_PAR_DMA_CPU_2_UART1_SHIFT        7

/* TVM :: TAR_CONFLICT :: REQ_PAR_DMA_CPU_EDID_2_PRG [06:03] */
#define BCHP_TVM_TAR_CONFLICT_REQ_PAR_DMA_CPU_EDID_2_PRG_MASK      0x00000078
#define BCHP_TVM_TAR_CONFLICT_REQ_PAR_DMA_CPU_EDID_2_PRG_SHIFT     3

/* TVM :: TAR_CONFLICT :: REQ_PAR_DMA_CPU_2_SFLASH [02:00] */
#define BCHP_TVM_TAR_CONFLICT_REQ_PAR_DMA_CPU_2_SFLASH_MASK        0x00000007
#define BCHP_TVM_TAR_CONFLICT_REQ_PAR_DMA_CPU_2_SFLASH_SHIFT       0

/***************************************************************************
 *APER_PCU_SFLASH_ADDR - APER_PCU_SFLASH_ADDR
 ***************************************************************************/
/* TVM :: APER_PCU_SFLASH_ADDR :: BASE_OUT [31:16] */
#define BCHP_TVM_APER_PCU_SFLASH_ADDR_BASE_OUT_MASK                0xffff0000
#define BCHP_TVM_APER_PCU_SFLASH_ADDR_BASE_OUT_SHIFT               16

/* TVM :: APER_PCU_SFLASH_ADDR :: BASE_ADDRESS [15:00] */
#define BCHP_TVM_APER_PCU_SFLASH_ADDR_BASE_ADDRESS_MASK            0x0000ffff
#define BCHP_TVM_APER_PCU_SFLASH_ADDR_BASE_ADDRESS_SHIFT           0

/***************************************************************************
 *APER_PCU_SFLASH_CNTL - APER_PCU_SFLASH_CNTL
 ***************************************************************************/
/* TVM :: APER_PCU_SFLASH_CNTL :: reserved0 [31:04] */
#define BCHP_TVM_APER_PCU_SFLASH_CNTL_reserved0_MASK               0xfffffff0
#define BCHP_TVM_APER_PCU_SFLASH_CNTL_reserved0_SHIFT              4

/* TVM :: APER_PCU_SFLASH_CNTL :: APERSIZE [03:00] */
#define BCHP_TVM_APER_PCU_SFLASH_CNTL_APERSIZE_MASK                0x0000000f
#define BCHP_TVM_APER_PCU_SFLASH_CNTL_APERSIZE_SHIFT               0

/***************************************************************************
 *APER_PCU_PFLASH_ADDR - APER_PCU_PFLASH_ADDR
 ***************************************************************************/
/* TVM :: APER_PCU_PFLASH_ADDR :: BASE_OUT [31:16] */
#define BCHP_TVM_APER_PCU_PFLASH_ADDR_BASE_OUT_MASK                0xffff0000
#define BCHP_TVM_APER_PCU_PFLASH_ADDR_BASE_OUT_SHIFT               16

/* TVM :: APER_PCU_PFLASH_ADDR :: BASE_ADDRESS [15:00] */
#define BCHP_TVM_APER_PCU_PFLASH_ADDR_BASE_ADDRESS_MASK            0x0000ffff
#define BCHP_TVM_APER_PCU_PFLASH_ADDR_BASE_ADDRESS_SHIFT           0

/***************************************************************************
 *APER_PCU_PFLASH_CNTL - APER_PCU_PFLASH_CNTL
 ***************************************************************************/
/* TVM :: APER_PCU_PFLASH_CNTL :: reserved0 [31:04] */
#define BCHP_TVM_APER_PCU_PFLASH_CNTL_reserved0_MASK               0xfffffff0
#define BCHP_TVM_APER_PCU_PFLASH_CNTL_reserved0_SHIFT              4

/* TVM :: APER_PCU_PFLASH_CNTL :: APERSIZE [03:00] */
#define BCHP_TVM_APER_PCU_PFLASH_CNTL_APERSIZE_MASK                0x0000000f
#define BCHP_TVM_APER_PCU_PFLASH_CNTL_APERSIZE_SHIFT               0

/***************************************************************************
 *APER_PCU_FBC0_ADDR - APER_PCU_FBC0_ADDR
 ***************************************************************************/
/* TVM :: APER_PCU_FBC0_ADDR :: BASE_OUT [31:16] */
#define BCHP_TVM_APER_PCU_FBC0_ADDR_BASE_OUT_MASK                  0xffff0000
#define BCHP_TVM_APER_PCU_FBC0_ADDR_BASE_OUT_SHIFT                 16

/* TVM :: APER_PCU_FBC0_ADDR :: BASE_ADDRESS [15:00] */
#define BCHP_TVM_APER_PCU_FBC0_ADDR_BASE_ADDRESS_MASK              0x0000ffff
#define BCHP_TVM_APER_PCU_FBC0_ADDR_BASE_ADDRESS_SHIFT             0

/***************************************************************************
 *APER_PCU_FBC0_CNTL - APER_PCU_FBC0_CNTL
 ***************************************************************************/
/* TVM :: APER_PCU_FBC0_CNTL :: reserved0 [31:04] */
#define BCHP_TVM_APER_PCU_FBC0_CNTL_reserved0_MASK                 0xfffffff0
#define BCHP_TVM_APER_PCU_FBC0_CNTL_reserved0_SHIFT                4

/* TVM :: APER_PCU_FBC0_CNTL :: APERSIZE [03:00] */
#define BCHP_TVM_APER_PCU_FBC0_CNTL_APERSIZE_MASK                  0x0000000f
#define BCHP_TVM_APER_PCU_FBC0_CNTL_APERSIZE_SHIFT                 0

/***************************************************************************
 *APER_PCU_FBC1_ADDR - APER_PCU_FBC1_ADDR
 ***************************************************************************/
/* TVM :: APER_PCU_FBC1_ADDR :: BASE_OUT [31:16] */
#define BCHP_TVM_APER_PCU_FBC1_ADDR_BASE_OUT_MASK                  0xffff0000
#define BCHP_TVM_APER_PCU_FBC1_ADDR_BASE_OUT_SHIFT                 16

/* TVM :: APER_PCU_FBC1_ADDR :: BASE_ADDRESS [15:00] */
#define BCHP_TVM_APER_PCU_FBC1_ADDR_BASE_ADDRESS_MASK              0x0000ffff
#define BCHP_TVM_APER_PCU_FBC1_ADDR_BASE_ADDRESS_SHIFT             0

/***************************************************************************
 *APER_PCU_FBC1_CNTL - APER_PCU_FBC1_CNTL
 ***************************************************************************/
/* TVM :: APER_PCU_FBC1_CNTL :: reserved0 [31:04] */
#define BCHP_TVM_APER_PCU_FBC1_CNTL_reserved0_MASK                 0xfffffff0
#define BCHP_TVM_APER_PCU_FBC1_CNTL_reserved0_SHIFT                4

/* TVM :: APER_PCU_FBC1_CNTL :: APERSIZE [03:00] */
#define BCHP_TVM_APER_PCU_FBC1_CNTL_APERSIZE_MASK                  0x0000000f
#define BCHP_TVM_APER_PCU_FBC1_CNTL_APERSIZE_SHIFT                 0

/***************************************************************************
 *APER_PCU_FBC2_ADDR - APER_PCU_FBC2_ADDR
 ***************************************************************************/
/* TVM :: APER_PCU_FBC2_ADDR :: BASE_OUT [31:16] */
#define BCHP_TVM_APER_PCU_FBC2_ADDR_BASE_OUT_MASK                  0xffff0000
#define BCHP_TVM_APER_PCU_FBC2_ADDR_BASE_OUT_SHIFT                 16

/* TVM :: APER_PCU_FBC2_ADDR :: BASE_ADDRESS [15:00] */
#define BCHP_TVM_APER_PCU_FBC2_ADDR_BASE_ADDRESS_MASK              0x0000ffff
#define BCHP_TVM_APER_PCU_FBC2_ADDR_BASE_ADDRESS_SHIFT             0

/***************************************************************************
 *APER_PCU_FBC2_CNTL - APER_PCU_FBC2_CNTL
 ***************************************************************************/
/* TVM :: APER_PCU_FBC2_CNTL :: reserved0 [31:04] */
#define BCHP_TVM_APER_PCU_FBC2_CNTL_reserved0_MASK                 0xfffffff0
#define BCHP_TVM_APER_PCU_FBC2_CNTL_reserved0_SHIFT                4

/* TVM :: APER_PCU_FBC2_CNTL :: APERSIZE [03:00] */
#define BCHP_TVM_APER_PCU_FBC2_CNTL_APERSIZE_MASK                  0x0000000f
#define BCHP_TVM_APER_PCU_FBC2_CNTL_APERSIZE_SHIFT                 0

/***************************************************************************
 *APER_PCU_FBC3_ADDR - APER_PCU_FBC3_ADDR
 ***************************************************************************/
/* TVM :: APER_PCU_FBC3_ADDR :: BASE_OUT [31:16] */
#define BCHP_TVM_APER_PCU_FBC3_ADDR_BASE_OUT_MASK                  0xffff0000
#define BCHP_TVM_APER_PCU_FBC3_ADDR_BASE_OUT_SHIFT                 16

/* TVM :: APER_PCU_FBC3_ADDR :: BASE_ADDRESS [15:00] */
#define BCHP_TVM_APER_PCU_FBC3_ADDR_BASE_ADDRESS_MASK              0x0000ffff
#define BCHP_TVM_APER_PCU_FBC3_ADDR_BASE_ADDRESS_SHIFT             0

/***************************************************************************
 *APER_PCU_FBC3_CNTL - APER_PCU_FBC3_CNTL
 ***************************************************************************/
/* TVM :: APER_PCU_FBC3_CNTL :: reserved0 [31:04] */
#define BCHP_TVM_APER_PCU_FBC3_CNTL_reserved0_MASK                 0xfffffff0
#define BCHP_TVM_APER_PCU_FBC3_CNTL_reserved0_SHIFT                4

/* TVM :: APER_PCU_FBC3_CNTL :: APERSIZE [03:00] */
#define BCHP_TVM_APER_PCU_FBC3_CNTL_APERSIZE_MASK                  0x0000000f
#define BCHP_TVM_APER_PCU_FBC3_CNTL_APERSIZE_SHIFT                 0

/***************************************************************************
 *APER_PCU_FBC4_ADDR - APER_PCU_FBC4_ADDR
 ***************************************************************************/
/* TVM :: APER_PCU_FBC4_ADDR :: BASE_OUT [31:16] */
#define BCHP_TVM_APER_PCU_FBC4_ADDR_BASE_OUT_MASK                  0xffff0000
#define BCHP_TVM_APER_PCU_FBC4_ADDR_BASE_OUT_SHIFT                 16

/* TVM :: APER_PCU_FBC4_ADDR :: BASE_ADDRESS [15:00] */
#define BCHP_TVM_APER_PCU_FBC4_ADDR_BASE_ADDRESS_MASK              0x0000ffff
#define BCHP_TVM_APER_PCU_FBC4_ADDR_BASE_ADDRESS_SHIFT             0

/***************************************************************************
 *APER_PCU_FBC4_CNTL - APER_PCU_FBC4_CNTL
 ***************************************************************************/
/* TVM :: APER_PCU_FBC4_CNTL :: reserved0 [31:04] */
#define BCHP_TVM_APER_PCU_FBC4_CNTL_reserved0_MASK                 0xfffffff0
#define BCHP_TVM_APER_PCU_FBC4_CNTL_reserved0_SHIFT                4

/* TVM :: APER_PCU_FBC4_CNTL :: APERSIZE [03:00] */
#define BCHP_TVM_APER_PCU_FBC4_CNTL_APERSIZE_MASK                  0x0000000f
#define BCHP_TVM_APER_PCU_FBC4_CNTL_APERSIZE_SHIFT                 0

/***************************************************************************
 *APER_PCU_FBC5_ADDR - APER_PCU_FBC5_ADDR
 ***************************************************************************/
/* TVM :: APER_PCU_FBC5_ADDR :: BASE_OUT [31:16] */
#define BCHP_TVM_APER_PCU_FBC5_ADDR_BASE_OUT_MASK                  0xffff0000
#define BCHP_TVM_APER_PCU_FBC5_ADDR_BASE_OUT_SHIFT                 16

/* TVM :: APER_PCU_FBC5_ADDR :: BASE_ADDRESS [15:00] */
#define BCHP_TVM_APER_PCU_FBC5_ADDR_BASE_ADDRESS_MASK              0x0000ffff
#define BCHP_TVM_APER_PCU_FBC5_ADDR_BASE_ADDRESS_SHIFT             0

/***************************************************************************
 *APER_PCU_FBC5_CNTL - APER_PCU_FBC5_CNTL
 ***************************************************************************/
/* TVM :: APER_PCU_FBC5_CNTL :: reserved0 [31:04] */
#define BCHP_TVM_APER_PCU_FBC5_CNTL_reserved0_MASK                 0xfffffff0
#define BCHP_TVM_APER_PCU_FBC5_CNTL_reserved0_SHIFT                4

/* TVM :: APER_PCU_FBC5_CNTL :: APERSIZE [03:00] */
#define BCHP_TVM_APER_PCU_FBC5_CNTL_APERSIZE_MASK                  0x0000000f
#define BCHP_TVM_APER_PCU_FBC5_CNTL_APERSIZE_SHIFT                 0

/***************************************************************************
 *PFLASH_CNTL - PFLASH_CNTL
 ***************************************************************************/
/* TVM :: PFLASH_CNTL :: NAND_EN [31:31] */
#define BCHP_TVM_PFLASH_CNTL_NAND_EN_MASK                          0x80000000
#define BCHP_TVM_PFLASH_CNTL_NAND_EN_SHIFT                         31

/* TVM :: PFLASH_CNTL :: PFLASH_PAD_OEb [30:30] */
#define BCHP_TVM_PFLASH_CNTL_PFLASH_PAD_OEb_MASK                   0x40000000
#define BCHP_TVM_PFLASH_CNTL_PFLASH_PAD_OEb_SHIFT                  30

/* TVM :: PFLASH_CNTL :: reserved0 [29:25] */
#define BCHP_TVM_PFLASH_CNTL_reserved0_MASK                        0x3e000000
#define BCHP_TVM_PFLASH_CNTL_reserved0_SHIFT                       25

/* TVM :: PFLASH_CNTL :: ONFI_RESET [24:24] */
#define BCHP_TVM_PFLASH_CNTL_ONFI_RESET_MASK                       0x01000000
#define BCHP_TVM_PFLASH_CNTL_ONFI_RESET_SHIFT                      24

/* TVM :: PFLASH_CNTL :: AUTO_CONF_ONFI [23:23] */
#define BCHP_TVM_PFLASH_CNTL_AUTO_CONF_ONFI_MASK                   0x00800000
#define BCHP_TVM_PFLASH_CNTL_AUTO_CONF_ONFI_SHIFT                  23

/* TVM :: PFLASH_CNTL :: AUTO_CONF_DEVID [22:22] */
#define BCHP_TVM_PFLASH_CNTL_AUTO_CONF_DEVID_MASK                  0x00400000
#define BCHP_TVM_PFLASH_CNTL_AUTO_CONF_DEVID_SHIFT                 22

/* TVM :: PFLASH_CNTL :: SP_OF_DATA_SWAP [21:21] */
#define BCHP_TVM_PFLASH_CNTL_SP_OF_DATA_SWAP_MASK                  0x00200000
#define BCHP_TVM_PFLASH_CNTL_SP_OF_DATA_SWAP_SHIFT                 21

/* TVM :: PFLASH_CNTL :: READ_SPARE_DATA [20:20] */
#define BCHP_TVM_PFLASH_CNTL_READ_SPARE_DATA_MASK                  0x00100000
#define BCHP_TVM_PFLASH_CNTL_READ_SPARE_DATA_SHIFT                 20

/* TVM :: PFLASH_CNTL :: AUTO_SPARE_DATA [19:19] */
#define BCHP_TVM_PFLASH_CNTL_AUTO_SPARE_DATA_MASK                  0x00080000
#define BCHP_TVM_PFLASH_CNTL_AUTO_SPARE_DATA_SHIFT                 19

/* TVM :: PFLASH_CNTL :: SPARE_EN [18:18] */
#define BCHP_TVM_PFLASH_CNTL_SPARE_EN_MASK                         0x00040000
#define BCHP_TVM_PFLASH_CNTL_SPARE_EN_SHIFT                        18

/* TVM :: PFLASH_CNTL :: WRITE_PROTECT [17:17] */
#define BCHP_TVM_PFLASH_CNTL_WRITE_PROTECT_MASK                    0x00020000
#define BCHP_TVM_PFLASH_CNTL_WRITE_PROTECT_SHIFT                   17

/* TVM :: PFLASH_CNTL :: NFWP_B [16:16] */
#define BCHP_TVM_PFLASH_CNTL_NFWP_B_MASK                           0x00010000
#define BCHP_TVM_PFLASH_CNTL_NFWP_B_SHIFT                          16

/* TVM :: PFLASH_CNTL :: ECC_HW_CORR [15:15] */
#define BCHP_TVM_PFLASH_CNTL_ECC_HW_CORR_MASK                      0x00008000
#define BCHP_TVM_PFLASH_CNTL_ECC_HW_CORR_SHIFT                     15

/* TVM :: PFLASH_CNTL :: NF_IO_ACCESS_EN [14:14] */
#define BCHP_TVM_PFLASH_CNTL_NF_IO_ACCESS_EN_MASK                  0x00004000
#define BCHP_TVM_PFLASH_CNTL_NF_IO_ACCESS_EN_SHIFT                 14

/* TVM :: PFLASH_CNTL :: MULTI_PAGE528_EN [13:13] */
#define BCHP_TVM_PFLASH_CNTL_MULTI_PAGE528_EN_MASK                 0x00002000
#define BCHP_TVM_PFLASH_CNTL_MULTI_PAGE528_EN_SHIFT                13

/* TVM :: PFLASH_CNTL :: PF_PAGE528_EN [12:12] */
#define BCHP_TVM_PFLASH_CNTL_PF_PAGE528_EN_MASK                    0x00001000
#define BCHP_TVM_PFLASH_CNTL_PF_PAGE528_EN_SHIFT                   12

/* TVM :: PFLASH_CNTL :: ECC_WRRAM_CLR [11:11] */
#define BCHP_TVM_PFLASH_CNTL_ECC_WRRAM_CLR_MASK                    0x00000800
#define BCHP_TVM_PFLASH_CNTL_ECC_WRRAM_CLR_SHIFT                   11

/* TVM :: PFLASH_CNTL :: HAM_RESET [10:10] */
#define BCHP_TVM_PFLASH_CNTL_HAM_RESET_MASK                        0x00000400
#define BCHP_TVM_PFLASH_CNTL_HAM_RESET_SHIFT                       10

/* TVM :: PFLASH_CNTL :: BCH_RESET [09:09] */
#define BCHP_TVM_PFLASH_CNTL_BCH_RESET_MASK                        0x00000200
#define BCHP_TVM_PFLASH_CNTL_BCH_RESET_SHIFT                       9

/* TVM :: PFLASH_CNTL :: PARIF_RESET [08:08] */
#define BCHP_TVM_PFLASH_CNTL_PARIF_RESET_MASK                      0x00000100
#define BCHP_TVM_PFLASH_CNTL_PARIF_RESET_SHIFT                     8

/* TVM :: PFLASH_CNTL :: SM_RESET [07:07] */
#define BCHP_TVM_PFLASH_CNTL_SM_RESET_MASK                         0x00000080
#define BCHP_TVM_PFLASH_CNTL_SM_RESET_SHIFT                        7

/* TVM :: PFLASH_CNTL :: RAM_RESET [06:06] */
#define BCHP_TVM_PFLASH_CNTL_RAM_RESET_MASK                        0x00000040
#define BCHP_TVM_PFLASH_CNTL_RAM_RESET_SHIFT                       6

/* TVM :: PFLASH_CNTL :: WRITE_CYCLE [05:05] */
#define BCHP_TVM_PFLASH_CNTL_WRITE_CYCLE_MASK                      0x00000020
#define BCHP_TVM_PFLASH_CNTL_WRITE_CYCLE_SHIFT                     5

/* TVM :: PFLASH_CNTL :: READ_CYCLE [04:04] */
#define BCHP_TVM_PFLASH_CNTL_READ_CYCLE_MASK                       0x00000010
#define BCHP_TVM_PFLASH_CNTL_READ_CYCLE_SHIFT                      4

/* TVM :: PFLASH_CNTL :: CMD_TRIG [03:00] */
#define BCHP_TVM_PFLASH_CNTL_CMD_TRIG_MASK                         0x0000000f
#define BCHP_TVM_PFLASH_CNTL_CMD_TRIG_SHIFT                        0

/***************************************************************************
 *PFLASH_CNTL1 - PFLASH_CNTL1
 ***************************************************************************/
/* TVM :: PFLASH_CNTL1 :: NF_UPPR_ADDR [31:24] */
#define BCHP_TVM_PFLASH_CNTL1_NF_UPPR_ADDR_MASK                    0xff000000
#define BCHP_TVM_PFLASH_CNTL1_NF_UPPR_ADDR_SHIFT                   24

/* TVM :: PFLASH_CNTL1 :: RAM_READ_CYCLE_CLR [23:23] */
#define BCHP_TVM_PFLASH_CNTL1_RAM_READ_CYCLE_CLR_MASK              0x00800000
#define BCHP_TVM_PFLASH_CNTL1_RAM_READ_CYCLE_CLR_SHIFT             23

/* TVM :: PFLASH_CNTL1 :: reserved0 [22:20] */
#define BCHP_TVM_PFLASH_CNTL1_reserved0_MASK                       0x00700000
#define BCHP_TVM_PFLASH_CNTL1_reserved0_SHIFT                      20

/* TVM :: PFLASH_CNTL1 :: ARB_RB_WAIT_CNT [19:16] */
#define BCHP_TVM_PFLASH_CNTL1_ARB_RB_WAIT_CNT_MASK                 0x000f0000
#define BCHP_TVM_PFLASH_CNTL1_ARB_RB_WAIT_CNT_SHIFT                16

/* TVM :: PFLASH_CNTL1 :: BCH_1_SEL_ERR_SEC [15:15] */
#define BCHP_TVM_PFLASH_CNTL1_BCH_1_SEL_ERR_SEC_MASK               0x00008000
#define BCHP_TVM_PFLASH_CNTL1_BCH_1_SEL_ERR_SEC_SHIFT              15

/* TVM :: PFLASH_CNTL1 :: BCH_0_SEL_ERR_SEC [14:14] */
#define BCHP_TVM_PFLASH_CNTL1_BCH_0_SEL_ERR_SEC_MASK               0x00004000
#define BCHP_TVM_PFLASH_CNTL1_BCH_0_SEL_ERR_SEC_SHIFT              14

/* TVM :: PFLASH_CNTL1 :: BCH_CORR_THRESH [13:08] */
#define BCHP_TVM_PFLASH_CNTL1_BCH_CORR_THRESH_MASK                 0x00003f00
#define BCHP_TVM_PFLASH_CNTL1_BCH_CORR_THRESH_SHIFT                8

/* TVM :: PFLASH_CNTL1 :: reserved1 [07:07] */
#define BCHP_TVM_PFLASH_CNTL1_reserved1_MASK                       0x00000080
#define BCHP_TVM_PFLASH_CNTL1_reserved1_SHIFT                      7

/* TVM :: PFLASH_CNTL1 :: RAM_BULK_RD [06:06] */
#define BCHP_TVM_PFLASH_CNTL1_RAM_BULK_RD_MASK                     0x00000040
#define BCHP_TVM_PFLASH_CNTL1_RAM_BULK_RD_SHIFT                    6

/* TVM :: PFLASH_CNTL1 :: READ_WHILE_LOAD [05:05] */
#define BCHP_TVM_PFLASH_CNTL1_READ_WHILE_LOAD_MASK                 0x00000020
#define BCHP_TVM_PFLASH_CNTL1_READ_WHILE_LOAD_SHIFT                5

/* TVM :: PFLASH_CNTL1 :: DOUBLE_BUF_CACHE [04:04] */
#define BCHP_TVM_PFLASH_CNTL1_DOUBLE_BUF_CACHE_MASK                0x00000010
#define BCHP_TVM_PFLASH_CNTL1_DOUBLE_BUF_CACHE_SHIFT               4

/* TVM :: PFLASH_CNTL1 :: PAR_MAIN_ONLY [03:03] */
#define BCHP_TVM_PFLASH_CNTL1_PAR_MAIN_ONLY_MASK                   0x00000008
#define BCHP_TVM_PFLASH_CNTL1_PAR_MAIN_ONLY_SHIFT                  3

/* TVM :: PFLASH_CNTL1 :: RD_CACHE_MODE [02:02] */
#define BCHP_TVM_PFLASH_CNTL1_RD_CACHE_MODE_MASK                   0x00000004
#define BCHP_TVM_PFLASH_CNTL1_RD_CACHE_MODE_SHIFT                  2

/* TVM :: PFLASH_CNTL1 :: ACCESS_DIR [01:01] */
#define BCHP_TVM_PFLASH_CNTL1_ACCESS_DIR_MASK                      0x00000002
#define BCHP_TVM_PFLASH_CNTL1_ACCESS_DIR_SHIFT                     1

/* TVM :: PFLASH_CNTL1 :: NF_CHIP_SEL [00:00] */
#define BCHP_TVM_PFLASH_CNTL1_NF_CHIP_SEL_MASK                     0x00000001
#define BCHP_TVM_PFLASH_CNTL1_NF_CHIP_SEL_SHIFT                    0

/***************************************************************************
 *PFLASH_DEV_ADDR_0 - PFLASH_DEV_ADDR_0
 ***************************************************************************/
/* TVM :: PFLASH_DEV_ADDR_0 :: NAND_DEVICE_ADDR_0 [31:00] */
#define BCHP_TVM_PFLASH_DEV_ADDR_0_NAND_DEVICE_ADDR_0_MASK         0xffffffff
#define BCHP_TVM_PFLASH_DEV_ADDR_0_NAND_DEVICE_ADDR_0_SHIFT        0

/***************************************************************************
 *PFLASH_DEV_ADDR_1 - PFLASH_DEV_ADDR_1
 ***************************************************************************/
/* TVM :: PFLASH_DEV_ADDR_1 :: NAND_DEVICE_ADDR_1 [31:00] */
#define BCHP_TVM_PFLASH_DEV_ADDR_1_NAND_DEVICE_ADDR_1_MASK         0xffffffff
#define BCHP_TVM_PFLASH_DEV_ADDR_1_NAND_DEVICE_ADDR_1_SHIFT        0

/***************************************************************************
 *PFLASH_STAT_DATA - PFLASH_STAT_DATA
 ***************************************************************************/
/* TVM :: PFLASH_STAT_DATA :: EVEN_PAGE_STATUS [31:31] */
#define BCHP_TVM_PFLASH_STAT_DATA_EVEN_PAGE_STATUS_MASK            0x80000000
#define BCHP_TVM_PFLASH_STAT_DATA_EVEN_PAGE_STATUS_SHIFT           31

/* TVM :: PFLASH_STAT_DATA :: EN_SINGLE_STATUS [30:30] */
#define BCHP_TVM_PFLASH_STAT_DATA_EN_SINGLE_STATUS_MASK            0x40000000
#define BCHP_TVM_PFLASH_STAT_DATA_EN_SINGLE_STATUS_SHIFT           30

/* TVM :: PFLASH_STAT_DATA :: reserved0 [29:24] */
#define BCHP_TVM_PFLASH_STAT_DATA_reserved0_MASK                   0x3f000000
#define BCHP_TVM_PFLASH_STAT_DATA_reserved0_SHIFT                  24

/* TVM :: PFLASH_STAT_DATA :: PF_STATUS_DATA [23:16] */
#define BCHP_TVM_PFLASH_STAT_DATA_PF_STATUS_DATA_MASK              0x00ff0000
#define BCHP_TVM_PFLASH_STAT_DATA_PF_STATUS_DATA_SHIFT             16

/* TVM :: PFLASH_STAT_DATA :: PF_STATUS_DATA1 [15:08] */
#define BCHP_TVM_PFLASH_STAT_DATA_PF_STATUS_DATA1_MASK             0x0000ff00
#define BCHP_TVM_PFLASH_STAT_DATA_PF_STATUS_DATA1_SHIFT            8

/* TVM :: PFLASH_STAT_DATA :: PF_STATUS_DATA0 [07:00] */
#define BCHP_TVM_PFLASH_STAT_DATA_PF_STATUS_DATA0_MASK             0x000000ff
#define BCHP_TVM_PFLASH_STAT_DATA_PF_STATUS_DATA0_SHIFT            0

/***************************************************************************
 *PFLASH_IO_CNTL - PFLASH_IO_CNTL
 ***************************************************************************/
/* TVM :: PFLASH_IO_CNTL :: reserved0 [31:10] */
#define BCHP_TVM_PFLASH_IO_CNTL_reserved0_MASK                     0xfffffc00
#define BCHP_TVM_PFLASH_IO_CNTL_reserved0_SHIFT                    10

/* union - case write_access [09:09] */
/* TVM :: PFLASH_IO_CNTL :: write_access :: NF_IO_RYBY [09:09] */
#define BCHP_TVM_PFLASH_IO_CNTL_write_access_NF_IO_RYBY_MASK       0x00000200
#define BCHP_TVM_PFLASH_IO_CNTL_write_access_NF_IO_RYBY_SHIFT      9

/* union - case read_access [09:09] */
/* TVM :: PFLASH_IO_CNTL :: read_access :: NF_IO_RYBY_B [09:09] */
#define BCHP_TVM_PFLASH_IO_CNTL_read_access_NF_IO_RYBY_B_MASK      0x00000200
#define BCHP_TVM_PFLASH_IO_CNTL_read_access_NF_IO_RYBY_B_SHIFT     9

/* TVM :: PFLASH_IO_CNTL :: NF_IO_DATA_OE [08:08] */
#define BCHP_TVM_PFLASH_IO_CNTL_NF_IO_DATA_OE_MASK                 0x00000100
#define BCHP_TVM_PFLASH_IO_CNTL_NF_IO_DATA_OE_SHIFT                8

/* TVM :: PFLASH_IO_CNTL :: NF_IO_RE_B [07:07] */
#define BCHP_TVM_PFLASH_IO_CNTL_NF_IO_RE_B_MASK                    0x00000080
#define BCHP_TVM_PFLASH_IO_CNTL_NF_IO_RE_B_SHIFT                   7

/* TVM :: PFLASH_IO_CNTL :: NF_IO_WE_B [06:06] */
#define BCHP_TVM_PFLASH_IO_CNTL_NF_IO_WE_B_MASK                    0x00000040
#define BCHP_TVM_PFLASH_IO_CNTL_NF_IO_WE_B_SHIFT                   6

/* TVM :: PFLASH_IO_CNTL :: NF_IO_ALE [05:05] */
#define BCHP_TVM_PFLASH_IO_CNTL_NF_IO_ALE_MASK                     0x00000020
#define BCHP_TVM_PFLASH_IO_CNTL_NF_IO_ALE_SHIFT                    5

/* TVM :: PFLASH_IO_CNTL :: NF_IO_CLE [04:04] */
#define BCHP_TVM_PFLASH_IO_CNTL_NF_IO_CLE_MASK                     0x00000010
#define BCHP_TVM_PFLASH_IO_CNTL_NF_IO_CLE_SHIFT                    4

/* TVM :: PFLASH_IO_CNTL :: NF_IO_CE_B [03:00] */
#define BCHP_TVM_PFLASH_IO_CNTL_NF_IO_CE_B_MASK                    0x0000000f
#define BCHP_TVM_PFLASH_IO_CNTL_NF_IO_CE_B_SHIFT                   0

/***************************************************************************
 *PFLASH_IO_DATA - PFLASH_IO_DATA
 ***************************************************************************/
/* TVM :: PFLASH_IO_DATA :: NF_IO_RD_DATA [31:16] */
#define BCHP_TVM_PFLASH_IO_DATA_NF_IO_RD_DATA_MASK                 0xffff0000
#define BCHP_TVM_PFLASH_IO_DATA_NF_IO_RD_DATA_SHIFT                16

/* TVM :: PFLASH_IO_DATA :: NF_IO_WR_DATA [15:00] */
#define BCHP_TVM_PFLASH_IO_DATA_NF_IO_WR_DATA_MASK                 0x0000ffff
#define BCHP_TVM_PFLASH_IO_DATA_NF_IO_WR_DATA_SHIFT                0

/***************************************************************************
 *PFLASH_ONFI_DATA - PFLASH_ONFI_DATA
 ***************************************************************************/
/* TVM :: PFLASH_ONFI_DATA :: NAND_ONFI_DATA [31:00] */
#define BCHP_TVM_PFLASH_ONFI_DATA_NAND_ONFI_DATA_MASK              0xffffffff
#define BCHP_TVM_PFLASH_ONFI_DATA_NAND_ONFI_DATA_SHIFT             0

/***************************************************************************
 *PFLASH_INT_CNTL - PFLASH_INT_CNTL
 ***************************************************************************/
/* TVM :: PFLASH_INT_CNTL :: reserved0 [31:24] */
#define BCHP_TVM_PFLASH_INT_CNTL_reserved0_MASK                    0xff000000
#define BCHP_TVM_PFLASH_INT_CNTL_reserved0_SHIFT                   24

/* TVM :: PFLASH_INT_CNTL :: STATUS_RD_DONE_INT_EN [23:23] */
#define BCHP_TVM_PFLASH_INT_CNTL_STATUS_RD_DONE_INT_EN_MASK        0x00800000
#define BCHP_TVM_PFLASH_INT_CNTL_STATUS_RD_DONE_INT_EN_SHIFT       23

/* TVM :: PFLASH_INT_CNTL :: PARA_READ_DONE_INT_EN [22:22] */
#define BCHP_TVM_PFLASH_INT_CNTL_PARA_READ_DONE_INT_EN_MASK        0x00400000
#define BCHP_TVM_PFLASH_INT_CNTL_PARA_READ_DONE_INT_EN_SHIFT       22

/* TVM :: PFLASH_INT_CNTL :: SECTOR_READ_DONE_INT_EN [21:21] */
#define BCHP_TVM_PFLASH_INT_CNTL_SECTOR_READ_DONE_INT_EN_MASK      0x00200000
#define BCHP_TVM_PFLASH_INT_CNTL_SECTOR_READ_DONE_INT_EN_SHIFT     21

/* TVM :: PFLASH_INT_CNTL :: UNCORR_BCH_1_INT_EN [20:20] */
#define BCHP_TVM_PFLASH_INT_CNTL_UNCORR_BCH_1_INT_EN_MASK          0x00100000
#define BCHP_TVM_PFLASH_INT_CNTL_UNCORR_BCH_1_INT_EN_SHIFT         20

/* TVM :: PFLASH_INT_CNTL :: UNCORR_BCH_0_INT_EN [19:19] */
#define BCHP_TVM_PFLASH_INT_CNTL_UNCORR_BCH_0_INT_EN_MASK          0x00080000
#define BCHP_TVM_PFLASH_INT_CNTL_UNCORR_BCH_0_INT_EN_SHIFT         19

/* TVM :: PFLASH_INT_CNTL :: CORR_BCH_1_INT_EN [18:18] */
#define BCHP_TVM_PFLASH_INT_CNTL_CORR_BCH_1_INT_EN_MASK            0x00040000
#define BCHP_TVM_PFLASH_INT_CNTL_CORR_BCH_1_INT_EN_SHIFT           18

/* TVM :: PFLASH_INT_CNTL :: CORR_BCH_0_INT_EN [17:17] */
#define BCHP_TVM_PFLASH_INT_CNTL_CORR_BCH_0_INT_EN_MASK            0x00020000
#define BCHP_TVM_PFLASH_INT_CNTL_CORR_BCH_0_INT_EN_SHIFT           17

/* TVM :: PFLASH_INT_CNTL :: BCH_DEC_DONE_1_INT_EN [16:16] */
#define BCHP_TVM_PFLASH_INT_CNTL_BCH_DEC_DONE_1_INT_EN_MASK        0x00010000
#define BCHP_TVM_PFLASH_INT_CNTL_BCH_DEC_DONE_1_INT_EN_SHIFT       16

/* TVM :: PFLASH_INT_CNTL :: BCH_DEC_DONE_0_INT_EN [15:15] */
#define BCHP_TVM_PFLASH_INT_CNTL_BCH_DEC_DONE_0_INT_EN_MASK        0x00008000
#define BCHP_TVM_PFLASH_INT_CNTL_BCH_DEC_DONE_0_INT_EN_SHIFT       15

/* TVM :: PFLASH_INT_CNTL :: HAM_CHK_DONE_INT_EN [14:14] */
#define BCHP_TVM_PFLASH_INT_CNTL_HAM_CHK_DONE_INT_EN_MASK          0x00004000
#define BCHP_TVM_PFLASH_INT_CNTL_HAM_CHK_DONE_INT_EN_SHIFT         14

/* TVM :: PFLASH_INT_CNTL :: SPARE_HAM_GEN_DONE_INT_EN [13:13] */
#define BCHP_TVM_PFLASH_INT_CNTL_SPARE_HAM_GEN_DONE_INT_EN_MASK    0x00002000
#define BCHP_TVM_PFLASH_INT_CNTL_SPARE_HAM_GEN_DONE_INT_EN_SHIFT   13

/* TVM :: PFLASH_INT_CNTL :: MAIN_HAM_GEN_DONE_INT_EN [12:12] */
#define BCHP_TVM_PFLASH_INT_CNTL_MAIN_HAM_GEN_DONE_INT_EN_MASK     0x00001000
#define BCHP_TVM_PFLASH_INT_CNTL_MAIN_HAM_GEN_DONE_INT_EN_SHIFT    12

/* TVM :: PFLASH_INT_CNTL :: BEREQ_INWR_FLAG_INT_EN [11:11] */
#define BCHP_TVM_PFLASH_INT_CNTL_BEREQ_INWR_FLAG_INT_EN_MASK       0x00000800
#define BCHP_TVM_PFLASH_INT_CNTL_BEREQ_INWR_FLAG_INT_EN_SHIFT      11

/* TVM :: PFLASH_INT_CNTL :: RSTREQ_INWR_FLAG_INT_EN [10:10] */
#define BCHP_TVM_PFLASH_INT_CNTL_RSTREQ_INWR_FLAG_INT_EN_MASK      0x00000400
#define BCHP_TVM_PFLASH_INT_CNTL_RSTREQ_INWR_FLAG_INT_EN_SHIFT     10

/* TVM :: PFLASH_INT_CNTL :: STRDREQ_INWR_FLAG_INT_EN [09:09] */
#define BCHP_TVM_PFLASH_INT_CNTL_STRDREQ_INWR_FLAG_INT_EN_MASK     0x00000200
#define BCHP_TVM_PFLASH_INT_CNTL_STRDREQ_INWR_FLAG_INT_EN_SHIFT    9

/* TVM :: PFLASH_INT_CNTL :: IDRDREQ_INWR_FLAG_INT_EN [08:08] */
#define BCHP_TVM_PFLASH_INT_CNTL_IDRDREQ_INWR_FLAG_INT_EN_MASK     0x00000100
#define BCHP_TVM_PFLASH_INT_CNTL_IDRDREQ_INWR_FLAG_INT_EN_SHIFT    8

/* TVM :: PFLASH_INT_CNTL :: RDREQ_INWR_FLAG_INT_EN [07:07] */
#define BCHP_TVM_PFLASH_INT_CNTL_RDREQ_INWR_FLAG_INT_EN_MASK       0x00000080
#define BCHP_TVM_PFLASH_INT_CNTL_RDREQ_INWR_FLAG_INT_EN_SHIFT      7

/* TVM :: PFLASH_INT_CNTL :: IRR_WRREQ_INWR_FLAG_INT_EN [06:06] */
#define BCHP_TVM_PFLASH_INT_CNTL_IRR_WRREQ_INWR_FLAG_INT_EN_MASK   0x00000040
#define BCHP_TVM_PFLASH_INT_CNTL_IRR_WRREQ_INWR_FLAG_INT_EN_SHIFT  6

/* TVM :: PFLASH_INT_CNTL :: STATUS_ERROR_INT_EN [05:05] */
#define BCHP_TVM_PFLASH_INT_CNTL_STATUS_ERROR_INT_EN_MASK          0x00000020
#define BCHP_TVM_PFLASH_INT_CNTL_STATUS_ERROR_INT_EN_SHIFT         5

/* TVM :: PFLASH_INT_CNTL :: ID_READ_DONE_INT_EN [04:04] */
#define BCHP_TVM_PFLASH_INT_CNTL_ID_READ_DONE_INT_EN_MASK          0x00000010
#define BCHP_TVM_PFLASH_INT_CNTL_ID_READ_DONE_INT_EN_SHIFT         4

/* TVM :: PFLASH_INT_CNTL :: STATUS_RD1_DONE_INT_EN [03:03] */
#define BCHP_TVM_PFLASH_INT_CNTL_STATUS_RD1_DONE_INT_EN_MASK       0x00000008
#define BCHP_TVM_PFLASH_INT_CNTL_STATUS_RD1_DONE_INT_EN_SHIFT      3

/* TVM :: PFLASH_INT_CNTL :: STATUS_RD0_DONE_INT_EN [02:02] */
#define BCHP_TVM_PFLASH_INT_CNTL_STATUS_RD0_DONE_INT_EN_MASK       0x00000004
#define BCHP_TVM_PFLASH_INT_CNTL_STATUS_RD0_DONE_INT_EN_SHIFT      2

/* TVM :: PFLASH_INT_CNTL :: RESET_DONE_INT_EN [01:01] */
#define BCHP_TVM_PFLASH_INT_CNTL_RESET_DONE_INT_EN_MASK            0x00000002
#define BCHP_TVM_PFLASH_INT_CNTL_RESET_DONE_INT_EN_SHIFT           1

/* TVM :: PFLASH_INT_CNTL :: BLOCK_ERASE_DONE_INT_EN [00:00] */
#define BCHP_TVM_PFLASH_INT_CNTL_BLOCK_ERASE_DONE_INT_EN_MASK      0x00000001
#define BCHP_TVM_PFLASH_INT_CNTL_BLOCK_ERASE_DONE_INT_EN_SHIFT     0

/***************************************************************************
 *PFLASH_INT_STATUS - PFLASH_INT_STATUS
 ***************************************************************************/
/* TVM :: PFLASH_INT_STATUS :: reserved0 [31:24] */
#define BCHP_TVM_PFLASH_INT_STATUS_reserved0_MASK                  0xff000000
#define BCHP_TVM_PFLASH_INT_STATUS_reserved0_SHIFT                 24

/* TVM :: PFLASH_INT_STATUS :: STATUS_RD_DONE [23:23] */
#define BCHP_TVM_PFLASH_INT_STATUS_STATUS_RD_DONE_MASK             0x00800000
#define BCHP_TVM_PFLASH_INT_STATUS_STATUS_RD_DONE_SHIFT            23

/* TVM :: PFLASH_INT_STATUS :: PARA_READ_DONE [22:22] */
#define BCHP_TVM_PFLASH_INT_STATUS_PARA_READ_DONE_MASK             0x00400000
#define BCHP_TVM_PFLASH_INT_STATUS_PARA_READ_DONE_SHIFT            22

/* TVM :: PFLASH_INT_STATUS :: SECTOR_READ_DONE [21:21] */
#define BCHP_TVM_PFLASH_INT_STATUS_SECTOR_READ_DONE_MASK           0x00200000
#define BCHP_TVM_PFLASH_INT_STATUS_SECTOR_READ_DONE_SHIFT          21

/* TVM :: PFLASH_INT_STATUS :: UNCORR_BCH_1 [20:20] */
#define BCHP_TVM_PFLASH_INT_STATUS_UNCORR_BCH_1_MASK               0x00100000
#define BCHP_TVM_PFLASH_INT_STATUS_UNCORR_BCH_1_SHIFT              20

/* TVM :: PFLASH_INT_STATUS :: UNCORR_BCH_0 [19:19] */
#define BCHP_TVM_PFLASH_INT_STATUS_UNCORR_BCH_0_MASK               0x00080000
#define BCHP_TVM_PFLASH_INT_STATUS_UNCORR_BCH_0_SHIFT              19

/* TVM :: PFLASH_INT_STATUS :: CORR_BCH_1 [18:18] */
#define BCHP_TVM_PFLASH_INT_STATUS_CORR_BCH_1_MASK                 0x00040000
#define BCHP_TVM_PFLASH_INT_STATUS_CORR_BCH_1_SHIFT                18

/* TVM :: PFLASH_INT_STATUS :: CORR_BCH_0 [17:17] */
#define BCHP_TVM_PFLASH_INT_STATUS_CORR_BCH_0_MASK                 0x00020000
#define BCHP_TVM_PFLASH_INT_STATUS_CORR_BCH_0_SHIFT                17

/* TVM :: PFLASH_INT_STATUS :: BCH_DEC_DONE_1 [16:16] */
#define BCHP_TVM_PFLASH_INT_STATUS_BCH_DEC_DONE_1_MASK             0x00010000
#define BCHP_TVM_PFLASH_INT_STATUS_BCH_DEC_DONE_1_SHIFT            16

/* TVM :: PFLASH_INT_STATUS :: BCH_DEC_DONE_0 [15:15] */
#define BCHP_TVM_PFLASH_INT_STATUS_BCH_DEC_DONE_0_MASK             0x00008000
#define BCHP_TVM_PFLASH_INT_STATUS_BCH_DEC_DONE_0_SHIFT            15

/* TVM :: PFLASH_INT_STATUS :: HAM_CHK_DONE [14:14] */
#define BCHP_TVM_PFLASH_INT_STATUS_HAM_CHK_DONE_MASK               0x00004000
#define BCHP_TVM_PFLASH_INT_STATUS_HAM_CHK_DONE_SHIFT              14

/* TVM :: PFLASH_INT_STATUS :: SPARE_HAM_GEN_DONE [13:13] */
#define BCHP_TVM_PFLASH_INT_STATUS_SPARE_HAM_GEN_DONE_MASK         0x00002000
#define BCHP_TVM_PFLASH_INT_STATUS_SPARE_HAM_GEN_DONE_SHIFT        13

/* TVM :: PFLASH_INT_STATUS :: MAIN_HAM_GEN_DONE [12:12] */
#define BCHP_TVM_PFLASH_INT_STATUS_MAIN_HAM_GEN_DONE_MASK          0x00001000
#define BCHP_TVM_PFLASH_INT_STATUS_MAIN_HAM_GEN_DONE_SHIFT         12

/* TVM :: PFLASH_INT_STATUS :: BEREQ_INWR_FLAG [11:11] */
#define BCHP_TVM_PFLASH_INT_STATUS_BEREQ_INWR_FLAG_MASK            0x00000800
#define BCHP_TVM_PFLASH_INT_STATUS_BEREQ_INWR_FLAG_SHIFT           11

/* TVM :: PFLASH_INT_STATUS :: RSTREQ_INWR_FLAG [10:10] */
#define BCHP_TVM_PFLASH_INT_STATUS_RSTREQ_INWR_FLAG_MASK           0x00000400
#define BCHP_TVM_PFLASH_INT_STATUS_RSTREQ_INWR_FLAG_SHIFT          10

/* TVM :: PFLASH_INT_STATUS :: STRDREQ_INWR_FLAG [09:09] */
#define BCHP_TVM_PFLASH_INT_STATUS_STRDREQ_INWR_FLAG_MASK          0x00000200
#define BCHP_TVM_PFLASH_INT_STATUS_STRDREQ_INWR_FLAG_SHIFT         9

/* TVM :: PFLASH_INT_STATUS :: IDRDREQ_INWR_FLAG [08:08] */
#define BCHP_TVM_PFLASH_INT_STATUS_IDRDREQ_INWR_FLAG_MASK          0x00000100
#define BCHP_TVM_PFLASH_INT_STATUS_IDRDREQ_INWR_FLAG_SHIFT         8

/* TVM :: PFLASH_INT_STATUS :: RDREQ_INWR_FLAG [07:07] */
#define BCHP_TVM_PFLASH_INT_STATUS_RDREQ_INWR_FLAG_MASK            0x00000080
#define BCHP_TVM_PFLASH_INT_STATUS_RDREQ_INWR_FLAG_SHIFT           7

/* TVM :: PFLASH_INT_STATUS :: IRR_WRREQ_INWR_FLAG [06:06] */
#define BCHP_TVM_PFLASH_INT_STATUS_IRR_WRREQ_INWR_FLAG_MASK        0x00000040
#define BCHP_TVM_PFLASH_INT_STATUS_IRR_WRREQ_INWR_FLAG_SHIFT       6

/* TVM :: PFLASH_INT_STATUS :: STATUS_ERROR [05:05] */
#define BCHP_TVM_PFLASH_INT_STATUS_STATUS_ERROR_MASK               0x00000020
#define BCHP_TVM_PFLASH_INT_STATUS_STATUS_ERROR_SHIFT              5

/* TVM :: PFLASH_INT_STATUS :: ID_READ_DONE [04:04] */
#define BCHP_TVM_PFLASH_INT_STATUS_ID_READ_DONE_MASK               0x00000010
#define BCHP_TVM_PFLASH_INT_STATUS_ID_READ_DONE_SHIFT              4

/* TVM :: PFLASH_INT_STATUS :: STATUS_RD1_DONE [03:03] */
#define BCHP_TVM_PFLASH_INT_STATUS_STATUS_RD1_DONE_MASK            0x00000008
#define BCHP_TVM_PFLASH_INT_STATUS_STATUS_RD1_DONE_SHIFT           3

/* TVM :: PFLASH_INT_STATUS :: STATUS_RD0_DONE [02:02] */
#define BCHP_TVM_PFLASH_INT_STATUS_STATUS_RD0_DONE_MASK            0x00000004
#define BCHP_TVM_PFLASH_INT_STATUS_STATUS_RD0_DONE_SHIFT           2

/* TVM :: PFLASH_INT_STATUS :: RESET_DONE [01:01] */
#define BCHP_TVM_PFLASH_INT_STATUS_RESET_DONE_MASK                 0x00000002
#define BCHP_TVM_PFLASH_INT_STATUS_RESET_DONE_SHIFT                1

/* TVM :: PFLASH_INT_STATUS :: BLOCK_ERASE_DONE [00:00] */
#define BCHP_TVM_PFLASH_INT_STATUS_BLOCK_ERASE_DONE_MASK           0x00000001
#define BCHP_TVM_PFLASH_INT_STATUS_BLOCK_ERASE_DONE_SHIFT          0

/***************************************************************************
 *PFLASH_PROGRAM_CNTL - PFLASH_PROGRAM_CNTL
 ***************************************************************************/
/* TVM :: PFLASH_PROGRAM_CNTL :: reserved0 [31:28] */
#define BCHP_TVM_PFLASH_PROGRAM_CNTL_reserved0_MASK                0xf0000000
#define BCHP_TVM_PFLASH_PROGRAM_CNTL_reserved0_SHIFT               28

/* TVM :: PFLASH_PROGRAM_CNTL :: WRITE_EXECUTE_CODE [27:16] */
#define BCHP_TVM_PFLASH_PROGRAM_CNTL_WRITE_EXECUTE_CODE_MASK       0x0fff0000
#define BCHP_TVM_PFLASH_PROGRAM_CNTL_WRITE_EXECUTE_CODE_SHIFT      16

/* TVM :: PFLASH_PROGRAM_CNTL :: WRITE_PASSWORD [15:04] */
#define BCHP_TVM_PFLASH_PROGRAM_CNTL_WRITE_PASSWORD_MASK           0x0000fff0
#define BCHP_TVM_PFLASH_PROGRAM_CNTL_WRITE_PASSWORD_SHIFT          4

/* TVM :: PFLASH_PROGRAM_CNTL :: AUTO_PROG_EN [03:00] */
#define BCHP_TVM_PFLASH_PROGRAM_CNTL_AUTO_PROG_EN_MASK             0x0000000f
#define BCHP_TVM_PFLASH_PROGRAM_CNTL_AUTO_PROG_EN_SHIFT            0

/***************************************************************************
 *PFLASH_MULTI_PAGE_NUM - PFLASH_MULTI_PAGE_NUM
 ***************************************************************************/
/* TVM :: PFLASH_MULTI_PAGE_NUM :: reserved0 [31:08] */
#define BCHP_TVM_PFLASH_MULTI_PAGE_NUM_reserved0_MASK              0xffffff00
#define BCHP_TVM_PFLASH_MULTI_PAGE_NUM_reserved0_SHIFT             8

/* TVM :: PFLASH_MULTI_PAGE_NUM :: MULTI_PAGE_NUM [07:00] */
#define BCHP_TVM_PFLASH_MULTI_PAGE_NUM_MULTI_PAGE_NUM_MASK         0x000000ff
#define BCHP_TVM_PFLASH_MULTI_PAGE_NUM_MULTI_PAGE_NUM_SHIFT        0

/***************************************************************************
 *PFLASH_STATUS0 - PFLASH_STATUS0
 ***************************************************************************/
/* TVM :: PFLASH_STATUS0 :: NAND_DEBUG_SEL [31:28] */
#define BCHP_TVM_PFLASH_STATUS0_NAND_DEBUG_SEL_MASK                0xf0000000
#define BCHP_TVM_PFLASH_STATUS0_NAND_DEBUG_SEL_SHIFT               28

/* TVM :: PFLASH_STATUS0 :: reserved0 [27:25] */
#define BCHP_TVM_PFLASH_STATUS0_reserved0_MASK                     0x0e000000
#define BCHP_TVM_PFLASH_STATUS0_reserved0_SHIFT                    25

/* TVM :: PFLASH_STATUS0 :: ONFI_CRC_ERR [24:24] */
#define BCHP_TVM_PFLASH_STATUS0_ONFI_CRC_ERR_MASK                  0x01000000
#define BCHP_TVM_PFLASH_STATUS0_ONFI_CRC_ERR_SHIFT                 24

/* TVM :: PFLASH_STATUS0 :: ONFI_FAIL [23:23] */
#define BCHP_TVM_PFLASH_STATUS0_ONFI_FAIL_MASK                     0x00800000
#define BCHP_TVM_PFLASH_STATUS0_ONFI_FAIL_SHIFT                    23

/* TVM :: PFLASH_STATUS0 :: ONFI_PASS [22:22] */
#define BCHP_TVM_PFLASH_STATUS0_ONFI_PASS_MASK                     0x00400000
#define BCHP_TVM_PFLASH_STATUS0_ONFI_PASS_SHIFT                    22

/* TVM :: PFLASH_STATUS0 :: ONFI_STATUS [21:16] */
#define BCHP_TVM_PFLASH_STATUS0_ONFI_STATUS_MASK                   0x003f0000
#define BCHP_TVM_PFLASH_STATUS0_ONFI_STATUS_SHIFT                  16

/* TVM :: PFLASH_STATUS0 :: RO_ERASED_1 [15:15] */
#define BCHP_TVM_PFLASH_STATUS0_RO_ERASED_1_MASK                   0x00008000
#define BCHP_TVM_PFLASH_STATUS0_RO_ERASED_1_SHIFT                  15

/* TVM :: PFLASH_STATUS0 :: RO_ERASED_0 [14:14] */
#define BCHP_TVM_PFLASH_STATUS0_RO_ERASED_0_MASK                   0x00004000
#define BCHP_TVM_PFLASH_STATUS0_RO_ERASED_0_SHIFT                  14

/* TVM :: PFLASH_STATUS0 :: reserved1 [13:10] */
#define BCHP_TVM_PFLASH_STATUS0_reserved1_MASK                     0x00003c00
#define BCHP_TVM_PFLASH_STATUS0_reserved1_SHIFT                    10

/* TVM :: PFLASH_STATUS0 :: FIFO_CNT [09:00] */
#define BCHP_TVM_PFLASH_STATUS0_FIFO_CNT_MASK                      0x000003ff
#define BCHP_TVM_PFLASH_STATUS0_FIFO_CNT_SHIFT                     0

/***************************************************************************
 *PFLASH_STATUS1 - PFLASH_STATUS1
 ***************************************************************************/
/* TVM :: PFLASH_STATUS1 :: NAND_DEBUG [31:00] */
#define BCHP_TVM_PFLASH_STATUS1_NAND_DEBUG_MASK                    0xffffffff
#define BCHP_TVM_PFLASH_STATUS1_NAND_DEBUG_SHIFT                   0

/***************************************************************************
 *PFLASH_ID_DATA_0 - PFLASH_ID_DATA_0
 ***************************************************************************/
/* TVM :: PFLASH_ID_DATA_0 :: PF_ID_DATA_0 [31:00] */
#define BCHP_TVM_PFLASH_ID_DATA_0_PF_ID_DATA_0_MASK                0xffffffff
#define BCHP_TVM_PFLASH_ID_DATA_0_PF_ID_DATA_0_SHIFT               0

/***************************************************************************
 *PFLASH_ID_DATA_1 - PFLASH_ID_DATA_1
 ***************************************************************************/
/* TVM :: PFLASH_ID_DATA_1 :: PF_ID_DATA_1 [31:00] */
#define BCHP_TVM_PFLASH_ID_DATA_1_PF_ID_DATA_1_MASK                0xffffffff
#define BCHP_TVM_PFLASH_ID_DATA_1_PF_ID_DATA_1_SHIFT               0

/***************************************************************************
 *PFLASH_HAM_STATUS - PFLASH_HAM_STATUS
 ***************************************************************************/
/* TVM :: PFLASH_HAM_STATUS :: HAM_SEC_SEL [31:31] */
#define BCHP_TVM_PFLASH_HAM_STATUS_HAM_SEC_SEL_MASK                0x80000000
#define BCHP_TVM_PFLASH_HAM_STATUS_HAM_SEC_SEL_SHIFT               31

/* TVM :: PFLASH_HAM_STATUS :: HAM_DATA_CLR [30:30] */
#define BCHP_TVM_PFLASH_HAM_STATUS_HAM_DATA_CLR_MASK               0x40000000
#define BCHP_TVM_PFLASH_HAM_STATUS_HAM_DATA_CLR_SHIFT              30

/* TVM :: PFLASH_HAM_STATUS :: HAM_STATUS_CLR [29:29] */
#define BCHP_TVM_PFLASH_HAM_STATUS_HAM_STATUS_CLR_MASK             0x20000000
#define BCHP_TVM_PFLASH_HAM_STATUS_HAM_STATUS_CLR_SHIFT            29

/* TVM :: PFLASH_HAM_STATUS :: reserved0 [28:21] */
#define BCHP_TVM_PFLASH_HAM_STATUS_reserved0_MASK                  0x1fe00000
#define BCHP_TVM_PFLASH_HAM_STATUS_reserved0_SHIFT                 21

/* TVM :: PFLASH_HAM_STATUS :: HAM_ERR_WA_S [20:20] */
#define BCHP_TVM_PFLASH_HAM_STATUS_HAM_ERR_WA_S_MASK               0x00100000
#define BCHP_TVM_PFLASH_HAM_STATUS_HAM_ERR_WA_S_SHIFT              20

/* TVM :: PFLASH_HAM_STATUS :: HAM_ERR_BA_S [19:16] */
#define BCHP_TVM_PFLASH_HAM_STATUS_HAM_ERR_BA_S_MASK               0x000f0000
#define BCHP_TVM_PFLASH_HAM_STATUS_HAM_ERR_BA_S_SHIFT              16

/* TVM :: PFLASH_HAM_STATUS :: HAM_ERR_WA_M [15:08] */
#define BCHP_TVM_PFLASH_HAM_STATUS_HAM_ERR_WA_M_MASK               0x0000ff00
#define BCHP_TVM_PFLASH_HAM_STATUS_HAM_ERR_WA_M_SHIFT              8

/* TVM :: PFLASH_HAM_STATUS :: HAM_ERR_BA_M [07:04] */
#define BCHP_TVM_PFLASH_HAM_STATUS_HAM_ERR_BA_M_MASK               0x000000f0
#define BCHP_TVM_PFLASH_HAM_STATUS_HAM_ERR_BA_M_SHIFT              4

/* TVM :: PFLASH_HAM_STATUS :: HAM_ERRS_S [03:02] */
#define BCHP_TVM_PFLASH_HAM_STATUS_HAM_ERRS_S_MASK                 0x0000000c
#define BCHP_TVM_PFLASH_HAM_STATUS_HAM_ERRS_S_SHIFT                2

/* TVM :: PFLASH_HAM_STATUS :: HAM_ERRS_M [01:00] */
#define BCHP_TVM_PFLASH_HAM_STATUS_HAM_ERRS_M_MASK                 0x00000003
#define BCHP_TVM_PFLASH_HAM_STATUS_HAM_ERRS_M_SHIFT                0

/***************************************************************************
 *PFLASH_HAM_MAIN_DATA - PFLASH_HAM_MAIN_DATA
 ***************************************************************************/
/* TVM :: PFLASH_HAM_MAIN_DATA :: reserved0 [31:24] */
#define BCHP_TVM_PFLASH_HAM_MAIN_DATA_reserved0_MASK               0xff000000
#define BCHP_TVM_PFLASH_HAM_MAIN_DATA_reserved0_SHIFT              24

/* TVM :: PFLASH_HAM_MAIN_DATA :: HAM_MAIN_DATA [23:00] */
#define BCHP_TVM_PFLASH_HAM_MAIN_DATA_HAM_MAIN_DATA_MASK           0x00ffffff
#define BCHP_TVM_PFLASH_HAM_MAIN_DATA_HAM_MAIN_DATA_SHIFT          0

/***************************************************************************
 *PFLASH_HAM_SPARE_DATA - PFLASH_HAM_SPARE_DATA
 ***************************************************************************/
/* TVM :: PFLASH_HAM_SPARE_DATA :: reserved0 [31:16] */
#define BCHP_TVM_PFLASH_HAM_SPARE_DATA_reserved0_MASK              0xffff0000
#define BCHP_TVM_PFLASH_HAM_SPARE_DATA_reserved0_SHIFT             16

/* TVM :: PFLASH_HAM_SPARE_DATA :: HAM_SPARE_DATA [15:00] */
#define BCHP_TVM_PFLASH_HAM_SPARE_DATA_HAM_SPARE_DATA_MASK         0x0000ffff
#define BCHP_TVM_PFLASH_HAM_SPARE_DATA_HAM_SPARE_DATA_SHIFT        0

/***************************************************************************
 *PFLASH_ECC_CNTL_CS0 - PFLASH_ECC_CNTL_CS0
 ***************************************************************************/
/* TVM :: PFLASH_ECC_CNTL_CS0 :: reserved0 [31:13] */
#define BCHP_TVM_PFLASH_ECC_CNTL_CS0_reserved0_MASK                0xffffe000
#define BCHP_TVM_PFLASH_ECC_CNTL_CS0_reserved0_SHIFT               13

/* TVM :: PFLASH_ECC_CNTL_CS0 :: HAM_SPARE_CORR [12:12] */
#define BCHP_TVM_PFLASH_ECC_CNTL_CS0_HAM_SPARE_CORR_MASK           0x00001000
#define BCHP_TVM_PFLASH_ECC_CNTL_CS0_HAM_SPARE_CORR_SHIFT          12

/* TVM :: PFLASH_ECC_CNTL_CS0 :: HAM_START_ADDR [11:08] */
#define BCHP_TVM_PFLASH_ECC_CNTL_CS0_HAM_START_ADDR_MASK           0x00000f00
#define BCHP_TVM_PFLASH_ECC_CNTL_CS0_HAM_START_ADDR_SHIFT          8

/* TVM :: PFLASH_ECC_CNTL_CS0 :: HAM_LSN_ADDR [07:04] */
#define BCHP_TVM_PFLASH_ECC_CNTL_CS0_HAM_LSN_ADDR_MASK             0x000000f0
#define BCHP_TVM_PFLASH_ECC_CNTL_CS0_HAM_LSN_ADDR_SHIFT            4

/* TVM :: PFLASH_ECC_CNTL_CS0 :: HAM_WR_AUTO [03:03] */
#define BCHP_TVM_PFLASH_ECC_CNTL_CS0_HAM_WR_AUTO_MASK              0x00000008
#define BCHP_TVM_PFLASH_ECC_CNTL_CS0_HAM_WR_AUTO_SHIFT             3

/* TVM :: PFLASH_ECC_CNTL_CS0 :: HAM_EN_SPARE [02:02] */
#define BCHP_TVM_PFLASH_ECC_CNTL_CS0_HAM_EN_SPARE_MASK             0x00000004
#define BCHP_TVM_PFLASH_ECC_CNTL_CS0_HAM_EN_SPARE_SHIFT            2

/* TVM :: PFLASH_ECC_CNTL_CS0 :: HAM_EN_READ [01:01] */
#define BCHP_TVM_PFLASH_ECC_CNTL_CS0_HAM_EN_READ_MASK              0x00000002
#define BCHP_TVM_PFLASH_ECC_CNTL_CS0_HAM_EN_READ_SHIFT             1

/* TVM :: PFLASH_ECC_CNTL_CS0 :: HAM_EN_WRITE [00:00] */
#define BCHP_TVM_PFLASH_ECC_CNTL_CS0_HAM_EN_WRITE_MASK             0x00000001
#define BCHP_TVM_PFLASH_ECC_CNTL_CS0_HAM_EN_WRITE_SHIFT            0

/***************************************************************************
 *PFLASH_ECC_CNTL_CS1 - PFLASH_ECC_CNTL_CS1
 ***************************************************************************/
/* TVM :: PFLASH_ECC_CNTL_CS1 :: reserved0 [31:13] */
#define BCHP_TVM_PFLASH_ECC_CNTL_CS1_reserved0_MASK                0xffffe000
#define BCHP_TVM_PFLASH_ECC_CNTL_CS1_reserved0_SHIFT               13

/* TVM :: PFLASH_ECC_CNTL_CS1 :: HAM_SPARE_CORR [12:12] */
#define BCHP_TVM_PFLASH_ECC_CNTL_CS1_HAM_SPARE_CORR_MASK           0x00001000
#define BCHP_TVM_PFLASH_ECC_CNTL_CS1_HAM_SPARE_CORR_SHIFT          12

/* TVM :: PFLASH_ECC_CNTL_CS1 :: HAM_START_ADDR [11:08] */
#define BCHP_TVM_PFLASH_ECC_CNTL_CS1_HAM_START_ADDR_MASK           0x00000f00
#define BCHP_TVM_PFLASH_ECC_CNTL_CS1_HAM_START_ADDR_SHIFT          8

/* TVM :: PFLASH_ECC_CNTL_CS1 :: HAM_LSN_ADDR [07:04] */
#define BCHP_TVM_PFLASH_ECC_CNTL_CS1_HAM_LSN_ADDR_MASK             0x000000f0
#define BCHP_TVM_PFLASH_ECC_CNTL_CS1_HAM_LSN_ADDR_SHIFT            4

/* TVM :: PFLASH_ECC_CNTL_CS1 :: HAM_WR_AUTO [03:03] */
#define BCHP_TVM_PFLASH_ECC_CNTL_CS1_HAM_WR_AUTO_MASK              0x00000008
#define BCHP_TVM_PFLASH_ECC_CNTL_CS1_HAM_WR_AUTO_SHIFT             3

/* TVM :: PFLASH_ECC_CNTL_CS1 :: HAM_EN_SPARE [02:02] */
#define BCHP_TVM_PFLASH_ECC_CNTL_CS1_HAM_EN_SPARE_MASK             0x00000004
#define BCHP_TVM_PFLASH_ECC_CNTL_CS1_HAM_EN_SPARE_SHIFT            2

/* TVM :: PFLASH_ECC_CNTL_CS1 :: HAM_EN_READ [01:01] */
#define BCHP_TVM_PFLASH_ECC_CNTL_CS1_HAM_EN_READ_MASK              0x00000002
#define BCHP_TVM_PFLASH_ECC_CNTL_CS1_HAM_EN_READ_SHIFT             1

/* TVM :: PFLASH_ECC_CNTL_CS1 :: HAM_EN_WRITE [00:00] */
#define BCHP_TVM_PFLASH_ECC_CNTL_CS1_HAM_EN_WRITE_MASK             0x00000001
#define BCHP_TVM_PFLASH_ECC_CNTL_CS1_HAM_EN_WRITE_SHIFT            0

/***************************************************************************
 *PFLASH_OPCODE0_CS0 - PFLASH_OPCODE0_CS0
 ***************************************************************************/
/* TVM :: PFLASH_OPCODE0_CS0 :: RD_PLANE_COMMAND [31:24] */
#define BCHP_TVM_PFLASH_OPCODE0_CS0_RD_PLANE_COMMAND_MASK          0xff000000
#define BCHP_TVM_PFLASH_OPCODE0_CS0_RD_PLANE_COMMAND_SHIFT         24

/* TVM :: PFLASH_OPCODE0_CS0 :: WR_PLANE_COMMAND [23:16] */
#define BCHP_TVM_PFLASH_OPCODE0_CS0_WR_PLANE_COMMAND_MASK          0x00ff0000
#define BCHP_TVM_PFLASH_OPCODE0_CS0_WR_PLANE_COMMAND_SHIFT         16

/* TVM :: PFLASH_OPCODE0_CS0 :: PROGRAM_COMMAND [15:08] */
#define BCHP_TVM_PFLASH_OPCODE0_CS0_PROGRAM_COMMAND_MASK           0x0000ff00
#define BCHP_TVM_PFLASH_OPCODE0_CS0_PROGRAM_COMMAND_SHIFT          8

/* TVM :: PFLASH_OPCODE0_CS0 :: STATUS_COMMAND [07:00] */
#define BCHP_TVM_PFLASH_OPCODE0_CS0_STATUS_COMMAND_MASK            0x000000ff
#define BCHP_TVM_PFLASH_OPCODE0_CS0_STATUS_COMMAND_SHIFT           0

/***************************************************************************
 *PFLASH_OPCODE0_CS1 - PFLASH_OPCODE0_CS1
 ***************************************************************************/
/* TVM :: PFLASH_OPCODE0_CS1 :: RD_PLANE_COMMAND [31:24] */
#define BCHP_TVM_PFLASH_OPCODE0_CS1_RD_PLANE_COMMAND_MASK          0xff000000
#define BCHP_TVM_PFLASH_OPCODE0_CS1_RD_PLANE_COMMAND_SHIFT         24

/* TVM :: PFLASH_OPCODE0_CS1 :: WR_PLANE_COMMAND [23:16] */
#define BCHP_TVM_PFLASH_OPCODE0_CS1_WR_PLANE_COMMAND_MASK          0x00ff0000
#define BCHP_TVM_PFLASH_OPCODE0_CS1_WR_PLANE_COMMAND_SHIFT         16

/* TVM :: PFLASH_OPCODE0_CS1 :: PROGRAM_COMMAND [15:08] */
#define BCHP_TVM_PFLASH_OPCODE0_CS1_PROGRAM_COMMAND_MASK           0x0000ff00
#define BCHP_TVM_PFLASH_OPCODE0_CS1_PROGRAM_COMMAND_SHIFT          8

/* TVM :: PFLASH_OPCODE0_CS1 :: STATUS_COMMAND [07:00] */
#define BCHP_TVM_PFLASH_OPCODE0_CS1_STATUS_COMMAND_MASK            0x000000ff
#define BCHP_TVM_PFLASH_OPCODE0_CS1_STATUS_COMMAND_SHIFT           0

/***************************************************************************
 *PFLASH_OPCODE1_CS0 - PFLASH_OPCODE1_CS0
 ***************************************************************************/
/* TVM :: PFLASH_OPCODE1_CS0 :: GLB_COMMAND [31:24] */
#define BCHP_TVM_PFLASH_OPCODE1_CS0_GLB_COMMAND_MASK               0xff000000
#define BCHP_TVM_PFLASH_OPCODE1_CS0_GLB_COMMAND_SHIFT              24

/* TVM :: PFLASH_OPCODE1_CS0 :: reserved0 [23:08] */
#define BCHP_TVM_PFLASH_OPCODE1_CS0_reserved0_MASK                 0x00ffff00
#define BCHP_TVM_PFLASH_OPCODE1_CS0_reserved0_SHIFT                8

/* TVM :: PFLASH_OPCODE1_CS0 :: MPRD_PAGE_COMMAND [07:00] */
#define BCHP_TVM_PFLASH_OPCODE1_CS0_MPRD_PAGE_COMMAND_MASK         0x000000ff
#define BCHP_TVM_PFLASH_OPCODE1_CS0_MPRD_PAGE_COMMAND_SHIFT        0

/***************************************************************************
 *PFLASH_OPCODE1_CS1 - PFLASH_OPCODE1_CS1
 ***************************************************************************/
/* TVM :: PFLASH_OPCODE1_CS1 :: GLB_COMMAND [31:24] */
#define BCHP_TVM_PFLASH_OPCODE1_CS1_GLB_COMMAND_MASK               0xff000000
#define BCHP_TVM_PFLASH_OPCODE1_CS1_GLB_COMMAND_SHIFT              24

/* TVM :: PFLASH_OPCODE1_CS1 :: reserved0 [23:08] */
#define BCHP_TVM_PFLASH_OPCODE1_CS1_reserved0_MASK                 0x00ffff00
#define BCHP_TVM_PFLASH_OPCODE1_CS1_reserved0_SHIFT                8

/* TVM :: PFLASH_OPCODE1_CS1 :: MPRD_PAGE_COMMAND [07:00] */
#define BCHP_TVM_PFLASH_OPCODE1_CS1_MPRD_PAGE_COMMAND_MASK         0x000000ff
#define BCHP_TVM_PFLASH_OPCODE1_CS1_MPRD_PAGE_COMMAND_SHIFT        0

/***************************************************************************
 *PFLASH_CONF_CS0 - PFLASH_CONF_CS0
 ***************************************************************************/
/* TVM :: PFLASH_CONF_CS0 :: DEVICE_SIZE [31:28] */
#define BCHP_TVM_PFLASH_CONF_CS0_DEVICE_SIZE_MASK                  0xf0000000
#define BCHP_TVM_PFLASH_CONF_CS0_DEVICE_SIZE_SHIFT                 28

/* TVM :: PFLASH_CONF_CS0 :: DEVICE_WIDTH [27:27] */
#define BCHP_TVM_PFLASH_CONF_CS0_DEVICE_WIDTH_MASK                 0x08000000
#define BCHP_TVM_PFLASH_CONF_CS0_DEVICE_WIDTH_SHIFT                27

/* TVM :: PFLASH_CONF_CS0 :: BLOCK_SIZE [26:24] */
#define BCHP_TVM_PFLASH_CONF_CS0_BLOCK_SIZE_MASK                   0x07000000
#define BCHP_TVM_PFLASH_CONF_CS0_BLOCK_SIZE_SHIFT                  24

/* TVM :: PFLASH_CONF_CS0 :: PAGE_SIZE [23:22] */
#define BCHP_TVM_PFLASH_CONF_CS0_PAGE_SIZE_MASK                    0x00c00000
#define BCHP_TVM_PFLASH_CONF_CS0_PAGE_SIZE_SHIFT                   22

/* TVM :: PFLASH_CONF_CS0 :: RANDOM_IN_EN [21:21] */
#define BCHP_TVM_PFLASH_CONF_CS0_RANDOM_IN_EN_MASK                 0x00200000
#define BCHP_TVM_PFLASH_CONF_CS0_RANDOM_IN_EN_SHIFT                21

/* TVM :: PFLASH_CONF_CS0 :: RANDOM_OUT_EN [20:20] */
#define BCHP_TVM_PFLASH_CONF_CS0_RANDOM_OUT_EN_MASK                0x00100000
#define BCHP_TVM_PFLASH_CONF_CS0_RANDOM_OUT_EN_SHIFT               20

/* TVM :: PFLASH_CONF_CS0 :: TWO_PLANE_M_LOC [19:16] */
#define BCHP_TVM_PFLASH_CONF_CS0_TWO_PLANE_M_LOC_MASK              0x000f0000
#define BCHP_TVM_PFLASH_CONF_CS0_TWO_PLANE_M_LOC_SHIFT             16

/* TVM :: PFLASH_CONF_CS0 :: TWO_PLANE_BADDR [15:15] */
#define BCHP_TVM_PFLASH_CONF_CS0_TWO_PLANE_BADDR_MASK              0x00008000
#define BCHP_TVM_PFLASH_CONF_CS0_TWO_PLANE_BADDR_SHIFT             15

/* TVM :: PFLASH_CONF_CS0 :: TWO_PLANE_MBS_A [14:14] */
#define BCHP_TVM_PFLASH_CONF_CS0_TWO_PLANE_MBS_A_MASK              0x00004000
#define BCHP_TVM_PFLASH_CONF_CS0_TWO_PLANE_MBS_A_SHIFT             14

/* TVM :: PFLASH_CONF_CS0 :: NAND_MLC [13:13] */
#define BCHP_TVM_PFLASH_CONF_CS0_NAND_MLC_MASK                     0x00002000
#define BCHP_TVM_PFLASH_CONF_CS0_NAND_MLC_SHIFT                    13

/* TVM :: PFLASH_CONF_CS0 :: MPRD_FADDR [12:12] */
#define BCHP_TVM_PFLASH_CONF_CS0_MPRD_FADDR_MASK                   0x00001000
#define BCHP_TVM_PFLASH_CONF_CS0_MPRD_FADDR_SHIFT                  12

/* TVM :: PFLASH_CONF_CS0 :: MPRD_MODE [11:11] */
#define BCHP_TVM_PFLASH_CONF_CS0_MPRD_MODE_MASK                    0x00000800
#define BCHP_TVM_PFLASH_CONF_CS0_MPRD_MODE_SHIFT                   11

/* TVM :: PFLASH_CONF_CS0 :: TWO_PLANE_RD [10:10] */
#define BCHP_TVM_PFLASH_CONF_CS0_TWO_PLANE_RD_MASK                 0x00000400
#define BCHP_TVM_PFLASH_CONF_CS0_TWO_PLANE_RD_SHIFT                10

/* TVM :: PFLASH_CONF_CS0 :: TWO_PLANE_WR [09:09] */
#define BCHP_TVM_PFLASH_CONF_CS0_TWO_PLANE_WR_MASK                 0x00000200
#define BCHP_TVM_PFLASH_CONF_CS0_TWO_PLANE_WR_SHIFT                9

/* TVM :: PFLASH_CONF_CS0 :: TWO_PLANE_BE [08:08] */
#define BCHP_TVM_PFLASH_CONF_CS0_TWO_PLANE_BE_MASK                 0x00000100
#define BCHP_TVM_PFLASH_CONF_CS0_TWO_PLANE_BE_SHIFT                8

/* TVM :: PFLASH_CONF_CS0 :: COL_ADDR_CYC [07:06] */
#define BCHP_TVM_PFLASH_CONF_CS0_COL_ADDR_CYC_MASK                 0x000000c0
#define BCHP_TVM_PFLASH_CONF_CS0_COL_ADDR_CYC_SHIFT                6

/* TVM :: PFLASH_CONF_CS0 :: ROW_ADDR_CYC [05:03] */
#define BCHP_TVM_PFLASH_CONF_CS0_ROW_ADDR_CYC_MASK                 0x00000038
#define BCHP_TVM_PFLASH_CONF_CS0_ROW_ADDR_CYC_SHIFT                3

/* TVM :: PFLASH_CONF_CS0 :: FULL_ADDR_CYC [02:00] */
#define BCHP_TVM_PFLASH_CONF_CS0_FULL_ADDR_CYC_MASK                0x00000007
#define BCHP_TVM_PFLASH_CONF_CS0_FULL_ADDR_CYC_SHIFT               0

/***************************************************************************
 *PFLASH_CONF_CS1 - PFLASH_CONF_CS1
 ***************************************************************************/
/* TVM :: PFLASH_CONF_CS1 :: DEVICE_SIZE [31:28] */
#define BCHP_TVM_PFLASH_CONF_CS1_DEVICE_SIZE_MASK                  0xf0000000
#define BCHP_TVM_PFLASH_CONF_CS1_DEVICE_SIZE_SHIFT                 28

/* TVM :: PFLASH_CONF_CS1 :: DEVICE_WIDTH [27:27] */
#define BCHP_TVM_PFLASH_CONF_CS1_DEVICE_WIDTH_MASK                 0x08000000
#define BCHP_TVM_PFLASH_CONF_CS1_DEVICE_WIDTH_SHIFT                27

/* TVM :: PFLASH_CONF_CS1 :: BLOCK_SIZE [26:24] */
#define BCHP_TVM_PFLASH_CONF_CS1_BLOCK_SIZE_MASK                   0x07000000
#define BCHP_TVM_PFLASH_CONF_CS1_BLOCK_SIZE_SHIFT                  24

/* TVM :: PFLASH_CONF_CS1 :: PAGE_SIZE [23:22] */
#define BCHP_TVM_PFLASH_CONF_CS1_PAGE_SIZE_MASK                    0x00c00000
#define BCHP_TVM_PFLASH_CONF_CS1_PAGE_SIZE_SHIFT                   22

/* TVM :: PFLASH_CONF_CS1 :: RANDOM_IN_EN [21:21] */
#define BCHP_TVM_PFLASH_CONF_CS1_RANDOM_IN_EN_MASK                 0x00200000
#define BCHP_TVM_PFLASH_CONF_CS1_RANDOM_IN_EN_SHIFT                21

/* TVM :: PFLASH_CONF_CS1 :: RANDOM_OUT_EN [20:20] */
#define BCHP_TVM_PFLASH_CONF_CS1_RANDOM_OUT_EN_MASK                0x00100000
#define BCHP_TVM_PFLASH_CONF_CS1_RANDOM_OUT_EN_SHIFT               20

/* TVM :: PFLASH_CONF_CS1 :: TWO_PLANE_M_LOC [19:16] */
#define BCHP_TVM_PFLASH_CONF_CS1_TWO_PLANE_M_LOC_MASK              0x000f0000
#define BCHP_TVM_PFLASH_CONF_CS1_TWO_PLANE_M_LOC_SHIFT             16

/* TVM :: PFLASH_CONF_CS1 :: TWO_PLANE_BADDR [15:15] */
#define BCHP_TVM_PFLASH_CONF_CS1_TWO_PLANE_BADDR_MASK              0x00008000
#define BCHP_TVM_PFLASH_CONF_CS1_TWO_PLANE_BADDR_SHIFT             15

/* TVM :: PFLASH_CONF_CS1 :: TWO_PLANE_MBS_A [14:14] */
#define BCHP_TVM_PFLASH_CONF_CS1_TWO_PLANE_MBS_A_MASK              0x00004000
#define BCHP_TVM_PFLASH_CONF_CS1_TWO_PLANE_MBS_A_SHIFT             14

/* TVM :: PFLASH_CONF_CS1 :: NAND_MLC [13:13] */
#define BCHP_TVM_PFLASH_CONF_CS1_NAND_MLC_MASK                     0x00002000
#define BCHP_TVM_PFLASH_CONF_CS1_NAND_MLC_SHIFT                    13

/* TVM :: PFLASH_CONF_CS1 :: MPRD_FADDR [12:12] */
#define BCHP_TVM_PFLASH_CONF_CS1_MPRD_FADDR_MASK                   0x00001000
#define BCHP_TVM_PFLASH_CONF_CS1_MPRD_FADDR_SHIFT                  12

/* TVM :: PFLASH_CONF_CS1 :: MPRD_MODE [11:11] */
#define BCHP_TVM_PFLASH_CONF_CS1_MPRD_MODE_MASK                    0x00000800
#define BCHP_TVM_PFLASH_CONF_CS1_MPRD_MODE_SHIFT                   11

/* TVM :: PFLASH_CONF_CS1 :: TWO_PLANE_RD [10:10] */
#define BCHP_TVM_PFLASH_CONF_CS1_TWO_PLANE_RD_MASK                 0x00000400
#define BCHP_TVM_PFLASH_CONF_CS1_TWO_PLANE_RD_SHIFT                10

/* TVM :: PFLASH_CONF_CS1 :: TWO_PLANE_WR [09:09] */
#define BCHP_TVM_PFLASH_CONF_CS1_TWO_PLANE_WR_MASK                 0x00000200
#define BCHP_TVM_PFLASH_CONF_CS1_TWO_PLANE_WR_SHIFT                9

/* TVM :: PFLASH_CONF_CS1 :: TWO_PLANE_BE [08:08] */
#define BCHP_TVM_PFLASH_CONF_CS1_TWO_PLANE_BE_MASK                 0x00000100
#define BCHP_TVM_PFLASH_CONF_CS1_TWO_PLANE_BE_SHIFT                8

/* TVM :: PFLASH_CONF_CS1 :: COL_ADDR_CYC [07:06] */
#define BCHP_TVM_PFLASH_CONF_CS1_COL_ADDR_CYC_MASK                 0x000000c0
#define BCHP_TVM_PFLASH_CONF_CS1_COL_ADDR_CYC_SHIFT                6

/* TVM :: PFLASH_CONF_CS1 :: ROW_ADDR_CYC [05:03] */
#define BCHP_TVM_PFLASH_CONF_CS1_ROW_ADDR_CYC_MASK                 0x00000038
#define BCHP_TVM_PFLASH_CONF_CS1_ROW_ADDR_CYC_SHIFT                3

/* TVM :: PFLASH_CONF_CS1 :: FULL_ADDR_CYC [02:00] */
#define BCHP_TVM_PFLASH_CONF_CS1_FULL_ADDR_CYC_MASK                0x00000007
#define BCHP_TVM_PFLASH_CONF_CS1_FULL_ADDR_CYC_SHIFT               0

/***************************************************************************
 *PFLASH_AC_PRESCALE_CS0 - PFLASH_AC_PRESCALE_CS0
 ***************************************************************************/
/* TVM :: PFLASH_AC_PRESCALE_CS0 :: AC_PRESCALE_GLOBAL1 [31:28] */
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS0_AC_PRESCALE_GLOBAL1_MASK   0xf0000000
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS0_AC_PRESCALE_GLOBAL1_SHIFT  28

/* TVM :: PFLASH_AC_PRESCALE_CS0 :: AC_PRESCALE_TWB [27:24] */
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS0_AC_PRESCALE_TWB_MASK       0x0f000000
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS0_AC_PRESCALE_TWB_SHIFT      24

/* TVM :: PFLASH_AC_PRESCALE_CS0 :: AC_PRESCALE_TADL [23:20] */
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS0_AC_PRESCALE_TADL_MASK      0x00f00000
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS0_AC_PRESCALE_TADL_SHIFT     20

/* TVM :: PFLASH_AC_PRESCALE_CS0 :: AC_PRESCALE_TREH [19:16] */
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS0_AC_PRESCALE_TREH_MASK      0x000f0000
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS0_AC_PRESCALE_TREH_SHIFT     16

/* TVM :: PFLASH_AC_PRESCALE_CS0 :: AC_PRESCALE_TRP [15:12] */
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS0_AC_PRESCALE_TRP_MASK       0x0000f000
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS0_AC_PRESCALE_TRP_SHIFT      12

/* TVM :: PFLASH_AC_PRESCALE_CS0 :: AC_PRESCALE_TWH [11:08] */
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS0_AC_PRESCALE_TWH_MASK       0x00000f00
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS0_AC_PRESCALE_TWH_SHIFT      8

/* TVM :: PFLASH_AC_PRESCALE_CS0 :: AC_PRESCALE_TWP [07:04] */
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS0_AC_PRESCALE_TWP_MASK       0x000000f0
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS0_AC_PRESCALE_TWP_SHIFT      4

/* TVM :: PFLASH_AC_PRESCALE_CS0 :: AC_PRESCALE_GLOBAL [03:00] */
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS0_AC_PRESCALE_GLOBAL_MASK    0x0000000f
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS0_AC_PRESCALE_GLOBAL_SHIFT   0

/***************************************************************************
 *PFLASH_AC_PRESCALE_CS1 - PFLASH_AC_PRESCALE_CS1
 ***************************************************************************/
/* TVM :: PFLASH_AC_PRESCALE_CS1 :: AC_PRESCALE_GLOBAL1 [31:28] */
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS1_AC_PRESCALE_GLOBAL1_MASK   0xf0000000
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS1_AC_PRESCALE_GLOBAL1_SHIFT  28

/* TVM :: PFLASH_AC_PRESCALE_CS1 :: AC_PRESCALE_TWB [27:24] */
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS1_AC_PRESCALE_TWB_MASK       0x0f000000
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS1_AC_PRESCALE_TWB_SHIFT      24

/* TVM :: PFLASH_AC_PRESCALE_CS1 :: AC_PRESCALE_TADL [23:20] */
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS1_AC_PRESCALE_TADL_MASK      0x00f00000
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS1_AC_PRESCALE_TADL_SHIFT     20

/* TVM :: PFLASH_AC_PRESCALE_CS1 :: AC_PRESCALE_TREH [19:16] */
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS1_AC_PRESCALE_TREH_MASK      0x000f0000
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS1_AC_PRESCALE_TREH_SHIFT     16

/* TVM :: PFLASH_AC_PRESCALE_CS1 :: AC_PRESCALE_TRP [15:12] */
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS1_AC_PRESCALE_TRP_MASK       0x0000f000
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS1_AC_PRESCALE_TRP_SHIFT      12

/* TVM :: PFLASH_AC_PRESCALE_CS1 :: AC_PRESCALE_TWH [11:08] */
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS1_AC_PRESCALE_TWH_MASK       0x00000f00
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS1_AC_PRESCALE_TWH_SHIFT      8

/* TVM :: PFLASH_AC_PRESCALE_CS1 :: AC_PRESCALE_TWP [07:04] */
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS1_AC_PRESCALE_TWP_MASK       0x000000f0
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS1_AC_PRESCALE_TWP_SHIFT      4

/* TVM :: PFLASH_AC_PRESCALE_CS1 :: AC_PRESCALE_GLOBAL [03:00] */
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS1_AC_PRESCALE_GLOBAL_MASK    0x0000000f
#define BCHP_TVM_PFLASH_AC_PRESCALE_CS1_AC_PRESCALE_GLOBAL_SHIFT   0

/***************************************************************************
 *PFLASH_TIMING_CNTL - PFLASH_TIMING_CNTL
 ***************************************************************************/
/* TVM :: PFLASH_TIMING_CNTL :: reserved0 [31:24] */
#define BCHP_TVM_PFLASH_TIMING_CNTL_reserved0_MASK                 0xff000000
#define BCHP_TVM_PFLASH_TIMING_CNTL_reserved0_SHIFT                24

/* TVM :: PFLASH_TIMING_CNTL :: RD_TIMING_SEL_CS1 [23:22] */
#define BCHP_TVM_PFLASH_TIMING_CNTL_RD_TIMING_SEL_CS1_MASK         0x00c00000
#define BCHP_TVM_PFLASH_TIMING_CNTL_RD_TIMING_SEL_CS1_SHIFT        22

/* TVM :: PFLASH_TIMING_CNTL :: REB_OUT_SEL_CS1 [21:20] */
#define BCHP_TVM_PFLASH_TIMING_CNTL_REB_OUT_SEL_CS1_MASK           0x00300000
#define BCHP_TVM_PFLASH_TIMING_CNTL_REB_OUT_SEL_CS1_SHIFT          20

/* TVM :: PFLASH_TIMING_CNTL :: REB_DELAY_SEL_CS1 [19:16] */
#define BCHP_TVM_PFLASH_TIMING_CNTL_REB_DELAY_SEL_CS1_MASK         0x000f0000
#define BCHP_TVM_PFLASH_TIMING_CNTL_REB_DELAY_SEL_CS1_SHIFT        16

/* TVM :: PFLASH_TIMING_CNTL :: reserved1 [15:08] */
#define BCHP_TVM_PFLASH_TIMING_CNTL_reserved1_MASK                 0x0000ff00
#define BCHP_TVM_PFLASH_TIMING_CNTL_reserved1_SHIFT                8

/* TVM :: PFLASH_TIMING_CNTL :: RD_TIMING_SEL_CS0 [07:06] */
#define BCHP_TVM_PFLASH_TIMING_CNTL_RD_TIMING_SEL_CS0_MASK         0x000000c0
#define BCHP_TVM_PFLASH_TIMING_CNTL_RD_TIMING_SEL_CS0_SHIFT        6

/* TVM :: PFLASH_TIMING_CNTL :: REB_OUT_SEL_CS0 [05:04] */
#define BCHP_TVM_PFLASH_TIMING_CNTL_REB_OUT_SEL_CS0_MASK           0x00000030
#define BCHP_TVM_PFLASH_TIMING_CNTL_REB_OUT_SEL_CS0_SHIFT          4

/* TVM :: PFLASH_TIMING_CNTL :: REB_DELAY_SEL_CS0 [03:00] */
#define BCHP_TVM_PFLASH_TIMING_CNTL_REB_DELAY_SEL_CS0_MASK         0x0000000f
#define BCHP_TVM_PFLASH_TIMING_CNTL_REB_DELAY_SEL_CS0_SHIFT        0

/***************************************************************************
 *PFLASH_CNTL2 - PFLASH_CNTL2
 ***************************************************************************/
/* TVM :: PFLASH_CNTL2 :: reserved0 [31:06] */
#define BCHP_TVM_PFLASH_CNTL2_reserved0_MASK                       0xffffffc0
#define BCHP_TVM_PFLASH_CNTL2_reserved0_SHIFT                      6

/* TVM :: PFLASH_CNTL2 :: EN_DIR_ONFI_RESET [05:05] */
#define BCHP_TVM_PFLASH_CNTL2_EN_DIR_ONFI_RESET_MASK               0x00000020
#define BCHP_TVM_PFLASH_CNTL2_EN_DIR_ONFI_RESET_SHIFT              5

/* TVM :: PFLASH_CNTL2 :: EN_DIR_HAM_RESET [04:04] */
#define BCHP_TVM_PFLASH_CNTL2_EN_DIR_HAM_RESET_MASK                0x00000010
#define BCHP_TVM_PFLASH_CNTL2_EN_DIR_HAM_RESET_SHIFT               4

/* TVM :: PFLASH_CNTL2 :: EN_DIR_BCH_RESET [03:03] */
#define BCHP_TVM_PFLASH_CNTL2_EN_DIR_BCH_RESET_MASK                0x00000008
#define BCHP_TVM_PFLASH_CNTL2_EN_DIR_BCH_RESET_SHIFT               3

/* TVM :: PFLASH_CNTL2 :: EN_DIR_PARIF_RESET [02:02] */
#define BCHP_TVM_PFLASH_CNTL2_EN_DIR_PARIF_RESET_MASK              0x00000004
#define BCHP_TVM_PFLASH_CNTL2_EN_DIR_PARIF_RESET_SHIFT             2

/* TVM :: PFLASH_CNTL2 :: EN_DIR_SM_RESET [01:01] */
#define BCHP_TVM_PFLASH_CNTL2_EN_DIR_SM_RESET_MASK                 0x00000002
#define BCHP_TVM_PFLASH_CNTL2_EN_DIR_SM_RESET_SHIFT                1

/* TVM :: PFLASH_CNTL2 :: EN_DIR_RAM_RESET [00:00] */
#define BCHP_TVM_PFLASH_CNTL2_EN_DIR_RAM_RESET_MASK                0x00000001
#define BCHP_TVM_PFLASH_CNTL2_EN_DIR_RAM_RESET_SHIFT               0

/***************************************************************************
 *PFLASH_BCH_CNTL_CS0 - PFLASH_BCH_CNTL_CS0
 ***************************************************************************/
/* TVM :: PFLASH_BCH_CNTL_CS0 :: reserved0 [31:22] */
#define BCHP_TVM_PFLASH_BCH_CNTL_CS0_reserved0_MASK                0xffc00000
#define BCHP_TVM_PFLASH_BCH_CNTL_CS0_reserved0_SHIFT               22

/* TVM :: PFLASH_BCH_CNTL_CS0 :: ECC_LEVEL [21:16] */
#define BCHP_TVM_PFLASH_BCH_CNTL_CS0_ECC_LEVEL_MASK                0x003f0000
#define BCHP_TVM_PFLASH_BCH_CNTL_CS0_ECC_LEVEL_SHIFT               16

/* TVM :: PFLASH_BCH_CNTL_CS0 :: reserved1 [15:14] */
#define BCHP_TVM_PFLASH_BCH_CNTL_CS0_reserved1_MASK                0x0000c000
#define BCHP_TVM_PFLASH_BCH_CNTL_CS0_reserved1_SHIFT               14

/* TVM :: PFLASH_BCH_CNTL_CS0 :: SPARE_AREA_SIZE [13:08] */
#define BCHP_TVM_PFLASH_BCH_CNTL_CS0_SPARE_AREA_SIZE_MASK          0x00003f00
#define BCHP_TVM_PFLASH_BCH_CNTL_CS0_SPARE_AREA_SIZE_SHIFT         8

/* TVM :: PFLASH_BCH_CNTL_CS0 :: reserved2 [07:03] */
#define BCHP_TVM_PFLASH_BCH_CNTL_CS0_reserved2_MASK                0x000000f8
#define BCHP_TVM_PFLASH_BCH_CNTL_CS0_reserved2_SHIFT               3

/* TVM :: PFLASH_BCH_CNTL_CS0 :: SECTOR_1KBYTE_EN [02:02] */
#define BCHP_TVM_PFLASH_BCH_CNTL_CS0_SECTOR_1KBYTE_EN_MASK         0x00000004
#define BCHP_TVM_PFLASH_BCH_CNTL_CS0_SECTOR_1KBYTE_EN_SHIFT        2

/* TVM :: PFLASH_BCH_CNTL_CS0 :: RD_ERASED_BCH_EN [01:01] */
#define BCHP_TVM_PFLASH_BCH_CNTL_CS0_RD_ERASED_BCH_EN_MASK         0x00000002
#define BCHP_TVM_PFLASH_BCH_CNTL_CS0_RD_ERASED_BCH_EN_SHIFT        1

/* TVM :: PFLASH_BCH_CNTL_CS0 :: BCH_EN [00:00] */
#define BCHP_TVM_PFLASH_BCH_CNTL_CS0_BCH_EN_MASK                   0x00000001
#define BCHP_TVM_PFLASH_BCH_CNTL_CS0_BCH_EN_SHIFT                  0

/***************************************************************************
 *PFLASH_BCH_CNTL_CS1 - PFLASH_BCH_CNTL_CS1
 ***************************************************************************/
/* TVM :: PFLASH_BCH_CNTL_CS1 :: reserved0 [31:22] */
#define BCHP_TVM_PFLASH_BCH_CNTL_CS1_reserved0_MASK                0xffc00000
#define BCHP_TVM_PFLASH_BCH_CNTL_CS1_reserved0_SHIFT               22

/* TVM :: PFLASH_BCH_CNTL_CS1 :: ECC_LEVEL [21:16] */
#define BCHP_TVM_PFLASH_BCH_CNTL_CS1_ECC_LEVEL_MASK                0x003f0000
#define BCHP_TVM_PFLASH_BCH_CNTL_CS1_ECC_LEVEL_SHIFT               16

/* TVM :: PFLASH_BCH_CNTL_CS1 :: reserved1 [15:14] */
#define BCHP_TVM_PFLASH_BCH_CNTL_CS1_reserved1_MASK                0x0000c000
#define BCHP_TVM_PFLASH_BCH_CNTL_CS1_reserved1_SHIFT               14

/* TVM :: PFLASH_BCH_CNTL_CS1 :: SPARE_AREA_SIZE [13:08] */
#define BCHP_TVM_PFLASH_BCH_CNTL_CS1_SPARE_AREA_SIZE_MASK          0x00003f00
#define BCHP_TVM_PFLASH_BCH_CNTL_CS1_SPARE_AREA_SIZE_SHIFT         8

/* TVM :: PFLASH_BCH_CNTL_CS1 :: reserved2 [07:03] */
#define BCHP_TVM_PFLASH_BCH_CNTL_CS1_reserved2_MASK                0x000000f8
#define BCHP_TVM_PFLASH_BCH_CNTL_CS1_reserved2_SHIFT               3

/* TVM :: PFLASH_BCH_CNTL_CS1 :: SECTOR_1KBYTE_EN [02:02] */
#define BCHP_TVM_PFLASH_BCH_CNTL_CS1_SECTOR_1KBYTE_EN_MASK         0x00000004
#define BCHP_TVM_PFLASH_BCH_CNTL_CS1_SECTOR_1KBYTE_EN_SHIFT        2

/* TVM :: PFLASH_BCH_CNTL_CS1 :: RD_ERASED_BCH_EN [01:01] */
#define BCHP_TVM_PFLASH_BCH_CNTL_CS1_RD_ERASED_BCH_EN_MASK         0x00000002
#define BCHP_TVM_PFLASH_BCH_CNTL_CS1_RD_ERASED_BCH_EN_SHIFT        1

/* TVM :: PFLASH_BCH_CNTL_CS1 :: BCH_EN [00:00] */
#define BCHP_TVM_PFLASH_BCH_CNTL_CS1_BCH_EN_MASK                   0x00000001
#define BCHP_TVM_PFLASH_BCH_CNTL_CS1_BCH_EN_SHIFT                  0

/***************************************************************************
 *PFLASH_BCH_ERRCNT_0 - PFLASH_BCH_ERRCNT_0
 ***************************************************************************/
/* TVM :: PFLASH_BCH_ERRCNT_0 :: BCH_ERROR_COUNT_0 [31:00] */
#define BCHP_TVM_PFLASH_BCH_ERRCNT_0_BCH_ERROR_COUNT_0_MASK        0xffffffff
#define BCHP_TVM_PFLASH_BCH_ERRCNT_0_BCH_ERROR_COUNT_0_SHIFT       0

/***************************************************************************
 *PFLASH_BCH_ERRCNT_1 - PFLASH_BCH_ERRCNT_1
 ***************************************************************************/
/* TVM :: PFLASH_BCH_ERRCNT_1 :: BCH_ERROR_COUNT_1 [31:00] */
#define BCHP_TVM_PFLASH_BCH_ERRCNT_1_BCH_ERROR_COUNT_1_MASK        0xffffffff
#define BCHP_TVM_PFLASH_BCH_ERRCNT_1_BCH_ERROR_COUNT_1_SHIFT       0

/***************************************************************************
 *PFLASH_BCH_UERRCNT - PFLASH_BCH_UERRCNT
 ***************************************************************************/
/* TVM :: PFLASH_BCH_UERRCNT :: BCH_UERROR_COUNT_1 [31:16] */
#define BCHP_TVM_PFLASH_BCH_UERRCNT_BCH_UERROR_COUNT_1_MASK        0xffff0000
#define BCHP_TVM_PFLASH_BCH_UERRCNT_BCH_UERROR_COUNT_1_SHIFT       16

/* TVM :: PFLASH_BCH_UERRCNT :: BCH_UERROR_COUNT_0 [15:00] */
#define BCHP_TVM_PFLASH_BCH_UERRCNT_BCH_UERROR_COUNT_0_MASK        0x0000ffff
#define BCHP_TVM_PFLASH_BCH_UERRCNT_BCH_UERROR_COUNT_0_SHIFT       0

/***************************************************************************
 *PFLASH_BCH_ERR_SCNT - PFLASH_BCH_ERR_SCNT
 ***************************************************************************/
/* TVM :: PFLASH_BCH_ERR_SCNT :: BCH_ERR_SEC_CNT_1 [31:16] */
#define BCHP_TVM_PFLASH_BCH_ERR_SCNT_BCH_ERR_SEC_CNT_1_MASK        0xffff0000
#define BCHP_TVM_PFLASH_BCH_ERR_SCNT_BCH_ERR_SEC_CNT_1_SHIFT       16

/* TVM :: PFLASH_BCH_ERR_SCNT :: BCH_ERR_SEC_CNT_0 [15:00] */
#define BCHP_TVM_PFLASH_BCH_ERR_SCNT_BCH_ERR_SEC_CNT_0_MASK        0x0000ffff
#define BCHP_TVM_PFLASH_BCH_ERR_SCNT_BCH_ERR_SEC_CNT_0_SHIFT       0

/***************************************************************************
 *PFLASH_BCH_CORR_ADDR_0 - PFLASH_BCH_CORR_ADDR_0
 ***************************************************************************/
/* TVM :: PFLASH_BCH_CORR_ADDR_0 :: BCH_CORR_ADDR_0 [31:00] */
#define BCHP_TVM_PFLASH_BCH_CORR_ADDR_0_BCH_CORR_ADDR_0_MASK       0xffffffff
#define BCHP_TVM_PFLASH_BCH_CORR_ADDR_0_BCH_CORR_ADDR_0_SHIFT      0

/***************************************************************************
 *PFLASH_BCH_CORR_ADDR_1 - PFLASH_BCH_CORR_ADDR_1
 ***************************************************************************/
/* TVM :: PFLASH_BCH_CORR_ADDR_1 :: BCH_CORR_ADDR_1 [31:00] */
#define BCHP_TVM_PFLASH_BCH_CORR_ADDR_1_BCH_CORR_ADDR_1_MASK       0xffffffff
#define BCHP_TVM_PFLASH_BCH_CORR_ADDR_1_BCH_CORR_ADDR_1_SHIFT      0

/***************************************************************************
 *PFLASH_BCH_UNCORR_ADDR_0 - PFLASH_BCH_UNCORR_ADDR_0
 ***************************************************************************/
/* TVM :: PFLASH_BCH_UNCORR_ADDR_0 :: BCH_UNCORR_ADDR_0 [31:00] */
#define BCHP_TVM_PFLASH_BCH_UNCORR_ADDR_0_BCH_UNCORR_ADDR_0_MASK   0xffffffff
#define BCHP_TVM_PFLASH_BCH_UNCORR_ADDR_0_BCH_UNCORR_ADDR_0_SHIFT  0

/***************************************************************************
 *PFLASH_BCH_UNCORR_ADDR_1 - PFLASH_BCH_UNCORR_ADDR_1
 ***************************************************************************/
/* TVM :: PFLASH_BCH_UNCORR_ADDR_1 :: BCH_UNCORR_ADDR_1 [31:00] */
#define BCHP_TVM_PFLASH_BCH_UNCORR_ADDR_1_BCH_UNCORR_ADDR_1_MASK   0xffffffff
#define BCHP_TVM_PFLASH_BCH_UNCORR_ADDR_1_BCH_UNCORR_ADDR_1_SHIFT  0

/***************************************************************************
 *PFLASH_BCH_ERASED_SEC_0 - PFLASH_BCH_ERASED_SEC_0
 ***************************************************************************/
/* TVM :: PFLASH_BCH_ERASED_SEC_0 :: BCH_ERASED_SEC_0 [31:00] */
#define BCHP_TVM_PFLASH_BCH_ERASED_SEC_0_BCH_ERASED_SEC_0_MASK     0xffffffff
#define BCHP_TVM_PFLASH_BCH_ERASED_SEC_0_BCH_ERASED_SEC_0_SHIFT    0

/***************************************************************************
 *PFLASH_BCH_ERASED_SEC_1 - PFLASH_BCH_ERASED_SEC_1
 ***************************************************************************/
/* TVM :: PFLASH_BCH_ERASED_SEC_1 :: BCH_ERASED_SEC_1 [31:00] */
#define BCHP_TVM_PFLASH_BCH_ERASED_SEC_1_BCH_ERASED_SEC_1_MASK     0xffffffff
#define BCHP_TVM_PFLASH_BCH_ERASED_SEC_1_BCH_ERASED_SEC_1_SHIFT    0

/***************************************************************************
 *PFLASH_BCH_CORR_SEC_0 - PFLASH_BCH_CORR_SEC_0
 ***************************************************************************/
/* TVM :: PFLASH_BCH_CORR_SEC_0 :: BCH_CORR_SEC_0 [31:00] */
#define BCHP_TVM_PFLASH_BCH_CORR_SEC_0_BCH_CORR_SEC_0_MASK         0xffffffff
#define BCHP_TVM_PFLASH_BCH_CORR_SEC_0_BCH_CORR_SEC_0_SHIFT        0

/***************************************************************************
 *PFLASH_BCH_CORR_SEC_1 - PFLASH_BCH_CORR_SEC_1
 ***************************************************************************/
/* TVM :: PFLASH_BCH_CORR_SEC_1 :: BCH_CORR_SEC_1 [31:00] */
#define BCHP_TVM_PFLASH_BCH_CORR_SEC_1_BCH_CORR_SEC_1_MASK         0xffffffff
#define BCHP_TVM_PFLASH_BCH_CORR_SEC_1_BCH_CORR_SEC_1_SHIFT        0

/***************************************************************************
 *PFLASH_BCH_UNCORR_SEC_0 - PFLASH_BCH_UNCORR_SEC_0
 ***************************************************************************/
/* TVM :: PFLASH_BCH_UNCORR_SEC_0 :: BCH_UNCORR_SEC_0 [31:00] */
#define BCHP_TVM_PFLASH_BCH_UNCORR_SEC_0_BCH_UNCORR_SEC_0_MASK     0xffffffff
#define BCHP_TVM_PFLASH_BCH_UNCORR_SEC_0_BCH_UNCORR_SEC_0_SHIFT    0

/***************************************************************************
 *PFLASH_BCH_UNCORR_SEC_1 - PFLASH_BCH_UNCORR_SEC_1
 ***************************************************************************/
/* TVM :: PFLASH_BCH_UNCORR_SEC_1 :: BCH_UNCORR_SEC_1 [31:00] */
#define BCHP_TVM_PFLASH_BCH_UNCORR_SEC_1_BCH_UNCORR_SEC_1_MASK     0xffffffff
#define BCHP_TVM_PFLASH_BCH_UNCORR_SEC_1_BCH_UNCORR_SEC_1_SHIFT    0

/***************************************************************************
 *PFLASH_GLB_CNTL - PFLASH_GLB_CNTL
 ***************************************************************************/
/* TVM :: PFLASH_GLB_CNTL :: NF_GLB_AUTO_WR [31:31] */
#define BCHP_TVM_PFLASH_GLB_CNTL_NF_GLB_AUTO_WR_MASK               0x80000000
#define BCHP_TVM_PFLASH_GLB_CNTL_NF_GLB_AUTO_WR_SHIFT              31

/* TVM :: PFLASH_GLB_CNTL :: NF_GLB_AUTO_RD [30:30] */
#define BCHP_TVM_PFLASH_GLB_CNTL_NF_GLB_AUTO_RD_MASK               0x40000000
#define BCHP_TVM_PFLASH_GLB_CNTL_NF_GLB_AUTO_RD_SHIFT              30

/* TVM :: PFLASH_GLB_CNTL :: reserved0 [29:24] */
#define BCHP_TVM_PFLASH_GLB_CNTL_reserved0_MASK                    0x3f000000
#define BCHP_TVM_PFLASH_GLB_CNTL_reserved0_SHIFT                   24

/* TVM :: PFLASH_GLB_CNTL :: NF_GLB_AC_RD_TR [23:20] */
#define BCHP_TVM_PFLASH_GLB_CNTL_NF_GLB_AC_RD_TR_MASK              0x00f00000
#define BCHP_TVM_PFLASH_GLB_CNTL_NF_GLB_AC_RD_TR_SHIFT             20

/* TVM :: PFLASH_GLB_CNTL :: NF_GLB_AC_WR_TR [19:16] */
#define BCHP_TVM_PFLASH_GLB_CNTL_NF_GLB_AC_WR_TR_MASK              0x000f0000
#define BCHP_TVM_PFLASH_GLB_CNTL_NF_GLB_AC_WR_TR_SHIFT             16

/* TVM :: PFLASH_GLB_CNTL :: reserved1 [15:15] */
#define BCHP_TVM_PFLASH_GLB_CNTL_reserved1_MASK                    0x00008000
#define BCHP_TVM_PFLASH_GLB_CNTL_reserved1_SHIFT                   15

/* TVM :: PFLASH_GLB_CNTL :: NF_GLB_DATA_CYC [14:12] */
#define BCHP_TVM_PFLASH_GLB_CNTL_NF_GLB_DATA_CYC_MASK              0x00007000
#define BCHP_TVM_PFLASH_GLB_CNTL_NF_GLB_DATA_CYC_SHIFT             12

/* TVM :: PFLASH_GLB_CNTL :: reserved2 [11:11] */
#define BCHP_TVM_PFLASH_GLB_CNTL_reserved2_MASK                    0x00000800
#define BCHP_TVM_PFLASH_GLB_CNTL_reserved2_SHIFT                   11

/* TVM :: PFLASH_GLB_CNTL :: NF_GLB_ADDR_CYC [10:08] */
#define BCHP_TVM_PFLASH_GLB_CNTL_NF_GLB_ADDR_CYC_MASK              0x00000700
#define BCHP_TVM_PFLASH_GLB_CNTL_NF_GLB_ADDR_CYC_SHIFT             8

/* TVM :: PFLASH_GLB_CNTL :: NF_GLB_TRIG [07:00] */
#define BCHP_TVM_PFLASH_GLB_CNTL_NF_GLB_TRIG_MASK                  0x000000ff
#define BCHP_TVM_PFLASH_GLB_CNTL_NF_GLB_TRIG_SHIFT                 0

/***************************************************************************
 *PFLASH_GLB_DATA - PFLASH_GLB_DATA
 ***************************************************************************/
/* union - case write_access [31:00] */
/* TVM :: PFLASH_GLB_DATA :: write_access :: NF_GLB_WR_DATA [31:00] */
#define BCHP_TVM_PFLASH_GLB_DATA_write_access_NF_GLB_WR_DATA_MASK  0xffffffff
#define BCHP_TVM_PFLASH_GLB_DATA_write_access_NF_GLB_WR_DATA_SHIFT 0

/* union - case read_access [31:00] */
/* TVM :: PFLASH_GLB_DATA :: read_access :: NF_GLB_RD_DATA [31:00] */
#define BCHP_TVM_PFLASH_GLB_DATA_read_access_NF_GLB_RD_DATA_MASK   0xffffffff
#define BCHP_TVM_PFLASH_GLB_DATA_read_access_NF_GLB_RD_DATA_SHIFT  0

/***************************************************************************
 *PFLASH_SPARE_AREA_WRITE_OFS_0 - PFLASH_SPARE_AREA_WRITE_OFS_0
 ***************************************************************************/
/* TVM :: PFLASH_SPARE_AREA_WRITE_OFS_0 :: SPARE_AREA_WRITE_OFS_0 [31:00] */
#define BCHP_TVM_PFLASH_SPARE_AREA_WRITE_OFS_0_SPARE_AREA_WRITE_OFS_0_MASK 0xffffffff
#define BCHP_TVM_PFLASH_SPARE_AREA_WRITE_OFS_0_SPARE_AREA_WRITE_OFS_0_SHIFT 0

/***************************************************************************
 *PFLASH_SPARE_AREA_WRITE_OFS_4 - PFLASH_SPARE_AREA_WRITE_OFS_4
 ***************************************************************************/
/* TVM :: PFLASH_SPARE_AREA_WRITE_OFS_4 :: SPARE_AREA_WRITE_OFS_4 [31:00] */
#define BCHP_TVM_PFLASH_SPARE_AREA_WRITE_OFS_4_SPARE_AREA_WRITE_OFS_4_MASK 0xffffffff
#define BCHP_TVM_PFLASH_SPARE_AREA_WRITE_OFS_4_SPARE_AREA_WRITE_OFS_4_SHIFT 0

/***************************************************************************
 *PFLASH_SPARE_AREA_WRITE_OFS_8 - PFLASH_SPARE_AREA_WRITE_OFS_8
 ***************************************************************************/
/* TVM :: PFLASH_SPARE_AREA_WRITE_OFS_8 :: SPARE_AREA_WRITE_OFS_8 [31:00] */
#define BCHP_TVM_PFLASH_SPARE_AREA_WRITE_OFS_8_SPARE_AREA_WRITE_OFS_8_MASK 0xffffffff
#define BCHP_TVM_PFLASH_SPARE_AREA_WRITE_OFS_8_SPARE_AREA_WRITE_OFS_8_SHIFT 0

/***************************************************************************
 *PFLASH_SPARE_AREA_WRITE_OFS_C - PFLASH_SPARE_AREA_WRITE_OFS_C
 ***************************************************************************/
/* TVM :: PFLASH_SPARE_AREA_WRITE_OFS_C :: SPARE_AREA_WRITE_OFS_C [31:00] */
#define BCHP_TVM_PFLASH_SPARE_AREA_WRITE_OFS_C_SPARE_AREA_WRITE_OFS_C_MASK 0xffffffff
#define BCHP_TVM_PFLASH_SPARE_AREA_WRITE_OFS_C_SPARE_AREA_WRITE_OFS_C_SHIFT 0

/***************************************************************************
 *PFLASH_SPARE_AREA_WRITE_OFS_10 - PFLASH_SPARE_AREA_WRITE_OFS_10
 ***************************************************************************/
/* TVM :: PFLASH_SPARE_AREA_WRITE_OFS_10 :: SPARE_AREA_WRITE_OFS_10 [31:00] */
#define BCHP_TVM_PFLASH_SPARE_AREA_WRITE_OFS_10_SPARE_AREA_WRITE_OFS_10_MASK 0xffffffff
#define BCHP_TVM_PFLASH_SPARE_AREA_WRITE_OFS_10_SPARE_AREA_WRITE_OFS_10_SHIFT 0

/***************************************************************************
 *PFLASH_SPARE_AREA_WRITE_OFS_14 - PFLASH_SPARE_AREA_WRITE_OFS_14
 ***************************************************************************/
/* TVM :: PFLASH_SPARE_AREA_WRITE_OFS_14 :: SPARE_AREA_WRITE_OFS_14 [31:00] */
#define BCHP_TVM_PFLASH_SPARE_AREA_WRITE_OFS_14_SPARE_AREA_WRITE_OFS_14_MASK 0xffffffff
#define BCHP_TVM_PFLASH_SPARE_AREA_WRITE_OFS_14_SPARE_AREA_WRITE_OFS_14_SHIFT 0

/***************************************************************************
 *PFLASH_SPARE_AREA_WRITE_OFS_18 - PFLASH_SPARE_AREA_WRITE_OFS_18
 ***************************************************************************/
/* TVM :: PFLASH_SPARE_AREA_WRITE_OFS_18 :: SPARE_AREA_WRITE_OFS_18 [31:00] */
#define BCHP_TVM_PFLASH_SPARE_AREA_WRITE_OFS_18_SPARE_AREA_WRITE_OFS_18_MASK 0xffffffff
#define BCHP_TVM_PFLASH_SPARE_AREA_WRITE_OFS_18_SPARE_AREA_WRITE_OFS_18_SHIFT 0

/***************************************************************************
 *PFLASH_SPARE_AREA_WRITE_OFS_1C - PFLASH_SPARE_AREA_WRITE_OFS_1C
 ***************************************************************************/
/* TVM :: PFLASH_SPARE_AREA_WRITE_OFS_1C :: SPARE_AREA_WRITE_OFS_1C [31:00] */
#define BCHP_TVM_PFLASH_SPARE_AREA_WRITE_OFS_1C_SPARE_AREA_WRITE_OFS_1C_MASK 0xffffffff
#define BCHP_TVM_PFLASH_SPARE_AREA_WRITE_OFS_1C_SPARE_AREA_WRITE_OFS_1C_SHIFT 0

/***************************************************************************
 *PFLASH_SPARE_AREA_READ_OFS_0 - PFLASH_SPARE_AREA_READ_OFS_0
 ***************************************************************************/
/* TVM :: PFLASH_SPARE_AREA_READ_OFS_0 :: SPARE_AREA_READ_OFS_0 [31:00] */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_0_SPARE_AREA_READ_OFS_0_MASK 0xffffffff
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_0_SPARE_AREA_READ_OFS_0_SHIFT 0

/***************************************************************************
 *PFLASH_SPARE_AREA_READ_OFS_4 - PFLASH_SPARE_AREA_READ_OFS_4
 ***************************************************************************/
/* TVM :: PFLASH_SPARE_AREA_READ_OFS_4 :: SPARE_AREA_READ_OFS_4 [31:00] */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_4_SPARE_AREA_READ_OFS_4_MASK 0xffffffff
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_4_SPARE_AREA_READ_OFS_4_SHIFT 0

/***************************************************************************
 *PFLASH_SPARE_AREA_READ_OFS_8 - PFLASH_SPARE_AREA_READ_OFS_8
 ***************************************************************************/
/* TVM :: PFLASH_SPARE_AREA_READ_OFS_8 :: SPARE_AREA_READ_OFS_8 [31:00] */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_8_SPARE_AREA_READ_OFS_8_MASK 0xffffffff
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_8_SPARE_AREA_READ_OFS_8_SHIFT 0

/***************************************************************************
 *PFLASH_SPARE_AREA_READ_OFS_C - PFLASH_SPARE_AREA_READ_OFS_C
 ***************************************************************************/
/* TVM :: PFLASH_SPARE_AREA_READ_OFS_C :: SPARE_AREA_READ_OFS_C [31:00] */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_C_SPARE_AREA_READ_OFS_C_MASK 0xffffffff
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_C_SPARE_AREA_READ_OFS_C_SHIFT 0

/***************************************************************************
 *PFLASH_SPARE_AREA_READ_OFS_10 - PFLASH_SPARE_AREA_READ_OFS_10
 ***************************************************************************/
/* TVM :: PFLASH_SPARE_AREA_READ_OFS_10 :: SPARE_AREA_READ_OFS_10 [31:00] */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_10_SPARE_AREA_READ_OFS_10_MASK 0xffffffff
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_10_SPARE_AREA_READ_OFS_10_SHIFT 0

/***************************************************************************
 *PFLASH_SPARE_AREA_READ_OFS_14 - PFLASH_SPARE_AREA_READ_OFS_14
 ***************************************************************************/
/* TVM :: PFLASH_SPARE_AREA_READ_OFS_14 :: SPARE_AREA_READ_OFS_14 [31:00] */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_14_SPARE_AREA_READ_OFS_14_MASK 0xffffffff
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_14_SPARE_AREA_READ_OFS_14_SHIFT 0

/***************************************************************************
 *PFLASH_SPARE_AREA_READ_OFS_18 - PFLASH_SPARE_AREA_READ_OFS_18
 ***************************************************************************/
/* TVM :: PFLASH_SPARE_AREA_READ_OFS_18 :: SPARE_AREA_READ_OFS_18 [31:00] */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_18_SPARE_AREA_READ_OFS_18_MASK 0xffffffff
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_18_SPARE_AREA_READ_OFS_18_SHIFT 0

/***************************************************************************
 *PFLASH_SPARE_AREA_READ_OFS_1C - PFLASH_SPARE_AREA_READ_OFS_1C
 ***************************************************************************/
/* TVM :: PFLASH_SPARE_AREA_READ_OFS_1C :: SPARE_AREA_READ_OFS_1C [31:00] */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_1C_SPARE_AREA_READ_OFS_1C_MASK 0xffffffff
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_1C_SPARE_AREA_READ_OFS_1C_SHIFT 0

/***************************************************************************
 *PFLASH_SPARE_AREA_READ_OFS_20 - PFLASH_SPARE_AREA_READ_OFS_20
 ***************************************************************************/
/* TVM :: PFLASH_SPARE_AREA_READ_OFS_20 :: SPARE_AREA_READ_OFS_20 [31:00] */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_20_SPARE_AREA_READ_OFS_20_MASK 0xffffffff
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_20_SPARE_AREA_READ_OFS_20_SHIFT 0

/***************************************************************************
 *PFLASH_SPARE_AREA_READ_OFS_24 - PFLASH_SPARE_AREA_READ_OFS_24
 ***************************************************************************/
/* TVM :: PFLASH_SPARE_AREA_READ_OFS_24 :: SPARE_AREA_READ_OFS_24 [31:00] */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_24_SPARE_AREA_READ_OFS_24_MASK 0xffffffff
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_24_SPARE_AREA_READ_OFS_24_SHIFT 0

/***************************************************************************
 *PFLASH_SPARE_AREA_READ_OFS_28 - PFLASH_SPARE_AREA_READ_OFS_28
 ***************************************************************************/
/* TVM :: PFLASH_SPARE_AREA_READ_OFS_28 :: SPARE_AREA_READ_OFS_28 [31:00] */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_28_SPARE_AREA_READ_OFS_28_MASK 0xffffffff
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_28_SPARE_AREA_READ_OFS_28_SHIFT 0

/***************************************************************************
 *PFLASH_SPARE_AREA_READ_OFS_2C - PFLASH_SPARE_AREA_READ_OFS_2C
 ***************************************************************************/
/* TVM :: PFLASH_SPARE_AREA_READ_OFS_2C :: SPARE_AREA_READ_OFS_2C [31:00] */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_2C_SPARE_AREA_READ_OFS_2C_MASK 0xffffffff
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_2C_SPARE_AREA_READ_OFS_2C_SHIFT 0

/***************************************************************************
 *PFLASH_SPARE_AREA_READ_OFS_30 - PFLASH_SPARE_AREA_READ_OFS_30
 ***************************************************************************/
/* TVM :: PFLASH_SPARE_AREA_READ_OFS_30 :: SPARE_AREA_READ_OFS_30 [31:00] */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_30_SPARE_AREA_READ_OFS_30_MASK 0xffffffff
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_30_SPARE_AREA_READ_OFS_30_SHIFT 0

/***************************************************************************
 *PFLASH_SPARE_AREA_READ_OFS_34 - PFLASH_SPARE_AREA_READ_OFS_34
 ***************************************************************************/
/* TVM :: PFLASH_SPARE_AREA_READ_OFS_34 :: SPARE_AREA_READ_OFS_34 [31:00] */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_34_SPARE_AREA_READ_OFS_34_MASK 0xffffffff
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_34_SPARE_AREA_READ_OFS_34_SHIFT 0

/***************************************************************************
 *PFLASH_SPARE_AREA_READ_OFS_38 - PFLASH_SPARE_AREA_READ_OFS_38
 ***************************************************************************/
/* TVM :: PFLASH_SPARE_AREA_READ_OFS_38 :: SPARE_AREA_READ_OFS_38 [31:00] */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_38_SPARE_AREA_READ_OFS_38_MASK 0xffffffff
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_38_SPARE_AREA_READ_OFS_38_SHIFT 0

/***************************************************************************
 *PFLASH_SPARE_AREA_READ_OFS_3C - PFLASH_SPARE_AREA_READ_OFS_3C
 ***************************************************************************/
/* TVM :: PFLASH_SPARE_AREA_READ_OFS_3C :: SPARE_AREA_READ_OFS_3C [31:00] */
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_3C_SPARE_AREA_READ_OFS_3C_MASK 0xffffffff
#define BCHP_TVM_PFLASH_SPARE_AREA_READ_OFS_3C_SPARE_AREA_READ_OFS_3C_SHIFT 0

/***************************************************************************
 *SEC_DRAM_IMG_KEY_0 - SEC_DRAM_IMG_KEY_0
 ***************************************************************************/
/* TVM :: SEC_DRAM_IMG_KEY_0 :: DRAM_IMG_KEY_0 [31:00] */
#define BCHP_TVM_SEC_DRAM_IMG_KEY_0_DRAM_IMG_KEY_0_MASK            0xffffffff
#define BCHP_TVM_SEC_DRAM_IMG_KEY_0_DRAM_IMG_KEY_0_SHIFT           0

/***************************************************************************
 *SEC_DRAM_IMG_KEY_1 - SEC_DRAM_IMG_KEY_1
 ***************************************************************************/
/* TVM :: SEC_DRAM_IMG_KEY_1 :: DRAM_IMG_KEY_1 [31:00] */
#define BCHP_TVM_SEC_DRAM_IMG_KEY_1_DRAM_IMG_KEY_1_MASK            0xffffffff
#define BCHP_TVM_SEC_DRAM_IMG_KEY_1_DRAM_IMG_KEY_1_SHIFT           0

/***************************************************************************
 *SEC_DRAM_IMG_KEY_2 - SEC_DRAM_IMG_KEY_2
 ***************************************************************************/
/* TVM :: SEC_DRAM_IMG_KEY_2 :: DRAM_IMG_KEY_2 [31:00] */
#define BCHP_TVM_SEC_DRAM_IMG_KEY_2_DRAM_IMG_KEY_2_MASK            0xffffffff
#define BCHP_TVM_SEC_DRAM_IMG_KEY_2_DRAM_IMG_KEY_2_SHIFT           0

/***************************************************************************
 *SEC_DRAM_IMG_KEY_3 - SEC_DRAM_IMG_KEY_3
 ***************************************************************************/
/* TVM :: SEC_DRAM_IMG_KEY_3 :: DRAM_IMG_KEY_3 [31:00] */
#define BCHP_TVM_SEC_DRAM_IMG_KEY_3_DRAM_IMG_KEY_3_MASK            0xffffffff
#define BCHP_TVM_SEC_DRAM_IMG_KEY_3_DRAM_IMG_KEY_3_SHIFT           0

/***************************************************************************
 *SEC_DRAM_MAC_KEY_0 - SEC_DRAM_MAC_KEY_0
 ***************************************************************************/
/* TVM :: SEC_DRAM_MAC_KEY_0 :: DRAM_MAC_KEY_0 [31:00] */
#define BCHP_TVM_SEC_DRAM_MAC_KEY_0_DRAM_MAC_KEY_0_MASK            0xffffffff
#define BCHP_TVM_SEC_DRAM_MAC_KEY_0_DRAM_MAC_KEY_0_SHIFT           0

/***************************************************************************
 *SEC_DRAM_MAC_KEY_1 - SEC_DRAM_MAC_KEY_1
 ***************************************************************************/
/* TVM :: SEC_DRAM_MAC_KEY_1 :: DRAM_MAC_KEY_1 [31:00] */
#define BCHP_TVM_SEC_DRAM_MAC_KEY_1_DRAM_MAC_KEY_1_MASK            0xffffffff
#define BCHP_TVM_SEC_DRAM_MAC_KEY_1_DRAM_MAC_KEY_1_SHIFT           0

/***************************************************************************
 *SEC_DRAM_MAC_KEY_2 - SEC_DRAM_MAC_KEY_2
 ***************************************************************************/
/* TVM :: SEC_DRAM_MAC_KEY_2 :: DRAM_MAC_KEY_2 [31:00] */
#define BCHP_TVM_SEC_DRAM_MAC_KEY_2_DRAM_MAC_KEY_2_MASK            0xffffffff
#define BCHP_TVM_SEC_DRAM_MAC_KEY_2_DRAM_MAC_KEY_2_SHIFT           0

/***************************************************************************
 *SEC_DRAM_MAC_KEY_3 - SEC_DRAM_MAC_KEY_3
 ***************************************************************************/
/* TVM :: SEC_DRAM_MAC_KEY_3 :: DRAM_MAC_KEY_3 [31:00] */
#define BCHP_TVM_SEC_DRAM_MAC_KEY_3_DRAM_MAC_KEY_3_MASK            0xffffffff
#define BCHP_TVM_SEC_DRAM_MAC_KEY_3_DRAM_MAC_KEY_3_SHIFT           0

/***************************************************************************
 *SEC_DRAM_MAC_0 - SEC_DRAM_MAC_0
 ***************************************************************************/
/* TVM :: SEC_DRAM_MAC_0 :: DRAM_MAC_0 [31:00] */
#define BCHP_TVM_SEC_DRAM_MAC_0_DRAM_MAC_0_MASK                    0xffffffff
#define BCHP_TVM_SEC_DRAM_MAC_0_DRAM_MAC_0_SHIFT                   0

/***************************************************************************
 *SEC_DRAM_MAC_1 - SEC_DRAM_MAC_1
 ***************************************************************************/
/* TVM :: SEC_DRAM_MAC_1 :: DRAM_MAC_1 [31:00] */
#define BCHP_TVM_SEC_DRAM_MAC_1_DRAM_MAC_1_MASK                    0xffffffff
#define BCHP_TVM_SEC_DRAM_MAC_1_DRAM_MAC_1_SHIFT                   0

/***************************************************************************
 *SEC_DRAM_MAC_2 - SEC_DRAM_MAC_2
 ***************************************************************************/
/* TVM :: SEC_DRAM_MAC_2 :: DRAM_MAC_2 [31:00] */
#define BCHP_TVM_SEC_DRAM_MAC_2_DRAM_MAC_2_MASK                    0xffffffff
#define BCHP_TVM_SEC_DRAM_MAC_2_DRAM_MAC_2_SHIFT                   0

/***************************************************************************
 *SEC_DRAM_MAC_3 - SEC_DRAM_MAC_3
 ***************************************************************************/
/* TVM :: SEC_DRAM_MAC_3 :: DRAM_MAC_3 [31:00] */
#define BCHP_TVM_SEC_DRAM_MAC_3_DRAM_MAC_3_MASK                    0xffffffff
#define BCHP_TVM_SEC_DRAM_MAC_3_DRAM_MAC_3_SHIFT                   0

/***************************************************************************
 *SEC_RESERVED_0 - SEC_RESERVED_0
 ***************************************************************************/
/* TVM :: SEC_RESERVED_0 :: RESERVED_0 [31:00] */
#define BCHP_TVM_SEC_RESERVED_0_RESERVED_0_MASK                    0xffffffff
#define BCHP_TVM_SEC_RESERVED_0_RESERVED_0_SHIFT                   0

/***************************************************************************
 *SEC_RESERVED_1 - SEC_RESERVED_1
 ***************************************************************************/
/* TVM :: SEC_RESERVED_1 :: RESERVED_1 [31:00] */
#define BCHP_TVM_SEC_RESERVED_1_RESERVED_1_MASK                    0xffffffff
#define BCHP_TVM_SEC_RESERVED_1_RESERVED_1_SHIFT                   0

/***************************************************************************
 *SEC_RESERVED_2 - SEC_RESERVED_2
 ***************************************************************************/
/* TVM :: SEC_RESERVED_2 :: RESERVED_2 [31:00] */
#define BCHP_TVM_SEC_RESERVED_2_RESERVED_2_MASK                    0xffffffff
#define BCHP_TVM_SEC_RESERVED_2_RESERVED_2_SHIFT                   0

/***************************************************************************
 *SEC_RESERVED_3 - SEC_RESERVED_3
 ***************************************************************************/
/* TVM :: SEC_RESERVED_3 :: RESERVED_3 [31:00] */
#define BCHP_TVM_SEC_RESERVED_3_RESERVED_3_MASK                    0xffffffff
#define BCHP_TVM_SEC_RESERVED_3_RESERVED_3_SHIFT                   0

/***************************************************************************
 *SEC_DRAM_IMG_SIZE - SEC_DRAM_IMG_SIZE
 ***************************************************************************/
/* TVM :: SEC_DRAM_IMG_SIZE :: DRAM_IMG_SIZE [31:00] */
#define BCHP_TVM_SEC_DRAM_IMG_SIZE_DRAM_IMG_SIZE_MASK              0xffffffff
#define BCHP_TVM_SEC_DRAM_IMG_SIZE_DRAM_IMG_SIZE_SHIFT             0

/***************************************************************************
 *SEC_CONTROL_0 - SEC_CONTROL_0
 ***************************************************************************/
/* TVM :: SEC_CONTROL_0 :: reserved0 [31:03] */
#define BCHP_TVM_SEC_CONTROL_0_reserved0_MASK                      0xfffffff8
#define BCHP_TVM_SEC_CONTROL_0_reserved0_SHIFT                     3

/* TVM :: SEC_CONTROL_0 :: RNG_DRAM_SCRAM_REQ [02:02] */
#define BCHP_TVM_SEC_CONTROL_0_RNG_DRAM_SCRAM_REQ_MASK             0x00000004
#define BCHP_TVM_SEC_CONTROL_0_RNG_DRAM_SCRAM_REQ_SHIFT            2

/* TVM :: SEC_CONTROL_0 :: DRAM_REUSE_AON_RNG_VALUE [01:01] */
#define BCHP_TVM_SEC_CONTROL_0_DRAM_REUSE_AON_RNG_VALUE_MASK       0x00000002
#define BCHP_TVM_SEC_CONTROL_0_DRAM_REUSE_AON_RNG_VALUE_SHIFT      1

/* TVM :: SEC_CONTROL_0 :: SKIP_SECURE_BOOT [00:00] */
#define BCHP_TVM_SEC_CONTROL_0_SKIP_SECURE_BOOT_MASK               0x00000001
#define BCHP_TVM_SEC_CONTROL_0_SKIP_SECURE_BOOT_SHIFT              0

/***************************************************************************
 *SEC_STATUS_0 - SEC_STATUS_0
 ***************************************************************************/
/* TVM :: SEC_STATUS_0 :: KEY_CTRL_STATUS [31:16] */
#define BCHP_TVM_SEC_STATUS_0_KEY_CTRL_STATUS_MASK                 0xffff0000
#define BCHP_TVM_SEC_STATUS_0_KEY_CTRL_STATUS_SHIFT                16

/* TVM :: SEC_STATUS_0 :: KEY_ADDR_STATUS [15:00] */
#define BCHP_TVM_SEC_STATUS_0_KEY_ADDR_STATUS_MASK                 0x0000ffff
#define BCHP_TVM_SEC_STATUS_0_KEY_ADDR_STATUS_SHIFT                0

/***************************************************************************
 *SEC_STATUS_1 - SEC_STATUS_1
 ***************************************************************************/
/* TVM :: SEC_STATUS_1 :: reserved0 [31:06] */
#define BCHP_TVM_SEC_STATUS_1_reserved0_MASK                       0xffffffc0
#define BCHP_TVM_SEC_STATUS_1_reserved0_SHIFT                      6

/* TVM :: SEC_STATUS_1 :: KEY_LOADED_WRITE_TRIG [05:05] */
#define BCHP_TVM_SEC_STATUS_1_KEY_LOADED_WRITE_TRIG_MASK           0x00000020
#define BCHP_TVM_SEC_STATUS_1_KEY_LOADED_WRITE_TRIG_SHIFT          5

/* TVM :: SEC_STATUS_1 :: KEY_SHIFT_DONE_WRITE_TRIG [04:04] */
#define BCHP_TVM_SEC_STATUS_1_KEY_SHIFT_DONE_WRITE_TRIG_MASK       0x00000010
#define BCHP_TVM_SEC_STATUS_1_KEY_SHIFT_DONE_WRITE_TRIG_SHIFT      4

/* TVM :: SEC_STATUS_1 :: KEY_SHIFT_DONE_STATUS [03:03] */
#define BCHP_TVM_SEC_STATUS_1_KEY_SHIFT_DONE_STATUS_MASK           0x00000008
#define BCHP_TVM_SEC_STATUS_1_KEY_SHIFT_DONE_STATUS_SHIFT          3

/* TVM :: SEC_STATUS_1 :: KEY_SHIFT_BUSY_STATUS [02:02] */
#define BCHP_TVM_SEC_STATUS_1_KEY_SHIFT_BUSY_STATUS_MASK           0x00000004
#define BCHP_TVM_SEC_STATUS_1_KEY_SHIFT_BUSY_STATUS_SHIFT          2

/* TVM :: SEC_STATUS_1 :: KEY_CTRL_VALID_STATUS [01:01] */
#define BCHP_TVM_SEC_STATUS_1_KEY_CTRL_VALID_STATUS_MASK           0x00000002
#define BCHP_TVM_SEC_STATUS_1_KEY_CTRL_VALID_STATUS_SHIFT          1

/* TVM :: SEC_STATUS_1 :: KEY_LOADED_STATUS [00:00] */
#define BCHP_TVM_SEC_STATUS_1_KEY_LOADED_STATUS_MASK               0x00000001
#define BCHP_TVM_SEC_STATUS_1_KEY_LOADED_STATUS_SHIFT              0

/***************************************************************************
 *AVL3_HEADER_BLOCK - AVL3_HEADER_BLOCK
 ***************************************************************************/
/* TVM :: AVL3_HEADER_BLOCK :: reserved0 [31:20] */
#define BCHP_TVM_AVL3_HEADER_BLOCK_reserved0_MASK                  0xfff00000
#define BCHP_TVM_AVL3_HEADER_BLOCK_reserved0_SHIFT                 20

/* TVM :: AVL3_HEADER_BLOCK :: HEADER_NUM [19:16] */
#define BCHP_TVM_AVL3_HEADER_BLOCK_HEADER_NUM_MASK                 0x000f0000
#define BCHP_TVM_AVL3_HEADER_BLOCK_HEADER_NUM_SHIFT                16

/* TVM :: AVL3_HEADER_BLOCK :: reserved1 [15:10] */
#define BCHP_TVM_AVL3_HEADER_BLOCK_reserved1_MASK                  0x0000fc00
#define BCHP_TVM_AVL3_HEADER_BLOCK_reserved1_SHIFT                 10

/* union - case write_access [09:00] */
/* TVM :: AVL3_HEADER_BLOCK :: write_access :: HEADER_BLOCK_TX [09:00] */
#define BCHP_TVM_AVL3_HEADER_BLOCK_write_access_HEADER_BLOCK_TX_MASK 0x000003ff
#define BCHP_TVM_AVL3_HEADER_BLOCK_write_access_HEADER_BLOCK_TX_SHIFT 0

/* union - case read_access [09:00] */
/* TVM :: AVL3_HEADER_BLOCK :: read_access :: HEADER_BLOCK_RX [09:00] */
#define BCHP_TVM_AVL3_HEADER_BLOCK_read_access_HEADER_BLOCK_RX_MASK 0x000003ff
#define BCHP_TVM_AVL3_HEADER_BLOCK_read_access_HEADER_BLOCK_RX_SHIFT 0

/***************************************************************************
 *AVL3_DATA_BLOCK - AVL3_DATA_BLOCK
 ***************************************************************************/
/* TVM :: AVL3_DATA_BLOCK :: reserved0 [31:24] */
#define BCHP_TVM_AVL3_DATA_BLOCK_reserved0_MASK                    0xff000000
#define BCHP_TVM_AVL3_DATA_BLOCK_reserved0_SHIFT                   24

/* TVM :: AVL3_DATA_BLOCK :: MODE2_DATA_NUM [23:20] */
#define BCHP_TVM_AVL3_DATA_BLOCK_MODE2_DATA_NUM_MASK               0x00f00000
#define BCHP_TVM_AVL3_DATA_BLOCK_MODE2_DATA_NUM_SHIFT              20

/* TVM :: AVL3_DATA_BLOCK :: DATA_NUM [19:16] */
#define BCHP_TVM_AVL3_DATA_BLOCK_DATA_NUM_MASK                     0x000f0000
#define BCHP_TVM_AVL3_DATA_BLOCK_DATA_NUM_SHIFT                    16

/* union - case write_access [15:00] */
/* TVM :: AVL3_DATA_BLOCK :: write_access :: DATA_BLOCK_TX [15:00] */
#define BCHP_TVM_AVL3_DATA_BLOCK_write_access_DATA_BLOCK_TX_MASK   0x0000ffff
#define BCHP_TVM_AVL3_DATA_BLOCK_write_access_DATA_BLOCK_TX_SHIFT  0

/* union - case read_access [15:00] */
/* TVM :: AVL3_DATA_BLOCK :: read_access :: DATA_BLOCK_RX [15:00] */
#define BCHP_TVM_AVL3_DATA_BLOCK_read_access_DATA_BLOCK_RX_MASK    0x0000ffff
#define BCHP_TVM_AVL3_DATA_BLOCK_read_access_DATA_BLOCK_RX_SHIFT   0

/***************************************************************************
 *AVL3_CNTL - AVL3_CNTL
 ***************************************************************************/
/* TVM :: AVL3_CNTL :: POLLING_CNT [31:16] */
#define BCHP_TVM_AVL3_CNTL_POLLING_CNT_MASK                        0xffff0000
#define BCHP_TVM_AVL3_CNTL_POLLING_CNT_SHIFT                       16

/* TVM :: AVL3_CNTL :: LOGICAL_ADDR [15:12] */
#define BCHP_TVM_AVL3_CNTL_LOGICAL_ADDR_MASK                       0x0000f000
#define BCHP_TVM_AVL3_CNTL_LOGICAL_ADDR_SHIFT                      12

/* TVM :: AVL3_CNTL :: AVL3_TXSMRESET [11:11] */
#define BCHP_TVM_AVL3_CNTL_AVL3_TXSMRESET_MASK                     0x00000800
#define BCHP_TVM_AVL3_CNTL_AVL3_TXSMRESET_SHIFT                    11

/* TVM :: AVL3_CNTL :: AVL3_TXFFRESET [10:10] */
#define BCHP_TVM_AVL3_CNTL_AVL3_TXFFRESET_MASK                     0x00000400
#define BCHP_TVM_AVL3_CNTL_AVL3_TXFFRESET_SHIFT                    10

/* TVM :: AVL3_CNTL :: AVL3_RXFFRESET [09:09] */
#define BCHP_TVM_AVL3_CNTL_AVL3_RXFFRESET_MASK                     0x00000200
#define BCHP_TVM_AVL3_CNTL_AVL3_RXFFRESET_SHIFT                    9

/* TVM :: AVL3_CNTL :: AVL3_SOFTRESET [08:08] */
#define BCHP_TVM_AVL3_CNTL_AVL3_SOFTRESET_MASK                     0x00000100
#define BCHP_TVM_AVL3_CNTL_AVL3_SOFTRESET_SHIFT                    8

/* TVM :: AVL3_CNTL :: AVL3_OUT_EN [07:07] */
#define BCHP_TVM_AVL3_CNTL_AVL3_OUT_EN_MASK                        0x00000080
#define BCHP_TVM_AVL3_CNTL_AVL3_OUT_EN_SHIFT                       7

/* TVM :: AVL3_CNTL :: reserved0 [06:06] */
#define BCHP_TVM_AVL3_CNTL_reserved0_MASK                          0x00000040
#define BCHP_TVM_AVL3_CNTL_reserved0_SHIFT                         6

/* TVM :: AVL3_CNTL :: AVL3FF_THRESHOLD [05:04] */
#define BCHP_TVM_AVL3_CNTL_AVL3FF_THRESHOLD_MASK                   0x00000030
#define BCHP_TVM_AVL3_CNTL_AVL3FF_THRESHOLD_SHIFT                  4

/* TVM :: AVL3_CNTL :: reserved1 [03:02] */
#define BCHP_TVM_AVL3_CNTL_reserved1_MASK                          0x0000000c
#define BCHP_TVM_AVL3_CNTL_reserved1_SHIFT                         2

/* TVM :: AVL3_CNTL :: ACK_GEN_EN [01:01] */
#define BCHP_TVM_AVL3_CNTL_ACK_GEN_EN_MASK                         0x00000002
#define BCHP_TVM_AVL3_CNTL_ACK_GEN_EN_SHIFT                        1

/* TVM :: AVL3_CNTL :: AVL3_EN [00:00] */
#define BCHP_TVM_AVL3_CNTL_AVL3_EN_MASK                            0x00000001
#define BCHP_TVM_AVL3_CNTL_AVL3_EN_SHIFT                           0

/***************************************************************************
 *AVL3_START_DET_CNT - AVL3_START_DET_CNT
 ***************************************************************************/
/* TVM :: AVL3_START_DET_CNT :: DET_START1_MAXCNT [31:24] */
#define BCHP_TVM_AVL3_START_DET_CNT_DET_START1_MAXCNT_MASK         0xff000000
#define BCHP_TVM_AVL3_START_DET_CNT_DET_START1_MAXCNT_SHIFT        24

/* TVM :: AVL3_START_DET_CNT :: DET_START1_MINCNT [23:16] */
#define BCHP_TVM_AVL3_START_DET_CNT_DET_START1_MINCNT_MASK         0x00ff0000
#define BCHP_TVM_AVL3_START_DET_CNT_DET_START1_MINCNT_SHIFT        16

/* TVM :: AVL3_START_DET_CNT :: DET_START0_MAXCNT [15:08] */
#define BCHP_TVM_AVL3_START_DET_CNT_DET_START0_MAXCNT_MASK         0x0000ff00
#define BCHP_TVM_AVL3_START_DET_CNT_DET_START0_MAXCNT_SHIFT        8

/* TVM :: AVL3_START_DET_CNT :: DET_START0_MINCNT [07:00] */
#define BCHP_TVM_AVL3_START_DET_CNT_DET_START0_MINCNT_MASK         0x000000ff
#define BCHP_TVM_AVL3_START_DET_CNT_DET_START0_MINCNT_SHIFT        0

/***************************************************************************
 *AVL3_DATA0_DET_CNT - AVL3_DATA0_DET_CNT
 ***************************************************************************/
/* TVM :: AVL3_DATA0_DET_CNT :: DET0_1_MAXCNT [31:24] */
#define BCHP_TVM_AVL3_DATA0_DET_CNT_DET0_1_MAXCNT_MASK             0xff000000
#define BCHP_TVM_AVL3_DATA0_DET_CNT_DET0_1_MAXCNT_SHIFT            24

/* TVM :: AVL3_DATA0_DET_CNT :: DET0_1_MINCNT [23:16] */
#define BCHP_TVM_AVL3_DATA0_DET_CNT_DET0_1_MINCNT_MASK             0x00ff0000
#define BCHP_TVM_AVL3_DATA0_DET_CNT_DET0_1_MINCNT_SHIFT            16

/* TVM :: AVL3_DATA0_DET_CNT :: DET0_0_MAXCNT [15:08] */
#define BCHP_TVM_AVL3_DATA0_DET_CNT_DET0_0_MAXCNT_MASK             0x0000ff00
#define BCHP_TVM_AVL3_DATA0_DET_CNT_DET0_0_MAXCNT_SHIFT            8

/* TVM :: AVL3_DATA0_DET_CNT :: DET0_0_MINCNT [07:00] */
#define BCHP_TVM_AVL3_DATA0_DET_CNT_DET0_0_MINCNT_MASK             0x000000ff
#define BCHP_TVM_AVL3_DATA0_DET_CNT_DET0_0_MINCNT_SHIFT            0

/***************************************************************************
 *AVL3_DATA1_DET_CNT - AVL3_DATA1_DET_CNT
 ***************************************************************************/
/* TVM :: AVL3_DATA1_DET_CNT :: DET1_1_MAXCNT [31:24] */
#define BCHP_TVM_AVL3_DATA1_DET_CNT_DET1_1_MAXCNT_MASK             0xff000000
#define BCHP_TVM_AVL3_DATA1_DET_CNT_DET1_1_MAXCNT_SHIFT            24

/* TVM :: AVL3_DATA1_DET_CNT :: DET1_1_MINCNT [23:16] */
#define BCHP_TVM_AVL3_DATA1_DET_CNT_DET1_1_MINCNT_MASK             0x00ff0000
#define BCHP_TVM_AVL3_DATA1_DET_CNT_DET1_1_MINCNT_SHIFT            16

/* TVM :: AVL3_DATA1_DET_CNT :: DET1_0_MAXCNT [15:08] */
#define BCHP_TVM_AVL3_DATA1_DET_CNT_DET1_0_MAXCNT_MASK             0x0000ff00
#define BCHP_TVM_AVL3_DATA1_DET_CNT_DET1_0_MAXCNT_SHIFT            8

/* TVM :: AVL3_DATA1_DET_CNT :: DET1_0_MINCNT [07:00] */
#define BCHP_TVM_AVL3_DATA1_DET_CNT_DET1_0_MINCNT_MASK             0x000000ff
#define BCHP_TVM_AVL3_DATA1_DET_CNT_DET1_0_MINCNT_SHIFT            0

/***************************************************************************
 *AVL3_LINE_ERR_HANDL - AVL3_LINE_ERR_HANDL
 ***************************************************************************/
/* TVM :: AVL3_LINE_ERR_HANDL :: reserved0 [31:24] */
#define BCHP_TVM_AVL3_LINE_ERR_HANDL_reserved0_MASK                0xff000000
#define BCHP_TVM_AVL3_LINE_ERR_HANDL_reserved0_SHIFT               24

/* TVM :: AVL3_LINE_ERR_HANDL :: MIN_AVL3_PERIOD_CNT [23:16] */
#define BCHP_TVM_AVL3_LINE_ERR_HANDL_MIN_AVL3_PERIOD_CNT_MASK      0x00ff0000
#define BCHP_TVM_AVL3_LINE_ERR_HANDL_MIN_AVL3_PERIOD_CNT_SHIFT     16

/* TVM :: AVL3_LINE_ERR_HANDL :: TIMEOUT_CNT [15:08] */
#define BCHP_TVM_AVL3_LINE_ERR_HANDL_TIMEOUT_CNT_MASK              0x0000ff00
#define BCHP_TVM_AVL3_LINE_ERR_HANDL_TIMEOUT_CNT_SHIFT             8

/* TVM :: AVL3_LINE_ERR_HANDL :: reserved1 [07:02] */
#define BCHP_TVM_AVL3_LINE_ERR_HANDL_reserved1_MASK                0x000000fc
#define BCHP_TVM_AVL3_LINE_ERR_HANDL_reserved1_SHIFT               2

/* TVM :: AVL3_LINE_ERR_HANDL :: GEN_LEH_ZERO [01:01] */
#define BCHP_TVM_AVL3_LINE_ERR_HANDL_GEN_LEH_ZERO_MASK             0x00000002
#define BCHP_TVM_AVL3_LINE_ERR_HANDL_GEN_LEH_ZERO_SHIFT            1

/* TVM :: AVL3_LINE_ERR_HANDL :: LINE_ERR_CHK_EN [00:00] */
#define BCHP_TVM_AVL3_LINE_ERR_HANDL_LINE_ERR_CHK_EN_MASK          0x00000001
#define BCHP_TVM_AVL3_LINE_ERR_HANDL_LINE_ERR_CHK_EN_SHIFT         0

/***************************************************************************
 *AVL3_XMIT_DATA0 - AVL3_XMIT_DATA0
 ***************************************************************************/
/* TVM :: AVL3_XMIT_DATA0 :: AVL3_START_XMIT_DATA [31:16] */
#define BCHP_TVM_AVL3_XMIT_DATA0_AVL3_START_XMIT_DATA_MASK         0xffff0000
#define BCHP_TVM_AVL3_XMIT_DATA0_AVL3_START_XMIT_DATA_SHIFT        16

/* TVM :: AVL3_XMIT_DATA0 :: AVL3_ACK_XMIT_DATA [15:00] */
#define BCHP_TVM_AVL3_XMIT_DATA0_AVL3_ACK_XMIT_DATA_MASK           0x0000ffff
#define BCHP_TVM_AVL3_XMIT_DATA0_AVL3_ACK_XMIT_DATA_SHIFT          0

/***************************************************************************
 *AVL3_XMIT_DATA1 - AVL3_XMIT_DATA1
 ***************************************************************************/
/* TVM :: AVL3_XMIT_DATA1 :: AVL3_DATA0_XMIT_DATA [31:16] */
#define BCHP_TVM_AVL3_XMIT_DATA1_AVL3_DATA0_XMIT_DATA_MASK         0xffff0000
#define BCHP_TVM_AVL3_XMIT_DATA1_AVL3_DATA0_XMIT_DATA_SHIFT        16

/* TVM :: AVL3_XMIT_DATA1 :: AVL3_LEH_XMIT_DATA [15:00] */
#define BCHP_TVM_AVL3_XMIT_DATA1_AVL3_LEH_XMIT_DATA_MASK           0x0000ffff
#define BCHP_TVM_AVL3_XMIT_DATA1_AVL3_LEH_XMIT_DATA_SHIFT          0

/***************************************************************************
 *AVL3_STATUS - AVL3_STATUS
 ***************************************************************************/
/* TVM :: AVL3_STATUS :: AVL3_1_PERIOD_CNT [31:24] */
#define BCHP_TVM_AVL3_STATUS_AVL3_1_PERIOD_CNT_MASK                0xff000000
#define BCHP_TVM_AVL3_STATUS_AVL3_1_PERIOD_CNT_SHIFT               24

/* TVM :: AVL3_STATUS :: AVL3_0_PERIOD_CNT [23:16] */
#define BCHP_TVM_AVL3_STATUS_AVL3_0_PERIOD_CNT_MASK                0x00ff0000
#define BCHP_TVM_AVL3_STATUS_AVL3_0_PERIOD_CNT_SHIFT               16

/* TVM :: AVL3_STATUS :: reserved0 [15:14] */
#define BCHP_TVM_AVL3_STATUS_reserved0_MASK                        0x0000c000
#define BCHP_TVM_AVL3_STATUS_reserved0_SHIFT                       14

/* TVM :: AVL3_STATUS :: AVL3_FIFO_CNT [13:11] */
#define BCHP_TVM_AVL3_STATUS_AVL3_FIFO_CNT_MASK                    0x00003800
#define BCHP_TVM_AVL3_STATUS_AVL3_FIFO_CNT_SHIFT                   11

/* TVM :: AVL3_STATUS :: reserved1 [10:04] */
#define BCHP_TVM_AVL3_STATUS_reserved1_MASK                        0x000007f0
#define BCHP_TVM_AVL3_STATUS_reserved1_SHIFT                       4

/* TVM :: AVL3_STATUS :: AVL3_TXFF_CNT [03:01] */
#define BCHP_TVM_AVL3_STATUS_AVL3_TXFF_CNT_MASK                    0x0000000e
#define BCHP_TVM_AVL3_STATUS_AVL3_TXFF_CNT_SHIFT                   1

/* TVM :: AVL3_STATUS :: AVL3_START [00:00] */
#define BCHP_TVM_AVL3_STATUS_AVL3_START_MASK                       0x00000001
#define BCHP_TVM_AVL3_STATUS_AVL3_START_SHIFT                      0

/***************************************************************************
 *AVL3_INTR_ENABLE - AVL3_INTR_ENABLE
 ***************************************************************************/
/* TVM :: AVL3_INTR_ENABLE :: reserved0 [31:24] */
#define BCHP_TVM_AVL3_INTR_ENABLE_reserved0_MASK                   0xff000000
#define BCHP_TVM_AVL3_INTR_ENABLE_reserved0_SHIFT                  24

/* TVM :: AVL3_INTR_ENABLE :: BROADCAST_SET_EN [23:23] */
#define BCHP_TVM_AVL3_INTR_ENABLE_BROADCAST_SET_EN_MASK            0x00800000
#define BCHP_TVM_AVL3_INTR_ENABLE_BROADCAST_SET_EN_SHIFT           23

/* TVM :: AVL3_INTR_ENABLE :: TXFF_EMPTY_EN [22:22] */
#define BCHP_TVM_AVL3_INTR_ENABLE_TXFF_EMPTY_EN_MASK               0x00400000
#define BCHP_TVM_AVL3_INTR_ENABLE_TXFF_EMPTY_EN_SHIFT              22

/* TVM :: AVL3_INTR_ENABLE :: TXFF_FULL_EN [21:21] */
#define BCHP_TVM_AVL3_INTR_ENABLE_TXFF_FULL_EN_MASK                0x00200000
#define BCHP_TVM_AVL3_INTR_ENABLE_TXFF_FULL_EN_SHIFT               21

/* TVM :: AVL3_INTR_ENABLE :: TXFF_UNDERRUN_EN [20:20] */
#define BCHP_TVM_AVL3_INTR_ENABLE_TXFF_UNDERRUN_EN_MASK            0x00100000
#define BCHP_TVM_AVL3_INTR_ENABLE_TXFF_UNDERRUN_EN_SHIFT           20

/* TVM :: AVL3_INTR_ENABLE :: TXFF_OVERRUN_EN [19:19] */
#define BCHP_TVM_AVL3_INTR_ENABLE_TXFF_OVERRUN_EN_MASK             0x00080000
#define BCHP_TVM_AVL3_INTR_ENABLE_TXFF_OVERRUN_EN_SHIFT            19

/* TVM :: AVL3_INTR_ENABLE :: LEH_GEN_DONE_EN [18:18] */
#define BCHP_TVM_AVL3_INTR_ENABLE_LEH_GEN_DONE_EN_MASK             0x00040000
#define BCHP_TVM_AVL3_INTR_ENABLE_LEH_GEN_DONE_EN_SHIFT            18

/* TVM :: AVL3_INTR_ENABLE :: HEADER_BLOCK_DONE_EN [17:17] */
#define BCHP_TVM_AVL3_INTR_ENABLE_HEADER_BLOCK_DONE_EN_MASK        0x00020000
#define BCHP_TVM_AVL3_INTR_ENABLE_HEADER_BLOCK_DONE_EN_SHIFT       17

/* TVM :: AVL3_INTR_ENABLE :: AVL3_HEADER_ONLY_EN [16:16] */
#define BCHP_TVM_AVL3_INTR_ENABLE_AVL3_HEADER_ONLY_EN_MASK         0x00010000
#define BCHP_TVM_AVL3_INTR_ENABLE_AVL3_HEADER_ONLY_EN_SHIFT        16

/* TVM :: AVL3_INTR_ENABLE :: LOST_AVL3_BUS_EN [15:15] */
#define BCHP_TVM_AVL3_INTR_ENABLE_LOST_AVL3_BUS_EN_MASK            0x00008000
#define BCHP_TVM_AVL3_INTR_ENABLE_LOST_AVL3_BUS_EN_SHIFT           15

/* TVM :: AVL3_INTR_ENABLE :: AVL3_MIN_PERIOD_ERR_EN [14:14] */
#define BCHP_TVM_AVL3_INTR_ENABLE_AVL3_MIN_PERIOD_ERR_EN_MASK      0x00004000
#define BCHP_TVM_AVL3_INTR_ENABLE_AVL3_MIN_PERIOD_ERR_EN_SHIFT     14

/* TVM :: AVL3_INTR_ENABLE :: NOACK_DETECTED_EN [13:13] */
#define BCHP_TVM_AVL3_INTR_ENABLE_NOACK_DETECTED_EN_MASK           0x00002000
#define BCHP_TVM_AVL3_INTR_ENABLE_NOACK_DETECTED_EN_SHIFT          13

/* TVM :: AVL3_INTR_ENABLE :: AVL3_FF_HASDATA_EN [12:12] */
#define BCHP_TVM_AVL3_INTR_ENABLE_AVL3_FF_HASDATA_EN_MASK          0x00001000
#define BCHP_TVM_AVL3_INTR_ENABLE_AVL3_FF_HASDATA_EN_SHIFT         12

/* TVM :: AVL3_INTR_ENABLE :: AVL3_FF_UNDERRUN_EN [11:11] */
#define BCHP_TVM_AVL3_INTR_ENABLE_AVL3_FF_UNDERRUN_EN_MASK         0x00000800
#define BCHP_TVM_AVL3_INTR_ENABLE_AVL3_FF_UNDERRUN_EN_SHIFT        11

/* TVM :: AVL3_INTR_ENABLE :: AVL3_FF_OVERRUN_EN [10:10] */
#define BCHP_TVM_AVL3_INTR_ENABLE_AVL3_FF_OVERRUN_EN_MASK          0x00000400
#define BCHP_TVM_AVL3_INTR_ENABLE_AVL3_FF_OVERRUN_EN_SHIFT         10

/* TVM :: AVL3_INTR_ENABLE :: ACK_DETECTED_EN [09:09] */
#define BCHP_TVM_AVL3_INTR_ENABLE_ACK_DETECTED_EN_MASK             0x00000200
#define BCHP_TVM_AVL3_INTR_ENABLE_ACK_DETECTED_EN_SHIFT            9

/* TVM :: AVL3_INTR_ENABLE :: EOM_DETECTED_EN [08:08] */
#define BCHP_TVM_AVL3_INTR_ENABLE_EOM_DETECTED_EN_MASK             0x00000100
#define BCHP_TVM_AVL3_INTR_ENABLE_EOM_DETECTED_EN_SHIFT            8

/* TVM :: AVL3_INTR_ENABLE :: SET_1DATA_ERR_EN [07:07] */
#define BCHP_TVM_AVL3_INTR_ENABLE_SET_1DATA_ERR_EN_MASK            0x00000080
#define BCHP_TVM_AVL3_INTR_ENABLE_SET_1DATA_ERR_EN_SHIFT           7

/* TVM :: AVL3_INTR_ENABLE :: SET_0DATA_ERR_EN [06:06] */
#define BCHP_TVM_AVL3_INTR_ENABLE_SET_0DATA_ERR_EN_MASK            0x00000040
#define BCHP_TVM_AVL3_INTR_ENABLE_SET_0DATA_ERR_EN_SHIFT           6

/* TVM :: AVL3_INTR_ENABLE :: SET_DATA_ERR_EN [05:05] */
#define BCHP_TVM_AVL3_INTR_ENABLE_SET_DATA_ERR_EN_MASK             0x00000020
#define BCHP_TVM_AVL3_INTR_ENABLE_SET_DATA_ERR_EN_SHIFT            5

/* TVM :: AVL3_INTR_ENABLE :: DESTINATION_SET_EN [04:04] */
#define BCHP_TVM_AVL3_INTR_ENABLE_DESTINATION_SET_EN_MASK          0x00000010
#define BCHP_TVM_AVL3_INTR_ENABLE_DESTINATION_SET_EN_SHIFT         4

/* TVM :: AVL3_INTR_ENABLE :: INITIATOR_SET_EN [03:03] */
#define BCHP_TVM_AVL3_INTR_ENABLE_INITIATOR_SET_EN_MASK            0x00000008
#define BCHP_TVM_AVL3_INTR_ENABLE_INITIATOR_SET_EN_SHIFT           3

/* TVM :: AVL3_INTR_ENABLE :: AVL3_START_EN [02:02] */
#define BCHP_TVM_AVL3_INTR_ENABLE_AVL3_START_EN_MASK               0x00000004
#define BCHP_TVM_AVL3_INTR_ENABLE_AVL3_START_EN_SHIFT              2

/* TVM :: AVL3_INTR_ENABLE :: AVL3_TIME_OUT_EN [01:01] */
#define BCHP_TVM_AVL3_INTR_ENABLE_AVL3_TIME_OUT_EN_MASK            0x00000002
#define BCHP_TVM_AVL3_INTR_ENABLE_AVL3_TIME_OUT_EN_SHIFT           1

/* TVM :: AVL3_INTR_ENABLE :: LEH_DETECT_EN [00:00] */
#define BCHP_TVM_AVL3_INTR_ENABLE_LEH_DETECT_EN_MASK               0x00000001
#define BCHP_TVM_AVL3_INTR_ENABLE_LEH_DETECT_EN_SHIFT              0

/***************************************************************************
 *AVL3_INTR_STATUS - AVL3_INTR_STATUS
 ***************************************************************************/
/* TVM :: AVL3_INTR_STATUS :: reserved0 [31:24] */
#define BCHP_TVM_AVL3_INTR_STATUS_reserved0_MASK                   0xff000000
#define BCHP_TVM_AVL3_INTR_STATUS_reserved0_SHIFT                  24

/* TVM :: AVL3_INTR_STATUS :: BROADCAST_SET_STAT [23:23] */
#define BCHP_TVM_AVL3_INTR_STATUS_BROADCAST_SET_STAT_MASK          0x00800000
#define BCHP_TVM_AVL3_INTR_STATUS_BROADCAST_SET_STAT_SHIFT         23

/* TVM :: AVL3_INTR_STATUS :: TXFF_EMPTY_STAT [22:22] */
#define BCHP_TVM_AVL3_INTR_STATUS_TXFF_EMPTY_STAT_MASK             0x00400000
#define BCHP_TVM_AVL3_INTR_STATUS_TXFF_EMPTY_STAT_SHIFT            22

/* TVM :: AVL3_INTR_STATUS :: TXFF_FULL_STAT [21:21] */
#define BCHP_TVM_AVL3_INTR_STATUS_TXFF_FULL_STAT_MASK              0x00200000
#define BCHP_TVM_AVL3_INTR_STATUS_TXFF_FULL_STAT_SHIFT             21

/* TVM :: AVL3_INTR_STATUS :: TXFF_UNDERRUN_STAT [20:20] */
#define BCHP_TVM_AVL3_INTR_STATUS_TXFF_UNDERRUN_STAT_MASK          0x00100000
#define BCHP_TVM_AVL3_INTR_STATUS_TXFF_UNDERRUN_STAT_SHIFT         20

/* TVM :: AVL3_INTR_STATUS :: TXFF_OVERRUN_STAT [19:19] */
#define BCHP_TVM_AVL3_INTR_STATUS_TXFF_OVERRUN_STAT_MASK           0x00080000
#define BCHP_TVM_AVL3_INTR_STATUS_TXFF_OVERRUN_STAT_SHIFT          19

/* TVM :: AVL3_INTR_STATUS :: LEH_GEN_DONE_STAT [18:18] */
#define BCHP_TVM_AVL3_INTR_STATUS_LEH_GEN_DONE_STAT_MASK           0x00040000
#define BCHP_TVM_AVL3_INTR_STATUS_LEH_GEN_DONE_STAT_SHIFT          18

/* TVM :: AVL3_INTR_STATUS :: HEADER_BLOCK_DONE_STAT [17:17] */
#define BCHP_TVM_AVL3_INTR_STATUS_HEADER_BLOCK_DONE_STAT_MASK      0x00020000
#define BCHP_TVM_AVL3_INTR_STATUS_HEADER_BLOCK_DONE_STAT_SHIFT     17

/* TVM :: AVL3_INTR_STATUS :: AVL3_HEADER_ONLY_STAT [16:16] */
#define BCHP_TVM_AVL3_INTR_STATUS_AVL3_HEADER_ONLY_STAT_MASK       0x00010000
#define BCHP_TVM_AVL3_INTR_STATUS_AVL3_HEADER_ONLY_STAT_SHIFT      16

/* TVM :: AVL3_INTR_STATUS :: LOST_AVL3_BUS_STAT [15:15] */
#define BCHP_TVM_AVL3_INTR_STATUS_LOST_AVL3_BUS_STAT_MASK          0x00008000
#define BCHP_TVM_AVL3_INTR_STATUS_LOST_AVL3_BUS_STAT_SHIFT         15

/* TVM :: AVL3_INTR_STATUS :: AVL3_MIN_PERIOD_ERR_STAT [14:14] */
#define BCHP_TVM_AVL3_INTR_STATUS_AVL3_MIN_PERIOD_ERR_STAT_MASK    0x00004000
#define BCHP_TVM_AVL3_INTR_STATUS_AVL3_MIN_PERIOD_ERR_STAT_SHIFT   14

/* TVM :: AVL3_INTR_STATUS :: NOACK_DETECTED_STAT [13:13] */
#define BCHP_TVM_AVL3_INTR_STATUS_NOACK_DETECTED_STAT_MASK         0x00002000
#define BCHP_TVM_AVL3_INTR_STATUS_NOACK_DETECTED_STAT_SHIFT        13

/* TVM :: AVL3_INTR_STATUS :: AVL3_FF_HASDATA_STAT [12:12] */
#define BCHP_TVM_AVL3_INTR_STATUS_AVL3_FF_HASDATA_STAT_MASK        0x00001000
#define BCHP_TVM_AVL3_INTR_STATUS_AVL3_FF_HASDATA_STAT_SHIFT       12

/* TVM :: AVL3_INTR_STATUS :: AVL3_FF_UNDERRUN_STAT [11:11] */
#define BCHP_TVM_AVL3_INTR_STATUS_AVL3_FF_UNDERRUN_STAT_MASK       0x00000800
#define BCHP_TVM_AVL3_INTR_STATUS_AVL3_FF_UNDERRUN_STAT_SHIFT      11

/* TVM :: AVL3_INTR_STATUS :: AVL3_FF_OVERRUN_STAT [10:10] */
#define BCHP_TVM_AVL3_INTR_STATUS_AVL3_FF_OVERRUN_STAT_MASK        0x00000400
#define BCHP_TVM_AVL3_INTR_STATUS_AVL3_FF_OVERRUN_STAT_SHIFT       10

/* TVM :: AVL3_INTR_STATUS :: ACK_DETECTED_STAT [09:09] */
#define BCHP_TVM_AVL3_INTR_STATUS_ACK_DETECTED_STAT_MASK           0x00000200
#define BCHP_TVM_AVL3_INTR_STATUS_ACK_DETECTED_STAT_SHIFT          9

/* TVM :: AVL3_INTR_STATUS :: EOM_DETECTED_STAT [08:08] */
#define BCHP_TVM_AVL3_INTR_STATUS_EOM_DETECTED_STAT_MASK           0x00000100
#define BCHP_TVM_AVL3_INTR_STATUS_EOM_DETECTED_STAT_SHIFT          8

/* TVM :: AVL3_INTR_STATUS :: SET_1DATA_ERR_STAT [07:07] */
#define BCHP_TVM_AVL3_INTR_STATUS_SET_1DATA_ERR_STAT_MASK          0x00000080
#define BCHP_TVM_AVL3_INTR_STATUS_SET_1DATA_ERR_STAT_SHIFT         7

/* TVM :: AVL3_INTR_STATUS :: SET_0DATA_ERR_STAT [06:06] */
#define BCHP_TVM_AVL3_INTR_STATUS_SET_0DATA_ERR_STAT_MASK          0x00000040
#define BCHP_TVM_AVL3_INTR_STATUS_SET_0DATA_ERR_STAT_SHIFT         6

/* TVM :: AVL3_INTR_STATUS :: SET_DATA_ERR_STAT [05:05] */
#define BCHP_TVM_AVL3_INTR_STATUS_SET_DATA_ERR_STAT_MASK           0x00000020
#define BCHP_TVM_AVL3_INTR_STATUS_SET_DATA_ERR_STAT_SHIFT          5

/* TVM :: AVL3_INTR_STATUS :: DESTINATION_SET_STAT [04:04] */
#define BCHP_TVM_AVL3_INTR_STATUS_DESTINATION_SET_STAT_MASK        0x00000010
#define BCHP_TVM_AVL3_INTR_STATUS_DESTINATION_SET_STAT_SHIFT       4

/* TVM :: AVL3_INTR_STATUS :: INITIATOR_SET_STAT [03:03] */
#define BCHP_TVM_AVL3_INTR_STATUS_INITIATOR_SET_STAT_MASK          0x00000008
#define BCHP_TVM_AVL3_INTR_STATUS_INITIATOR_SET_STAT_SHIFT         3

/* TVM :: AVL3_INTR_STATUS :: AVL3_START_STAT [02:02] */
#define BCHP_TVM_AVL3_INTR_STATUS_AVL3_START_STAT_MASK             0x00000004
#define BCHP_TVM_AVL3_INTR_STATUS_AVL3_START_STAT_SHIFT            2

/* TVM :: AVL3_INTR_STATUS :: AVL3_TIME_OUT_STAT [01:01] */
#define BCHP_TVM_AVL3_INTR_STATUS_AVL3_TIME_OUT_STAT_MASK          0x00000002
#define BCHP_TVM_AVL3_INTR_STATUS_AVL3_TIME_OUT_STAT_SHIFT         1

/* TVM :: AVL3_INTR_STATUS :: LEH_DETECT_STAT [00:00] */
#define BCHP_TVM_AVL3_INTR_STATUS_LEH_DETECT_STAT_MASK             0x00000001
#define BCHP_TVM_AVL3_INTR_STATUS_LEH_DETECT_STAT_SHIFT            0

/***************************************************************************
 *AVL3_ERR_CNTL - AVL3_ERR_CNTL
 ***************************************************************************/
/* TVM :: AVL3_ERR_CNTL :: AVL3_DATA1_XMIT_DATA [31:16] */
#define BCHP_TVM_AVL3_ERR_CNTL_AVL3_DATA1_XMIT_DATA_MASK           0xffff0000
#define BCHP_TVM_AVL3_ERR_CNTL_AVL3_DATA1_XMIT_DATA_SHIFT          16

/* TVM :: AVL3_ERR_CNTL :: reserved0 [15:08] */
#define BCHP_TVM_AVL3_ERR_CNTL_reserved0_MASK                      0x0000ff00
#define BCHP_TVM_AVL3_ERR_CNTL_reserved0_SHIFT                     8

/* TVM :: AVL3_ERR_CNTL :: DET_TIME_OUT_EN [07:07] */
#define BCHP_TVM_AVL3_ERR_CNTL_DET_TIME_OUT_EN_MASK                0x00000080
#define BCHP_TVM_AVL3_ERR_CNTL_DET_TIME_OUT_EN_SHIFT               7

/* TVM :: AVL3_ERR_CNTL :: DET_DATA_ERR_EN [06:06] */
#define BCHP_TVM_AVL3_ERR_CNTL_DET_DATA_ERR_EN_MASK                0x00000040
#define BCHP_TVM_AVL3_ERR_CNTL_DET_DATA_ERR_EN_SHIFT               6

/* TVM :: AVL3_ERR_CNTL :: DET_0DATA_ERR_EN [05:05] */
#define BCHP_TVM_AVL3_ERR_CNTL_DET_0DATA_ERR_EN_MASK               0x00000020
#define BCHP_TVM_AVL3_ERR_CNTL_DET_0DATA_ERR_EN_SHIFT              5

/* TVM :: AVL3_ERR_CNTL :: DET_1DATA_ERR_EN [04:04] */
#define BCHP_TVM_AVL3_ERR_CNTL_DET_1DATA_ERR_EN_MASK               0x00000010
#define BCHP_TVM_AVL3_ERR_CNTL_DET_1DATA_ERR_EN_SHIFT              4

/* TVM :: AVL3_ERR_CNTL :: DET_FF_OVERRUN_EN [03:03] */
#define BCHP_TVM_AVL3_ERR_CNTL_DET_FF_OVERRUN_EN_MASK              0x00000008
#define BCHP_TVM_AVL3_ERR_CNTL_DET_FF_OVERRUN_EN_SHIFT             3

/* TVM :: AVL3_ERR_CNTL :: DET_FF_UNDERRUN_EN [02:02] */
#define BCHP_TVM_AVL3_ERR_CNTL_DET_FF_UNDERRUN_EN_MASK             0x00000004
#define BCHP_TVM_AVL3_ERR_CNTL_DET_FF_UNDERRUN_EN_SHIFT            2

/* TVM :: AVL3_ERR_CNTL :: DET_NOACK_EN [01:01] */
#define BCHP_TVM_AVL3_ERR_CNTL_DET_NOACK_EN_MASK                   0x00000002
#define BCHP_TVM_AVL3_ERR_CNTL_DET_NOACK_EN_SHIFT                  1

/* TVM :: AVL3_ERR_CNTL :: DET_MIN_PERIOD_ERR_EN [00:00] */
#define BCHP_TVM_AVL3_ERR_CNTL_DET_MIN_PERIOD_ERR_EN_MASK          0x00000001
#define BCHP_TVM_AVL3_ERR_CNTL_DET_MIN_PERIOD_ERR_EN_SHIFT         0

/***************************************************************************
 *AVL3_CNTL1 - AVL3_CNTL1
 ***************************************************************************/
/* TVM :: AVL3_CNTL1 :: reserved0 [31:24] */
#define BCHP_TVM_AVL3_CNTL1_reserved0_MASK                         0xff000000
#define BCHP_TVM_AVL3_CNTL1_reserved0_SHIFT                        24

/* TVM :: AVL3_CNTL1 :: AVL3_WAIT_CNT [23:00] */
#define BCHP_TVM_AVL3_CNTL1_AVL3_WAIT_CNT_MASK                     0x00ffffff
#define BCHP_TVM_AVL3_CNTL1_AVL3_WAIT_CNT_SHIFT                    0

/***************************************************************************
 *AVL3_CNTL2 - AVL3_CNTL2
 ***************************************************************************/
/* TVM :: AVL3_CNTL2 :: reserved0 [31:18] */
#define BCHP_TVM_AVL3_CNTL2_reserved0_MASK                         0xfffc0000
#define BCHP_TVM_AVL3_CNTL2_reserved0_SHIFT                        18

/* TVM :: AVL3_CNTL2 :: AVL3_MODE2_DATA_ARBIT_EN [17:17] */
#define BCHP_TVM_AVL3_CNTL2_AVL3_MODE2_DATA_ARBIT_EN_MASK          0x00020000
#define BCHP_TVM_AVL3_CNTL2_AVL3_MODE2_DATA_ARBIT_EN_SHIFT         17

/* TVM :: AVL3_CNTL2 :: AVL3_MODE0_DES [16:16] */
#define BCHP_TVM_AVL3_CNTL2_AVL3_MODE0_DES_MASK                    0x00010000
#define BCHP_TVM_AVL3_CNTL2_AVL3_MODE0_DES_SHIFT                   16

/* TVM :: AVL3_CNTL2 :: AVL3_MODE0_QTY [15:00] */
#define BCHP_TVM_AVL3_CNTL2_AVL3_MODE0_QTY_MASK                    0x0000ffff
#define BCHP_TVM_AVL3_CNTL2_AVL3_MODE0_QTY_SHIFT                   0

/***************************************************************************
 *UIRT3_RXTX_FIFO - UIRT3_RXTX_FIFO
 ***************************************************************************/
/* TVM :: UIRT3_RXTX_FIFO :: RLE_VS_SAMPLE [31:31] */
#define BCHP_TVM_UIRT3_RXTX_FIFO_RLE_VS_SAMPLE_MASK                0x80000000
#define BCHP_TVM_UIRT3_RXTX_FIFO_RLE_VS_SAMPLE_SHIFT               31

/* TVM :: UIRT3_RXTX_FIFO :: ENABLE_XMISSION [30:30] */
#define BCHP_TVM_UIRT3_RXTX_FIFO_ENABLE_XMISSION_MASK              0x40000000
#define BCHP_TVM_UIRT3_RXTX_FIFO_ENABLE_XMISSION_SHIFT             30

/* TVM :: UIRT3_RXTX_FIFO :: ENABLE_EOT_INTR [29:29] */
#define BCHP_TVM_UIRT3_RXTX_FIFO_ENABLE_EOT_INTR_MASK              0x20000000
#define BCHP_TVM_UIRT3_RXTX_FIFO_ENABLE_EOT_INTR_SHIFT             29

/* TVM :: UIRT3_RXTX_FIFO :: reserved0 [28:16] */
#define BCHP_TVM_UIRT3_RXTX_FIFO_reserved0_MASK                    0x1fff0000
#define BCHP_TVM_UIRT3_RXTX_FIFO_reserved0_SHIFT                   16

/* TVM :: UIRT3_RXTX_FIFO :: DATA [15:00] */
#define BCHP_TVM_UIRT3_RXTX_FIFO_DATA_MASK                         0x0000ffff
#define BCHP_TVM_UIRT3_RXTX_FIFO_DATA_SHIFT                        0

/***************************************************************************
 *UIRT3_SAMPLE_CLKDIV - UIRT3_SAMPLE_CLKDIV
 ***************************************************************************/
/* TVM :: UIRT3_SAMPLE_CLKDIV :: RCVR_SAMPLE_DIV [31:16] */
#define BCHP_TVM_UIRT3_SAMPLE_CLKDIV_RCVR_SAMPLE_DIV_MASK          0xffff0000
#define BCHP_TVM_UIRT3_SAMPLE_CLKDIV_RCVR_SAMPLE_DIV_SHIFT         16

/* TVM :: UIRT3_SAMPLE_CLKDIV :: XMIT_SAMPLE_DIV [15:00] */
#define BCHP_TVM_UIRT3_SAMPLE_CLKDIV_XMIT_SAMPLE_DIV_MASK          0x0000ffff
#define BCHP_TVM_UIRT3_SAMPLE_CLKDIV_XMIT_SAMPLE_DIV_SHIFT         0

/***************************************************************************
 *UIRT3_XMIT_MOD_CNTL - UIRT3_XMIT_MOD_CNTL
 ***************************************************************************/
/* TVM :: UIRT3_XMIT_MOD_CNTL :: reserved0 [31:29] */
#define BCHP_TVM_UIRT3_XMIT_MOD_CNTL_reserved0_MASK                0xe0000000
#define BCHP_TVM_UIRT3_XMIT_MOD_CNTL_reserved0_SHIFT               29

/* TVM :: UIRT3_XMIT_MOD_CNTL :: XMIT_MOD_EN [28:28] */
#define BCHP_TVM_UIRT3_XMIT_MOD_CNTL_XMIT_MOD_EN_MASK              0x10000000
#define BCHP_TVM_UIRT3_XMIT_MOD_CNTL_XMIT_MOD_EN_SHIFT             28

/* TVM :: UIRT3_XMIT_MOD_CNTL :: reserved1 [27:27] */
#define BCHP_TVM_UIRT3_XMIT_MOD_CNTL_reserved1_MASK                0x08000000
#define BCHP_TVM_UIRT3_XMIT_MOD_CNTL_reserved1_SHIFT               27

/* TVM :: UIRT3_XMIT_MOD_CNTL :: XMIT_CARRIER_HI [26:16] */
#define BCHP_TVM_UIRT3_XMIT_MOD_CNTL_XMIT_CARRIER_HI_MASK          0x07ff0000
#define BCHP_TVM_UIRT3_XMIT_MOD_CNTL_XMIT_CARRIER_HI_SHIFT         16

/* TVM :: UIRT3_XMIT_MOD_CNTL :: reserved2 [15:12] */
#define BCHP_TVM_UIRT3_XMIT_MOD_CNTL_reserved2_MASK                0x0000f000
#define BCHP_TVM_UIRT3_XMIT_MOD_CNTL_reserved2_SHIFT               12

/* TVM :: UIRT3_XMIT_MOD_CNTL :: XMIT_CARRIER_DIV [11:00] */
#define BCHP_TVM_UIRT3_XMIT_MOD_CNTL_XMIT_CARRIER_DIV_MASK         0x00000fff
#define BCHP_TVM_UIRT3_XMIT_MOD_CNTL_XMIT_CARRIER_DIV_SHIFT        0

/***************************************************************************
 *UIRT3_RCVR_DEMOD_CNTL - UIRT3_RCVR_DEMOD_CNTL
 ***************************************************************************/
/* TVM :: UIRT3_RCVR_DEMOD_CNTL :: reserved0 [31:29] */
#define BCHP_TVM_UIRT3_RCVR_DEMOD_CNTL_reserved0_MASK              0xe0000000
#define BCHP_TVM_UIRT3_RCVR_DEMOD_CNTL_reserved0_SHIFT             29

/* TVM :: UIRT3_RCVR_DEMOD_CNTL :: DEMOD_EN [28:28] */
#define BCHP_TVM_UIRT3_RCVR_DEMOD_CNTL_DEMOD_EN_MASK               0x10000000
#define BCHP_TVM_UIRT3_RCVR_DEMOD_CNTL_DEMOD_EN_SHIFT              28

/* TVM :: UIRT3_RCVR_DEMOD_CNTL :: reserved1 [27:27] */
#define BCHP_TVM_UIRT3_RCVR_DEMOD_CNTL_reserved1_MASK              0x08000000
#define BCHP_TVM_UIRT3_RCVR_DEMOD_CNTL_reserved1_SHIFT             27

/* TVM :: UIRT3_RCVR_DEMOD_CNTL :: DEMOD_THRESHOLD [26:16] */
#define BCHP_TVM_UIRT3_RCVR_DEMOD_CNTL_DEMOD_THRESHOLD_MASK        0x07ff0000
#define BCHP_TVM_UIRT3_RCVR_DEMOD_CNTL_DEMOD_THRESHOLD_SHIFT       16

/* TVM :: UIRT3_RCVR_DEMOD_CNTL :: reserved2 [15:15] */
#define BCHP_TVM_UIRT3_RCVR_DEMOD_CNTL_reserved2_MASK              0x00008000
#define BCHP_TVM_UIRT3_RCVR_DEMOD_CNTL_reserved2_SHIFT             15

/* TVM :: UIRT3_RCVR_DEMOD_CNTL :: DEMOD_QFACTOR [14:12] */
#define BCHP_TVM_UIRT3_RCVR_DEMOD_CNTL_DEMOD_QFACTOR_MASK          0x00007000
#define BCHP_TVM_UIRT3_RCVR_DEMOD_CNTL_DEMOD_QFACTOR_SHIFT         12

/* TVM :: UIRT3_RCVR_DEMOD_CNTL :: RCVR_DEMOD_DIV [11:00] */
#define BCHP_TVM_UIRT3_RCVR_DEMOD_CNTL_RCVR_DEMOD_DIV_MASK         0x00000fff
#define BCHP_TVM_UIRT3_RCVR_DEMOD_CNTL_RCVR_DEMOD_DIV_SHIFT        0

/***************************************************************************
 *UIRT3_RCVR_NOISE_CNTL - UIRT3_RCVR_NOISE_CNTL
 ***************************************************************************/
/* TVM :: UIRT3_RCVR_NOISE_CNTL :: NOISE_STOP_THRESHOLD [31:28] */
#define BCHP_TVM_UIRT3_RCVR_NOISE_CNTL_NOISE_STOP_THRESHOLD_MASK   0xf0000000
#define BCHP_TVM_UIRT3_RCVR_NOISE_CNTL_NOISE_STOP_THRESHOLD_SHIFT  28

/* TVM :: UIRT3_RCVR_NOISE_CNTL :: NOISE_START_THRESHOLD [27:24] */
#define BCHP_TVM_UIRT3_RCVR_NOISE_CNTL_NOISE_START_THRESHOLD_MASK  0x0f000000
#define BCHP_TVM_UIRT3_RCVR_NOISE_CNTL_NOISE_START_THRESHOLD_SHIFT 24

/* TVM :: UIRT3_RCVR_NOISE_CNTL :: reserved0 [23:23] */
#define BCHP_TVM_UIRT3_RCVR_NOISE_CNTL_reserved0_MASK              0x00800000
#define BCHP_TVM_UIRT3_RCVR_NOISE_CNTL_reserved0_SHIFT             23

/* TVM :: UIRT3_RCVR_NOISE_CNTL :: NOISE_FILTER_CNTL [22:20] */
#define BCHP_TVM_UIRT3_RCVR_NOISE_CNTL_NOISE_FILTER_CNTL_MASK      0x00700000
#define BCHP_TVM_UIRT3_RCVR_NOISE_CNTL_NOISE_FILTER_CNTL_SHIFT     20

/* TVM :: UIRT3_RCVR_NOISE_CNTL :: reserved1 [19:18] */
#define BCHP_TVM_UIRT3_RCVR_NOISE_CNTL_reserved1_MASK              0x000c0000
#define BCHP_TVM_UIRT3_RCVR_NOISE_CNTL_reserved1_SHIFT             18

/* TVM :: UIRT3_RCVR_NOISE_CNTL :: NOISE_FILTER_MODE [17:16] */
#define BCHP_TVM_UIRT3_RCVR_NOISE_CNTL_NOISE_FILTER_MODE_MASK      0x00030000
#define BCHP_TVM_UIRT3_RCVR_NOISE_CNTL_NOISE_FILTER_MODE_SHIFT     16

/* TVM :: UIRT3_RCVR_NOISE_CNTL :: reserved2 [15:12] */
#define BCHP_TVM_UIRT3_RCVR_NOISE_CNTL_reserved2_MASK              0x0000f000
#define BCHP_TVM_UIRT3_RCVR_NOISE_CNTL_reserved2_SHIFT             12

/* TVM :: UIRT3_RCVR_NOISE_CNTL :: RCVR_NOISE_DIV [11:00] */
#define BCHP_TVM_UIRT3_RCVR_NOISE_CNTL_RCVR_NOISE_DIV_MASK         0x00000fff
#define BCHP_TVM_UIRT3_RCVR_NOISE_CNTL_RCVR_NOISE_DIV_SHIFT        0

/***************************************************************************
 *UIRT3_STATUS - UIRT3_STATUS
 ***************************************************************************/
/* TVM :: UIRT3_STATUS :: RCVR_ACTIVE [31:31] */
#define BCHP_TVM_UIRT3_STATUS_RCVR_ACTIVE_MASK                     0x80000000
#define BCHP_TVM_UIRT3_STATUS_RCVR_ACTIVE_SHIFT                    31

/* TVM :: UIRT3_STATUS :: RCVR_DATA_IN [30:30] */
#define BCHP_TVM_UIRT3_STATUS_RCVR_DATA_IN_MASK                    0x40000000
#define BCHP_TVM_UIRT3_STATUS_RCVR_DATA_IN_SHIFT                   30

/* TVM :: UIRT3_STATUS :: reserved0 [29:22] */
#define BCHP_TVM_UIRT3_STATUS_reserved0_MASK                       0x3fc00000
#define BCHP_TVM_UIRT3_STATUS_reserved0_SHIFT                      22

/* TVM :: UIRT3_STATUS :: RCVR_FIFO_AVAIL [21:16] */
#define BCHP_TVM_UIRT3_STATUS_RCVR_FIFO_AVAIL_MASK                 0x003f0000
#define BCHP_TVM_UIRT3_STATUS_RCVR_FIFO_AVAIL_SHIFT                16

/* TVM :: UIRT3_STATUS :: XMIT_ACTIVE [15:15] */
#define BCHP_TVM_UIRT3_STATUS_XMIT_ACTIVE_MASK                     0x00008000
#define BCHP_TVM_UIRT3_STATUS_XMIT_ACTIVE_SHIFT                    15

/* TVM :: UIRT3_STATUS :: TXFIFO_PENDING_ERR [14:14] */
#define BCHP_TVM_UIRT3_STATUS_TXFIFO_PENDING_ERR_MASK              0x00004000
#define BCHP_TVM_UIRT3_STATUS_TXFIFO_PENDING_ERR_SHIFT             14

/* TVM :: UIRT3_STATUS :: reserved1 [13:06] */
#define BCHP_TVM_UIRT3_STATUS_reserved1_MASK                       0x00003fc0
#define BCHP_TVM_UIRT3_STATUS_reserved1_SHIFT                      6

/* TVM :: UIRT3_STATUS :: XMIT_FIFO_AVAIL [05:00] */
#define BCHP_TVM_UIRT3_STATUS_XMIT_FIFO_AVAIL_MASK                 0x0000003f
#define BCHP_TVM_UIRT3_STATUS_XMIT_FIFO_AVAIL_SHIFT                0

/***************************************************************************
 *UIRT3_CNTL - UIRT3_CNTL
 ***************************************************************************/
/* TVM :: UIRT3_CNTL :: LOOPBACK_EN [31:31] */
#define BCHP_TVM_UIRT3_CNTL_LOOPBACK_EN_MASK                       0x80000000
#define BCHP_TVM_UIRT3_CNTL_LOOPBACK_EN_SHIFT                      31

/* TVM :: UIRT3_CNTL :: EN_FULL_DUPLEX [30:30] */
#define BCHP_TVM_UIRT3_CNTL_EN_FULL_DUPLEX_MASK                    0x40000000
#define BCHP_TVM_UIRT3_CNTL_EN_FULL_DUPLEX_SHIFT                   30

/* TVM :: UIRT3_CNTL :: reserved0 [29:18] */
#define BCHP_TVM_UIRT3_CNTL_reserved0_MASK                         0x3ffc0000
#define BCHP_TVM_UIRT3_CNTL_reserved0_SHIFT                        18

/* TVM :: UIRT3_CNTL :: XMIT_SOFTRESET [17:17] */
#define BCHP_TVM_UIRT3_CNTL_XMIT_SOFTRESET_MASK                    0x00020000
#define BCHP_TVM_UIRT3_CNTL_XMIT_SOFTRESET_SHIFT                   17

/* TVM :: UIRT3_CNTL :: RCVR_SOFTRESET [16:16] */
#define BCHP_TVM_UIRT3_CNTL_RCVR_SOFTRESET_MASK                    0x00010000
#define BCHP_TVM_UIRT3_CNTL_RCVR_SOFTRESET_SHIFT                   16

/* TVM :: UIRT3_CNTL :: RCVR_FIFO_TIMEOUT [15:00] */
#define BCHP_TVM_UIRT3_CNTL_RCVR_FIFO_TIMEOUT_MASK                 0x0000ffff
#define BCHP_TVM_UIRT3_CNTL_RCVR_FIFO_TIMEOUT_SHIFT                0

/***************************************************************************
 *UIRT3_XMIT_CNTL - UIRT3_XMIT_CNTL
 ***************************************************************************/
/* TVM :: UIRT3_XMIT_CNTL :: TXD_POLARITY [31:31] */
#define BCHP_TVM_UIRT3_XMIT_CNTL_TXD_POLARITY_MASK                 0x80000000
#define BCHP_TVM_UIRT3_XMIT_CNTL_TXD_POLARITY_SHIFT                31

/* TVM :: UIRT3_XMIT_CNTL :: TXD_MASK [30:30] */
#define BCHP_TVM_UIRT3_XMIT_CNTL_TXD_MASK_MASK                     0x40000000
#define BCHP_TVM_UIRT3_XMIT_CNTL_TXD_MASK_SHIFT                    30

/* TVM :: UIRT3_XMIT_CNTL :: TXD_SELECT [29:28] */
#define BCHP_TVM_UIRT3_XMIT_CNTL_TXD_SELECT_MASK                   0x30000000
#define BCHP_TVM_UIRT3_XMIT_CNTL_TXD_SELECT_SHIFT                  28

/* TVM :: UIRT3_XMIT_CNTL :: reserved0 [27:08] */
#define BCHP_TVM_UIRT3_XMIT_CNTL_reserved0_MASK                    0x0fffff00
#define BCHP_TVM_UIRT3_XMIT_CNTL_reserved0_SHIFT                   8

/* TVM :: UIRT3_XMIT_CNTL :: XMIT_FIFO_THRESHOLD [07:04] */
#define BCHP_TVM_UIRT3_XMIT_CNTL_XMIT_FIFO_THRESHOLD_MASK          0x000000f0
#define BCHP_TVM_UIRT3_XMIT_CNTL_XMIT_FIFO_THRESHOLD_SHIFT         4

/* TVM :: UIRT3_XMIT_CNTL :: reserved1 [03:02] */
#define BCHP_TVM_UIRT3_XMIT_CNTL_reserved1_MASK                    0x0000000c
#define BCHP_TVM_UIRT3_XMIT_CNTL_reserved1_SHIFT                   2

/* TVM :: UIRT3_XMIT_CNTL :: XMIT_UNDERRUN_CNTL [01:00] */
#define BCHP_TVM_UIRT3_XMIT_CNTL_XMIT_UNDERRUN_CNTL_MASK           0x00000003
#define BCHP_TVM_UIRT3_XMIT_CNTL_XMIT_UNDERRUN_CNTL_SHIFT          0

/***************************************************************************
 *UIRT3_RCVR_CNTL - UIRT3_RCVR_CNTL
 ***************************************************************************/
/* TVM :: UIRT3_RCVR_CNTL :: RXD_POLARITY [31:31] */
#define BCHP_TVM_UIRT3_RCVR_CNTL_RXD_POLARITY_MASK                 0x80000000
#define BCHP_TVM_UIRT3_RCVR_CNTL_RXD_POLARITY_SHIFT                31

/* TVM :: UIRT3_RCVR_CNTL :: reserved0 [30:20] */
#define BCHP_TVM_UIRT3_RCVR_CNTL_reserved0_MASK                    0x7ff00000
#define BCHP_TVM_UIRT3_RCVR_CNTL_reserved0_SHIFT                   20

/* TVM :: UIRT3_RCVR_CNTL :: RCVR_FIFO_THRESHOLD [19:16] */
#define BCHP_TVM_UIRT3_RCVR_CNTL_RCVR_FIFO_THRESHOLD_MASK          0x000f0000
#define BCHP_TVM_UIRT3_RCVR_CNTL_RCVR_FIFO_THRESHOLD_SHIFT         16

/* TVM :: UIRT3_RCVR_CNTL :: reserved1 [15:10] */
#define BCHP_TVM_UIRT3_RCVR_CNTL_reserved1_MASK                    0x0000fc00
#define BCHP_TVM_UIRT3_RCVR_CNTL_reserved1_SHIFT                   10

/* TVM :: UIRT3_RCVR_CNTL :: RCVR_OVERRUN_CNTL [09:09] */
#define BCHP_TVM_UIRT3_RCVR_CNTL_RCVR_OVERRUN_CNTL_MASK            0x00000200
#define BCHP_TVM_UIRT3_RCVR_CNTL_RCVR_OVERRUN_CNTL_SHIFT           9

/* TVM :: UIRT3_RCVR_CNTL :: RCVR_MODE [08:08] */
#define BCHP_TVM_UIRT3_RCVR_CNTL_RCVR_MODE_MASK                    0x00000100
#define BCHP_TVM_UIRT3_RCVR_CNTL_RCVR_MODE_SHIFT                   8

/* TVM :: UIRT3_RCVR_CNTL :: RCVR_SAMPLE_SYNC [07:07] */
#define BCHP_TVM_UIRT3_RCVR_CNTL_RCVR_SAMPLE_SYNC_MASK             0x00000080
#define BCHP_TVM_UIRT3_RCVR_CNTL_RCVR_SAMPLE_SYNC_SHIFT            7

/* TVM :: UIRT3_RCVR_CNTL :: RCVR_START_STOP [06:04] */
#define BCHP_TVM_UIRT3_RCVR_CNTL_RCVR_START_STOP_MASK              0x00000070
#define BCHP_TVM_UIRT3_RCVR_CNTL_RCVR_START_STOP_SHIFT             4

/* TVM :: UIRT3_RCVR_CNTL :: RCVR_STOP_SAMPLES [03:00] */
#define BCHP_TVM_UIRT3_RCVR_CNTL_RCVR_STOP_SAMPLES_MASK            0x0000000f
#define BCHP_TVM_UIRT3_RCVR_CNTL_RCVR_STOP_SAMPLES_SHIFT           0

/***************************************************************************
 *UIRT3_INTR_ENABLE - UIRT3_INTR_ENABLE
 ***************************************************************************/
/* TVM :: UIRT3_INTR_ENABLE :: reserved0 [31:08] */
#define BCHP_TVM_UIRT3_INTR_ENABLE_reserved0_MASK                  0xffffff00
#define BCHP_TVM_UIRT3_INTR_ENABLE_reserved0_SHIFT                 8

/* TVM :: UIRT3_INTR_ENABLE :: MASTER_EN [07:07] */
#define BCHP_TVM_UIRT3_INTR_ENABLE_MASTER_EN_MASK                  0x00000080
#define BCHP_TVM_UIRT3_INTR_ENABLE_MASTER_EN_SHIFT                 7

/* TVM :: UIRT3_INTR_ENABLE :: RCVR_TIMEOUT_EN [06:06] */
#define BCHP_TVM_UIRT3_INTR_ENABLE_RCVR_TIMEOUT_EN_MASK            0x00000040
#define BCHP_TVM_UIRT3_INTR_ENABLE_RCVR_TIMEOUT_EN_SHIFT           6

/* TVM :: UIRT3_INTR_ENABLE :: RCVR_OVERRUN_EN [05:05] */
#define BCHP_TVM_UIRT3_INTR_ENABLE_RCVR_OVERRUN_EN_MASK            0x00000020
#define BCHP_TVM_UIRT3_INTR_ENABLE_RCVR_OVERRUN_EN_SHIFT           5

/* TVM :: UIRT3_INTR_ENABLE :: RCVR_FIFO_EN [04:04] */
#define BCHP_TVM_UIRT3_INTR_ENABLE_RCVR_FIFO_EN_MASK               0x00000010
#define BCHP_TVM_UIRT3_INTR_ENABLE_RCVR_FIFO_EN_SHIFT              4

/* TVM :: UIRT3_INTR_ENABLE :: reserved1 [03:02] */
#define BCHP_TVM_UIRT3_INTR_ENABLE_reserved1_MASK                  0x0000000c
#define BCHP_TVM_UIRT3_INTR_ENABLE_reserved1_SHIFT                 2

/* TVM :: UIRT3_INTR_ENABLE :: XMIT_UNDERRUN_EN [01:01] */
#define BCHP_TVM_UIRT3_INTR_ENABLE_XMIT_UNDERRUN_EN_MASK           0x00000002
#define BCHP_TVM_UIRT3_INTR_ENABLE_XMIT_UNDERRUN_EN_SHIFT          1

/* TVM :: UIRT3_INTR_ENABLE :: XMIT_FIFO_EN [00:00] */
#define BCHP_TVM_UIRT3_INTR_ENABLE_XMIT_FIFO_EN_MASK               0x00000001
#define BCHP_TVM_UIRT3_INTR_ENABLE_XMIT_FIFO_EN_SHIFT              0

/***************************************************************************
 *UIRT3_INTR_STATUS - UIRT3_INTR_STATUS
 ***************************************************************************/
/* TVM :: UIRT3_INTR_STATUS :: reserved0 [31:08] */
#define BCHP_TVM_UIRT3_INTR_STATUS_reserved0_MASK                  0xffffff00
#define BCHP_TVM_UIRT3_INTR_STATUS_reserved0_SHIFT                 8

/* TVM :: UIRT3_INTR_STATUS :: MASTER_STAT [07:07] */
#define BCHP_TVM_UIRT3_INTR_STATUS_MASTER_STAT_MASK                0x00000080
#define BCHP_TVM_UIRT3_INTR_STATUS_MASTER_STAT_SHIFT               7

/* TVM :: UIRT3_INTR_STATUS :: RCVR_TIMEOUT_STAT [06:06] */
#define BCHP_TVM_UIRT3_INTR_STATUS_RCVR_TIMEOUT_STAT_MASK          0x00000040
#define BCHP_TVM_UIRT3_INTR_STATUS_RCVR_TIMEOUT_STAT_SHIFT         6

/* TVM :: UIRT3_INTR_STATUS :: RCVR_OVERRUN_STAT [05:05] */
#define BCHP_TVM_UIRT3_INTR_STATUS_RCVR_OVERRUN_STAT_MASK          0x00000020
#define BCHP_TVM_UIRT3_INTR_STATUS_RCVR_OVERRUN_STAT_SHIFT         5

/* TVM :: UIRT3_INTR_STATUS :: RCVR_FIFO_STAT [04:04] */
#define BCHP_TVM_UIRT3_INTR_STATUS_RCVR_FIFO_STAT_MASK             0x00000010
#define BCHP_TVM_UIRT3_INTR_STATUS_RCVR_FIFO_STAT_SHIFT            4

/* TVM :: UIRT3_INTR_STATUS :: reserved1 [03:03] */
#define BCHP_TVM_UIRT3_INTR_STATUS_reserved1_MASK                  0x00000008
#define BCHP_TVM_UIRT3_INTR_STATUS_reserved1_SHIFT                 3

/* TVM :: UIRT3_INTR_STATUS :: XMIT_EOT_STAT [02:02] */
#define BCHP_TVM_UIRT3_INTR_STATUS_XMIT_EOT_STAT_MASK              0x00000004
#define BCHP_TVM_UIRT3_INTR_STATUS_XMIT_EOT_STAT_SHIFT             2

/* TVM :: UIRT3_INTR_STATUS :: XMIT_UNDERRUN_STAT [01:01] */
#define BCHP_TVM_UIRT3_INTR_STATUS_XMIT_UNDERRUN_STAT_MASK         0x00000002
#define BCHP_TVM_UIRT3_INTR_STATUS_XMIT_UNDERRUN_STAT_SHIFT        1

/* TVM :: UIRT3_INTR_STATUS :: XMIT_FIFO_STAT [00:00] */
#define BCHP_TVM_UIRT3_INTR_STATUS_XMIT_FIFO_STAT_MASK             0x00000001
#define BCHP_TVM_UIRT3_INTR_STATUS_XMIT_FIFO_STAT_SHIFT            0

#endif /* #ifndef BCHP_TVM_H__ */

/* End of File */
