{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1414892211416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1414892211417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 01 19:36:51 2014 " "Processing started: Sat Nov 01 19:36:51 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1414892211417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1414892211417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ReactionTimer -c ReactionTimer " "Command: quartus_map --read_settings_files=on --write_settings_files=off ReactionTimer -c ReactionTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1414892211417 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1414892211641 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ReactionTimer.v(114) " "Verilog HDL warning at ReactionTimer.v(114): extended using \"x\" or \"z\"" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 114 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1414892211677 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ReactionTimer.v(132) " "Verilog HDL information at ReactionTimer.v(132): always construct contains both blocking and non-blocking assignments" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 132 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1414892211678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reactiontimer.v 6 6 " "Found 6 design units, including 6 entities, in source file reactiontimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReactionTimer " "Found entity 1: ReactionTimer" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414892211679 ""} { "Info" "ISGN_ENTITY_NAME" "2 lfsr " "Found entity 2: lfsr" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414892211679 ""} { "Info" "ISGN_ENTITY_NAME" "3 downCount " "Found entity 3: downCount" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414892211679 ""} { "Info" "ISGN_ENTITY_NAME" "4 BCDCount " "Found entity 4: BCDCount" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414892211679 ""} { "Info" "ISGN_ENTITY_NAME" "5 sevenSeg " "Found entity 5: sevenSeg" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414892211679 ""} { "Info" "ISGN_ENTITY_NAME" "6 clockAdjust " "Found entity 6: clockAdjust" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1414892211679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1414892211679 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ReactionTimer " "Elaborating entity \"ReactionTimer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1414892211700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockAdjust clockAdjust:lowerFreq " "Elaborating entity \"clockAdjust\" for hierarchy \"clockAdjust:lowerFreq\"" {  } { { "ReactionTimer.v" "lowerFreq" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414892211710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 ReactionTimer.v(135) " "Verilog HDL assignment warning at ReactionTimer.v(135): truncated value with size 32 to match size of target (19)" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414892211711 "|ReactionTimer|clockAdjust:lowerFreq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr lfsr:randomizer " "Elaborating entity \"lfsr\" for hierarchy \"lfsr:randomizer\"" {  } { { "ReactionTimer.v" "randomizer" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414892211716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "downCount downCount:downcounter " "Elaborating entity \"downCount\" for hierarchy \"downCount:downcounter\"" {  } { { "ReactionTimer.v" "downcounter" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414892211721 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ReactionTimer.v(59) " "Verilog HDL assignment warning at ReactionTimer.v(59): truncated value with size 32 to match size of target (7)" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414892211721 "|ReactionTimer|downCount:downcounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDCount BCDCount:bcdcounter " "Elaborating entity \"BCDCount\" for hierarchy \"BCDCount:bcdcounter\"" {  } { { "ReactionTimer.v" "bcdcounter" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414892211726 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ReactionTimer.v(87) " "Verilog HDL assignment warning at ReactionTimer.v(87): truncated value with size 32 to match size of target (4)" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414892211727 "|ReactionTimer|BCDCount:bcdcounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ReactionTimer.v(90) " "Verilog HDL assignment warning at ReactionTimer.v(90): truncated value with size 32 to match size of target (4)" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414892211727 "|ReactionTimer|BCDCount:bcdcounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ReactionTimer.v(93) " "Verilog HDL assignment warning at ReactionTimer.v(93): truncated value with size 32 to match size of target (4)" {  } { { "ReactionTimer.v" "" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1414892211727 "|ReactionTimer|BCDCount:bcdcounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg sevenSeg:seg2 " "Elaborating entity \"sevenSeg\" for hierarchy \"sevenSeg:seg2\"" {  } { { "ReactionTimer.v" "seg2" { Text "C:/altera/13.0sp1/ModuleThreeProject/ReactionTimer.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1414892211733 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1414892212111 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1414892212246 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/ModuleThreeProject/output_files/ReactionTimer.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/ModuleThreeProject/output_files/ReactionTimer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1414892212379 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1414892212446 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1414892212446 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "112 " "Implemented 112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1414892212474 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1414892212474 ""} { "Info" "ICUT_CUT_TM_LCELLS" "87 " "Implemented 87 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1414892212474 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1414892212474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "448 " "Peak virtual memory: 448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1414892212487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 01 19:36:52 2014 " "Processing ended: Sat Nov 01 19:36:52 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1414892212487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1414892212487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1414892212487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1414892212487 ""}
